#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu May 10 11:02:44 2018
# Process ID: 9082
# Current directory: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos
# Command line: vivado -mode gui -source tclScripts/createShell_adm-8k5.tcl -tclargs static_routed_v2.dcp
# Log file: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/vivado.log
# Journal file: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/vivado.jou
#-----------------------------------------------------------
start_gui
source tclScripts/createShell_adm-8k5.tcl
# set origin_dir "."
# set dcpName [lindex $argv 0]
# source tclScripts/configurationParametersShell_adm-8k5.tcl
## set projName adm-8k5 
## set prDir defaultFifo
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# variable script_file
# set script_file "test.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
#       "--help"       { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "shells/projects/$projName"]"
# create_project $projName shells/projects/$projName -part xcku115-flva1517-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6192.105 ; gain = 178.832 ; free physical = 4403 ; free virtual = 36931
# set proj_dir [get_property directory [current_project]]
# set_msg_config  -ruleid {7}  -id {[BD 41-1306]}  -suppress  -source 2
# set_msg_config  -ruleid {8}  -id {[BD 41-1271]}  -suppress  -source 2
# set obj [get_projects $projName]
# set_property "corecontainer.enable" "1" $obj
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "shells/projects/$projName/$projName.cache/ip" $obj
# set_property "part" "xcku115-flva1517-2-e" $obj
# set_property "sim.ip.auto_export_scripts" "1" $obj
# set_property "simulator_language" "Mixed" $obj
# set_property "xpm_libraries" "XPM_CDC XPM_MEMORY" $obj
# set_property "xsim.array_display_limit" "64" $obj
# set_property "xsim.trace_limit" "65536" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set_property ip_repo_paths {hlsIP_adm-8k5 } [current_project]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5'.
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "shells/adm-8k5/srcs/shell.bd"]"\
#  "[file normalize "shells/adm-8k5/srcs/shellTop.v"]"\
# ]
# import_files -norecurse -fileset $obj $files
# set file "shells/projects/$projName/$projName.srcs/sources_1/bd/srcs/shell.bd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# if { ![get_property "is_locked" $file_obj] } {
#   set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
# }
# set obj [get_filesets sources_1]
# set_property "top" "shellTop" $obj
# set obj [get_filesets sources_1]
# set files [list \
#  "[file normalize "partialRegions/$prDir/pr.bd"]"\
# ]
# import_files -norecurse -fileset $obj $files
# set file "shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# if { ![get_property "is_locked" $file_obj] } {
#   set_property "synth_checkpoint_mode" "Singular" $file_obj
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set file "[file normalize "shells/adm-8k5/constraints/ad_8k5.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/ad_8k5.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/adm-8k5/constraints/bitstream.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/bitstream.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/adm-8k5/constraints/pcie.xdc"]"
# set file_imported [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/pcie.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set file "[file normalize "shells/adm-8k5/constraints/refclk200.xdc"]"
# set file_import [import_files -norecurse -fileset $obj $file]
# set file "shells/projects/$projName/$projName.srcs/constrs_1/imports/constraints/refclk200.xdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property "file_type" "XDC" $file_obj
# set_property "is_enabled" "1" $file_obj
# set_property "is_global_include" "0" $file_obj
# set_property "library" "xil_defaultlib" $file_obj
# set_property "path_mode" "RelativeFirst" $file_obj
# set_property "processing_order" "NORMAL" $file_obj
# set_property "scoped_to_cells" "" $file_obj
# set_property "scoped_to_ref" "" $file_obj
# set_property "used_in" "synthesis implementation" $file_obj
# set_property "used_in_implementation" "1" $file_obj
# set_property "used_in_synthesis" "1" $file_obj
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set_property "top" "shellTop" $obj
# set_property "transport_int_delay" "0" $obj
# set_property "transport_path_delay" "0" $obj
# set_property "xelab.nosort" "1" $obj
# set_property "xelab.unifast" "" $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#   create_run -name synth_1 -part xcku115-flva1517-2-e -flow {Vivado Synthesis 2016} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2016" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property "part" "xcku115-flva1517-2-e" $obj
# if {[string equal [get_runs -quiet impl_1] ""]} {
#   create_run -name impl_1 -part xcku115-flva1517-2-e -flow {Vivado Implementation 2016} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2016" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property "part" "xcku115-flva1517-2-e" $obj
# set_property "steps.write_bitstream.args.readback_file" "0" $obj
# set_property "steps.write_bitstream.args.verbose" "0" $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:$projName"
INFO: Project created:adm-8k5
# source tclScripts/synthesizeShell_adm-8k5.tcl
## source tclScripts/configurationParametersShell_adm-8k5.tcl
### set projName adm-8k5 
### set prDir defaultFifo
## generate_target all [get_files  shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd]
INFO: [BD 41-434] Could not find an IP with XCI file by name: pr_blk_mem_gen_0_0 
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [BD 41-434] Could not find an IP with XCI file by name: pr_axi_bram_ctrl_0_0 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] pr_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] pr_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] pr_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] pr_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [BD 41-434] Could not find an IP with XCI file by name: pr_axis_data_fifo_0_0 
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </S_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1344] Reset pin /axis_data_fifo_0/s_axis_aresetn (associated clock /axis_data_fifo_0/s_axis_aclk) is connected to reset source /ARESETN (synchronous to clock source /CLK_CONTROL).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </S_AXI>. Please use Address Editor to either map or exclude it.
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/pr.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(4) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/dina'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_DIN'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_a'(64) to net 'axi_bram_ctrl_0_BRAM_PORTA_DOUT'(32) - Only lower order bits will be connected.
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/synth/pr.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(4) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/dina'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_DIN'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_a'(64) to net 'axi_bram_ctrl_0_BRAM_PORTA_DOUT'(32) - Only lower order bits will be connected.
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/sim/pr.v
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/hdl/pr_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
Exporting to file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/hw_handoff/pr.hwh
Generated Block Design Tcl file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/hw_handoff/pr_bd.tcl
Generated Hardware Definition File /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/synth/pr.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 6733.941 ; gain = 539.836 ; free physical = 3792 ; free virtual = 36355
## export_ip_user_files -of_objects [get_files shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] shells/projects/$projName/$projName.srcs/sources_1/bd/$prDir/pr.bd]
## launch_runs -jobs 4 pr_synth_1
[Thu May 10 11:03:21 2018] Launched pr_synth_1...
Run output will be captured here: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/pr_synth_1/runme.log
## generate_target all [get_files  shells/projects/$projName/$projName.srcs/sources_1/bd/srcs/shell.bd]
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_clk_wiz_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_gnd_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_vector_logic_2_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_reverseEndian64_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_reverseEndian64_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_interconnect_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_bram_ctrl_0_0 
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] shell_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] shell_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_blk_mem_gen_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xbar_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_cc_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_ds_3 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_cc_2 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_microblaze_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axiStreamGate_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_mdm_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rst_clk_wiz_0_100M_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_microblaze_0_axi_periph_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_hwicap_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xbar_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_pc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_us_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_ds_2 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_auto_us_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_dlmb_v10_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ilmb_v10_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_dlmb_bram_if_cntlr_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ilmb_bram_if_cntlr_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_lmb_bram_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_xdma_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_util_ds_buf_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_gnd_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_register_slice_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_axi_10g_ethernet_0_0 
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7147.367 ; gain = 0.000 ; free physical = 2839 ; free virtual = 35427
</xmac/s_axi/Reg> is being mapped into </s_axi> at <0x44A00000 [ 64K ]>
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7171.395 ; gain = 24.027 ; free physical = 2773 ; free virtual = 35360
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {Mode=="Slave" && VLNV=="xilinx.com:interface:aximm_rtl:1.0"}'
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_mac_config_vector_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_ifg_tuser_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_ifg_delay_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_vcc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_pcs_config_vector_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rx_register_slice_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_rx_data_fifo_1_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: shell_tx_data_fifo_0_0 
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/axiStreamGate_0/ap_rst_n (associated clock /control/axiStreamGate_0/ap_clk) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1343] Reset pin /control/microblaze_0_axi_periph/M02_ARESETN (associated clock /control/microblaze_0_axi_periph/M02_ACLK) is connected to reset source /control/rst_clk_wiz_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /network/axi_10g_ethernet_0/txusrclk2_out.
CRITICAL WARNING: [BD 41-1356] Address block </M_AXI/Reg> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </PCIe/xdma_0/M_AXI>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /control/axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /network/axi_10g_ethernet_0/s_axis_tx have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	TDATA_NUM_BYTES=8
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 64}

WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/dclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=shell_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /network/axi_10g_ethernet_0/txusrclk2_out have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_01e2_xpcs_0_txusrclk2_out 
Wrote  : </nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_cc/m_axi_bid'(4) to net 'auto_cc_to_s01_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_cc/m_axi_rid'(4) to net 'auto_cc_to_s01_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(5) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(20) - Only lower order bits will be connected.
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/synth/shell.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_cc/m_axi_bid'(4) to net 'auto_cc_to_s01_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_cc/m_axi_rid'(4) to net 'auto_cc_to_s01_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_awid'(5) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/s_axi_arid'(5) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(20) - Only lower order bits will be connected.
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/sim/shell.v
VHDL Output written to : /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/hdl/shell_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reverseEndian64_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reverseEndian64_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/axiStreamGate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCIe/xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCIe/util_ds_buf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_register_slice_0 .
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
Exporting to file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/hw_handoff/shell_axi_10g_ethernet_0_0.hwh
Generated Block Design Tcl file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/hw_handoff/shell_axi_10g_ethernet_0_0_bd.tcl
Generated Hardware Definition File /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/synth/shell_axi_10g_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axi_10g_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/mac_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_ifg_tuser .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/ifg_delay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/pcs_config_vector .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/rx_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/rx_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/tx_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_1/shell_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_3/shell_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_2/shell_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_pc_0/shell_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_us_0/shell_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_0/shell_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_2/shell_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_1/shell_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_ds_0/shell_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_us_1/shell_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block control/microblaze_0_axi_periph/s00_couplers/auto_us .
Exporting to file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/hw_handoff/shell.hwh
Generated Block Design Tcl file /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/hw_handoff/shell_bd.tcl
Generated Hardware Definition File /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/synth/shell.hwdef
generate_target: Time (s): cpu = 00:01:47 ; elapsed = 00:02:03 . Memory (MB): peak = 7302.203 ; gain = 485.227 ; free physical = 2580 ; free virtual = 35237
## export_ip_user_files -of_objects [get_files shells/projects/$projName/$projName.srcs/sources_1/bd/srcs/shell.bd] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] shells/projects/$projName/$projName.srcs/sources_1/bd/srcs/shell.bd]
create_ip_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7362.055 ; gain = 59.852 ; free physical = 2491 ; free virtual = 35148
## launch_runs -jobs 4 {shell_util_vector_logic_0_0_synth_1 shell_util_vector_logic_1_0_synth_1 shell_clk_wiz_0_0_synth_1 shell_gnd_0_synth_1 shell_util_vector_logic_2_0_synth_1 shell_microblaze_0_0_synth_1 shell_axiStreamGate_0_0_synth_1 shell_mdm_1_0_synth_1 shell_rst_clk_wiz_0_100M_0_synth_1 shell_axi_hwicap_0_0_synth_1 shell_xbar_0_synth_1 shell_dlmb_v10_0_synth_1 shell_ilmb_v10_0_synth_1 shell_dlmb_bram_if_cntlr_0_synth_1 shell_ilmb_bram_if_cntlr_0_synth_1 shell_lmb_bram_0_synth_1 shell_xdma_0_0_synth_1 shell_util_ds_buf_0_synth_1 shell_gnd_1_synth_1 shell_tx_register_slice_0_0_synth_1 shell_axi_10g_ethernet_0_0_synth_1 shell_mac_config_vector_0_synth_1 shell_tx_ifg_tuser_0_synth_1 shell_ifg_delay_0_synth_1 shell_vcc_0_synth_1 shell_pcs_config_vector_0_synth_1 shell_rx_register_slice_1_0_synth_1 shell_rx_data_fifo_1_0_synth_1 shell_tx_data_fifo_0_0_synth_1 shell_auto_cc_0_synth_1}
[Thu May 10 11:05:33 2018] Launched bd_01e2_xmac_0_synth_1, bd_01e2_xpcs_0_synth_1, bd_01e2_dcm_locked_driver_0_synth_1, bd_01e2_pma_pmd_type_driver_0_synth_1...
Run output will be captured here:
bd_01e2_xmac_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/bd_01e2_xmac_0_synth_1/runme.log
bd_01e2_xpcs_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/bd_01e2_xpcs_0_synth_1/runme.log
bd_01e2_dcm_locked_driver_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/bd_01e2_dcm_locked_driver_0_synth_1/runme.log
bd_01e2_pma_pmd_type_driver_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/bd_01e2_pma_pmd_type_driver_0_synth_1/runme.log
[Thu May 10 11:05:34 2018] Launched shell_util_vector_logic_0_0_synth_1, shell_util_vector_logic_1_0_synth_1, shell_clk_wiz_0_0_synth_1, shell_gnd_0_synth_1, shell_util_vector_logic_2_0_synth_1, shell_microblaze_0_0_synth_1, shell_axiStreamGate_0_0_synth_1, shell_mdm_1_0_synth_1, shell_rst_clk_wiz_0_100M_0_synth_1, shell_axi_hwicap_0_0_synth_1, shell_xbar_0_synth_1, shell_dlmb_v10_0_synth_1, shell_ilmb_v10_0_synth_1, shell_dlmb_bram_if_cntlr_0_synth_1, shell_ilmb_bram_if_cntlr_0_synth_1, shell_lmb_bram_0_synth_1, shell_xdma_0_0_synth_1, shell_util_ds_buf_0_synth_1, shell_gnd_1_synth_1, shell_tx_register_slice_0_0_synth_1, shell_axi_10g_ethernet_0_0_synth_1, shell_mac_config_vector_0_synth_1, shell_tx_ifg_tuser_0_synth_1, shell_ifg_delay_0_synth_1, shell_vcc_0_synth_1, shell_pcs_config_vector_0_synth_1, shell_rx_register_slice_1_0_synth_1, shell_rx_data_fifo_1_0_synth_1, shell_tx_data_fifo_0_0_synth_1, shell_auto_cc_0_synth_1...
Run output will be captured here:
shell_util_vector_logic_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_0_0_synth_1/runme.log
shell_util_vector_logic_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_1_0_synth_1/runme.log
shell_clk_wiz_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_clk_wiz_0_0_synth_1/runme.log
shell_gnd_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_gnd_0_synth_1/runme.log
shell_util_vector_logic_2_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_2_0_synth_1/runme.log
shell_microblaze_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_microblaze_0_0_synth_1/runme.log
shell_axiStreamGate_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axiStreamGate_0_0_synth_1/runme.log
shell_mdm_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mdm_1_0_synth_1/runme.log
shell_rst_clk_wiz_0_100M_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rst_clk_wiz_0_100M_0_synth_1/runme.log
shell_axi_hwicap_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_hwicap_0_0_synth_1/runme.log
shell_xbar_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_0_synth_1/runme.log
shell_dlmb_v10_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_dlmb_v10_0_synth_1/runme.log
shell_ilmb_v10_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_v10_0_synth_1/runme.log
shell_dlmb_bram_if_cntlr_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_dlmb_bram_if_cntlr_0_synth_1/runme.log
shell_ilmb_bram_if_cntlr_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/runme.log
shell_lmb_bram_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_lmb_bram_0_synth_1/runme.log
shell_xdma_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xdma_0_0_synth_1/runme.log
shell_util_ds_buf_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_ds_buf_0_synth_1/runme.log
shell_gnd_1_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_gnd_1_synth_1/runme.log
shell_tx_register_slice_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_register_slice_0_0_synth_1/runme.log
shell_axi_10g_ethernet_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/runme.log
shell_mac_config_vector_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mac_config_vector_0_synth_1/runme.log
shell_tx_ifg_tuser_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_ifg_tuser_0_synth_1/runme.log
shell_ifg_delay_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ifg_delay_0_synth_1/runme.log
shell_vcc_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_vcc_0_synth_1/runme.log
shell_pcs_config_vector_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_pcs_config_vector_0_synth_1/runme.log
shell_rx_register_slice_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rx_register_slice_1_0_synth_1/runme.log
shell_rx_data_fifo_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rx_data_fifo_1_0_synth_1/runme.log
shell_tx_data_fifo_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_data_fifo_0_0_synth_1/runme.log
shell_auto_cc_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7423.754 ; gain = 61.699 ; free physical = 2349 ; free virtual = 35009
## wait_on_run pr_synth_1
[Thu May 10 11:05:36 2018] Waiting for pr_synth_1 to finish...
[Thu May 10 11:05:41 2018] Waiting for pr_synth_1 to finish...
[Thu May 10 11:05:47 2018] Waiting for pr_synth_1 to finish...
[Thu May 10 11:05:52 2018] Waiting for pr_synth_1 to finish...
[Thu May 10 11:06:02 2018] Waiting for pr_synth_1 to finish...
[Thu May 10 11:06:12 2018] Waiting for pr_synth_1 to finish...
[Thu May 10 11:06:22 2018] Waiting for pr_synth_1 to finish...
[Thu May 10 11:06:32 2018] Waiting for pr_synth_1 to finish...
[Thu May 10 11:06:52 2018] Waiting for pr_synth_1 to finish...
[Thu May 10 11:07:12 2018] Waiting for pr_synth_1 to finish...

*** Running vivado
    with args -log pr.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pr.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/hlsIP_adm-8k5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top pr -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9402 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1373.465 ; gain = 4.965 ; free physical = 2913 ; free virtual = 35504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pr' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/synth/pr.v:13]
INFO: [Synth 8-638] synthesizing module 'pr_axi_bram_ctrl_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ip/pr_axi_bram_ctrl_0_0/synth/pr_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 8192 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23737' bound to instance 'U0' of component 'axi_bram_ctrl' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ip/pr_axi_bram_ctrl_0_0/synth/pr_axi_bram_ctrl_0_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 8192 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21920]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 3 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16983]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 3 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
INFO: [Synth 8-226] default block is never used [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18356]
INFO: [Synth 8-638] synthesizing module 'ua_narrow' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9752]
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 3 - type: integer 
	Parameter C_NARROW_BURST_CNT_LEN bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9931]
INFO: [Synth 8-226] default block is never used [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9970]
INFO: [Synth 8-256] done synthesizing module 'ua_narrow' (3#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9752]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3953' bound to instance 'Data_Exists_DFF' of component 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3953]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (4#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3953]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (5#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640]
INFO: [Synth 8-3491] module 'XORCY' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (6#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721]
INFO: [Synth 8-3491] module 'FDRE' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (7#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26640' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52721' bound to instance 'XORCY_I' of component 'XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709' bound to instance 'SRL16E_I' of component 'SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (8#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (9#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18172]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18449]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (10#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 3 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12774]
WARNING: [Synth 8-6014] Unused sequential element curr_arsize_reg_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12641]
WARNING: [Synth 8-6014] Unused sequential element no_ar_ack_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:14982]
WARNING: [Synth 8-6014] Unused sequential element do_cmplt_burst_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16034]
WARNING: [Synth 8-6014] Unused sequential element axi_arsize_pipe_max_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12181]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (12#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (13#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (14#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
INFO: [Synth 8-256] done synthesizing module 'pr_axi_bram_ctrl_0_0' (15#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ip/pr_axi_bram_ctrl_0_0/synth/pr_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-6157] synthesizing module 'pr_axis_data_fifo_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ip/pr_axis_data_fifo_0_0/synth/pr_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v1_1_17_axis_data_fifo' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/36f8/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TREADY_EXISTS bound to: 1 - type: integer 
	Parameter P_TDATA_EXISTS bound to: 1 - type: integer 
	Parameter P_TSTRB_EXISTS bound to: 0 - type: integer 
	Parameter P_TKEEP_EXISTS bound to: 1 - type: integer 
	Parameter P_TLAST_EXISTS bound to: 1 - type: integer 
	Parameter P_TID_EXISTS bound to: 0 - type: integer 
	Parameter P_TDEST_EXISTS bound to: 0 - type: integer 
	Parameter P_TUSER_EXISTS bound to: 0 - type: integer 
	Parameter P_AXIS_PAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter P_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter P_FIFO_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter P_FIFO_TYPE bound to: 1 - type: integer 
	Parameter P_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_MSGON_VAL bound to: 1 - type: integer 
	Parameter P_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/36f8/hdl/axis_data_fifo_v1_1_vl_rfs.v:181]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 84 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 84 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 72 - type: integer 
	Parameter P_TLAST_INDX bound to: 80 - type: integer 
	Parameter P_TID_INDX bound to: 81 - type: integer 
	Parameter P_TDEST_INDX bound to: 82 - type: integer 
	Parameter P_TUSER_INDX bound to: 83 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (16#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 84 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 72 - type: integer 
	Parameter P_TLAST_INDX bound to: 80 - type: integer 
	Parameter P_TID_INDX bound to: 81 - type: integer 
	Parameter P_TDEST_INDX bound to: 82 - type: integer 
	Parameter P_TUSER_INDX bound to: 83 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (17#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (18#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (19#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v1_1_17_axis_data_fifo' (46#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/36f8/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pr_axis_data_fifo_0_0' (47#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ip/pr_axis_data_fifo_0_0/synth/pr_axis_data_fifo_0_0.v:57]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'pr_axis_data_fifo_0_0' requires 15 connections, but only 12 given [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/synth/pr.v:240]
INFO: [Synth 8-638] synthesizing module 'pr_blk_mem_gen_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ip/pr_blk_mem_gen_0_0/synth/pr_blk_mem_gen_0_0.vhd:72]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     0.65664 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ip/pr_blk_mem_gen_0_0/synth/pr_blk_mem_gen_0_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'pr_blk_mem_gen_0_0' (48#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ip/pr_blk_mem_gen_0_0/synth/pr_blk_mem_gen_0_0.vhd:72]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'pr_blk_mem_gen_0_0' requires 8 connections, but only 7 given [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/synth/pr.v:253]
INFO: [Synth 8-6155] done synthesizing module 'pr' (49#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/synth/pr.v:13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0 has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0 has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:12 ; elapsed = 00:02:44 . Memory (MB): peak = 1734.855 ; gain = 366.355 ; free physical = 576 ; free virtual = 32028
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:02:44 . Memory (MB): peak = 1734.855 ; gain = 366.355 ; free physical = 568 ; free virtual = 32020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:12 ; elapsed = 00:02:44 . Memory (MB): peak = 1734.855 ; gain = 366.355 ; free physical = 568 ; free virtual = 32020
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/pr_ooc.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/pr_ooc.xdc]
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ip/pr_axis_data_fifo_0_0/pr_axis_data_fifo_0_0/pr_axis_data_fifo_0_0.xdc] for cell 'axis_data_fifo_0/inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/defaultFifo/ip/pr_axis_data_fifo_0_0/pr_axis_data_fifo_0_0/pr_axis_data_fifo_0_0.xdc] for cell 'axis_data_fifo_0/inst'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/pr_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/pr_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/pr_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 1 instances
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2103.840 ; gain = 1.000 ; free physical = 152 ; free virtual = 31057
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:31 ; elapsed = 00:03:12 . Memory (MB): peak = 2103.840 ; gain = 735.340 ; free physical = 210 ; free virtual = 30803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:31 ; elapsed = 00:03:12 . Memory (MB): peak = 2103.840 ; gain = 735.340 ; free physical = 210 ; free virtual = 30803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_data_fifo_0/inst. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/pr_synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for axis_data_fifo_0/inst/\gen_fifo_generator.fifo_generator_inst /inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:03:12 . Memory (MB): peak = 2103.840 ; gain = 735.340 ; free physical = 222 ; free virtual = 30815
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_incr_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_addr_rst_cmb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sng_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_incr_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-5544] ROM "arb_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0001
                sec_addr |                             0010 |                             0010
               full_pipe |                             0011 |                             0011
           full_throttle |                             0100 |                             0100
               last_addr |                             0101 |                             0101
           last_throttle |                             0110 |                             0110
               last_data |                             0111 |                             0111
       last_data_ar_pend |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:33 ; elapsed = 00:03:15 . Memory (MB): peak = 2103.840 ; gain = 735.340 ; free physical = 163 ; free virtual = 30738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 14    
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 53    
+---Registers : 
	               73 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 224   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 18    
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     13 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ua_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 7     
	   3 Input      3 Bit       Adders := 1     
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 78    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 7     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 92    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg )
INFO: [Synth 8-3886] merging instance 'axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[0]' (FDRE) to 'axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0]' (FDRE) to 'axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load_d1_reg) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[0]) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[0]) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[0]) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]) is unused and will be removed from module pr_axi_bram_ctrl_0_0.
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg) is unused and will be removed from module blk_mem_gen_v8_4_1__parameterized1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg) is unused and will be removed from module blk_mem_gen_v8_4_1__parameterized1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg) is unused and will be removed from module blk_mem_gen_v8_4_1__parameterized1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg) is unused and will be removed from module blk_mem_gen_v8_4_1__parameterized1.
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg' (FD) to 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:03:17 . Memory (MB): peak = 2103.840 ; gain = 735.340 ; free physical = 163 ; free virtual = 30572
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:03:48 . Memory (MB): peak = 2261.277 ; gain = 892.777 ; free physical = 1066 ; free virtual = 31358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:03:48 . Memory (MB): peak = 2281.309 ; gain = 912.809 ; free physical = 1064 ; free virtual = 31356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:48 ; elapsed = 00:03:48 . Memory (MB): peak = 2289.316 ; gain = 920.816 ; free physical = 1027 ; free virtual = 31319
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:03:49 . Memory (MB): peak = 2289.316 ; gain = 920.816 ; free physical = 964 ; free virtual = 31256
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:03:49 . Memory (MB): peak = 2289.316 ; gain = 920.816 ; free physical = 962 ; free virtual = 31254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:49 ; elapsed = 00:03:49 . Memory (MB): peak = 2289.316 ; gain = 920.816 ; free physical = 944 ; free virtual = 31236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:49 ; elapsed = 00:03:49 . Memory (MB): peak = 2289.316 ; gain = 920.816 ; free physical = 943 ; free virtual = 31235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:49 ; elapsed = 00:03:49 . Memory (MB): peak = 2289.316 ; gain = 920.816 ; free physical = 939 ; free virtual = 31231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:49 ; elapsed = 00:03:49 . Memory (MB): peak = 2289.316 ; gain = 920.816 ; free physical = 937 ; free virtual = 31229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_2 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_1     | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]                                                                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |     4|
|2     |LUT1       |    13|
|3     |LUT2       |    50|
|4     |LUT3       |   107|
|5     |LUT4       |    66|
|6     |LUT5       |    50|
|7     |LUT6       |   145|
|8     |MUXCY      |    20|
|9     |RAMB18E2   |     1|
|10    |RAMB36E2   |     2|
|11    |RAMB36E2_1 |     2|
|12    |SRL16E     |     2|
|13    |FDRE       |   466|
|14    |FDSE       |    13|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+------------------------------------------------------------+------+
|      |Instance                                                                       |Module                                                      |Cells |
+------+-------------------------------------------------------------------------------+------------------------------------------------------------+------+
|1     |top                                                                            |                                                            |   941|
|2     |  axi_bram_ctrl_0                                                              |pr_axi_bram_ctrl_0_0                                        |   674|
|3     |    U0                                                                         |axi_bram_ctrl                                               |   674|
|4     |      \gext_inst.abcv4_0_ext_inst                                              |axi_bram_ctrl_top                                           |   674|
|5     |        \GEN_AXI4.I_FULL_AXI                                                   |full_axi                                                    |   674|
|6     |          \GEN_ARB.I_SNG_PORT                                                  |sng_port_arb                                                |    31|
|7     |          I_RD_CHNL                                                            |rd_chnl                                                     |   406|
|8     |            \GEN_UA_NARROW.I_UA_NARROW                                         |ua_narrow_3                                                 |     5|
|9     |            I_WRAP_BRST                                                        |wrap_brst_4                                                 |    43|
|10    |          I_WR_CHNL                                                            |wr_chnl                                                     |   219|
|11    |            \GEN_UA_NARROW.I_UA_NARROW                                         |ua_narrow                                                   |     5|
|12    |            I_WRAP_BRST                                                        |wrap_brst                                                   |    64|
|13    |  axis_data_fifo_0                                                             |pr_axis_data_fifo_0_0                                       |   254|
|14    |    inst                                                                       |axis_data_fifo_v1_1_17_axis_data_fifo                       |   254|
|15    |      \gen_fifo_generator.fifo_generator_inst                                  |fifo_generator_v13_2_2                                      |   254|
|16    |        inst_fifo_gen                                                          |fifo_generator_v13_2_2_synth                                |   254|
|17    |          \gaxis_fifo.gaxisf.axisf                                             |fifo_generator_top                                          |   254|
|18    |            \grf.rf                                                            |fifo_generator_ramfifo                                      |   254|
|19    |              \gntv_or_sync_fifo.gl0.rd                                        |rd_logic                                                    |   106|
|20    |                \gr1.gdcf.dc                                                   |dc_ss_fwft                                                  |    25|
|21    |                  dc                                                           |updn_cntr                                                   |    25|
|22    |                \gr1.gr1_int.rfwft                                             |rd_fwft                                                     |    17|
|23    |                \grss.rsts                                                     |rd_status_flags_ss                                          |    13|
|24    |                  c1                                                           |compare_1                                                   |     5|
|25    |                  c2                                                           |compare_2                                                   |     6|
|26    |                rpntr                                                          |rd_bin_cntr                                                 |    51|
|27    |              \gntv_or_sync_fifo.gl0.wr                                        |wr_logic                                                    |    49|
|28    |                \gwss.wsts                                                     |wr_status_flags_ss                                          |    18|
|29    |                  c0                                                           |compare                                                     |     5|
|30    |                  c1                                                           |compare_0                                                   |     6|
|31    |                wpntr                                                          |wr_bin_cntr                                                 |    31|
|32    |              \gntv_or_sync_fifo.mem                                           |memory                                                      |    84|
|33    |                \gbm.gbmg.gbmga.ngecc.bmg                                      |blk_mem_gen_v8_4_1                                          |    11|
|34    |                  inst_blk_mem_gen                                             |blk_mem_gen_v8_4_1_synth                                    |    11|
|35    |                    \gnbram.gnativebmg.native_blk_mem_gen                      |blk_mem_gen_v8_4_1_blk_mem_gen_top                          |    11|
|36    |                      \valid.cstr                                              |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                 |    11|
|37    |                        \ramloop[0].ram.r                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                   |     1|
|38    |                          \prim_noinit.ram                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper                 |     1|
|39    |                        \ramloop[1].ram.r                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0   |     1|
|40    |                          \prim_noinit.ram                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0 |     1|
|41    |                        \ramloop[2].ram.r                                      |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1   |     9|
|42    |                          \prim_noinit.ram                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1 |     2|
|43    |              rstblk                                                           |reset_blk_ramfifo                                           |    15|
|44    |                \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst  |xpm_cdc_sync_rst                                            |     5|
|45    |  blk_mem_gen_0                                                                |pr_blk_mem_gen_0_0                                          |    13|
|46    |    U0                                                                         |blk_mem_gen_v8_4_1__parameterized1                          |    13|
|47    |      inst_blk_mem_gen                                                         |blk_mem_gen_v8_4_1_synth__parameterized0                    |    13|
|48    |        \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0          |    13|
|49    |          \valid.cstr                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0 |    13|
|50    |            \ramloop[0].ram.r                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2   |     1|
|51    |              \prim_noinit.ram                                                 |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2 |     1|
|52    |            \ramloop[1].ram.r                                                  |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3   |    12|
|53    |              \prim_noinit.ram                                                 |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3 |     3|
+------+-------------------------------------------------------------------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:49 ; elapsed = 00:03:49 . Memory (MB): peak = 2289.316 ; gain = 920.816 ; free physical = 936 ; free virtual = 31228
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1096 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:38 ; elapsed = 00:03:30 . Memory (MB): peak = 2289.316 ; gain = 551.832 ; free physical = 946 ; free virtual = 31238
Synthesis Optimization Complete : Time (s): cpu = 00:02:49 ; elapsed = 00:03:49 . Memory (MB): peak = 2289.324 ; gain = 920.816 ; free physical = 955 ; free virtual = 31247
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (CARRY4) => CARRY8: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:52 . Memory (MB): peak = 2346.965 ; gain = 1106.086 ; free physical = 837 ; free virtual = 31129
INFO: [Coretcl 2-1174] Renamed 52 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/pr_synth_1/pr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pr_utilization_synth.rpt -pb pr_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2370.977 ; gain = 0.000 ; free physical = 787 ; free virtual = 31080
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:07:29 2018...
[Thu May 10 11:07:29 2018] pr_synth_1 finished
wait_on_run: Time (s): cpu = 00:03:12 ; elapsed = 00:01:53 . Memory (MB): peak = 7423.754 ; gain = 0.000 ; free physical = 1993 ; free virtual = 32273
## wait_on_run shell_util_vector_logic_0_0_synth_1
[Thu May 10 11:07:29 2018] Waiting for shell_util_vector_logic_0_0_synth_1 to finish...
[Thu May 10 11:07:34 2018] Waiting for shell_util_vector_logic_0_0_synth_1 to finish...
[Thu May 10 11:07:39 2018] Waiting for shell_util_vector_logic_0_0_synth_1 to finish...
[Thu May 10 11:07:44 2018] Waiting for shell_util_vector_logic_0_0_synth_1 to finish...
[Thu May 10 11:07:54 2018] Waiting for shell_util_vector_logic_0_0_synth_1 to finish...
[Thu May 10 11:08:04 2018] Waiting for shell_util_vector_logic_0_0_synth_1 to finish...
[Thu May 10 11:08:15 2018] Waiting for shell_util_vector_logic_0_0_synth_1 to finish...

*** Running vivado
    with args -log shell_util_vector_logic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_util_vector_logic_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_util_vector_logic_0_0.tcl -notrace
Command: synth_design -top shell_util_vector_logic_0_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10254 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.453 ; gain = 75.000 ; free physical = 1213 ; free virtual = 31504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_util_vector_logic_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_0_0/synth/shell_util_vector_logic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'shell_util_vector_logic_0_0' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_0_0/synth/shell_util_vector_logic_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 1121 ; free virtual = 31413
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 1079 ; free virtual = 31370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 1079 ; free virtual = 31370
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1988.379 ; gain = 0.000 ; free physical = 3663 ; free virtual = 33944
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3374 ; free virtual = 33655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3373 ; free virtual = 33654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3376 ; free virtual = 33657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3355 ; free virtual = 33637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3327 ; free virtual = 33610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1342 ; free virtual = 31618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1341 ; free virtual = 31618
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1338 ; free virtual = 31614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1303 ; free virtual = 31590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1303 ; free virtual = 31590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1303 ; free virtual = 31590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1303 ; free virtual = 31590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1303 ; free virtual = 31590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1305 ; free virtual = 31592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1305 ; free virtual = 31592
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2227.434 ; gain = 359.664 ; free physical = 1323 ; free virtual = 31610
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.441 ; gain = 954.980 ; free physical = 1332 ; free virtual = 31619
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2278.957 ; gain = 1038.078 ; free physical = 1275 ; free virtual = 31560
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_0_0_synth_1/shell_util_vector_logic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_0_0/shell_util_vector_logic_0_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_0_0_synth_1/shell_util_vector_logic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_util_vector_logic_0_0_utilization_synth.rpt -pb shell_util_vector_logic_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2282.957 ; gain = 0.000 ; free physical = 1219 ; free virtual = 31571
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:08:18 2018...
[Thu May 10 11:08:20 2018] shell_util_vector_logic_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 7423.754 ; gain = 0.000 ; free physical = 3650 ; free virtual = 33931
## wait_on_run shell_util_vector_logic_1_0_synth_1
[Thu May 10 11:08:20 2018] Waiting for shell_util_vector_logic_1_0_synth_1 to finish...

*** Running vivado
    with args -log shell_util_vector_logic_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_util_vector_logic_1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_util_vector_logic_1_0.tcl -notrace
Command: synth_design -top shell_util_vector_logic_1_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10298 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1346.453 ; gain = 75.000 ; free physical = 1178 ; free virtual = 31470
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_util_vector_logic_1_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_1_0/synth/shell_util_vector_logic_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'shell_util_vector_logic_1_0' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_1_0/synth/shell_util_vector_logic_1_0.v:57]
WARNING: [Synth 8-3331] design util_vector_logic_v2_0_1_util_vector_logic has unconnected port Op2[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1391.062 ; gain = 119.609 ; free physical = 1098 ; free virtual = 31389
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1391.062 ; gain = 119.609 ; free physical = 1102 ; free virtual = 31394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1391.062 ; gain = 119.609 ; free physical = 1102 ; free virtual = 31394
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1986.395 ; gain = 0.000 ; free physical = 3658 ; free virtual = 33939
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.395 ; gain = 714.941 ; free physical = 3323 ; free virtual = 33606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.395 ; gain = 714.941 ; free physical = 3326 ; free virtual = 33609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.395 ; gain = 714.941 ; free physical = 3336 ; free virtual = 33619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.395 ; gain = 714.941 ; free physical = 3328 ; free virtual = 33611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.395 ; gain = 714.941 ; free physical = 3311 ; free virtual = 33596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1249 ; free virtual = 31536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1249 ; free virtual = 31536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1249 ; free virtual = 31536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1286 ; free virtual = 31573
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1286 ; free virtual = 31573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1285 ; free virtual = 31572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1285 ; free virtual = 31572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1285 ; free virtual = 31572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1285 ; free virtual = 31572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1285 ; free virtual = 31572
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 2226.449 ; gain = 359.664 ; free physical = 1301 ; free virtual = 31588
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.457 ; gain = 954.996 ; free physical = 1310 ; free virtual = 31597
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2276.973 ; gain = 1037.094 ; free physical = 1285 ; free virtual = 31571
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_1_0_synth_1/shell_util_vector_logic_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_1_0/shell_util_vector_logic_1_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_1_0_synth_1/shell_util_vector_logic_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_util_vector_logic_1_0_utilization_synth.rpt -pb shell_util_vector_logic_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2280.973 ; gain = 0.000 ; free physical = 1450 ; free virtual = 31733
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:08:19 2018...
[Thu May 10 11:08:20 2018] shell_util_vector_logic_1_0_synth_1 finished
## wait_on_run shell_clk_wiz_0_0_synth_1
[Thu May 10 11:08:20 2018] Waiting for shell_clk_wiz_0_0_synth_1 to finish...
[Thu May 10 11:08:25 2018] Waiting for shell_clk_wiz_0_0_synth_1 to finish...
[Thu May 10 11:08:30 2018] Waiting for shell_clk_wiz_0_0_synth_1 to finish...
[Thu May 10 11:08:35 2018] Waiting for shell_clk_wiz_0_0_synth_1 to finish...
[Thu May 10 11:08:45 2018] Waiting for shell_clk_wiz_0_0_synth_1 to finish...
[Thu May 10 11:08:55 2018] Waiting for shell_clk_wiz_0_0_synth_1 to finish...

*** Running vivado
    with args -log shell_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_clk_wiz_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_clk_wiz_0_0.tcl -notrace
Command: synth_design -top shell_clk_wiz_0_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10527 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.453 ; gain = 76.000 ; free physical = 2927 ; free virtual = 33212
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_clk_wiz_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'shell_clk_wiz_0_0_clk_wiz' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME3_ADV' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25952]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME3_ADV' (2#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25952]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'shell_clk_wiz_0_0_clk_wiz' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'shell_clk_wiz_0_0' (5#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 2927 ; free virtual = 33211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 2915 ; free virtual = 33200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 2915 ; free virtual = 33200
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2004.605 ; gain = 1.000 ; free physical = 1321 ; free virtual = 31597
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2004.605 ; gain = 732.152 ; free physical = 3704 ; free virtual = 33926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2004.605 ; gain = 732.152 ; free physical = 3704 ; free virtual = 33926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2004.605 ; gain = 732.152 ; free physical = 3703 ; free virtual = 33925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2004.605 ; gain = 732.152 ; free physical = 3699 ; free virtual = 33921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2004.605 ; gain = 732.152 ; free physical = 3688 ; free virtual = 33912
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2218.129 ; gain = 945.676 ; free physical = 2347 ; free virtual = 32620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2218.129 ; gain = 945.676 ; free physical = 2346 ; free virtual = 32619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2218.129 ; gain = 945.676 ; free physical = 2346 ; free virtual = 32619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2218.129 ; gain = 945.676 ; free physical = 2321 ; free virtual = 32607
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2218.129 ; gain = 945.676 ; free physical = 2321 ; free virtual = 32606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2218.129 ; gain = 945.676 ; free physical = 2320 ; free virtual = 32606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2218.129 ; gain = 945.676 ; free physical = 2320 ; free virtual = 32606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2218.129 ; gain = 945.676 ; free physical = 2320 ; free virtual = 32606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2218.129 ; gain = 945.676 ; free physical = 2320 ; free virtual = 32606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |MMCME3_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |     3|
|2     |  inst   |shell_clk_wiz_0_0_clk_wiz |     3|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2218.129 ; gain = 945.676 ; free physical = 2320 ; free virtual = 32606
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2218.129 ; gain = 334.133 ; free physical = 2339 ; free virtual = 32625
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2218.137 ; gain = 945.676 ; free physical = 2345 ; free virtual = 32630
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/mmcme3_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:08 . Memory (MB): peak = 2269.879 ; gain = 1029.000 ; free physical = 2266 ; free virtual = 32554
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_clk_wiz_0_0_synth_1/shell_clk_wiz_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_clk_wiz_0_0_synth_1/shell_clk_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_clk_wiz_0_0_utilization_synth.rpt -pb shell_clk_wiz_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2273.879 ; gain = 0.000 ; free physical = 2208 ; free virtual = 32497
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:08:58 2018...
[Thu May 10 11:09:00 2018] shell_clk_wiz_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 7423.754 ; gain = 0.000 ; free physical = 4409 ; free virtual = 34694
## wait_on_run shell_gnd_0_synth_1
[Thu May 10 11:09:00 2018] Waiting for shell_gnd_0_synth_1 to finish...

*** Running vivado
    with args -log shell_gnd_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_gnd_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_gnd_0.tcl -notrace
Command: synth_design -top shell_gnd_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.457 ; gain = 75.000 ; free physical = 2886 ; free virtual = 33170
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_gnd_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_gnd_0/synth/shell_gnd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_4_xlconstant' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_4_xlconstant' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shell_gnd_0' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_gnd_0/synth/shell_gnd_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.066 ; gain = 120.609 ; free physical = 2860 ; free virtual = 33145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.066 ; gain = 120.609 ; free physical = 2849 ; free virtual = 33134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.066 ; gain = 120.609 ; free physical = 2849 ; free virtual = 33134
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1988.383 ; gain = 0.000 ; free physical = 1248 ; free virtual = 31535
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1988.383 ; gain = 715.926 ; free physical = 3694 ; free virtual = 33917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1988.383 ; gain = 715.926 ; free physical = 3694 ; free virtual = 33917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1988.383 ; gain = 715.926 ; free physical = 3696 ; free virtual = 33920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1988.383 ; gain = 715.926 ; free physical = 3695 ; free virtual = 33918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design shell_gnd_0 has an empty top module
INFO: [Synth 8-3917] design shell_gnd_0 has port dout[1] driven by constant 0
INFO: [Synth 8-3917] design shell_gnd_0 has port dout[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.383 ; gain = 715.926 ; free physical = 3627 ; free virtual = 33852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.664 ; gain = 945.207 ; free physical = 2271 ; free virtual = 32556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.664 ; gain = 945.207 ; free physical = 2271 ; free virtual = 32556
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.664 ; gain = 945.207 ; free physical = 2268 ; free virtual = 32553
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.664 ; gain = 945.207 ; free physical = 2211 ; free virtual = 32499
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.664 ; gain = 945.207 ; free physical = 2211 ; free virtual = 32499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.664 ; gain = 945.207 ; free physical = 2211 ; free virtual = 32499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.664 ; gain = 945.207 ; free physical = 2211 ; free virtual = 32499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.664 ; gain = 945.207 ; free physical = 2211 ; free virtual = 32499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.664 ; gain = 945.207 ; free physical = 2211 ; free virtual = 32499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.664 ; gain = 945.207 ; free physical = 2211 ; free virtual = 32499
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2217.664 ; gain = 349.891 ; free physical = 2233 ; free virtual = 32520
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2217.672 ; gain = 945.207 ; free physical = 2245 ; free virtual = 32533
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:08 . Memory (MB): peak = 2272.414 ; gain = 1031.531 ; free physical = 2227 ; free virtual = 32516
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_gnd_0_synth_1/shell_gnd_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_gnd_0/shell_gnd_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_gnd_0_synth_1/shell_gnd_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_gnd_0_utilization_synth.rpt -pb shell_gnd_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2272.414 ; gain = 0.000 ; free physical = 3352 ; free virtual = 33640
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:08:59 2018...
[Thu May 10 11:09:00 2018] shell_gnd_0_synth_1 finished
## wait_on_run shell_gnd_1_synth_1
[Thu May 10 11:09:00 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:09:06 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:09:11 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:09:16 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:09:26 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:09:36 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:09:46 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:09:56 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:10:16 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:10:36 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:10:56 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:11:17 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:11:57 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:12:37 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:13:17 2018] Waiting for shell_gnd_1_synth_1 to finish...
[Thu May 10 11:13:58 2018] Waiting for shell_gnd_1_synth_1 to finish...

*** Running vivado
    with args -log shell_gnd_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_gnd_1.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_gnd_1.tcl -notrace
Command: synth_design -top shell_gnd_1 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12795 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.453 ; gain = 76.000 ; free physical = 2302 ; free virtual = 32642
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_gnd_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_gnd_1/synth/shell_gnd_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_4_xlconstant' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_4_xlconstant' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shell_gnd_1' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_gnd_1/synth/shell_gnd_1.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 2311 ; free virtual = 32652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 2308 ; free virtual = 32649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 2308 ; free virtual = 32649
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1988.379 ; gain = 0.000 ; free physical = 1353 ; free virtual = 31695
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3417 ; free virtual = 33751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3417 ; free virtual = 33751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3419 ; free virtual = 33753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3410 ; free virtual = 33744
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design shell_gnd_1 has an empty top module
INFO: [Synth 8-3917] design shell_gnd_1 has port dout[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3407 ; free virtual = 33743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 2218.660 ; gain = 946.207 ; free physical = 1965 ; free virtual = 32300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 2218.660 ; gain = 946.207 ; free physical = 1965 ; free virtual = 32300
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 2218.660 ; gain = 946.207 ; free physical = 1965 ; free virtual = 32300
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.660 ; gain = 946.207 ; free physical = 1957 ; free virtual = 32292
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.660 ; gain = 946.207 ; free physical = 1957 ; free virtual = 32292
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.660 ; gain = 946.207 ; free physical = 1957 ; free virtual = 32292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.660 ; gain = 946.207 ; free physical = 1957 ; free virtual = 32292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.660 ; gain = 946.207 ; free physical = 1957 ; free virtual = 32292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.660 ; gain = 946.207 ; free physical = 1957 ; free virtual = 32292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.660 ; gain = 946.207 ; free physical = 1957 ; free virtual = 32292
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 2218.660 ; gain = 350.891 ; free physical = 1975 ; free virtual = 32310
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.668 ; gain = 946.207 ; free physical = 1985 ; free virtual = 32320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2272.410 ; gain = 1031.531 ; free physical = 1954 ; free virtual = 32289
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_gnd_1_synth_1/shell_gnd_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_gnd_1/shell_gnd_1.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_gnd_1_synth_1/shell_gnd_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_gnd_1_utilization_synth.rpt -pb shell_gnd_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2272.410 ; gain = 0.000 ; free physical = 1957 ; free virtual = 32293
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:15:09 2018...
[Thu May 10 11:15:13 2018] shell_gnd_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:24 ; elapsed = 00:06:13 . Memory (MB): peak = 7423.754 ; gain = 0.000 ; free physical = 2508 ; free virtual = 32841
## wait_on_run  shell_util_vector_logic_0_0_synth_1
[Thu May 10 11:15:13 2018] Waiting for shell_util_vector_logic_0_0_synth_1 to finish...

*** Running vivado
    with args -log shell_util_vector_logic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_util_vector_logic_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_util_vector_logic_0_0.tcl -notrace
Command: synth_design -top shell_util_vector_logic_0_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10254 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.453 ; gain = 75.000 ; free physical = 1213 ; free virtual = 31504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_util_vector_logic_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_0_0/synth/shell_util_vector_logic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'shell_util_vector_logic_0_0' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_0_0/synth/shell_util_vector_logic_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 1121 ; free virtual = 31413
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 1079 ; free virtual = 31370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 1079 ; free virtual = 31370
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1988.379 ; gain = 0.000 ; free physical = 3663 ; free virtual = 33944
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3374 ; free virtual = 33655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3373 ; free virtual = 33654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3376 ; free virtual = 33657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3355 ; free virtual = 33637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1988.379 ; gain = 715.926 ; free physical = 3327 ; free virtual = 33610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1342 ; free virtual = 31618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1341 ; free virtual = 31618
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1338 ; free virtual = 31614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1303 ; free virtual = 31590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1303 ; free virtual = 31590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1303 ; free virtual = 31590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1303 ; free virtual = 31590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1303 ; free virtual = 31590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1305 ; free virtual = 31592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.434 ; gain = 954.980 ; free physical = 1305 ; free virtual = 31592
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2227.434 ; gain = 359.664 ; free physical = 1323 ; free virtual = 31610
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2227.441 ; gain = 954.980 ; free physical = 1332 ; free virtual = 31619
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2278.957 ; gain = 1038.078 ; free physical = 1275 ; free virtual = 31560
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_0_0_synth_1/shell_util_vector_logic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_0_0/shell_util_vector_logic_0_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_0_0_synth_1/shell_util_vector_logic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_util_vector_logic_0_0_utilization_synth.rpt -pb shell_util_vector_logic_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2282.957 ; gain = 0.000 ; free physical = 1219 ; free virtual = 31571
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:08:18 2018...
[Thu May 10 11:15:13 2018] shell_util_vector_logic_0_0_synth_1 finished
## wait_on_run shell_util_vector_logic_1_0_synth_1
[Thu May 10 11:15:13 2018] Waiting for shell_util_vector_logic_1_0_synth_1 to finish...

*** Running vivado
    with args -log shell_util_vector_logic_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_util_vector_logic_1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_util_vector_logic_1_0.tcl -notrace
Command: synth_design -top shell_util_vector_logic_1_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10298 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1346.453 ; gain = 75.000 ; free physical = 1178 ; free virtual = 31470
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_util_vector_logic_1_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_1_0/synth/shell_util_vector_logic_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'shell_util_vector_logic_1_0' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_1_0/synth/shell_util_vector_logic_1_0.v:57]
WARNING: [Synth 8-3331] design util_vector_logic_v2_0_1_util_vector_logic has unconnected port Op2[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1391.062 ; gain = 119.609 ; free physical = 1098 ; free virtual = 31389
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1391.062 ; gain = 119.609 ; free physical = 1102 ; free virtual = 31394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1391.062 ; gain = 119.609 ; free physical = 1102 ; free virtual = 31394
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1986.395 ; gain = 0.000 ; free physical = 3658 ; free virtual = 33939
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.395 ; gain = 714.941 ; free physical = 3323 ; free virtual = 33606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.395 ; gain = 714.941 ; free physical = 3326 ; free virtual = 33609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.395 ; gain = 714.941 ; free physical = 3336 ; free virtual = 33619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.395 ; gain = 714.941 ; free physical = 3328 ; free virtual = 33611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.395 ; gain = 714.941 ; free physical = 3311 ; free virtual = 33596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1249 ; free virtual = 31536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1249 ; free virtual = 31536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1249 ; free virtual = 31536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1286 ; free virtual = 31573
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1286 ; free virtual = 31573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1285 ; free virtual = 31572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1285 ; free virtual = 31572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1285 ; free virtual = 31572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1285 ; free virtual = 31572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.449 ; gain = 954.996 ; free physical = 1285 ; free virtual = 31572
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 2226.449 ; gain = 359.664 ; free physical = 1301 ; free virtual = 31588
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2226.457 ; gain = 954.996 ; free physical = 1310 ; free virtual = 31597
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2276.973 ; gain = 1037.094 ; free physical = 1285 ; free virtual = 31571
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_1_0_synth_1/shell_util_vector_logic_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_1_0/shell_util_vector_logic_1_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_vector_logic_1_0_synth_1/shell_util_vector_logic_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_util_vector_logic_1_0_utilization_synth.rpt -pb shell_util_vector_logic_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2280.973 ; gain = 0.000 ; free physical = 1450 ; free virtual = 31733
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:08:19 2018...
[Thu May 10 11:15:13 2018] shell_util_vector_logic_1_0_synth_1 finished
## wait_on_run shell_util_vector_logic_2_0_synth_1
[Thu May 10 11:15:13 2018] Waiting for shell_util_vector_logic_2_0_synth_1 to finish...

*** Running vivado
    with args -log shell_util_vector_logic_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_util_vector_logic_2_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_util_vector_logic_2_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP shell_util_vector_logic_2_0, cache-ID = 170f90388ee4a16d.
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:08:32 2018...
[Thu May 10 11:15:13 2018] shell_util_vector_logic_2_0_synth_1 finished
## wait_on_run shell_microblaze_0_0_synth_1
[Thu May 10 11:15:13 2018] Waiting for shell_microblaze_0_0_synth_1 to finish...

*** Running vivado
    with args -log shell_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_microblaze_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_microblaze_0_0.tcl -notrace
Command: synth_design -top shell_microblaze_0_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1352.605 ; gain = 76.000 ; free physical = 2617 ; free virtual = 32906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shell_microblaze_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/synth/shell_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: shell_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/6141/hdl/microblaze_v10_0_vh_rfs.vhd:157123' bound to instance 'U0' of component 'MicroBlaze' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/synth/shell_microblaze_0_0.vhd:806]
INFO: [Synth 8-256] done synthesizing module 'shell_microblaze_0_0' (52#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/synth/shell_microblaze_0_0.vhd:116]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1023]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1022]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1021]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1020]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1019]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1018]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1017]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1016]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1015]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1014]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1013]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1012]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1011]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1010]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1009]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1008]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1007]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1006]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1005]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1004]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1003]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1002]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1001]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1000]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[999]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[998]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[997]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[996]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[995]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[994]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[993]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[992]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[991]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[990]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[989]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[988]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[987]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[986]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[985]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[984]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[983]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[982]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[981]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[980]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[979]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[978]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[977]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[976]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[975]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[974]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[973]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[972]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[971]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[970]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[969]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[968]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[967]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[966]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[965]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[964]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[963]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[962]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[961]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[960]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[959]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[958]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[957]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[956]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[955]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[954]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[953]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[952]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[951]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[950]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[949]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[948]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[947]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[946]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[945]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[944]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[943]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[942]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[941]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[940]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[939]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[938]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[937]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1655.949 ; gain = 379.344 ; free physical = 4220 ; free virtual = 34509
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1655.949 ; gain = 379.344 ; free physical = 4064 ; free virtual = 34353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1655.949 ; gain = 379.344 ; free physical = 4064 ; free virtual = 34353
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 612 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 410 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 126 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 138 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2297.469 ; gain = 0.000 ; free physical = 2193 ; free virtual = 32483
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 2297.469 ; gain = 1020.863 ; free physical = 1577 ; free virtual = 31866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 2297.469 ; gain = 1020.863 ; free physical = 1576 ; free virtual = 31865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 2297.469 ; gain = 1020.863 ; free physical = 1570 ; free virtual = 31860
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 2297.469 ; gain = 1020.863 ; free physical = 1574 ; free virtual = 31865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 28    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 259   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 149   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 134   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[29]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[28]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[27]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[26]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[25]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[24]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[23]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[21]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[20]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[19]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[18]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[17]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[16]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4011] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[17]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[18]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[19]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[20]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[21]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[11]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[12]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[13]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[15]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[16]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[17]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[18]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[19]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[20]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[21]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[28]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[11]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[12]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/WB_BTR_reg[13]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[551]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[547]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[546]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:32 . Memory (MB): peak = 2297.469 ; gain = 1020.863 ; free physical = 2345 ; free virtual = 32646
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:02:00 . Memory (MB): peak = 2297.469 ; gain = 1020.863 ; free physical = 3560 ; free virtual = 33859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:02:06 . Memory (MB): peak = 2378.016 ; gain = 1101.410 ; free physical = 3128 ; free virtual = 33427
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:02:07 . Memory (MB): peak = 2389.031 ; gain = 1112.426 ; free physical = 3082 ; free virtual = 33382
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:02:08 . Memory (MB): peak = 2389.031 ; gain = 1112.426 ; free physical = 3048 ; free virtual = 33348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:02:08 . Memory (MB): peak = 2389.031 ; gain = 1112.426 ; free physical = 3046 ; free virtual = 33345
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:02:08 . Memory (MB): peak = 2389.031 ; gain = 1112.426 ; free physical = 3031 ; free virtual = 33330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:02:08 . Memory (MB): peak = 2389.031 ; gain = 1112.426 ; free physical = 3031 ; free virtual = 33330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:02:08 . Memory (MB): peak = 2389.031 ; gain = 1112.426 ; free physical = 3029 ; free virtual = 33328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:02:08 . Memory (MB): peak = 2389.031 ; gain = 1112.426 ; free physical = 3029 ; free virtual = 33329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |AND2B1L  |     1|
|2     |LUT1     |    19|
|3     |LUT2     |   113|
|4     |LUT3     |   330|
|5     |LUT4     |   145|
|6     |LUT5     |   204|
|7     |LUT6     |   329|
|8     |LUT6_2   |    80|
|9     |MULT_AND |     1|
|10    |MUXCY_L  |   136|
|11    |MUXF7    |   109|
|12    |RAM32M   |    16|
|13    |SRL16E   |    82|
|14    |SRL16E_2 |     1|
|15    |SRL16E_3 |     1|
|16    |SRL16E_4 |     1|
|17    |SRL16E_5 |     2|
|18    |SRL16E_6 |     2|
|19    |SRLC16E  |     8|
|20    |XORCY    |    94|
|21    |FDCE     |   143|
|22    |FDE      |    32|
|23    |FDR      |    87|
|24    |FDRE     |  1209|
|25    |FDS      |     1|
|26    |FDSE     |    36|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+-------------------------------+------+
|      |Instance                                                                         |Module                         |Cells |
+------+---------------------------------------------------------------------------------+-------------------------------+------+
|1     |top                                                                              |                               |  3182|
|2     |  U0                                                                             |MicroBlaze                     |  3182|
|3     |    MicroBlaze_Core_I                                                            |MicroBlaze_Core                |  2814|
|4     |      \Performance.Core                                                          |MicroBlaze_GTi                 |  2805|
|5     |        Data_Flow_I                                                              |Data_Flow_gti                  |   741|
|6     |          ALU_I                                                                  |ALU                            |   119|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                    |MB_MUXCY_490                   |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2        |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                        |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                             |MB_LUT6__parameterized12       |     1|
|11    |              \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                    |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                              |MB_MUXCY_XORCY_582             |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                              |MB_MUXCY_583                   |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                        |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_580                  |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_581             |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_491                    |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_578                  |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_579             |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_492                    |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_576                  |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_577             |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_493                    |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_574                  |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_575             |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_494                    |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_572                  |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_573             |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_495                    |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_570                  |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_571             |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_496                    |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_568                  |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_569             |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_497                    |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_566                  |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_567             |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_498                    |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_564                  |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_565             |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_499                    |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_562                  |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_563             |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_500                    |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_560                  |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_561             |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_501                    |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_558                  |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_559             |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_502                    |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_556                  |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_557             |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_503                    |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_554                  |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_555             |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_504                    |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_552                  |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_553             |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_505                    |     5|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_550                  |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_551             |     4|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_506                    |     5|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_548                  |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_549             |     4|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_507                    |     5|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_546                  |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_547             |     4|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_508                    |     5|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_544                  |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_545             |     4|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_509                    |     5|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_542                  |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_543             |     4|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_510                    |     6|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_540                  |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_541             |     5|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_511                    |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_538                  |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_539             |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_512                    |     5|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_536                  |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_537             |     4|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_513                    |     6|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_534                  |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_535             |     5|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_514                    |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_532                  |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_533             |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_515                    |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_530                  |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_531             |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_516                    |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_528                  |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_529             |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_517                    |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_526                  |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_527             |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_518                    |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_524                  |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_525             |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_519                    |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_522                  |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_523             |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_520                    |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                      |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_521             |     2|
|107   |          Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti        |    46|
|108   |          Data_Flow_Logic_I                                                      |Data_Flow_Logic                |    64|
|109   |            \Gen_Bits[0].MEM_EX_Result_Inst                                      |MB_FDRE_458                    |     1|
|110   |            \Gen_Bits[10].MEM_EX_Result_Inst                                     |MB_FDRE_459                    |     1|
|111   |            \Gen_Bits[11].MEM_EX_Result_Inst                                     |MB_FDRE_460                    |     1|
|112   |            \Gen_Bits[12].MEM_EX_Result_Inst                                     |MB_FDRE_461                    |     1|
|113   |            \Gen_Bits[13].MEM_EX_Result_Inst                                     |MB_FDRE_462                    |     1|
|114   |            \Gen_Bits[14].MEM_EX_Result_Inst                                     |MB_FDRE_463                    |     1|
|115   |            \Gen_Bits[15].MEM_EX_Result_Inst                                     |MB_FDRE_464                    |     1|
|116   |            \Gen_Bits[16].MEM_EX_Result_Inst                                     |MB_FDRE_465                    |     1|
|117   |            \Gen_Bits[17].MEM_EX_Result_Inst                                     |MB_FDRE_466                    |     1|
|118   |            \Gen_Bits[18].MEM_EX_Result_Inst                                     |MB_FDRE_467                    |     1|
|119   |            \Gen_Bits[19].MEM_EX_Result_Inst                                     |MB_FDRE_468                    |     1|
|120   |            \Gen_Bits[1].MEM_EX_Result_Inst                                      |MB_FDRE_469                    |     1|
|121   |            \Gen_Bits[20].MEM_EX_Result_Inst                                     |MB_FDRE_470                    |     1|
|122   |            \Gen_Bits[21].MEM_EX_Result_Inst                                     |MB_FDRE_471                    |     1|
|123   |            \Gen_Bits[22].MEM_EX_Result_Inst                                     |MB_FDRE_472                    |     1|
|124   |            \Gen_Bits[23].MEM_EX_Result_Inst                                     |MB_FDRE_473                    |     1|
|125   |            \Gen_Bits[24].MEM_EX_Result_Inst                                     |MB_FDRE_474                    |     1|
|126   |            \Gen_Bits[25].MEM_EX_Result_Inst                                     |MB_FDRE_475                    |     1|
|127   |            \Gen_Bits[26].MEM_EX_Result_Inst                                     |MB_FDRE_476                    |     1|
|128   |            \Gen_Bits[27].MEM_EX_Result_Inst                                     |MB_FDRE_477                    |     1|
|129   |            \Gen_Bits[28].MEM_EX_Result_Inst                                     |MB_FDRE_478                    |     1|
|130   |            \Gen_Bits[29].MEM_EX_Result_Inst                                     |MB_FDRE_479                    |     1|
|131   |            \Gen_Bits[2].MEM_EX_Result_Inst                                      |MB_FDRE_480                    |     1|
|132   |            \Gen_Bits[30].MEM_EX_Result_Inst                                     |MB_FDRE_481                    |     1|
|133   |            \Gen_Bits[31].MEM_EX_Result_Inst                                     |MB_FDRE_482                    |     1|
|134   |            \Gen_Bits[3].MEM_EX_Result_Inst                                      |MB_FDRE_483                    |     1|
|135   |            \Gen_Bits[4].MEM_EX_Result_Inst                                      |MB_FDRE_484                    |     1|
|136   |            \Gen_Bits[5].MEM_EX_Result_Inst                                      |MB_FDRE_485                    |     1|
|137   |            \Gen_Bits[6].MEM_EX_Result_Inst                                      |MB_FDRE_486                    |     1|
|138   |            \Gen_Bits[7].MEM_EX_Result_Inst                                      |MB_FDRE_487                    |     1|
|139   |            \Gen_Bits[8].MEM_EX_Result_Inst                                      |MB_FDRE_488                    |     1|
|140   |            \Gen_Bits[9].MEM_EX_Result_Inst                                      |MB_FDRE_489                    |     1|
|141   |          Operand_Select_I                                                       |Operand_Select_gti             |   314|
|142   |            \Gen_Bit[0].MUXF7_I1                                                 |MB_MUXF7_426                   |     2|
|143   |            \Gen_Bit[10].MUXF7_I1                                                |MB_MUXF7_427                   |     4|
|144   |            \Gen_Bit[11].MUXF7_I1                                                |MB_MUXF7_428                   |     4|
|145   |            \Gen_Bit[12].MUXF7_I1                                                |MB_MUXF7_429                   |     4|
|146   |            \Gen_Bit[13].MUXF7_I1                                                |MB_MUXF7_430                   |     4|
|147   |            \Gen_Bit[14].MUXF7_I1                                                |MB_MUXF7_431                   |     4|
|148   |            \Gen_Bit[15].MUXF7_I1                                                |MB_MUXF7_432                   |     4|
|149   |            \Gen_Bit[16].MUXF7_I1                                                |MB_MUXF7_433                   |     5|
|150   |            \Gen_Bit[17].MUXF7_I1                                                |MB_MUXF7_434                   |     4|
|151   |            \Gen_Bit[18].MUXF7_I1                                                |MB_MUXF7_435                   |     4|
|152   |            \Gen_Bit[19].MUXF7_I1                                                |MB_MUXF7_436                   |     4|
|153   |            \Gen_Bit[1].MUXF7_I1                                                 |MB_MUXF7_437                   |     4|
|154   |            \Gen_Bit[20].MUXF7_I1                                                |MB_MUXF7_438                   |     4|
|155   |            \Gen_Bit[21].MUXF7_I1                                                |MB_MUXF7_439                   |     4|
|156   |            \Gen_Bit[22].MUXF7_I1                                                |MB_MUXF7_440                   |     5|
|157   |            \Gen_Bit[23].MUXF7_I1                                                |MB_MUXF7_441                   |     4|
|158   |            \Gen_Bit[24].MUXF7_I1                                                |MB_MUXF7_442                   |     2|
|159   |            \Gen_Bit[25].MUXF7_I1                                                |MB_MUXF7_443                   |     2|
|160   |            \Gen_Bit[26].MUXF7_I1                                                |MB_MUXF7_444                   |     2|
|161   |            \Gen_Bit[27].MUXF7_I1                                                |MB_MUXF7_445                   |     2|
|162   |            \Gen_Bit[28].MUXF7_I1                                                |MB_MUXF7_446                   |     2|
|163   |            \Gen_Bit[29].MUXF7_I1                                                |MB_MUXF7_447                   |     2|
|164   |            \Gen_Bit[2].MUXF7_I1                                                 |MB_MUXF7_448                   |     4|
|165   |            \Gen_Bit[30].MUXF7_I1                                                |MB_MUXF7_449                   |     2|
|166   |            \Gen_Bit[31].MUXF7_I1                                                |MB_MUXF7_450                   |     2|
|167   |            \Gen_Bit[3].MUXF7_I1                                                 |MB_MUXF7_451                   |     4|
|168   |            \Gen_Bit[4].MUXF7_I1                                                 |MB_MUXF7_452                   |     4|
|169   |            \Gen_Bit[5].MUXF7_I1                                                 |MB_MUXF7_453                   |     4|
|170   |            \Gen_Bit[6].MUXF7_I1                                                 |MB_MUXF7_454                   |     4|
|171   |            \Gen_Bit[7].MUXF7_I1                                                 |MB_MUXF7_455                   |     4|
|172   |            \Gen_Bit[8].MUXF7_I1                                                 |MB_MUXF7_456                   |     4|
|173   |            \Gen_Bit[9].MUXF7_I1                                                 |MB_MUXF7_457                   |     4|
|174   |          Register_File_I                                                        |Register_File_gti              |    16|
|175   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                      |     1|
|176   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_411                  |     1|
|177   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_412                  |     1|
|178   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_413                  |     1|
|179   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_414                  |     1|
|180   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_415                  |     1|
|181   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_416                  |     1|
|182   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_417                  |     1|
|183   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_418                  |     1|
|184   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_419                  |     1|
|185   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_420                  |     1|
|186   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_421                  |     1|
|187   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_422                  |     1|
|188   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_423                  |     1|
|189   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_424                  |     1|
|190   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_425                  |     1|
|191   |          Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti         |     0|
|192   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |MB_MUXCY_301                   |     1|
|193   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |MB_MUXCY_302                   |     1|
|194   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1      |     1|
|195   |          Zero_Detect_I                                                          |Zero_Detect_gti                |    12|
|196   |            Part_Of_Zero_Carry_Start                                             |MB_MUXCY_404                   |     1|
|197   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |MB_MUXCY_405                   |     1|
|198   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |MB_MUXCY_406                   |     1|
|199   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |MB_MUXCY_407                   |     1|
|200   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |MB_MUXCY_408                   |     1|
|201   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |MB_MUXCY_409                   |     1|
|202   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |MB_MUXCY_410                   |     1|
|203   |          exception_registers_I1                                                 |exception_registers_gti        |   148|
|204   |            CarryIn_MUXCY                                                        |MB_MUXCY_309                   |     1|
|205   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5      |     1|
|206   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |MB_MUXCY_XORCY_310             |     1|
|207   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                         |     1|
|208   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_311  |     1|
|209   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |MB_MUXCY_XORCY_312             |     2|
|210   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_313                     |     1|
|211   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_314  |     1|
|212   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |MB_MUXCY_XORCY_315             |     2|
|213   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_316                     |     1|
|214   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_317  |     1|
|215   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |MB_MUXCY_XORCY_318             |     2|
|216   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_319                     |     1|
|217   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_320  |     1|
|218   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |MB_MUXCY_XORCY_321             |     2|
|219   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_322                     |     1|
|220   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_323  |     1|
|221   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |MB_MUXCY_XORCY_324             |     2|
|222   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_325                     |     1|
|223   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_326  |     1|
|224   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |MB_MUXCY_XORCY_327             |     2|
|225   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_328                     |     1|
|226   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_329  |     1|
|227   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |MB_MUXCY_XORCY_330             |     4|
|228   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_331                     |     1|
|229   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_332  |     1|
|230   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |MB_MUXCY_XORCY_333             |     5|
|231   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_334                     |     1|
|232   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_335  |     1|
|233   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |MB_MUXCY_XORCY_336             |     5|
|234   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_337                     |     1|
|235   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_338  |     1|
|236   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |MB_MUXCY_XORCY_339             |     4|
|237   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_340                     |     1|
|238   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_341  |     1|
|239   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |MB_MUXCY_XORCY_342             |     2|
|240   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_343                     |     1|
|241   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_344  |     1|
|242   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |MB_MUXCY_XORCY_345             |     5|
|243   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_346                     |     1|
|244   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_347  |     1|
|245   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |MB_MUXCY_XORCY_348             |     5|
|246   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_349                     |     1|
|247   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_350  |     1|
|248   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |MB_MUXCY_XORCY_351             |     4|
|249   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_352                     |     1|
|250   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_353  |     1|
|251   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |MB_MUXCY_XORCY_354             |     4|
|252   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_355                     |     1|
|253   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_356  |     1|
|254   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |MB_MUXCY_XORCY_357             |     2|
|255   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_358                     |     1|
|256   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_359  |     1|
|257   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |MB_MUXCY_XORCY_360             |     2|
|258   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_361                     |     1|
|259   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_362  |     1|
|260   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |MB_MUXCY_XORCY_363             |     2|
|261   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_364                     |     1|
|262   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_365  |     1|
|263   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |MB_MUXCY_XORCY_366             |     2|
|264   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_367                     |     1|
|265   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_368  |     1|
|266   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |MB_MUXCY_XORCY_369             |     2|
|267   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_370                     |     1|
|268   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_371  |     1|
|269   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |MB_MUXCY_XORCY_372             |     2|
|270   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_373                     |     1|
|271   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_374  |     1|
|272   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |MB_MUXCY_XORCY_375             |     2|
|273   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_376                     |     1|
|274   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_377  |     1|
|275   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |MB_MUXCY_XORCY_378             |     2|
|276   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_379                     |     1|
|277   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_380  |     1|
|278   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |MB_MUXCY_XORCY_381             |     2|
|279   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_382                     |     1|
|280   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_383  |     1|
|281   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |MB_MUXCY_XORCY_384             |     2|
|282   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_385                     |     1|
|283   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_386  |     1|
|284   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |MB_MUXCY_XORCY_387             |     2|
|285   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_388                     |     1|
|286   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_389  |     1|
|287   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |MB_MUXCY_XORCY_390             |     2|
|288   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_391                     |     1|
|289   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_392  |     1|
|290   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |MB_MUXCY_XORCY_393             |     2|
|291   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_394                     |     1|
|292   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_395  |     1|
|293   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |MB_MUXCY_XORCY_396             |     2|
|294   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_397                     |     1|
|295   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_398  |     1|
|296   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |MB_MUXCY_XORCY_399             |     2|
|297   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_400                     |     1|
|298   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_401  |     1|
|299   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |MB_MUXCY_XORCY_402             |     2|
|300   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_403                     |     1|
|301   |          msr_reg_i                                                              |msr_reg_gti                    |    19|
|302   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_303                     |     2|
|303   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_304                     |     3|
|304   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_305                     |     2|
|305   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_306                     |     3|
|306   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_307                     |     3|
|307   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_308                     |     3|
|308   |        Decode_I                                                                 |Decode_gti                     |  1424|
|309   |          PC_Module_I                                                            |PC_Module_gti                  |   344|
|310   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_208                     |     2|
|311   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |MB_MUXF7_209                   |     2|
|312   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_210                     |     3|
|313   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |MB_MUXF7_211                   |     2|
|314   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_212                     |     3|
|315   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |MB_MUXF7_213                   |     2|
|316   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_214                     |     3|
|317   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |MB_MUXF7_215                   |     2|
|318   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_216                     |     3|
|319   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |MB_MUXF7_217                   |     2|
|320   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_218                     |     3|
|321   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |MB_MUXF7_219                   |     2|
|322   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_220                     |     3|
|323   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |MB_MUXF7_221                   |     2|
|324   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_222                     |     3|
|325   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |MB_MUXF7_223                   |     2|
|326   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_224                     |     3|
|327   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |MB_MUXF7_225                   |     2|
|328   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_226                     |     3|
|329   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |MB_MUXF7_227                   |     2|
|330   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_228                     |     3|
|331   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |MB_MUXF7_229                   |     2|
|332   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_230                     |     3|
|333   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |MB_MUXF7_231                   |     2|
|334   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_232                     |     3|
|335   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |MB_MUXF7_233                   |     2|
|336   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_234                     |     3|
|337   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |MB_MUXF7_235                   |     2|
|338   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_236                     |     3|
|339   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |MB_MUXF7_237                   |     2|
|340   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_238                     |     3|
|341   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |MB_MUXF7_239                   |     2|
|342   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_240                     |     3|
|343   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |MB_MUXF7_241                   |     2|
|344   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_242                     |     3|
|345   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |MB_MUXF7_243                   |     2|
|346   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_244                     |     3|
|347   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |MB_MUXF7_245                   |     2|
|348   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_246                     |     3|
|349   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |MB_MUXF7_247                   |     2|
|350   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_248                     |     2|
|351   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |MB_MUXF7_249                   |     2|
|352   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_250                     |     2|
|353   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |MB_MUXF7_251                   |     2|
|354   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_252                     |     3|
|355   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |MB_MUXF7_253                   |     2|
|356   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_254                     |     2|
|357   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |MB_MUXF7_255                   |     2|
|358   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_256                     |     3|
|359   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |MB_MUXF7_257                   |     2|
|360   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_258                     |     3|
|361   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |MB_MUXF7_259                   |     2|
|362   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_260                     |     3|
|363   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |MB_MUXF7_261                   |     2|
|364   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_262                     |     3|
|365   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |MB_MUXF7_263                   |     2|
|366   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_264                     |     3|
|367   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |MB_MUXF7_265                   |     2|
|368   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_266                     |     3|
|369   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |MB_MUXF7_267                   |     2|
|370   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_268                     |     3|
|371   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |MB_MUXF7_269                   |     2|
|372   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_270                     |     3|
|373   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |MB_MUXF7_271                   |     2|
|374   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |MB_MUXCY_XORCY                 |     1|
|375   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_272             |     2|
|376   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_273             |     2|
|377   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_274             |     2|
|378   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_275             |     2|
|379   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_276             |     2|
|380   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_277             |     2|
|381   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_278             |     2|
|382   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_279             |     2|
|383   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_280             |     2|
|384   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_281             |     2|
|385   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_282             |     2|
|386   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_283             |     2|
|387   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_284             |     2|
|388   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_285             |     2|
|389   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_286             |     2|
|390   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_287             |     2|
|391   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_288             |     2|
|392   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_289             |     2|
|393   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_290             |     2|
|394   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_291             |     2|
|395   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_292             |     2|
|396   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_293             |     2|
|397   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_294             |     2|
|398   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_295             |     2|
|399   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_296             |     2|
|400   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_297             |     2|
|401   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_298             |     2|
|402   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_299             |     2|
|403   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_300             |     2|
|404   |          PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti            |   556|
|405   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_114                     |     3|
|406   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |MB_LUT6                        |     1|
|407   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_115                     |     5|
|408   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |MB_LUT6_116                    |     1|
|409   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_117                     |     1|
|410   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |MB_LUT6_118                    |     1|
|411   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_119                     |    43|
|412   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |MB_LUT6_120                    |     1|
|413   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |MB_LUT6__parameterized2        |     1|
|414   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |MB_MUXF7                       |     2|
|415   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_121                     |    16|
|416   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |MB_MUXF7_122                   |     1|
|417   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_123                     |     4|
|418   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |MB_MUXF7_124                   |     1|
|419   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_125                     |     3|
|420   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |MB_MUXF7_126                   |     1|
|421   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_127                     |     1|
|422   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |MB_MUXF7_128                   |     1|
|423   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_129                     |     2|
|424   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |MB_MUXF7_130                   |     1|
|425   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_131                     |     2|
|426   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |MB_MUXF7_132                   |     1|
|427   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_133                     |     1|
|428   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |MB_MUXF7_134                   |     1|
|429   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_135                     |    18|
|430   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |MB_MUXF7_136                   |     1|
|431   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_137                     |     3|
|432   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |MB_MUXF7_138                   |     1|
|433   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_139                     |     2|
|434   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |MB_MUXF7_140                   |     1|
|435   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_141                     |     3|
|436   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |MB_MUXF7_142                   |     1|
|437   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_143                     |    34|
|438   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |MB_MUXF7_144                   |     1|
|439   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_145                     |     2|
|440   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |MB_MUXF7_146                   |     1|
|441   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_147                     |     4|
|442   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |MB_MUXF7_148                   |     1|
|443   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_149                     |     3|
|444   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |MB_MUXF7_150                   |     1|
|445   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_151                     |     3|
|446   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |MB_MUXF7_152                   |     1|
|447   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_153                     |     2|
|448   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |MB_MUXF7_154                   |     1|
|449   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_155                     |     4|
|450   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |MB_MUXF7_156                   |     1|
|451   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_157                     |     2|
|452   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |MB_MUXF7_158                   |     1|
|453   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_159                     |     3|
|454   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |MB_MUXF7_160                   |     1|
|455   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_161                     |     3|
|456   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |MB_MUXF7_162                   |     1|
|457   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_163                     |     2|
|458   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |MB_MUXF7_164                   |     1|
|459   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_165                     |     1|
|460   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |MB_MUXF7_166                   |     1|
|461   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_167                     |     4|
|462   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |MB_MUXF7_168                   |     1|
|463   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_169                     |     3|
|464   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |MB_MUXF7_170                   |     1|
|465   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_171                     |     4|
|466   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |MB_MUXF7_172                   |     1|
|467   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_173                     |    25|
|468   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |MB_MUXF7_174                   |     1|
|469   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_175                     |    35|
|470   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |MB_MUXF7_176                   |     1|
|471   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_177                     |     1|
|472   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |MB_MUXF7_178                   |     1|
|473   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_179                     |     2|
|474   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |MB_MUXF7_180                   |     1|
|475   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_181                     |    14|
|476   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |MB_MUXF7_182                   |     1|
|477   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_183                     |    60|
|478   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |MB_MUXF7_184                   |     1|
|479   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_185                     |     2|
|480   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |MB_MUXF7_186                   |     1|
|481   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_187                     |     6|
|482   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |MB_MUXF7_188                   |     1|
|483   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_189                     |    16|
|484   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |MB_MUXF7_190                   |     1|
|485   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_191                     |     1|
|486   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |MB_MUXF7_192                   |     1|
|487   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_193                     |     2|
|488   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |MB_MUXF7_194                   |     1|
|489   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_195                     |     5|
|490   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |MB_MUXF7_196                   |     1|
|491   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_197                     |    11|
|492   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |MB_MUXF7_198                   |     1|
|493   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_199                     |    43|
|494   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |MB_MUXF7_200                   |     1|
|495   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_201                     |     2|
|496   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |MB_MUXF7_202                   |     1|
|497   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_203                     |     2|
|498   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |MB_MUXF7_204                   |     1|
|499   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_205                     |     2|
|500   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |MB_MUXF7_206                   |     1|
|501   |            Last_Sel_DFF                                                         |MB_FDS                         |    44|
|502   |            Mux_Select_Empty_LUT6                                                |MB_LUT6__parameterized4        |     1|
|503   |            Mux_Select_OF_Valid_LUT6                                             |MB_LUT6__parameterized6        |     1|
|504   |            OF_Valid_DFF                                                         |MB_FDR_207                     |     6|
|505   |          \Use_MuxCy[10].OF_Piperun_Stage                                        |carry_and                      |     1|
|506   |            MUXCY_I                                                              |MB_MUXCY_113                   |     1|
|507   |          \Use_MuxCy[11].OF_Piperun_Stage                                        |carry_and_58                   |    10|
|508   |            MUXCY_I                                                              |MB_MUXCY_112                   |    10|
|509   |          \Use_MuxCy[1].OF_Piperun_Stage                                         |carry_and_59                   |     1|
|510   |            MUXCY_I                                                              |MB_MUXCY_111                   |     1|
|511   |          \Use_MuxCy[2].OF_Piperun_Stage                                         |carry_and_60                   |     2|
|512   |            MUXCY_I                                                              |MB_MUXCY_110                   |     2|
|513   |          \Use_MuxCy[3].OF_Piperun_Stage                                         |carry_and_61                   |     4|
|514   |            MUXCY_I                                                              |MB_MUXCY_109                   |     4|
|515   |          \Use_MuxCy[4].OF_Piperun_Stage                                         |carry_and_62                   |     1|
|516   |            MUXCY_I                                                              |MB_MUXCY_108                   |     1|
|517   |          \Use_MuxCy[5].OF_Piperun_Stage                                         |carry_and_63                   |     1|
|518   |            MUXCY_I                                                              |MB_MUXCY_107                   |     1|
|519   |          \Use_MuxCy[6].OF_Piperun_Stage                                         |carry_and_64                   |     1|
|520   |            MUXCY_I                                                              |MB_MUXCY_106                   |     1|
|521   |          \Use_MuxCy[7].OF_Piperun_Stage                                         |carry_and_65                   |     1|
|522   |            MUXCY_I                                                              |MB_MUXCY_105                   |     1|
|523   |          \Use_MuxCy[8].OF_Piperun_Stage                                         |carry_and_66                   |     1|
|524   |            MUXCY_I                                                              |MB_MUXCY_104                   |     1|
|525   |          \Use_MuxCy[9].OF_Piperun_Stage                                         |carry_and_67                   |     1|
|526   |            MUXCY_I                                                              |MB_MUXCY_103                   |     1|
|527   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |MB_FDRE                        |     2|
|528   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |MB_FDRE_68                     |     2|
|529   |          \Using_FPGA_2.ex_byte_access_i_Inst                                    |MB_FDRE_69                     |     5|
|530   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                 |MB_FDRE_70                     |     2|
|531   |          \Using_FPGA_2.ex_is_load_instr_Inst                                    |MB_FDRE_71                     |     5|
|532   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |MB_FDRE_72                     |     2|
|533   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                     |MB_FDRE_73                     |     4|
|534   |          \Using_FPGA_2.ex_load_store_instr_Inst                                 |MB_FDRE_74                     |     6|
|535   |          \Using_FPGA_2.ex_reverse_mem_access_inst                               |MB_FDRE_75                     |     5|
|536   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |MB_FDRE_76                     |     2|
|537   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                         |     4|
|538   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |MB_LUT6__parameterized8        |     1|
|539   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |MB_LUT6__parameterized10       |     2|
|540   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |MB_LUT6__parameterized8_77     |     1|
|541   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |MB_LUT6__parameterized10_78    |     1|
|542   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |MB_LUT6__parameterized8_79     |     1|
|543   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |MB_LUT6__parameterized10_80    |     2|
|544   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |MB_LUT6__parameterized8_81     |     1|
|545   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |MB_LUT6__parameterized10_82    |     2|
|546   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |MB_LUT6__parameterized8_83     |     1|
|547   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |MB_LUT6__parameterized10_84    |     1|
|548   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |MB_LUT6__parameterized8_85     |     1|
|549   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |MB_LUT6__parameterized10_86    |     1|
|550   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |carry_and_87                   |     1|
|551   |            MUXCY_I                                                              |MB_MUXCY_102                   |     1|
|552   |          if_pc_incr_carry_and_0                                                 |carry_and_88                   |     2|
|553   |            MUXCY_I                                                              |MB_MUXCY_101                   |     2|
|554   |          if_pc_incr_carry_and_3                                                 |carry_and_89                   |     1|
|555   |            MUXCY_I                                                              |MB_MUXCY_100                   |     1|
|556   |          jump_logic_I1                                                          |jump_logic                     |    61|
|557   |            MUXCY_JUMP_CARRY                                                     |MB_MUXCY_94                    |     1|
|558   |            MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_95                    |     3|
|559   |            MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_96                    |     2|
|560   |            MUXCY_JUMP_CARRY4                                                    |MB_MUXCY_97                    |     2|
|561   |            MUXCY_JUMP_CARRY5                                                    |MB_MUXCY_98                    |     1|
|562   |            MUXCY_JUMP_CARRY6                                                    |MB_MUXCY_99                    |    41|
|563   |          mem_PipeRun_carry_and                                                  |carry_and_90                   |     4|
|564   |            MUXCY_I                                                              |MB_MUXCY_93                    |     4|
|565   |          mem_wait_on_ready_N_carry_or                                           |carry_or_91                    |     2|
|566   |            MUXCY_I                                                              |MB_MUXCY_92                    |     2|
|567   |        \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                 |   106|
|568   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                     |     1|
|569   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                          |   409|
|570   |          \Serial_Dbg_Intf.SRL16E_1                                              |MB_SRL16E                      |     1|
|571   |          \Serial_Dbg_Intf.SRL16E_2                                              |MB_SRL16E__parameterized1      |     1|
|572   |          \Serial_Dbg_Intf.SRL16E_3                                              |MB_SRL16E__parameterized7      |     1|
|573   |          \Serial_Dbg_Intf.SRL16E_4                                              |MB_SRL16E__parameterized9      |     5|
|574   |          \Serial_Dbg_Intf.SRL16E_7                                              |MB_SRL16E__parameterized1_17   |     1|
|575   |          \Serial_Dbg_Intf.SRL16E_8                                              |MB_SRL16E__parameterized1_18   |     1|
|576   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |MB_SRL16E__parameterized3      |     1|
|577   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |MB_SRL16E__parameterized5      |     3|
|578   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |MB_SRL16E__parameterized1_19   |     1|
|579   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |MB_SRL16E__parameterized1_20   |     1|
|580   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |MB_SRL16E__parameterized3_21   |     1|
|581   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |MB_SRL16E__parameterized5_22   |     2|
|582   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |MB_SRL16E__parameterized1_23   |     1|
|583   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |MB_SRL16E__parameterized1_24   |     1|
|584   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2    |     1|
|585   |          \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                    |     1|
|586   |            \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_57 |     1|
|587   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4    |     3|
|588   |          \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_25 |     2|
|589   |          \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_26 |     1|
|590   |          \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1    |    30|
|591   |            \sync_bits[0].sync_bit                                               |mb_sync_bit_47                 |     3|
|592   |            \sync_bits[1].sync_bit                                               |mb_sync_bit_48                 |     3|
|593   |            \sync_bits[2].sync_bit                                               |mb_sync_bit_49                 |     4|
|594   |            \sync_bits[3].sync_bit                                               |mb_sync_bit_50                 |     3|
|595   |            \sync_bits[4].sync_bit                                               |mb_sync_bit_51                 |     3|
|596   |            \sync_bits[5].sync_bit                                               |mb_sync_bit_52                 |     2|
|597   |            \sync_bits[6].sync_bit                                               |mb_sync_bit_53                 |     3|
|598   |            \sync_bits[7].sync_bit                                               |mb_sync_bit_54                 |     4|
|599   |            \sync_bits[8].sync_bit                                               |mb_sync_bit_55                 |     3|
|600   |            \sync_bits[9].sync_bit                                               |mb_sync_bit_56                 |     2|
|601   |          \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_27 |     1|
|602   |          \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_28 |     1|
|603   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                    |    23|
|604   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_31                    |     1|
|605   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E                     |     3|
|606   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_32                    |     1|
|607   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_33                  |     1|
|608   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_34                    |     1|
|609   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_35                  |     1|
|610   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_36                    |     1|
|611   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_37                  |     1|
|612   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_38                    |     1|
|613   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_39                  |     1|
|614   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_40                    |     1|
|615   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_41                  |     1|
|616   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_42                    |     1|
|617   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_43                  |     1|
|618   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_44                    |     1|
|619   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_45                  |     1|
|620   |            \The_First_BreakPoints.MUXCY_Post                                    |MB_MUXCY_46                    |     5|
|621   |          sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_29 |     2|
|622   |          sync_trig_out_0                                                        |mb_sync_bit__parameterized4_30 |     2|
|623   |        instr_mux_I                                                              |instr_mux                      |    19|
|624   |          \Mux_LD.LD_inst                                                        |mux_bus                        |    19|
|625   |            \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3      |     1|
|626   |            \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_2    |     1|
|627   |            \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_3    |     1|
|628   |            \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_4    |     1|
|629   |            \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_5    |     1|
|630   |            \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_6    |     1|
|631   |            \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_7    |     1|
|632   |            \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_8    |     1|
|633   |            \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_9    |     1|
|634   |            \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_10   |     4|
|635   |            \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_11   |     1|
|636   |            \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_12   |     1|
|637   |            \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_13   |     1|
|638   |            \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_14   |     1|
|639   |            \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_15   |     1|
|640   |            \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_16   |     1|
|641   |        mem_databus_ready_sel_carry_or                                           |carry_or                       |     1|
|642   |          MUXCY_I                                                                |MB_MUXCY                       |     1|
|643   |      Reset_DFF                                                                  |mb_sync_bit                    |     2|
|644   |      \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                  |     3|
|645   |      \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                  |     2|
+------+---------------------------------------------------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:02:08 . Memory (MB): peak = 2389.031 ; gain = 1112.426 ; free physical = 3029 ; free virtual = 33329
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27024 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:43 . Memory (MB): peak = 2389.031 ; gain = 470.906 ; free physical = 3049 ; free virtual = 33349
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:02:09 . Memory (MB): peak = 2389.039 ; gain = 1112.426 ; free physical = 3058 ; free virtual = 33358
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 556 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 238 instances were transformed.
  (CARRY4) => CARRY8: 21 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 87 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
358 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:02:12 . Memory (MB): peak = 2452.684 ; gain = 1207.652 ; free physical = 2996 ; free virtual = 33296
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_microblaze_0_0_synth_1/shell_microblaze_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/shell_microblaze_0_0.xci
INFO: [Coretcl 2-1174] Renamed 644 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_microblaze_0_0_synth_1/shell_microblaze_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_microblaze_0_0_utilization_synth.rpt -pb shell_microblaze_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2480.691 ; gain = 0.000 ; free physical = 2912 ; free virtual = 33220
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:10:52 2018...
[Thu May 10 11:15:13 2018] shell_microblaze_0_0_synth_1 finished
## wait_on_run shell_axiStreamGate_0_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_axiStreamGate_0_0_synth_1 to finish...

*** Running vivado
    with args -log shell_axiStreamGate_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_axiStreamGate_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_axiStreamGate_0_0.tcl -notrace
Command: synth_design -top shell_axiStreamGate_0_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10913 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1348.449 ; gain = 76.000 ; free physical = 2247 ; free virtual = 32534
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_axiStreamGate_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axiStreamGate_0_0/synth/shell_axiStreamGate_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axiStreamGate' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/a7d1/hdl/verilog/axiStreamGate.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/a7d1/hdl/verilog/axiStreamGate.v:135]
INFO: [Synth 8-6157] synthesizing module 'axiStreamGate_AXILiteS_s_axi' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/a7d1/hdl/verilog/axiStreamGate_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_PROGRAMMING_DATA_0 bound to: 5'b10000 
	Parameter ADDR_PROGRAMMING_CTRL bound to: 5'b10100 
	Parameter ADDR_PROGRAMSAFE_DATA_0 bound to: 5'b11000 
	Parameter ADDR_PROGRAMSAFE_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/a7d1/hdl/verilog/axiStreamGate_AXILiteS_s_axi.v:176]
INFO: [Synth 8-6155] done synthesizing module 'axiStreamGate_AXILiteS_s_axi' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/a7d1/hdl/verilog/axiStreamGate_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'axiStreamGate' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/a7d1/hdl/verilog/axiStreamGate.v:12]
INFO: [Synth 8-6155] done synthesizing module 'shell_axiStreamGate_0_0' (3#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axiStreamGate_0_0/synth/shell_axiStreamGate_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.059 ; gain = 120.609 ; free physical = 2207 ; free virtual = 32496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1393.059 ; gain = 120.609 ; free physical = 2195 ; free virtual = 32484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1393.059 ; gain = 120.609 ; free physical = 2195 ; free virtual = 32484
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axiStreamGate_0_0/constraints/axiStreamGate_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axiStreamGate_0_0/constraints/axiStreamGate_ooc.xdc] for cell 'inst'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axiStreamGate_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axiStreamGate_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2086.375 ; gain = 1.000 ; free physical = 3229 ; free virtual = 33519
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2086.375 ; gain = 813.926 ; free physical = 2942 ; free virtual = 33230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2086.375 ; gain = 813.926 ; free physical = 2942 ; free virtual = 33230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axiStreamGate_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2086.375 ; gain = 813.926 ; free physical = 2945 ; free virtual = 33234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'axiStreamGate_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'axiStreamGate_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_fu_102_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'axiStreamGate_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'axiStreamGate_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2086.375 ; gain = 813.926 ; free physical = 3066 ; free virtual = 33355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axiStreamGate_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axiStreamGate 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "tmp_fu_102_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[1]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[2]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[3]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[4]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[5]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[6]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[7]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[8]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[9]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[10]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[11]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[12]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[13]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[14]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[15]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[16]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[17]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[18]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[19]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[20]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[21]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[22]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[23]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[24]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[25]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[26]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[27]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[28]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[29]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[30]' (FDRE) to 'inst/axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[31] )
WARNING: [Synth 8-3332] Sequential element (axiStreamGate_AXILiteS_s_axi_U/int_programSafe_reg[31]) is unused and will be removed from module axiStreamGate.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2086.375 ; gain = 813.926 ; free physical = 3016 ; free virtual = 33305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 2240.812 ; gain = 968.363 ; free physical = 1395 ; free virtual = 31696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 2261.844 ; gain = 989.395 ; free physical = 1392 ; free virtual = 31696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 2261.844 ; gain = 989.395 ; free physical = 1390 ; free virtual = 31693
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2261.844 ; gain = 989.395 ; free physical = 1380 ; free virtual = 31684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2261.844 ; gain = 989.395 ; free physical = 1380 ; free virtual = 31684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2261.844 ; gain = 989.395 ; free physical = 1379 ; free virtual = 31682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2261.844 ; gain = 989.395 ; free physical = 1378 ; free virtual = 31682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2261.844 ; gain = 989.395 ; free physical = 1378 ; free virtual = 31682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2261.844 ; gain = 989.395 ; free physical = 1378 ; free virtual = 31682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     6|
|3     |LUT3 |   114|
|4     |LUT4 |    11|
|5     |LUT5 |    13|
|6     |LUT6 |    18|
|7     |FDRE |   242|
|8     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   408|
|2     |  inst                             |axiStreamGate                |   408|
|3     |    axiStreamGate_AXILiteS_s_axi_U |axiStreamGate_AXILiteS_s_axi |   142|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2261.844 ; gain = 989.395 ; free physical = 1378 ; free virtual = 31682
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2261.844 ; gain = 296.078 ; free physical = 1385 ; free virtual = 31688
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2261.852 ; gain = 989.395 ; free physical = 1394 ; free virtual = 31697
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2326.750 ; gain = 1085.875 ; free physical = 1346 ; free virtual = 31650
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axiStreamGate_0_0_synth_1/shell_axiStreamGate_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axiStreamGate_0_0/shell_axiStreamGate_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axiStreamGate_0_0_synth_1/shell_axiStreamGate_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_axiStreamGate_0_0_utilization_synth.rpt -pb shell_axiStreamGate_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2350.762 ; gain = 0.000 ; free physical = 1319 ; free virtual = 31623
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:09:56 2018...
[Thu May 10 11:15:14 2018] shell_axiStreamGate_0_0_synth_1 finished
## wait_on_run shell_axi_hwicap_0_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_axi_hwicap_0_0_synth_1 to finish...

*** Running vivado
    with args -log shell_axi_hwicap_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_axi_hwicap_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_axi_hwicap_0_0.tcl -notrace
Command: synth_design -top shell_axi_hwicap_0_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11457 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1352.875 ; gain = 77.000 ; free physical = 3556 ; free virtual = 33855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shell_axi_hwicap_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_hwicap_0_0/synth/shell_axi_hwicap_0_0.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_ICAP_EXTERNAL bound to: 0 - type: integer 
	Parameter C_INCLUDE_STARTUP bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_READ_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_ICAP_WIDTH_S bound to: X32 - type: string 
	Parameter C_DEVICE_ID bound to: 32'b00000100001000100100000010010011 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter C_NOREAD bound to: 0 - type: integer 
	Parameter C_SIMULATION bound to: 2 - type: integer 
	Parameter C_BRAM_SRL_FIFO_TYPE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_OPERATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_hwicap' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4008' bound to instance 'U0' of component 'axi_hwicap' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_hwicap_0_0/synth/shell_axi_hwicap_0_0.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_hwicap' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4078]
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_READ_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_ICAP_WIDTH_S bound to: X32 - type: string 
	Parameter C_DEVICE_ID bound to: 69353619 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_OPERATION bound to: 0 - type: integer 
	Parameter C_NOREAD bound to: 0 - type: integer 
	Parameter C_SIMULATION bound to: 2 - type: integer 
	Parameter C_BRAM_SRL_FIFO_TYPE bound to: 1 - type: integer 
	Parameter C_ICAP_EXTERNAL bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 16 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000001000 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'hwicap' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:2825]
	Parameter ICAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_WRITE_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_READ_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_SAXI_DWIDTH bound to: 32 - type: integer 
	Parameter C_SIMULATION bound to: 2 - type: integer 
	Parameter C_BRAM_SRL_FIFO_TYPE bound to: 1 - type: integer 
	Parameter C_ICAP_WIDTH bound to: X32 - type: string 
	Parameter C_INCLUDE_STARTUP bound to: 0 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter C_OPERATION bound to: 0 - type: integer 
	Parameter C_NOREAD bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_DEVICE_ID bound to: 69353619 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'ipic_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:216]
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter C_NOREAD bound to: 0 - type: integer 
	Parameter C_INCLUDE_STARTUP bound to: 0 - type: integer 
	Parameter C_SAXI_DWIDTH bound to: 32 - type: integer 
	Parameter C_WRITE_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_READ_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter ICAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_BRAM_SRL_FIFO_TYPE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 12 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (5#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1938' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:1932]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1938]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 2048 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 61 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 61 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (6#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (6#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (7#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (8#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter REG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (9#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (9#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter REG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (9#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1638]
INFO: [Synth 8-226] default block is never used [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1663]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (10#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (11#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (12#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (12#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (12#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (13#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (14#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1938]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (15#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (15#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1938' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:1932]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1938]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (15#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (15#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (15#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (15#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter REG_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized1' (15#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (15#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (15#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (15#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (15#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1938]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg__parameterized0' (15#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (15#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 12 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (15#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element IP2Bus_Rderrack_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:992]
WARNING: [Synth 8-6014] Unused sequential element busip_2_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1047]
WARNING: [Synth 8-6014] Unused sequential element busip_ack_fifo_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1049]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'Intr_rst_reg' into 'sw_reset_reg' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:883]
WARNING: [Synth 8-6014] Unused sequential element Intr_rst_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:883]
WARNING: [Synth 8-3848] Net status_read_bus2icap in module/entity ipic_if does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:288]
WARNING: [Synth 8-3848] Net CFGCLK in module/entity ipic_if does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:197]
WARNING: [Synth 8-3848] Net CFGMCLK in module/entity ipic_if does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:198]
WARNING: [Synth 8-3848] Net PREQ in module/entity ipic_if does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'ipic_if' (16#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:216]
INFO: [Synth 8-638] synthesizing module 'icap_statemachine' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1549]
	Parameter ICAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1516]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1521]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1529]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1530]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1536]
WARNING: [Synth 8-6014] Unused sequential element icap_ce_cs1_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element icap_we_cs1_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1887]
WARNING: [Synth 8-6014] Unused sequential element int2_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1895]
INFO: [Synth 8-256] done synthesizing module 'icap_statemachine' (17#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1549]
	Parameter DEVICE_ID bound to: 69353619 - type: integer 
	Parameter ICAP_AUTO_SWITCH bound to: DISABLE - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'hwicap' (18#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:2825]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 128'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (19#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net icap_csib in module/entity axi_hwicap does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4067]
WARNING: [Synth 8-3848] Net icap_rdwrb in module/entity axi_hwicap does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4068]
WARNING: [Synth 8-3848] Net cap_req in module/entity axi_hwicap does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4069]
INFO: [Synth 8-256] done synthesizing module 'axi_hwicap' (20#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:4078]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'shell_axi_hwicap_0_0' (21#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_hwicap_0_0/synth/shell_axi_hwicap_0_0.vhd:86]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design icap_statemachine has unconnected port Wrfifo_full
WARNING: [Synth 8-3331] design icap_statemachine has unconnected port Rdfifo_empty
WARNING: [Synth 8-3331] design icap_statemachine has unconnected port Status_read
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1493.484 ; gain = 217.609 ; free physical = 2994 ; free virtual = 33300
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1493.484 ; gain = 217.609 ; free physical = 4237 ; free virtual = 34543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1493.484 ; gain = 217.609 ; free physical = 4237 ; free virtual = 34543
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_hwicap_0_0/shell_axi_hwicap_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_hwicap_0_0/shell_axi_hwicap_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_hwicap_0_0/shell_axi_hwicap_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_hwicap_0_0/shell_axi_hwicap_0_0.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_hwicap_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_hwicap_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_hwicap_0_0/shell_axi_hwicap_0_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_hwicap_0_0/shell_axi_hwicap_0_0_clocks.xdc] for cell 'U0'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_axi_hwicap_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_axi_hwicap_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_axi_hwicap_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_axi_hwicap_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 402 instances were transformed.
  FDR => FDRE: 402 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2105.887 ; gain = 0.000 ; free physical = 2981 ; free virtual = 33314
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2105.887 ; gain = 830.012 ; free physical = 2746 ; free virtual = 33083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2105.887 ; gain = 830.012 ; free physical = 2746 ; free virtual = 33083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_hwicap_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\WRFIFO.WRDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\WRFIFO.WRDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\RD_FIFO.RDDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\RD_FIFO.RDDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\WRFIFO.WRDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\RD_FIFO.RDDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\WRFIFO.WRDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\RD_FIFO.RDDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\WRFIFO.WRDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\RD_FIFO.RDDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\WRFIFO.WRDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\RD_FIFO.RDDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\WRFIFO.WRDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/\ICAP_NOT_SHARED.HWICAP_CTRL_I /IPIC_IF_I/\RD_FIFO.RDDATA_FIFO_I /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2105.887 ; gain = 830.012 ; free physical = 2744 ; free virtual = 33081
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5544] ROM "gen_rst_ic.rst_seq_reentered" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.fifo_wr_rst_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.wr_rst_busy_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:827]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5544] ROM "gen_rst_ic.rst_seq_reentered" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.fifo_wr_rst_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.wr_rst_busy_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_wrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_rst_ic.next_rrst_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:827]
INFO: [Synth 8-802] inferred FSM for state register 'icap_nstate_cs_reg' in module 'icap_statemachine'
INFO: [Synth 8-5544] ROM "abort_ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_enable_ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icap_we_ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icap_nstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icap_nstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icap_nstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icap_nstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icap_nstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icap_nstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icap_nstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icap_nstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               icap_idle |                             0000 |                             0000
             icap_abort0 |                             0001 |                             0111
             icap_write1 |                             0010 |                             0001
             icap_write3 |                             0011 |                             0011
             icap_write4 |                             0100 |                             0100
             icap_write5 |                             0101 |                             0101
             icap_write2 |                             0110 |                             0010
              icap_read1 |                             0111 |                             0110
             icap_abort1 |                             1000 |                             1001
             icap_abort2 |                             1001 |                             1010
             icap_abort3 |                             1010 |                             1011
             icap_abort4 |                             1011 |                             1100
         icap_abort_hang |                             1100 |                             1000
                    done |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icap_nstate_cs_reg' using encoding 'sequential' in module 'icap_statemachine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:07 . Memory (MB): peak = 2105.887 ; gain = 830.012 ; free physical = 2638 ; free virtual = 32975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 3     
	   4 Input      6 Bit       Adders := 5     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 53    
+---Registers : 
	               32 Bit    Registers := 10    
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 35    
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 122   
+---RAMs : 
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  14 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  32 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 51    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 5     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	                8 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module ipic_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module icap_statemachine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  14 Input     12 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 18    
Module hwicap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_hwicap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/Status_read_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1156]
WARNING: [Synth 8-6014] Unused sequential element ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/Status_read_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:1161]
WARNING: [Synth 8-6014] Unused sequential element ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/gate_signal_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ebe5/hdl/axi_hwicap_v3_0_vh_rfs.vhd:814]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/ip2bus_error_i_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/BUS2ICAP_SIZE_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2BUS_STATUS_REGISTER_PROCESS/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/FIFO_RST_CDC_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/FIFO_RST_CDC_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/PLB2ICAP_SYNCH1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/PLB2ICAP_SYNCH1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/PLB2ICAP_SYNCH2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/PLB2ICAP_SYNCH2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/PLB2ICAP_SYNCH3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/PLB2ICAP_SYNCH3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2PLB_SYNCH1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2PLB_SYNCH1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2PLB_SYNCH2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_hwicap.
INFO: [Synth 8-3332] Sequential element (ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2PLB_SYNCH2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_hwicap.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2105.887 ; gain = 830.012 ; free physical = 2528 ; free virtual = 32869
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 64 x 32(NO_CHANGE)     | W |   | 64 x 32(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:35 . Memory (MB): peak = 2253.324 ; gain = 977.449 ; free physical = 2223 ; free virtual = 32570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2255.324 ; gain = 979.449 ; free physical = 2219 ; free virtual = 32567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 64 x 32(NO_CHANGE)     | W |   | 64 x 32(NO_CHANGE)     |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:36 . Memory (MB): peak = 2275.355 ; gain = 999.480 ; free physical = 2216 ; free virtual = 32564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2275.355 ; gain = 999.480 ; free physical = 2215 ; free virtual = 32562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2275.355 ; gain = 999.480 ; free physical = 2215 ; free virtual = 32562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2275.355 ; gain = 999.480 ; free physical = 2215 ; free virtual = 32562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2275.355 ; gain = 999.480 ; free physical = 2215 ; free virtual = 32562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2275.355 ; gain = 999.480 ; free physical = 2215 ; free virtual = 32562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2275.355 ; gain = 999.480 ; free physical = 2215 ; free virtual = 32562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     9|
|2     |ICAPE3   |     1|
|3     |LUT1     |    18|
|4     |LUT2     |   185|
|5     |LUT3     |    67|
|6     |LUT4     |    73|
|7     |LUT5     |   133|
|8     |LUT6     |   146|
|9     |MUXF7    |     1|
|10    |RAMB18E2 |     2|
|11    |FDR      |   267|
|12    |FDRE     |   927|
|13    |FDSE     |    32|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+------------------------------------+------+
|      |Instance                                           |Module                              |Cells |
+------+---------------------------------------------------+------------------------------------+------+
|1     |top                                                |                                    |  1861|
|2     |  U0                                               |axi_hwicap                          |  1861|
|3     |    \ICAP_NOT_SHARED.HWICAP_CTRL_I                 |hwicap                              |  1593|
|4     |      GEN_BUS2ICAP_RESET                           |cdc_sync__parameterized1            |     5|
|5     |      IPIC_IF_I                                    |ipic_if                             |  1320|
|6     |        BUS2ICAP_SIZE_REGISTER_PROCESS             |cdc_sync                            |    48|
|7     |        FIFO_RST_CDC_PROCESS                       |cdc_sync__parameterized3            |     5|
|8     |        ICAP2BUS_STATUS_REGISTER_PROCESS           |cdc_sync__parameterized0            |   128|
|9     |        ICAP2PLB_SYNCH1                            |cdc_sync__parameterized1_0          |     4|
|10    |        ICAP2PLB_SYNCH2                            |cdc_sync__parameterized1_1          |     6|
|11    |        ICAP2PLB_SYNCH3                            |cdc_sync__parameterized1_2          |     4|
|12    |        ICAP2PLB_SYNCH4                            |cdc_sync__parameterized1_3          |     4|
|13    |        ICAP2PLB_SYNCH5                            |cdc_sync_4                          |    48|
|14    |        PLB2ICAP_SYNCH1                            |cdc_sync__parameterized1_5          |    10|
|15    |        PLB2ICAP_SYNCH2                            |cdc_sync__parameterized1_6          |     5|
|16    |        PLB2ICAP_SYNCH3                            |cdc_sync__parameterized1_7          |     5|
|17    |        \RD_FIFO.RDDATA_FIFO_I                     |async_fifo_fg__parameterized0       |   494|
|18    |          \xpm_fifo_instance.xpm_fifo_async_inst   |xpm_fifo_async__parameterized1      |   494|
|19    |            \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base__parameterized0       |   487|
|20    |              \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base__parameterized0     |     2|
|21    |              \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__parameterized0__3     |    47|
|22    |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized1__1     |    54|
|23    |              \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray__parameterized0        |    47|
|24    |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized1        |    54|
|25    |              \gae_rptr_p2.rdpp2_inst              |xpm_counter_updn__parameterized4    |    15|
|26    |              \gaf_wptr_p3.wrpp3_inst              |xpm_counter_updn__parameterized3    |    15|
|27    |              \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec__parameterized0_14 |    18|
|28    |              \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized1    |     8|
|29    |              \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec__parameterized0_15 |    16|
|30    |              \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized1_16 |    17|
|31    |              rdp_inst                             |xpm_counter_updn__parameterized5    |    26|
|32    |              rdpp1_inst                           |xpm_counter_updn__parameterized6    |    15|
|33    |              rst_d1_inst                          |xpm_fifo_reg_bit_17                 |     4|
|34    |              wrp_inst                             |xpm_counter_updn__parameterized5_18 |    27|
|35    |              wrpp1_inst                           |xpm_counter_updn__parameterized6_19 |    24|
|36    |              wrpp2_inst                           |xpm_counter_updn__parameterized4_20 |    15|
|37    |              xpm_fifo_rst_inst                    |xpm_fifo_rst                        |    38|
|38    |                \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__4                 |     4|
|39    |                \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst                    |     4|
|40    |        \RD_FIFO.RDFULL_SYNCH                      |cdc_sync__parameterized2            |     4|
|41    |        \WRFIFO.WRDATA_FIFO_I                      |async_fifo_fg                       |   435|
|42    |          \xpm_fifo_instance.xpm_fifo_async_inst   |xpm_fifo_async                      |   435|
|43    |            \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base                       |   429|
|44    |              \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base                     |     2|
|45    |              \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__1                     |    40|
|46    |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__1     |    47|
|47    |              \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray                        |    40|
|48    |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized0__2     |    47|
|49    |              \gae_rptr_p2.rdpp2_inst              |xpm_counter_updn__parameterized0    |    13|
|50    |              \gaf_wptr_p3.wrpp3_inst              |xpm_counter_updn                    |    13|
|51    |              \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec                    |    17|
|52    |              \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0    |     7|
|53    |              \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_9                  |    14|
|54    |              \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_10 |    15|
|55    |              rdp_inst                             |xpm_counter_updn__parameterized1    |    23|
|56    |              rdpp1_inst                           |xpm_counter_updn__parameterized2    |    13|
|57    |              rst_d1_inst                          |xpm_fifo_reg_bit                    |     4|
|58    |              wrp_inst                             |xpm_counter_updn__parameterized1_11 |    23|
|59    |              wrpp1_inst                           |xpm_counter_updn__parameterized2_12 |    20|
|60    |              wrpp2_inst                           |xpm_counter_updn__parameterized0_13 |    13|
|61    |              xpm_fifo_rst_inst                    |xpm_fifo_rst__xdcDup__1             |    38|
|62    |                \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__2                 |     4|
|63    |                \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst__3                 |     4|
|64    |        \WRFIFO.WREMPTY_SYNCH                      |cdc_sync__parameterized1_8          |     5|
|65    |      icap_statemachine_I1                         |icap_statemachine                   |   258|
|66    |    INTERRUPT_CONTROL_I                            |interrupt_control                   |    19|
|67    |    XI4_LITE_I                                     |axi_lite_ipif                       |   215|
|68    |      I_SLAVE_ATTACHMENT                           |slave_attachment                    |   215|
|69    |        I_DECODER                                  |address_decoder                     |   130|
+------+---------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2275.355 ; gain = 999.480 ; free physical = 2215 ; free virtual = 32562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 143 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:19 . Memory (MB): peak = 2275.355 ; gain = 387.078 ; free physical = 2238 ; free virtual = 32585
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:37 . Memory (MB): peak = 2275.363 ; gain = 999.480 ; free physical = 2247 ; free virtual = 32595
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 267 instances were transformed.
  FDR => FDRE: 267 instances

INFO: [Common 17-83] Releasing license: Synthesis
466 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:40 . Memory (MB): peak = 2536.230 ; gain = 1291.930 ; free physical = 2089 ; free virtual = 32438
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_hwicap_0_0_synth_1/shell_axi_hwicap_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_hwicap_0_0/shell_axi_hwicap_0_0.xci
INFO: [Coretcl 2-1174] Renamed 68 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_hwicap_0_0_synth_1/shell_axi_hwicap_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_axi_hwicap_0_0_utilization_synth.rpt -pb shell_axi_hwicap_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2560.242 ; gain = 0.000 ; free physical = 2005 ; free virtual = 32357
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:11:55 2018...
[Thu May 10 11:15:14 2018] shell_axi_hwicap_0_0_synth_1 finished
## wait_on_run shell_mdm_1_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_mdm_1_0_synth_1 to finish...

*** Running vivado
    with args -log shell_mdm_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_mdm_1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_mdm_1_0.tcl -notrace
Command: synth_design -top shell_mdm_1_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11134 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.391 ; gain = 78.000 ; free physical = 3007 ; free virtual = 33298
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shell_mdm_1_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/synth/shell_mdm_1_0.vhd:94]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:12362' bound to instance 'U0' of component 'MDM' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/synth/shell_mdm_1_0.vhd:1697]
INFO: [Synth 8-638] synthesizing module 'MDM' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:14013]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15517]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15737]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:5413' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15821]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:6649]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:7553]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:479]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE' (3#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:2846' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:9985]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3117]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3476]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (5#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3617]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E' (6#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3634]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized1' (6#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3703]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized3' (6#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3720]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized5' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized5' (6#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3879]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4117]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4118]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4131]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4132]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:816' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4143]
INFO: [Synth 8-638] synthesizing module 'MB_FDRSE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRSE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:898]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRSE' (7#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4267]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY_XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native_I1' to cell 'MUXCY_L' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:954]
INFO: [Synth 8-113] binding component instance 'Native_I2' to cell 'XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:961]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY_XORCY' (8#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1023' bound to instance 'XORCY_I' of component 'MB_XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1913]
INFO: [Synth 8-638] synthesizing module 'MB_XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1047]
INFO: [Synth 8-256] done synthesizing module 'MB_XORCY' (9#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized7' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized7' (9#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (10#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4289]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3117]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (12#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:6649]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (13#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (13#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (13#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (13#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (14#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (15#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (16#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (17#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:14013]
INFO: [Synth 8-256] done synthesizing module 'shell_mdm_1_0' (18#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/synth/shell_mdm_1_0.vhd:94]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Rst
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_DRCK
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_UPDATE
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_Access_Lock
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_Force_Lock
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_Unlocked
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port AXI_Transaction
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port AXI_Instr_Overrun
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port AXI_Data_Overrun
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port RESET
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port M_AXI_ACLK
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port M_AXI_ARESETn
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_rd_idle
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_rd_resp[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_rd_resp[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_wr_idle
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_wr_resp[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_wr_resp[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[31]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[30]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[29]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[28]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[27]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[26]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[25]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[24]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[23]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[22]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[21]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[20]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[19]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[18]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[17]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[16]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[15]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[14]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[13]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[12]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[11]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[10]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[9]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[8]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_exists
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_empty
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_dwr_done
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_dwr_resp[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_dwr_resp[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1415.000 ; gain = 136.609 ; free physical = 3062 ; free virtual = 33351
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1415.000 ; gain = 136.609 ; free physical = 3038 ; free virtual = 33327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1415.000 ; gain = 136.609 ; free physical = 3038 ; free virtual = 33327
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0_ooc_trace.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0_ooc_trace.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_mdm_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_mdm_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mdm_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mdm_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFG => BUFGCE: 1 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 1 instances
  MUXCY_L => MUXCY: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2107.082 ; gain = 0.000 ; free physical = 1433 ; free virtual = 31831
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2107.082 ; gain = 828.691 ; free physical = 1489 ; free virtual = 31789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2107.082 ; gain = 828.691 ; free physical = 1489 ; free virtual = 31789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
Applied set_property DONT_TOUCH = true for U0. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mdm_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2107.082 ; gain = 828.691 ; free physical = 1466 ; free virtual = 31766
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2107.082 ; gain = 828.691 ; free physical = 1390 ; free virtual = 31691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 36    
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.clear_overrun_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3888]
WARNING: [Synth 8-6014] Unused sequential element Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module MDM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 2107.082 ; gain = 828.691 ; free physical = 1364 ; free virtual = 31668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2252.520 ; gain = 974.129 ; free physical = 1804 ; free virtual = 32103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2277.551 ; gain = 999.160 ; free physical = 2761 ; free virtual = 33061
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2285.559 ; gain = 1007.168 ; free physical = 2758 ; free virtual = 33057
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2285.559 ; gain = 1007.168 ; free physical = 2740 ; free virtual = 33040
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2285.559 ; gain = 1007.168 ; free physical = 2740 ; free virtual = 33039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2285.559 ; gain = 1007.168 ; free physical = 2739 ; free virtual = 33039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2285.559 ; gain = 1007.168 ; free physical = 2739 ; free virtual = 33039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2285.559 ; gain = 1007.168 ; free physical = 2739 ; free virtual = 33038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2285.559 ; gain = 1007.168 ; free physical = 2739 ; free virtual = 33038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BSCANE2  |     1|
|2     |BUFG     |     1|
|3     |LUT1     |     4|
|4     |LUT2     |    22|
|5     |LUT3     |    33|
|6     |LUT4     |    33|
|7     |LUT5     |    33|
|8     |LUT6     |    52|
|9     |MUXCY_L  |     6|
|10    |SRL16E   |     1|
|11    |SRL16E_2 |     1|
|12    |SRL16E_3 |     1|
|13    |SRL16E_4 |     1|
|14    |SRL16E_5 |    19|
|15    |XORCY    |     8|
|16    |FDCE     |   119|
|17    |FDC_1    |     1|
|18    |FDPE     |     7|
|19    |FDRE     |    49|
|20    |FDRE_1   |     1|
|21    |FDSE     |     3|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------+-----------------------------+------+
|      |Instance                                                                  |Module                       |Cells |
+------+--------------------------------------------------------------------------+-----------------------------+------+
|1     |top                                                                       |                             |   396|
|2     |  U0                                                                      |MDM                          |   396|
|3     |    MDM_Core_I1                                                           |MDM_Core                     |   323|
|4     |      JTAG_CONTROL_I                                                      |JTAG_CONTROL                 |   268|
|5     |        \Use_BSCAN.FDC_I                                                  |MB_FDC_1                     |    43|
|6     |        \Use_BSCAN.SYNC_FDRE                                              |MB_FDRE_1                    |     5|
|7     |        \Use_Config_SRL16E.SRL16E_1                                       |MB_SRL16E                    |     1|
|8     |        \Use_Config_SRL16E.SRL16E_2                                       |MB_SRL16E__parameterized1    |     1|
|9     |        \Use_ID_SRL16E.SRL16E_ID_1                                        |MB_SRL16E__parameterized3    |     1|
|10    |        \Use_ID_SRL16E.SRL16E_ID_2                                        |MB_SRL16E__parameterized5    |     4|
|11    |        \Use_UART.Ext_BRK_FDRSE                                           |MB_FDRSE                     |     2|
|12    |        \Use_UART.RX_FIFO_I                                               |SRL_FIFO                     |    30|
|13    |          \Addr_Counters[0].FDRE_I                                        |MB_FDRE_15                   |     2|
|14    |          \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_16            |     2|
|15    |          \Addr_Counters[1].FDRE_I                                        |MB_FDRE_17                   |     2|
|16    |          \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_18            |     2|
|17    |          \Addr_Counters[2].FDRE_I                                        |MB_FDRE_19                   |     7|
|18    |          \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_20            |     2|
|19    |          \Addr_Counters[3].FDRE_I                                        |MB_FDRE_21                   |     2|
|20    |          \Addr_Counters[3].No_MuxCY.XORCY_I                              |MB_XORCY_22                  |     1|
|21    |          \FIFO_RAM[0].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_23 |     1|
|22    |          \FIFO_RAM[1].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_24 |     1|
|23    |          \FIFO_RAM[2].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_25 |     1|
|24    |          \FIFO_RAM[3].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_26 |     1|
|25    |          \FIFO_RAM[4].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_27 |     1|
|26    |          \FIFO_RAM[5].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_28 |     1|
|27    |          \FIFO_RAM[6].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_29 |     1|
|28    |          \FIFO_RAM[7].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_30 |     1|
|29    |        \Use_UART.TX_FIFO_I                                               |SRL_FIFO_0                   |    36|
|30    |          \Addr_Counters[0].FDRE_I                                        |MB_FDRE_2                    |     2|
|31    |          \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY               |     2|
|32    |          \Addr_Counters[1].FDRE_I                                        |MB_FDRE_3                    |     2|
|33    |          \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_4             |     2|
|34    |          \Addr_Counters[2].FDRE_I                                        |MB_FDRE_5                    |     7|
|35    |          \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_6             |     2|
|36    |          \Addr_Counters[3].FDRE_I                                        |MB_FDRE_7                    |     2|
|37    |          \Addr_Counters[3].No_MuxCY.XORCY_I                              |MB_XORCY                     |     1|
|38    |          \FIFO_RAM[0].D16.SRL16E_I                                       |MB_SRL16E__parameterized7    |     2|
|39    |          \FIFO_RAM[1].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_8  |     2|
|40    |          \FIFO_RAM[2].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_9  |     2|
|41    |          \FIFO_RAM[3].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_10 |     2|
|42    |          \FIFO_RAM[4].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_11 |     1|
|43    |          \FIFO_RAM[5].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_12 |     1|
|44    |          \FIFO_RAM[6].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_13 |     1|
|45    |          \FIFO_RAM[7].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_14 |     2|
|46    |      \Use_Uart.TX_Buffer_Empty_FDRE                                      |MB_FDRE                      |     1|
|47    |    \No_Dbg_Reg_Access.BUFG_DRCK                                          |MB_BUFG                      |     1|
|48    |    \Use_AXI_IPIF.AXI_LITE_IPIF_I                                         |axi_lite_ipif                |    62|
|49    |      I_SLAVE_ATTACHMENT                                                  |slave_attachment             |    62|
|50    |        I_DECODER                                                         |address_decoder              |    35|
|51    |          \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f                    |     1|
|52    |          \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1    |     1|
|53    |    \Use_E2.BSCAN_I                                                       |MB_BSCANE2                   |    10|
+------+--------------------------------------------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2285.559 ; gain = 1007.168 ; free physical = 2739 ; free virtual = 33038
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4294 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2285.559 ; gain = 315.086 ; free physical = 2759 ; free virtual = 33058
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2285.566 ; gain = 1007.168 ; free physical = 2768 ; free virtual = 33068
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  (CARRY4) => CARRY8: 2 instances
  BUFG => BUFGCE: 1 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 2342.207 ; gain = 1089.664 ; free physical = 2691 ; free virtual = 32991
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mdm_1_0_synth_1/shell_mdm_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xci
INFO: [Coretcl 2-1174] Renamed 52 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mdm_1_0_synth_1/shell_mdm_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_mdm_1_0_utilization_synth.rpt -pb shell_mdm_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2366.219 ; gain = 0.000 ; free physical = 2647 ; free virtual = 32948
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:10:27 2018...
[Thu May 10 11:15:14 2018] shell_mdm_1_0_synth_1 finished
## wait_on_run shell_rst_clk_wiz_0_100M_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_rst_clk_wiz_0_100M_0_synth_1 to finish...

*** Running vivado
    with args -log shell_rst_clk_wiz_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_rst_clk_wiz_0_100M_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_rst_clk_wiz_0_100M_0.tcl -notrace
Command: synth_design -top shell_rst_clk_wiz_0_100M_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11174 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.449 ; gain = 75.000 ; free physical = 2960 ; free virtual = 33248
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shell_rst_clk_wiz_0_100M_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/synth/shell_rst_clk_wiz_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/synth/shell_rst_clk_wiz_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693' bound to instance 'POR_SRL_I' of component 'SRL16' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (1#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[1].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[2].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[3].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'shell_rst_clk_wiz_0_100M_0' (7#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/synth/shell_rst_clk_wiz_0_100M_0.vhd:74]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.059 ; gain = 120.609 ; free physical = 2948 ; free virtual = 33236
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.059 ; gain = 120.609 ; free physical = 2939 ; free virtual = 33227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.059 ; gain = 120.609 ; free physical = 2939 ; free virtual = 33227
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0_board.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rst_clk_wiz_0_100M_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rst_clk_wiz_0_100M_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2081.602 ; gain = 1.000 ; free physical = 1526 ; free virtual = 31924
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2081.602 ; gain = 809.152 ; free physical = 1559 ; free virtual = 31858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2081.602 ; gain = 809.152 ; free physical = 1559 ; free virtual = 31858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rst_clk_wiz_0_100M_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2081.602 ; gain = 809.152 ; free physical = 1562 ; free virtual = 31860
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2081.602 ; gain = 809.152 ; free physical = 1517 ; free virtual = 31816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/SEQ/pr_dec_reg[1]' (FD) to 'U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/SEQ/bsr_dec_reg[1]' (FD) to 'U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2081.602 ; gain = 809.152 ; free physical = 1515 ; free virtual = 31816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2237.039 ; gain = 964.590 ; free physical = 1699 ; free virtual = 32000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2237.039 ; gain = 964.590 ; free physical = 1699 ; free virtual = 32000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2246.055 ; gain = 973.605 ; free physical = 1696 ; free virtual = 31998
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 2246.055 ; gain = 973.605 ; free physical = 1651 ; free virtual = 31952
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 2246.055 ; gain = 973.605 ; free physical = 1651 ; free virtual = 31952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 2246.055 ; gain = 973.605 ; free physical = 1650 ; free virtual = 31951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 2246.055 ; gain = 973.605 ; free physical = 1650 ; free virtual = 31951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 2246.055 ; gain = 973.605 ; free physical = 1650 ; free virtual = 31951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 2246.055 ; gain = 973.605 ; free physical = 1650 ; free virtual = 31951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------+---------------+------+
|      |Instance                          |Module         |Cells |
+------+----------------------------------+---------------+------+
|1     |top                               |               |    66|
|2     |  U0                              |proc_sys_reset |    66|
|3     |    EXT_LPF                       |lpf            |    23|
|4     |      \ACTIVE_LOW_AUX.ACT_LO_AUX  |cdc_sync       |     6|
|5     |      \ACTIVE_LOW_EXT.ACT_LO_EXT  |cdc_sync_0     |     6|
|6     |    SEQ                           |sequence_psr   |    38|
|7     |      SEQ_COUNTER                 |upcnt_n        |    13|
+------+----------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 2246.055 ; gain = 973.605 ; free physical = 1650 ; free virtual = 31951
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 2246.055 ; gain = 285.062 ; free physical = 1668 ; free virtual = 31970
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 2246.062 ; gain = 973.605 ; free physical = 1678 ; free virtual = 31979
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:07 . Memory (MB): peak = 2320.562 ; gain = 1079.688 ; free physical = 1622 ; free virtual = 31924
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rst_clk_wiz_0_100M_0_synth_1/shell_rst_clk_wiz_0_100M_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_rst_clk_wiz_0_100M_0_synth_1/shell_rst_clk_wiz_0_100M_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_rst_clk_wiz_0_100M_0_utilization_synth.rpt -pb shell_rst_clk_wiz_0_100M_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2344.574 ; gain = 0.000 ; free physical = 1611 ; free virtual = 31912
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:10:22 2018...
[Thu May 10 11:15:14 2018] shell_rst_clk_wiz_0_100M_0_synth_1 finished
## wait_on_run shell_xbar_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_xbar_0_synth_1 to finish...

*** Running vivado
    with args -log shell_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_xbar_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_xbar_0.tcl -notrace
Command: synth_design -top shell_xbar_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1354.742 ; gain = 83.000 ; free physical = 4073 ; free virtual = 34379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_xbar_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xbar_0/synth/shell_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010100 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b0000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b0000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000001000000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000010000000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000001000000000000000000000000000000100000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_crossbar' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000011000000000011111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b0000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b0000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000001000000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000010000000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000001000000000000000000000000000000100000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_R_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000101 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000010000000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000010100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 100 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 100 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 259 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 290 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111111110000000000000000000000000000001100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111110000000000000000000000000000001100000000000000000000000000000011 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000100000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000010000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_si_transactor' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 259 - type: integer 
	Parameter C_BASE_ID bound to: 5'b00000 
	Parameter C_HIGH_ID bound to: 5'b00000 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000011000000000011111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 265 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000011000000000011111111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000110000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' (3#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo' (5#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 265 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (6#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_si_transactor' (7#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_si_transactor__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 5'b00000 
	Parameter C_HIGH_ID bound to: 5'b00000 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000011000000000011111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 9 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_si_transactor__parameterized0' (7#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_splitter' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_splitter' (8#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_wdata_router' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 290 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo' (9#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_wdata_router' (10#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_si_transactor__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 32 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 5 - type: integer 
	Parameter C_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 259 - type: integer 
	Parameter C_BASE_ID bound to: 5'b10000 
	Parameter C_HIGH_ID bound to: 5'b11111 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000011000000000011111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 265 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 4 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 16 - type: integer 
	Parameter P_NUM_THREADS bound to: 16 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 6 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 6 - type: integer 
	Parameter P_EMPTY bound to: 6'b111111 
	Parameter P_ALMOSTEMPTY bound to: 6'b000000 
	Parameter P_ALMOSTFULL_TEMP bound to: 7'b1111110 
	Parameter P_ALMOSTFULL bound to: 6'b111110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 6 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 2 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl__parameterized0' (10#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0' (10#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_arbiter_resp' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_arbiter_resp' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_si_transactor__parameterized1' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_si_transactor__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 16 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 4 - type: integer 
	Parameter C_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 5'b10000 
	Parameter C_HIGH_ID bound to: 5'b11111 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000011000000000011111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 9 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 4 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 16 - type: integer 
	Parameter P_NUM_THREADS bound to: 16 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_EMPTY bound to: 5'b11111 
	Parameter P_ALMOSTEMPTY bound to: 5'b00000 
	Parameter P_ALMOSTFULL_TEMP bound to: 6'b111110 
	Parameter P_ALMOSTFULL bound to: 5'b11110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 5 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl__parameterized1' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized1' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_si_transactor__parameterized2' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_wdata_router__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 290 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl__parameterized2' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_wdata_router__parameterized0' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_decoder__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_decoder__parameterized0' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized2' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_wdata_mux' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 290 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 290 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_wdata_mux' (12#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 264 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 264 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' (13#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 289 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized0' (13#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 7 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized1' (13#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 264 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized2' (13#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 264 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 264 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 264 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (14#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 264 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 288 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 289 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 289 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 256 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 258 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 259 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 264 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 264 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (15#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice' (16#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized3' (16#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_wdata_mux__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 290 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2' (16#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_wdata_mux__parameterized0' (16#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_decerr_slave' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 5 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_decerr_slave' (17#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_arbiter' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_MESG_WIDTH bound to: 100 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (17#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (17#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_arbiter' (18#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_crossbar' (19#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' (20#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-6155] done synthesizing module 'shell_xbar_0' (21#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xbar_0/synth/shell_xbar_0.v:59]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axic_register_slice has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axic_register_slice has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_si_transactor__parameterized2 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_si_transactor__parameterized2 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_si_transactor__parameterized1 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_si_transactor__parameterized1 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_AWID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_ARID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_ARID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_ARID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_ARID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_crossbar has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awuser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wuser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_arid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_arid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_arid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_arid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_aruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_axi_crossbar has unconnected port m_axi_ruser[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.352 ; gain = 257.609 ; free physical = 3066 ; free virtual = 33401
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.352 ; gain = 257.609 ; free physical = 3073 ; free virtual = 33408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.352 ; gain = 257.609 ; free physical = 3073 ; free virtual = 33408
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xbar_0/shell_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xbar_0/shell_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2209.074 ; gain = 12.000 ; free physical = 1874 ; free virtual = 32215
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2209.074 ; gain = 937.332 ; free physical = 1652 ; free virtual = 31993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2209.074 ; gain = 937.332 ; free physical = 1652 ; free virtual = 31993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2209.074 ; gain = 937.332 ; free physical = 1650 ; free virtual = 31991
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
WARNING: [Synth 8-6014] Unused sequential element gen_axi.s_axi_rvalid_i_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_17_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gen_rtl_shifter.gen_inferred_srl.shift_reg_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1170]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element gen_rtl_shifter.gen_logic_shifter.shift_reg_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1176]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
WARNING: [Synth 8-6014] Unused sequential element gen_rtl_shifter.gen_inferred_srl.shift_reg_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1170]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
WARNING: [Synth 8-6014] Unused sequential element gen_rtl_shifter.gen_inferred_srl.shift_reg_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1170]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decode_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_address0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_17_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:06 . Memory (MB): peak = 2209.074 ; gain = 937.332 ; free physical = 1260 ; free virtual = 31603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 34    
	   2 Input      5 Bit       Adders := 36    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	              264 Bit    Registers := 6     
	              100 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 77    
+---Muxes : 
	   2 Input    264 Bit        Muxes := 6     
	   2 Input    128 Bit        Muxes := 32    
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 100   
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 108   
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_crossbar_v2_1_17_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module axi_crossbar_v2_1_17_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_17_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_17_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 17    
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 16    
	   3 Input      6 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 17    
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 16    
	   3 Input      5 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              264 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    264 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_16_axi_register_slice has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_si_transactor__parameterized2 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_si_transactor__parameterized2 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[15]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_17_addr_decoder has unconnected port ADDR[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[11]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[8]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[9]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[19]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[16]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[17]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[27]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[24]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[25]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[35]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[32]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[33]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[43]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[40]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[41]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[51]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[48]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[49]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[59]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[56]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[57]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[67]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[64]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[65]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[66]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[66] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[75]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[72]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[73]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[73]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[74]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[74] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[83]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[82]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[80]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[82]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[81]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[82]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[82] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[91]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[88]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[88]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[89]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[89]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[90]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[90] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[99]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[98]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[96]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[98]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[97]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[98]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[98] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[107]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[104]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[104]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[105]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[106]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[106] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[115]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[114]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[112]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[114]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[113]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[114]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[114] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[123]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[120]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[120]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[121]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[121]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[122]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[122] )
INFO: [Synth 8-3886] merging instance 'axi_register_slice_v2_1_16_axi_register_slice:/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'axi_register_slice_v2_1_16_axi_register_slice:/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_register_slice_v2_1_16_axi_register_slice:/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'axi_register_slice_v2_1_16_axi_register_slice:/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[11]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[8]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[9]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[19]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[16]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[17]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[27]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[24]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[25]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[35]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[32]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[33]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[43]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[40]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[41]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[51]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[48]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[49]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[59]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[56]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[57]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[67]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[64]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[65]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[66]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[66] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[75]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[72]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[73]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[73]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[74]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[74] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[83]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[82]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[80]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[82]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[81]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[82]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[82] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[91]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[88]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[88]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[89]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[89]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[90]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[90] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[99]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[98]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[96]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[98]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[97]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[98]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[98] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[107]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[104]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[104]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[105]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[105]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[106]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[106] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[115]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[114]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[112]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[114]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[122] )
INFO: [Synth 8-3332] Sequential element (gen_arbiter.m_mesg_i_reg[99]) is unused and will be removed from module axi_crossbar_v2_1_17_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (gen_arbiter.m_mesg_i_reg[81]) is unused and will be removed from module axi_crossbar_v2_1_17_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/M_VALID_i_reg) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.active_region_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/M_VALID_i_reg) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.active_region_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[127]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[126]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[125]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[124]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[122]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[119]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[118]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[117]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[116]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[114]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[111]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[110]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[109]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[108]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[106]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[103]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[102]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[101]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[100]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[98]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[95]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[94]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[93]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[92]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[90]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[87]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[86]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[85]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[84]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[82]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[79]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[78]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[77]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[76]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[74]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[71]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[70]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[69]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[68]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[66]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[63]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[62]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[61]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[60]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[58]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[55]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[54]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[53]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[52]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[50]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[47]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[46]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[45]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[44]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[42]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[39]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[38]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[37]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[36]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[34]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[31]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[30]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[29]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[28]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[26]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[23]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[22]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[21]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[20]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[18]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[15]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[14]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[13]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[12]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[10]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[7]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[6]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[5]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[4]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_region_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_target_reg[127]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_target_reg[126]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_target_reg[125]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_target_reg[124]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_target_reg[123]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_target_reg[122]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_target_reg[119]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_target_reg[118]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_target_reg[117]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_multi_thread.active_target_reg[116]) is unused and will be removed from module axi_crossbar_v2_1_17_si_transactor__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_arbiter.m_mesg_i_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_arbiter.m_mesg_i_reg[88] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\gen_samd.crossbar_samd /\gen_master_slots[2].reg_slice_mi /\b.b_pipe/m_payload_i_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:23 . Memory (MB): peak = 2209.074 ; gain = 937.332 ; free physical = 3360 ; free virtual = 33711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:51 . Memory (MB): peak = 2282.988 ; gain = 1011.246 ; free physical = 3072 ; free virtual = 33391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:53 . Memory (MB): peak = 2304.004 ; gain = 1032.262 ; free physical = 2989 ; free virtual = 33308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:56 . Memory (MB): peak = 2338.707 ; gain = 1066.965 ; free physical = 2540 ; free virtual = 32897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:56 . Memory (MB): peak = 2338.707 ; gain = 1066.965 ; free physical = 2500 ; free virtual = 32858
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:56 . Memory (MB): peak = 2338.707 ; gain = 1066.965 ; free physical = 2495 ; free virtual = 32853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:57 . Memory (MB): peak = 2338.707 ; gain = 1066.965 ; free physical = 2492 ; free virtual = 32850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:57 . Memory (MB): peak = 2338.707 ; gain = 1066.965 ; free physical = 2492 ; free virtual = 32850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2338.707 ; gain = 1066.965 ; free physical = 2488 ; free virtual = 32846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2338.707 ; gain = 1066.965 ; free physical = 2487 ; free virtual = 32845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        |          | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     |          | 64     | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__2     |          | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__3     |          | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+----------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    58|
|2     |LUT2    |    54|
|3     |LUT3    |  1398|
|4     |LUT4    |   673|
|5     |LUT5    |   187|
|6     |LUT6    |   377|
|7     |SRLC32E |     7|
|8     |FDRE    |  1808|
|9     |FDSE    |    26|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                                 |Module                                                            |Cells |
+------+---------------------------------------------------------+------------------------------------------------------------------+------+
|1     |top                                                      |                                                                  |  4588|
|2     |  inst                                                   |axi_crossbar_v2_1_17_axi_crossbar                                 |  4588|
|3     |    \gen_samd.crossbar_samd                              |axi_crossbar_v2_1_17_crossbar                                     |  4581|
|4     |      addr_arbiter_ar                                    |axi_crossbar_v2_1_17_addr_arbiter                                 |   275|
|5     |        \gen_arbiter.mux_mesg                            |generic_baseblocks_v2_1_0_mux_enc__parameterized2_12              |    93|
|6     |      addr_arbiter_aw                                    |axi_crossbar_v2_1_17_addr_arbiter_0                               |   281|
|7     |        \gen_arbiter.mux_mesg                            |generic_baseblocks_v2_1_0_mux_enc__parameterized2                 |    93|
|8     |      \gen_decerr_slave.decerr_slave_inst                |axi_crossbar_v2_1_17_decerr_slave                                 |    53|
|9     |      \gen_master_slots[0].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_17_wdata_mux                                    |   312|
|10    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1_11        |   310|
|11    |      \gen_master_slots[0].reg_slice_mi                  |axi_register_slice_v2_1_16_axi_register_slice                     |   820|
|12    |        \b.b_pipe                                        |axi_register_slice_v2_1_16_axic_register_slice__parameterized1_9  |    17|
|13    |        \r.r_pipe                                        |axi_register_slice_v2_1_16_axic_register_slice__parameterized2_10 |   803|
|14    |      \gen_master_slots[1].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_17_wdata_mux_1                                  |   312|
|15    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1           |   310|
|16    |      \gen_master_slots[1].reg_slice_mi                  |axi_register_slice_v2_1_16_axi_register_slice_2                   |   820|
|17    |        \b.b_pipe                                        |axi_register_slice_v2_1_16_axic_register_slice__parameterized1_7  |    19|
|18    |        \r.r_pipe                                        |axi_register_slice_v2_1_16_axic_register_slice__parameterized2_8  |   801|
|19    |      \gen_master_slots[2].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_17_wdata_mux__parameterized0                    |    22|
|20    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2           |    22|
|21    |      \gen_master_slots[2].reg_slice_mi                  |axi_register_slice_v2_1_16_axi_register_slice_3                   |    51|
|22    |        \b.b_pipe                                        |axi_register_slice_v2_1_16_axic_register_slice__parameterized1    |    18|
|23    |        \r.r_pipe                                        |axi_register_slice_v2_1_16_axic_register_slice__parameterized2    |    33|
|24    |      \gen_slave_slots[0].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_17_si_transactor                                |   283|
|25    |      \gen_slave_slots[0].gen_si_write.si_transactor_aw  |axi_crossbar_v2_1_17_si_transactor__parameterized0                |    23|
|26    |      \gen_slave_slots[0].gen_si_write.splitter_aw_si    |axi_crossbar_v2_1_17_splitter                                     |     7|
|27    |      \gen_slave_slots[0].gen_si_write.wdata_router_w    |axi_crossbar_v2_1_17_wdata_router                                 |    39|
|28    |        wrouter_aw_fifo                                  |axi_data_fifo_v2_1_15_axic_reg_srl_fifo                           |    39|
|29    |      \gen_slave_slots[1].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_17_si_transactor__parameterized1                |   757|
|30    |        \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_17_arbiter_resp_6                               |   323|
|31    |      \gen_slave_slots[1].gen_si_write.si_transactor_aw  |axi_crossbar_v2_1_17_si_transactor__parameterized2                |   441|
|32    |        \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_17_arbiter_resp                                 |    61|
|33    |      \gen_slave_slots[1].gen_si_write.splitter_aw_si    |axi_crossbar_v2_1_17_splitter_4                                   |     7|
|34    |      \gen_slave_slots[1].gen_si_write.wdata_router_w    |axi_crossbar_v2_1_17_wdata_router__parameterized0                 |    41|
|35    |        wrouter_aw_fifo                                  |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0           |    41|
|36    |      splitter_aw_mi                                     |axi_crossbar_v2_1_17_splitter_5                                   |     5|
+------+---------------------------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2338.707 ; gain = 1066.965 ; free physical = 2487 ; free virtual = 32845
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:38 . Memory (MB): peak = 2338.707 ; gain = 387.242 ; free physical = 2506 ; free virtual = 32864
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2338.715 ; gain = 1066.965 ; free physical = 2516 ; free virtual = 32874
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
416 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:02:00 . Memory (MB): peak = 2379.355 ; gain = 1133.461 ; free physical = 2368 ; free virtual = 32699
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_0_synth_1/shell_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xbar_0/shell_xbar_0.xci
INFO: [Coretcl 2-1174] Renamed 35 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_0_synth_1/shell_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_xbar_0_utilization_synth.rpt -pb shell_xbar_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2403.367 ; gain = 0.000 ; free physical = 2341 ; free virtual = 32689
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:12:40 2018...
[Thu May 10 11:15:14 2018] shell_xbar_0_synth_1 finished
## wait_on_run shell_ilmb_bram_if_cntlr_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_ilmb_bram_if_cntlr_0_synth_1 to finish...

*** Running vivado
    with args -log shell_ilmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_ilmb_bram_if_cntlr_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_ilmb_bram_if_cntlr_0.tcl -notrace
Command: synth_design -top shell_ilmb_bram_if_cntlr_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12223 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.453 ; gain = 77.000 ; free physical = 2422 ; free virtual = 32742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shell_ilmb_bram_if_cntlr_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/synth/shell_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/synth/shell_ilmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (3#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'shell_ilmb_bram_if_cntlr_0' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/synth/shell_ilmb_bram_if_cntlr_0.vhd:84]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[0]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[1]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[2]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[3]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[4]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[5]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[6]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[7]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[8]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[9]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[10]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[11]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[12]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[13]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[14]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[15]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[16]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[17]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[18]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[19]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[20]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[21]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[22]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[23]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[24]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[25]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[26]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[27]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[28]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[29]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[30]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[31]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB_Clk
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB_Rst
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[0]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[1]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[2]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[3]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[4]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[5]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[6]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[7]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[8]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[9]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[10]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[11]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[12]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[13]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[14]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[15]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[16]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[17]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[18]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[19]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[20]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[21]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[22]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[23]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[24]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[25]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[26]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[27]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[28]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[29]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[30]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[31]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[0]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[1]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[2]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[3]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[4]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[5]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[6]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[7]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[8]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[9]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[10]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[11]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[12]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[13]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[14]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[15]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[16]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[17]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[18]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[19]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[20]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[21]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[22]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[23]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[24]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[25]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[26]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[27]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[28]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[29]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[30]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[31]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_AddrStrobe
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ReadStrobe
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.062 ; gain = 122.609 ; free physical = 2394 ; free virtual = 32714
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.062 ; gain = 122.609 ; free physical = 2378 ; free virtual = 32698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.062 ; gain = 122.609 ; free physical = 2378 ; free virtual = 32698
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/shell_ilmb_bram_if_cntlr_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/shell_ilmb_bram_if_cntlr_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2043.371 ; gain = 1.000 ; free physical = 2249 ; free virtual = 32575
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.371 ; gain = 771.918 ; free physical = 3510 ; free virtual = 33853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.371 ; gain = 771.918 ; free physical = 3510 ; free virtual = 33853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.371 ; gain = 771.918 ; free physical = 3512 ; free virtual = 33856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.371 ; gain = 771.918 ; free physical = 3502 ; free virtual = 33845
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.371 ; gain = 771.918 ; free physical = 3491 ; free virtual = 33837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2129 ; free virtual = 32463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2129 ; free virtual = 32463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2129 ; free virtual = 32463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |FDRE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |     7|
|2     |  U0     |lmb_bram_if_cntlr |     7|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 321 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2239.895 ; gain = 319.133 ; free physical = 2146 ; free virtual = 32480
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.902 ; gain = 968.441 ; free physical = 2156 ; free virtual = 32489
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2323.082 ; gain = 1083.203 ; free physical = 2136 ; free virtual = 32471
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/shell_ilmb_bram_if_cntlr_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/shell_ilmb_bram_if_cntlr_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/shell_ilmb_bram_if_cntlr_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_ilmb_bram_if_cntlr_0_utilization_synth.rpt -pb shell_ilmb_bram_if_cntlr_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2347.094 ; gain = 0.000 ; free physical = 2121 ; free virtual = 32455
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:13:15 2018...
[Thu May 10 11:15:14 2018] shell_ilmb_bram_if_cntlr_0_synth_1 finished
## wait_on_run shell_ilmb_v10_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_ilmb_v10_0_synth_1 to finish...

*** Running vivado
    with args -log shell_ilmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_ilmb_v10_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_ilmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP shell_ilmb_v10_0, cache-ID = 44b3d3ea76eeae4d.
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:11:57 2018...
[Thu May 10 11:15:14 2018] shell_ilmb_v10_0_synth_1 finished
## wait_on_run shell_ilmb_bram_if_cntlr_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_ilmb_bram_if_cntlr_0_synth_1 to finish...

*** Running vivado
    with args -log shell_ilmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_ilmb_bram_if_cntlr_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_ilmb_bram_if_cntlr_0.tcl -notrace
Command: synth_design -top shell_ilmb_bram_if_cntlr_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12223 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.453 ; gain = 77.000 ; free physical = 2422 ; free virtual = 32742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shell_ilmb_bram_if_cntlr_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/synth/shell_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/synth/shell_ilmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (3#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'shell_ilmb_bram_if_cntlr_0' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/synth/shell_ilmb_bram_if_cntlr_0.vhd:84]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[0]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[1]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[2]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[3]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[4]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[5]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[6]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[7]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[8]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[9]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[10]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[11]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[12]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[13]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[14]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[15]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[16]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[17]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[18]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[19]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[20]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[21]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[22]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[23]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[24]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[25]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[26]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[27]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[28]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[29]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[30]
WARNING: [Synth 8-3331] design pselect_mask has unconnected port A[31]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB_Clk
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB_Rst
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[0]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[1]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[2]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[3]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[4]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[5]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[6]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[7]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[8]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[9]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[10]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[11]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[12]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[13]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[14]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[15]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[16]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[17]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[18]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[19]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[20]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[21]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[22]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[23]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[24]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[25]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[26]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[27]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[28]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[29]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[30]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ABus[31]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[0]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[1]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[2]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[3]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[4]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[5]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[6]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[7]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[8]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[9]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[10]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[11]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[12]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[13]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[14]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[15]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[16]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[17]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[18]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[19]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[20]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[21]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[22]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[23]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[24]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[25]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[26]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[27]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[28]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[29]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[30]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_WriteDBus[31]
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_AddrStrobe
WARNING: [Synth 8-3331] design lmb_mux has unconnected port LMB1_ReadStrobe
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.062 ; gain = 122.609 ; free physical = 2394 ; free virtual = 32714
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.062 ; gain = 122.609 ; free physical = 2378 ; free virtual = 32698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.062 ; gain = 122.609 ; free physical = 2378 ; free virtual = 32698
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/shell_ilmb_bram_if_cntlr_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/shell_ilmb_bram_if_cntlr_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2043.371 ; gain = 1.000 ; free physical = 2249 ; free virtual = 32575
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.371 ; gain = 771.918 ; free physical = 3510 ; free virtual = 33853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.371 ; gain = 771.918 ; free physical = 3510 ; free virtual = 33853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.371 ; gain = 771.918 ; free physical = 3512 ; free virtual = 33856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.371 ; gain = 771.918 ; free physical = 3502 ; free virtual = 33845
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2043.371 ; gain = 771.918 ; free physical = 3491 ; free virtual = 33837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2129 ; free virtual = 32463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2129 ; free virtual = 32463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2129 ; free virtual = 32463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |FDRE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |     7|
|2     |  U0     |lmb_bram_if_cntlr |     7|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.895 ; gain = 968.441 ; free physical = 2128 ; free virtual = 32461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 321 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2239.895 ; gain = 319.133 ; free physical = 2146 ; free virtual = 32480
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.902 ; gain = 968.441 ; free physical = 2156 ; free virtual = 32489
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2323.082 ; gain = 1083.203 ; free physical = 2136 ; free virtual = 32471
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/shell_ilmb_bram_if_cntlr_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ilmb_bram_if_cntlr_0/shell_ilmb_bram_if_cntlr_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_ilmb_bram_if_cntlr_0_synth_1/shell_ilmb_bram_if_cntlr_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_ilmb_bram_if_cntlr_0_utilization_synth.rpt -pb shell_ilmb_bram_if_cntlr_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2347.094 ; gain = 0.000 ; free physical = 2121 ; free virtual = 32455
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:13:15 2018...
[Thu May 10 11:15:14 2018] shell_ilmb_bram_if_cntlr_0_synth_1 finished
## wait_on_run shell_ilmb_v10_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_ilmb_v10_0_synth_1 to finish...

*** Running vivado
    with args -log shell_ilmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_ilmb_v10_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_ilmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP shell_ilmb_v10_0, cache-ID = 44b3d3ea76eeae4d.
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:11:57 2018...
[Thu May 10 11:15:14 2018] shell_ilmb_v10_0_synth_1 finished
## wait_on_run shell_lmb_bram_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_lmb_bram_0_synth_1 to finish...

*** Running vivado
    with args -log shell_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_lmb_bram_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_lmb_bram_0.tcl -notrace
Command: synth_design -top shell_lmb_bram_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1348.453 ; gain = 76.000 ; free physical = 2985 ; free virtual = 33294
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shell_lmb_bram_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_lmb_bram_0/synth/shell_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: shell_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.31328 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_lmb_bram_0/synth/shell_lmb_bram_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'shell_lmb_bram_0' (9#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_lmb_bram_0/synth/shell_lmb_bram_0.vhd:80]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AClk
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 1559.602 ; gain = 287.148 ; free physical = 2759 ; free virtual = 33096
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 1559.602 ; gain = 287.148 ; free physical = 2746 ; free virtual = 33083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 1559.602 ; gain = 287.148 ; free physical = 2746 ; free virtual = 33083
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_lmb_bram_0/shell_lmb_bram_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_lmb_bram_0/shell_lmb_bram_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_lmb_bram_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_lmb_bram_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2020.238 ; gain = 1.000 ; free physical = 2549 ; free virtual = 32885
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:01:55 . Memory (MB): peak = 2020.238 ; gain = 747.785 ; free physical = 2436 ; free virtual = 32771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:01:55 . Memory (MB): peak = 2020.238 ; gain = 747.785 ; free physical = 2436 ; free virtual = 32771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_lmb_bram_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:55 . Memory (MB): peak = 2020.238 ; gain = 747.785 ; free physical = 2435 ; free virtual = 32770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:55 . Memory (MB): peak = 2020.238 ; gain = 747.785 ; free physical = 2436 ; free virtual = 32770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:56 . Memory (MB): peak = 2020.238 ; gain = 747.785 ; free physical = 2406 ; free virtual = 32747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:02:23 . Memory (MB): peak = 2245.520 ; gain = 973.066 ; free physical = 1044 ; free virtual = 31386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:23 . Memory (MB): peak = 2254.535 ; gain = 982.082 ; free physical = 1063 ; free virtual = 31405
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:23 . Memory (MB): peak = 2254.535 ; gain = 982.082 ; free physical = 1040 ; free virtual = 31381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.535 ; gain = 982.082 ; free physical = 1018 ; free virtual = 31359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.535 ; gain = 982.082 ; free physical = 1017 ; free virtual = 31359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.535 ; gain = 982.082 ; free physical = 1016 ; free virtual = 31358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.535 ; gain = 982.082 ; free physical = 1015 ; free virtual = 31357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.535 ; gain = 982.082 ; free physical = 1015 ; free virtual = 31357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.535 ; gain = 982.082 ; free physical = 1015 ; free virtual = 31357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     6|
|2     |LUT4     |     2|
|3     |RAMB36E2 |     2|
|4     |SRL16E   |     2|
|5     |FDRE     |    12|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+-----------------------------------------+------+
|      |Instance                                                      |Module                                   |Cells |
+------+--------------------------------------------------------------+-----------------------------------------+------+
|1     |top                                                           |                                         |    24|
|2     |  U0                                                          |blk_mem_gen_v8_4_1                       |    24|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_1_synth                 |    24|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                          |    24|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                 |    24|
|6     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                   |     1|
|7     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                 |     1|
|8     |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0   |    23|
|9     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0 |     5|
+------+--------------------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.535 ; gain = 982.082 ; free physical = 1015 ; free virtual = 31356
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:02:06 . Memory (MB): peak = 2254.535 ; gain = 521.445 ; free physical = 1032 ; free virtual = 31374
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2254.543 ; gain = 982.082 ; free physical = 1042 ; free virtual = 31383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:26 . Memory (MB): peak = 2295.020 ; gain = 1054.141 ; free physical = 1049 ; free virtual = 31390
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_lmb_bram_0_synth_1/shell_lmb_bram_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_lmb_bram_0/shell_lmb_bram_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_lmb_bram_0_synth_1/shell_lmb_bram_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_lmb_bram_0_utilization_synth.rpt -pb shell_lmb_bram_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2295.020 ; gain = 0.000 ; free physical = 2231 ; free virtual = 32571
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:14:37 2018...
[Thu May 10 11:15:14 2018] shell_lmb_bram_0_synth_1 finished
## wait_on_run shell_xdma_0_0_synth_1
[Thu May 10 11:15:14 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:15:19 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:15:24 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:15:29 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:15:39 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:15:49 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:15:59 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:16:09 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:16:29 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:16:50 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:17:10 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:17:30 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:18:10 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:18:51 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:19:31 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:20:11 2018] Waiting for shell_xdma_0_0_synth_1 to finish...
[Thu May 10 11:21:32 2018] Waiting for shell_xdma_0_0_synth_1 to finish...

*** Running vivado
    with args -log shell_xdma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_xdma_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_xdma_0_0.tcl -notrace
Command: synth_design -top shell_xdma_0_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12528 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:299]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:300]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1429.531 ; gain = 120.359 ; free physical = 3275 ; free virtual = 33611
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/synth/shell_xdma_0_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_core_top' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:60]
	Parameter COMPONENT_NAME bound to: xdma_0 - type: string 
	Parameter VERSION bound to: 6 - type: integer 
	Parameter C_DEVICE_NUMBER bound to: 0 - type: integer 
	Parameter VCU1262 bound to: FALSE - type: string 
	Parameter xlnx_ref_board bound to: None - type: string 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter INS_LOSS_PROFILE bound to: Add-in_Card - type: string 
	Parameter PL_UPSTREAM_FACING bound to: true - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: false - type: string 
	Parameter PCIE_BLK_LOCN bound to: 0 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 0 - type: integer 
	Parameter DRP_CLK_SEL bound to: 0 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter CORE_CLK_FREQ bound to: 2 - type: integer 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PIPE_DEBUG_EN bound to: FALSE - type: string 
	Parameter SILICON_REV bound to: Pre-Production - type: string 
	Parameter PIPE_SIM bound to: false - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter PCIE3_DRP bound to: false - type: string 
	Parameter DEDICATE_PERST bound to: true - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: false - type: string 
	Parameter PF0_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 32824 - type: integer 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF1_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 37137 - type: integer 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF2_DEVICE_ID bound to: 37393 - type: integer 
	Parameter PF2_REVISION_ID bound to: 0 - type: integer 
	Parameter PF2_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF3_DEVICE_ID bound to: 37649 - type: integer 
	Parameter PF3_REVISION_ID bound to: 0 - type: integer 
	Parameter PF3_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter AXILITE_MASTER_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter AXILITE_MASTER_CONTROL bound to: 0 - type: integer 
	Parameter XDMA_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter XDMA_CONTROL bound to: 4 - type: integer 
	Parameter AXIST_BYPASS_APERTURE_SIZE bound to: 13 - type: integer 
	Parameter AXIST_BYPASS_CONTROL bound to: 0 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter C_COMP_TIMEOUT bound to: 1 - type: integer 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter SHARED_LOGIC_CLK bound to: false - type: string 
	Parameter SHARED_LOGIC_CLK_7XG2 bound to: false - type: string 
	Parameter SHARED_LOGIC_BOTH bound to: false - type: string 
	Parameter SHARED_LOGIC_BOTH_7XG2 bound to: false - type: string 
	Parameter SHARED_LOGIC_GTC bound to: false - type: string 
	Parameter SHARED_LOGIC_GTC_7XG2 bound to: false - type: string 
	Parameter EN_TRANSCEIVER_STATUS_PORTS bound to: false - type: string 
	Parameter IS_BOARD_PROJECT bound to: 0 - type: integer 
	Parameter EN_GT_SELECTION bound to: FALSE - type: string 
	Parameter SELECT_QUAD bound to: GTH_Quad_225 - type: string 
	Parameter ULTRASCALE bound to: TRUE - type: string 
	Parameter ULTRASCALE_PLUS bound to: FALSE - type: string 
	Parameter V7_GEN3 bound to: FALSE - type: string 
	Parameter MSI_ENABLED bound to: true - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter XDMA_PCIE_64BIT_EN bound to: xdma_pcie_64bit_en - type: string 
	Parameter XDMA_AXI_INTF_MM bound to: 1 - type: integer 
	Parameter XDMA_AXILITE_MASTER bound to: FALSE - type: string 
	Parameter XDMA_AXIST_BYPASS bound to: FALSE - type: string 
	Parameter XDMA_RNUM_CHNL bound to: 4 - type: integer 
	Parameter XDMA_WNUM_CHNL bound to: 4 - type: integer 
	Parameter XDMA_AXILITE_SLAVE bound to: FALSE - type: string 
	Parameter XDMA_NUM_USR_IRQ bound to: 1 - type: integer 
	Parameter XDMA_RNUM_RIDS bound to: 32 - type: integer 
	Parameter XDMA_WNUM_RIDS bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter XDMA_NUM_PCIE_TAG bound to: 64 - type: integer 
	Parameter EN_WCHNL_0 bound to: TRUE - type: string 
	Parameter EN_WCHNL_1 bound to: TRUE - type: string 
	Parameter EN_WCHNL_2 bound to: TRUE - type: string 
	Parameter EN_WCHNL_3 bound to: TRUE - type: string 
	Parameter EN_WCHNL_4 bound to: FALSE - type: string 
	Parameter EN_WCHNL_5 bound to: FALSE - type: string 
	Parameter EN_WCHNL_6 bound to: FALSE - type: string 
	Parameter EN_WCHNL_7 bound to: FALSE - type: string 
	Parameter EN_RCHNL_0 bound to: TRUE - type: string 
	Parameter EN_RCHNL_1 bound to: TRUE - type: string 
	Parameter EN_RCHNL_2 bound to: TRUE - type: string 
	Parameter EN_RCHNL_3 bound to: TRUE - type: string 
	Parameter EN_RCHNL_4 bound to: FALSE - type: string 
	Parameter EN_RCHNL_5 bound to: FALSE - type: string 
	Parameter EN_RCHNL_6 bound to: FALSE - type: string 
	Parameter EN_RCHNL_7 bound to: FALSE - type: string 
	Parameter XDMA_DSC_BYPASS bound to: FALSE - type: string 
	Parameter C_METERING_ON bound to: 1 - type: integer 
	Parameter RX_DETECT bound to: 0 - type: integer 
	Parameter DSC_BYPASS_RD bound to: 0 - type: integer 
	Parameter DSC_BYPASS_WR bound to: 0 - type: integer 
	Parameter XDMA_STS_PORTS bound to: FALSE - type: string 
	Parameter MSIX_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH0_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH1_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH2_ENABLED bound to: FALSE - type: string 
	Parameter WR_CH3_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH0_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH1_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH2_ENABLED bound to: FALSE - type: string 
	Parameter RD_CH3_ENABLED bound to: FALSE - type: string 
	Parameter CFG_MGMT_IF bound to: FALSE - type: string 
	Parameter RQ_SEQ_NUM_IGNORE bound to: 0 - type: integer 
	Parameter CFG_EXT_IF bound to: FALSE - type: string 
	Parameter LEGACY_CFG_EXT_IF bound to: FALSE - type: string 
	Parameter C_PARITY_CHECK bound to: 0 - type: integer 
	Parameter C_PARITY_GEN bound to: 0 - type: integer 
	Parameter C_PARITY_PROP bound to: 0 - type: integer 
	Parameter EN_DEBUG_PORTS bound to: FALSE - type: string 
	Parameter VU9P_BOARD bound to: FALSE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter ENABLE_IBERT bound to: false - type: string 
	Parameter MM_SLAVE_EN bound to: 0 - type: integer 
	Parameter DMA_EN bound to: 1 - type: integer 
	Parameter FUNC_MODE bound to: 1 - type: integer 
	Parameter INTERRUPT_OUT_WIDTH bound to: 1 - type: integer 
	Parameter C_MSI_RX_PIN_EN bound to: 0 - type: integer 
	Parameter PF1_ENABLED bound to: 0 - type: integer 
	Parameter PF2_ENABLED bound to: 0 - type: integer 
	Parameter PF3_ENABLED bound to: 0 - type: integer 
	Parameter C_AXIBAR_NUM bound to: 1 - type: integer 
	Parameter C_AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR_HIGHADDR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXIBAR2PCIEBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_AXI_SLAVE_IF bound to: TRUE - type: string 
	Parameter EN_AXI_MASTER_IF bound to: TRUE - type: string 
	Parameter C_INCLUDE_BAROFFSET_REG bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 32'b00000000000000000001000000000000 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
	Parameter C_S_AXI_NUM_READ bound to: 8 - type: integer 
	Parameter C_M_AXI_NUM_READ bound to: 8 - type: integer 
	Parameter C_S_AXI_NUM_WRITE bound to: 8 - type: integer 
	Parameter C_M_AXI_NUM_WRITE bound to: 16 - type: integer 
	Parameter MSIX_IMPL_EXT bound to: FALSE - type: string 
	Parameter AXI_ACLK_LOOPBACK bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 10 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF1_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 6 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 6 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_PCIEBAR2AXIBAR_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PF1_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PCIEBAR_NUM bound to: 6 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter BARLITE1 bound to: 0 - type: integer 
	Parameter BARLITE2 bound to: 7 - type: integer 
	Parameter C_MSIX_INT_TABLE_EN bound to: 0 - type: integer 
	Parameter VCU118_BOARD bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_0 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_1 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_2 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_3 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_4 bound to: 1 - type: integer 
	Parameter C_AXIBAR_AS_5 bound to: 1 - type: integer 
	Parameter C_MSI_ENABLED bound to: TRUE - type: string 
	Parameter C_NUM_DSC_PCIE_RID bound to: 32 - type: integer 
	Parameter C_NUM_PCIE_DSC_CPL_DID bound to: 256 - type: integer 
	Parameter C_NUM_AXI_DSC_CPL_DID bound to: 64 - type: integer 
	Parameter MULTQ_CHNL bound to: 8'b00000000 
	Parameter IMPL_TARGET bound to: SOFT - type: string 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 32 - type: integer 
	Parameter USE_ATTR bound to: 0 - type: integer 
	Parameter XDMA_DSC_ENG bound to: 1 - type: integer 
	Parameter C_H2C_TUSER_WIDTH bound to: 48 - type: integer 
	Parameter C_C2H_TUSER_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIBAR_REGIONEN bound to: 0 - type: integer 
	Parameter C_AXIBAR_NOXLATE bound to: 0 - type: integer 
	Parameter C_AXIBAR2PCIEATTR_0 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_1 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_2 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_3 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_4 bound to: 3'b000 
	Parameter C_AXIBAR2PCIEATTR_5 bound to: 3'b000 
	Parameter C_IGNORE_SIZE_AXI_SLAVE bound to: 1 - type: integer 
	Parameter C_TIMEOUT0_SEL bound to: 14 - type: integer 
	Parameter C_TIMEOUT1_SEL bound to: 15 - type: integer 
	Parameter C_TIMEOUT_MULT bound to: 3 - type: integer 
	Parameter C_OLD_BRIDGE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_LAST_CORE_CAP_ADDR bound to: 256 - type: integer 
	Parameter C_VSEC_CAP_ADDR bound to: 296 - type: integer 
	Parameter C_VSEC_CAP_LAST bound to: FALSE - type: string 
	Parameter C_VSEC_ID bound to: 16'b0000000000000000 
	Parameter C_NUM_USER_INTR bound to: 9 - type: integer 
	Parameter C_NUM_USER_NEW_INTR bound to: 6 - type: integer 
	Parameter C_USER_PTR bound to: 16'b0000000011011000 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_RQ_USER_WIDTH bound to: 60 - type: integer 
	Parameter C_S_AXIS_CQP_USER_WIDTH bound to: 85 - type: integer 
	Parameter C_S_AXIS_CQ_USER_WIDTH bound to: 85 - type: integer 
	Parameter C_M_AXIS_RC_USER_WIDTH bound to: 75 - type: integer 
	Parameter C_S_AXIS_CC_USER_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIL_AWUSER_WIDTH bound to: 11 - type: integer 
	Parameter C_M_AXIL_ARUSER_WIDTH bound to: 11 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_KEEP_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ALGN bound to: 1 - type: integer 
	Parameter C_ECC_ENABLE bound to: 0 - type: integer 
	Parameter C_DSC_MAGIC_EN bound to: 1 - type: integer 
	Parameter C_NUMQ_PER_CHNL bound to: 256 - type: integer 
	Parameter C_RD_BUFFER_ADDR_SIZE bound to: 9 - type: integer 
	Parameter C_RD_BUFFER_SIZE_BITS bound to: 5 - type: integer 
	Parameter C_PCIEBAR_NUM bound to: 6 - type: integer 
	Parameter C_PCIEBAR_AS bound to: 1 - type: integer 
	Parameter C_NUM_MSIX_VECTORS bound to: 32 - type: integer 
	Parameter DMA_SP bound to: 0 - type: integer 
	Parameter DMA_MM bound to: 1 - type: integer 
	Parameter DMA_ST bound to: 0 - type: integer 
	Parameter DMA_RESET_SOURCE_SEL bound to: 0 - type: integer 
	Parameter C_ADDR_BITS bound to: 64 - type: integer 
	Parameter STS_WIDTH bound to: 8 - type: integer 
	Parameter BACKPRESSURE bound to: 0 - type: integer 
	Parameter USR_MPL_SIZE bound to: 4096 - type: integer 
	Parameter USR_MRS_SIZE bound to: 4096 - type: integer 
	Parameter PMON_EN bound to: 1 - type: integer 
	Parameter MULT_PF_DES bound to: FALSE - type: string 
	Parameter SPLIT_DMA bound to: FALSE - type: string 
	Parameter PIPE_LINE_STAGE bound to: 2 - type: integer 
	Parameter AXIS_PIPE_LINE_STAGE bound to: 0 - type: integer 
	Parameter VU9P_TUL_EX bound to: FALSE - type: string 
	Parameter PCIE_BLK_TYPE bound to: 0 - type: integer 
	Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string 
	Parameter CCIX_ENABLE bound to: FALSE - type: string 
	Parameter CCIX_DVSEC bound to: FALSE - type: string 
	Parameter ENABLE_ATS_SWITCH bound to: FALSE - type: string 
	Parameter CDC_WB_EN bound to: 1 - type: integer 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 47 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 47 - type: integer 
	Parameter C_ATS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_ATS_CQ_TUSER_WIDTH bound to: 85 - type: integer 
	Parameter C_ATS_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter C_ATS_RQ_TUSER_WIDTH bound to: 60 - type: integer 
	Parameter C_ATS_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter C_ATS_SWITCH_UNIQUE_BDF bound to: 1 - type: integer 
	Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string 
	Parameter GTCOM_IN_CORE bound to: 2 - type: integer 
	Parameter C_NUM_OF_SC bound to: 1 - type: integer 
	Parameter USR_IRQ_EXDES bound to: FALSE - type: string 
	Parameter AXI_VIP_IN_EXDES bound to: FALSE - type: string 
	Parameter XDMA_NON_INCREMENTAL_EXDES bound to: FALSE - type: string 
	Parameter XDMA_ST_INFINITE_DESC_EXDES bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter EN_PCIE_DEBUG_PORTS bound to: FALSE - type: string 
	Parameter MULTQ_EN bound to: 0 - type: integer 
	Parameter C_PCIE_PFS_SUPPORTED bound to: 0 - type: integer 
	Parameter C_SRIOV_EN bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF0 bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF1 bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF2 bound to: 0 - type: integer 
	Parameter BARLITE_EXT_PF3 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF0 bound to: 1 - type: integer 
	Parameter BARLITE_INT_PF1 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF2 bound to: 0 - type: integer 
	Parameter BARLITE_INT_PF3 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF0 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF1 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF2 bound to: 0 - type: integer 
	Parameter NUM_VFS_PF3 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF0 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF1 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF2 bound to: 0 - type: integer 
	Parameter FIRSTVF_OFFSET_PF3 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF0 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF1 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF2 bound to: 0 - type: integer 
	Parameter VF_BARLITE_EXT_PF3 bound to: 0 - type: integer 
	Parameter VF_BARLITE_INT_PF0 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF1 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF2 bound to: 1 - type: integer 
	Parameter VF_BARLITE_INT_PF3 bound to: 1 - type: integer 
	Parameter C_C2H_NUM_CHNL bound to: 4 - type: integer 
	Parameter C_H2C_NUM_CHNL bound to: 4 - type: integer 
	Parameter H2C_XDMA_CHNL bound to: 15 - type: integer 
	Parameter C2H_XDMA_CHNL bound to: 15 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter ENABLE_MORE bound to: FALSE - type: string 
	Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string 
	Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string 
	Parameter C_ENABLE_RESOURCE_REDUCTION bound to: FALSE - type: string 
	Parameter C_ATS_ENABLE bound to: FALSE - type: string 
	Parameter C_PRI_ENABLE bound to: FALSE - type: string 
	Parameter C_FF_ON_INT_IF bound to: FALSE - type: string 
	Parameter SOFT_RESET_EN bound to: FALSE - type: string 
	Parameter C_ATS_OFFSET bound to: 30'b000000000000000000000100100000 
	Parameter C_PR_OFFSET bound to: 30'b000000000000000000000100100100 
	Parameter C_ATS_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter C_PR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter C_INV_QUEUE_DEPTH bound to: 5'b00000 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter C_OST_PR_CAP bound to: 0 - type: integer 
	Parameter RUNBIT_FIX bound to: FALSE - type: string 
	Parameter AXI4MM_ULTRA bound to: 1 - type: integer 
	Parameter DAT_WIDTH bound to: 256 - type: integer 
	Parameter C_H2C_NUM_RIDS bound to: 32 - type: integer 
	Parameter C_C2H_NUM_RIDS bound to: 16 - type: integer 
	Parameter C_NUM_USR_IRQ bound to: 1 - type: integer 
	Parameter C_GEN2_DEVICES bound to: 1'b0 
	Parameter C_LEGACY_INT_EN bound to: FALSE - type: string 
	Parameter RUN_BIT_FIX bound to: 0 - type: integer 
	Parameter MULT_PF_DESIGN bound to: 0 - type: integer 
	Parameter NUM_PFS bound to: 1 - type: integer 
	Parameter SRIOV_EN bound to: 0 - type: integer 
	Parameter C_PCIEBAR_LEN_0 bound to: 16 - type: integer 
	Parameter C_PCIEBAR_LEN_1 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_2 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_3 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_4 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_5 bound to: 64 - type: integer 
	Parameter C_PCIEBAR_LEN_6 bound to: 64 - type: integer 
	Parameter BARLITE0 bound to: 7 - type: integer 
	Parameter C_INCLUDE_RC bound to: 0 - type: integer 
	Parameter C_PCIEBAR2AXIBAR_0_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_1_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_2_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_3_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_4_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIEBAR2AXIBAR_5_TMP bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3220]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3221]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3222]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3223]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3224]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3225]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3226]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3227]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3228]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3229]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3230]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3231]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3232]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3233]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3234]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3235]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3237]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3238]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3239]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3240]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3242]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3243]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3244]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3245]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3246]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3247]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3249]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3250]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3251]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3252]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3253]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3254]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3255]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3256]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3257]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3258]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3259]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3260]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3261]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3262]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3263]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3264]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3265]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3266]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3267]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3268]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3269]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3270]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3271]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3272]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3273]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3274]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3275]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3276]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3277]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3278]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3279]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3280]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3281]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3282]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3283]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3284]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3285]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3287]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3288]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3289]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3290]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3291]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3292]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3293]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3294]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3295]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3297]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3298]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3299]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3300]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3301]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3302]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3303]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3304]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3305]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3306]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3307]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3308]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3309]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3310]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3311]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3312]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3313]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3314]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3315]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3316]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3318]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3319]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3320]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3321]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3323]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3324]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3325]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3326]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rq_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rq_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cc_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cc_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rc_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rc_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cq_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cq_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_output_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_output_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_input_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_input_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_gic_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_gic_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_output_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_output_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_input_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_input_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_in_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_in_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_out_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_out_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOAsync' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOAsync' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized0' (6#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead' (7#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO' (8#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
WARNING: [Synth 8-6014] Unused sequential element wlengthback_ff_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element wrreqChnlIdq_ff_reg was removed. 
WARNING: [Synth 8-5858] RAM axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized1' (10#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized0' (10#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized0' (10#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
WARNING: [Synth 8-5858] RAM wb_req_pay_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized1' (11#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized2' (12#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead__parameterized3' (12#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:739]
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-5858] RAM chn_tar_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-5858] RAM chn_tar_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_ch_dat_to_wr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_ch_dat_to_rd_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element m_axi_awcacheq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arcacheissueq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arlenpendq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized1' (26#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized2' (26#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOAsync__parameterized3' (26#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized2' (26#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFOHead2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:927]
WARNING: [Synth 8-4767] Trying to implement RAM 'MemArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
ARead Node size: 325, nWords: 1, wSize: 325, memSize: 325
AWrite Node size: 325, nWords: 1, wSize: 325, memSize: 325
RAM "MemArray_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFOHead2' (27#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:927]
WARNING: [Synth 8-5858] RAM rreq_head_info_ff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-115] binding instance 'i_0' in module 'xdma_v4_1_0_dma_pcie_rq' to reference 'keep__422' which has no pins
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_odd_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized3' (33#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized4' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_GenericFIFO__parameterized4' (33#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (38#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
WARNING: [Synth 8-5858] RAM c2h_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axi_rrq_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axi_wrq_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_xdma_pktin_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM s_axis_c2h_multq_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM m_axis_h2c_tpkt_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbk_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_mask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_base_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbk_multq_axi_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_pcie_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_dma_bram_wrap' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v4_1_0_blk_mem_64_reg_be' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_1/synth/xdma_v4_1_0_blk_mem_64_reg_be.vhd:73]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xdma_v4_1_0_blk_mem_64_reg_be.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.248936 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_1/synth/xdma_v4_1_0_blk_mem_64_reg_be.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'xdma_v4_1_0_blk_mem_64_reg_be' (51#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_1/synth/xdma_v4_1_0_blk_mem_64_reg_be.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_dma_bram_wrap' (52#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_0_dma_bram_wrap__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-638] synthesizing module 'xdma_v4_1_0_blk_mem_64_noreg_be' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_2/synth/xdma_v4_1_0_blk_mem_64_noreg_be.vhd:73]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: xdma_v4_1_0_blk_mem_64_noreg_be.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.248936 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_2/synth/xdma_v4_1_0_blk_mem_64_noreg_be.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'xdma_v4_1_0_blk_mem_64_noreg_be' (53#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_2/synth/xdma_v4_1_0_blk_mem_64_noreg_be.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_0_dma_bram_wrap__parameterized0' (53#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_dma_bram_wrap.sv:63]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/synth/shell_xdma_0_0_pcie3_ip.v:77]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:61]
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter CORE_CLK_FREQ bound to: 2 - type: integer 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 131072 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF0_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 32824 - type: integer 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF0_DPA_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 192 - type: integer 
	Parameter PF0_PB_CAP_NEXTPTR bound to: 628 - type: integer 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 144 - type: integer 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 0 - type: integer 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter VF0_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF2_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF3_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF4_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF5_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF2_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF3_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF4_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF5_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter MCAP_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 360448 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 32785 - type: integer 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF1_DPA_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_RBAR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 1 - type: integer 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter en_msi_per_vec_masking bound to: FALSE - type: string 
	Parameter SRIOV_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TL_CREDITS_CD bound to: 0 - type: integer 
	Parameter TL_CREDITS_CH bound to: 0 - type: integer 
	Parameter TL_CREDITS_NPD bound to: 40 - type: integer 
	Parameter TL_CREDITS_NPH bound to: 32 - type: integer 
	Parameter TL_CREDITS_PD bound to: 408 - type: integer 
	Parameter TL_CREDITS_PH bound to: 32 - type: integer 
	Parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter ACS_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 0 - type: integer 
	Parameter VF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_OFFSET bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_OFFSET bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
	Parameter gen_x0y0_xdc bound to: 1 - type: integer 
	Parameter gen_x0y1_xdc bound to: 0 - type: integer 
	Parameter gen_x0y2_xdc bound to: 0 - type: integer 
	Parameter gen_x0y3_xdc bound to: 0 - type: integer 
	Parameter gen_x0y4_xdc bound to: 0 - type: integer 
	Parameter gen_x0y5_xdc bound to: 0 - type: integer 
	Parameter xlnx_ref_board bound to: 0 - type: integer 
	Parameter pcie_blk_locn bound to: 0 - type: integer 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter PCIE_USE_MODE bound to: 2.0 - type: string 
	Parameter PCIE_FAST_CONFIG bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: FALSE - type: string 
	Parameter PCIE_CONFIGURATION bound to: FALSE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter TX_FC_IF bound to: TRUE - type: string 
	Parameter CFG_EXT_IF bound to: FALSE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter PER_FUNC_STATUS_IF bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: FALSE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_TX_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter MSI_EN bound to: TRUE - type: string 
	Parameter MSIX_EN bound to: FALSE - type: string 
	Parameter PCIE3_DRP bound to: FALSE - type: string 
	Parameter DIS_GT_WIZARD bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter DEDICATE_PERST bound to: TRUE - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter EN_GT_SELECTION bound to: FALSE - type: string 
	Parameter SELECT_QUAD bound to: GTH_Quad_225 - type: string 
	Parameter silicon_revision bound to: Production - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter RX_DETECT bound to: 0 - type: integer 
	Parameter ENABLE_IBERT bound to: FALSE - type: string 
	Parameter DBG_DESCRAMBLE_EN bound to: FALSE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_PARITY_CHK bound to: FALSE - type: string 
	Parameter ENABLE_AUTO_RXEQ bound to: FALSE - type: string 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter INS_LOSS_PROFILE bound to: Chip-to-Chip - type: string 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter MULT_PF_DES bound to: TRUE - type: string 
	Parameter BMD_PIO_MODE bound to: FALSE - type: string 
	Parameter ENABLE_GT_V1_5 bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_CPL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_NP_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_P_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_P_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b0011111010 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF0_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF0_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_VER bound to: 4'b0001 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF0_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF0_RBAR_NUM bound to: 3'b001 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF1_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF1_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_VER bound to: 4'b0001 
	Parameter PF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF1_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF1_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF1_RBAR_NUM bound to: 3'b001 
	Parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF2_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF2_PB_CAP_VER bound to: 4'b0001 
	Parameter PF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF2_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF2_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF2_RBAR_NUM bound to: 3'b001 
	Parameter PF2_REVISION_ID bound to: 8'b00000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF2_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF3_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF3_PB_CAP_VER bound to: 4'b0001 
	Parameter PF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF3_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF3_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF3_RBAR_NUM bound to: 3'b001 
	Parameter PF3_REVISION_ID bound to: 8'b00000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF3_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP bound to: TRUE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: FALSE - type: string 
	Parameter PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT bound to: 3'b011 
	Parameter PL_EQ_DEFAULT_GEN3_TX_PRESET bound to: 4'b0100 
	Parameter PL_EQ_PHASE01_RX_ADAPT bound to: FALSE - type: string 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN3 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN3 bound to: 255 - type: integer 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: TRUE - type: string 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000010111011100 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000001110101001100 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00011000011010100000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000001100100 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter TL_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE bound to: TRUE - type: string 
	Parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_DLCMSM_ENABLE bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TWO_LAYER_MODE_WIDTH_256 bound to: TRUE - type: string 
	Parameter VF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF4_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF4_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF4_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF5_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF5_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF5_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF6_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF6_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF6_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF6_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF6_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF6_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF6_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF6_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF7_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF7_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF7_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF7_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF7_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF7_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF7_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF7_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_TPHR_CAP_VER bound to: 4'b0001 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTH - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: FALSE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NO_DECODE_LOGIC bound to: FALSE - type: string 
	Parameter INTERFACE_SPEED bound to: 500MHZ - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter MAX_WATCHDOG_CNT bound to: 20'b01001111111111111111 
	Parameter GEN_VALID_AT_WATCHDOG_CNT bound to: 20'b01000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_wrapper' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_wrapper.v:132]
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter DIS_GT_WIZARD bound to: FALSE - type: string 
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LANE bound to: 8 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_ASYNC_EN bound to: FALSE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_txeq' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_txeq.v:72]
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_COEFF bound to: 3'b010 
	Parameter FSM_REMAP bound to: 3'b011 
	Parameter FSM_QUERY bound to: 3'b100 
	Parameter FSM_DONE bound to: 3'b101 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000010 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001110 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001100 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011010 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell' (55#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync' (56#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0' (56#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1' (56#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-226] default block is never used [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_txeq.v:291]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_txeq' (57#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_txeq.v:72]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rxeq' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:70]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_TXCOEFF bound to: 3'b010 
	Parameter FSM_ADAPT bound to: 3'b011 
	Parameter FSM_DONE bound to: 3'b100 
	Parameter NEW_TXCOEFF bound to: 18'b000000000000000100 
	Parameter ADAPT_MAX bound to: 22'b0111101000010010000000 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2' (57#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-226] default block is never used [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:229]
WARNING: [Synth 8-6014] Unused sequential element txpreset_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:209]
WARNING: [Synth 8-6014] Unused sequential element txcoeff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:210]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rxeq' (58#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v:70]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gtwizard_top' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_gtwizard_top.v:69]
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_LANE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_top' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_top.v:174]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 2 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2000.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_TYPE bound to: 0 - type: integer 
	Parameter C_GT_REV bound to: 17 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 0 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 4 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 1 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000001 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100 
	Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 103 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 8 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 2 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 400.000000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 103 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 400.000000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 400.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3.v:142]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 2 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2000.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_REV bound to: 17 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 103 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 8 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 103 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000011000000000000000000000000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 7 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 7 - type: integer 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000000111110100000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000101000 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001110000111010100100 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_common' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v:55]
	Parameter GTHE3_COMMON_BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG2 bound to: 16'b0011000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter GTHE3_COMMON_BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_BIAS_CFG_RSVD bound to: 10'b0000000000 
	Parameter GTHE3_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_POR_CFG bound to: 16'b0000000000000100 
	Parameter GTHE3_COMMON_QPLL0_CFG0 bound to: 16'b0011001000011100 
	Parameter GTHE3_COMMON_QPLL0_CFG1 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL0_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL0_CFG2 bound to: 16'b0000000001001000 
	Parameter GTHE3_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter GTHE3_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE3_COMMON_QPLL0_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL0_CP bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL0_CP_G3 bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL0_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter GTHE3_COMMON_QPLL0_LPF bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL0_LPF_G3 bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_CFG0 bound to: 16'b0011001000011100 
	Parameter GTHE3_COMMON_QPLL1_CFG1 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL1_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter GTHE3_COMMON_QPLL1_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000000001000000 
	Parameter GTHE3_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE3_COMMON_QPLL1_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_CP bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL1_CP_G3 bound to: 10'b1111111111 
	Parameter GTHE3_COMMON_QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter GTHE3_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter GTHE3_COMMON_QPLL1_LPF bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL1_LPF_G3 bound to: 10'b0000010101 
	Parameter GTHE3_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000001 
	Parameter GTHE3_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000001 
	Parameter GTHE3_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTHE3_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTHE3_COMMON_SARC_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM0DATA1_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM0DATA1_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM0INITSEED0_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM0_DATA_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM0_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM1DATA1_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM1DATA1_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_SDM1INITSEED0_1 bound to: 9'b000000000 
	Parameter GTHE3_COMMON_SDM1_DATA_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SDM1_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter GTHE3_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE3_COMMON_SIM_VERSION bound to: 2 - type: integer 
	Parameter GTHE3_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRD_VAL bound to: 5'b11111 
	Parameter GTHE3_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_DRPADDR_VAL bound to: 9'b000000000 
	Parameter GTHE3_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKEN_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0PD_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_COMMON_QPLL0RESET_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKEN_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL1PD_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_COMMON_QPLL1RESET_VAL bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTHE3_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTHE3_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTHE3_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTHE3_COMMON_BGBYPASSB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGMONITORENB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGPDB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_PMARSVD0_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_PMARSVD1_TIE_EN bound to: 1'b1 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTHE3_COMMON_RCALENB_TIE_EN bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'GTHE3_COMMON' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:6945]
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0011000000000000 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG_RSVD bound to: 10'b0000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000100 
	Parameter QPLL0_CFG0 bound to: 16'b0011001000011100 
	Parameter QPLL0_CFG1 bound to: 16'b0001000000011000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter QPLL0_CFG2 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000000 
	Parameter QPLL0_CP bound to: 10'b1111111111 
	Parameter QPLL0_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter QPLL0_LPF bound to: 10'b0000010101 
	Parameter QPLL0_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1_CFG0 bound to: 16'b0011001000011100 
	Parameter QPLL1_CFG1 bound to: 16'b0001000000011000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter QPLL1_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000000001000000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000000 
	Parameter QPLL1_CP bound to: 10'b1111111111 
	Parameter QPLL1_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL1_LPF bound to: 10'b0000010101 
	Parameter QPLL1_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000001 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000001 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_EN bound to: 1'b1 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM0DATA1_1 bound to: 9'b000000000 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM0INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM0_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM0_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SDM1DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM1DATA1_1 bound to: 9'b000000000 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM1INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM1_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM1_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_COMMON' (59#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:6945]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_common' (60#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper' (61#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_channel' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter GTHE3_CHANNEL_ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter GTHE3_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTHE3_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter GTHE3_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_MAX_LAT bound to: 13 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_MIN_LAT bound to: 11 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_CFG0 bound to: 16'b0110000011111000 
	Parameter GTHE3_CHANNEL_CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter GTHE3_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000111 
	Parameter GTHE3_CHANNEL_CPLL_CFG3 bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE3_CHANNEL_CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTHE3_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE3_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_DFE_D_X_REL_POS bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTHE3_CHANNEL_ES_PMA_CFG bound to: 10'b0000000000 
	Parameter GTHE3_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter GTHE3_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_GM_BIAS_SELECT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTHE3_CHANNEL_OOBDIVCTL bound to: 2'b10 
	Parameter GTHE3_CHANNEL_OOB_PWRUP bound to: 1'b1 
	Parameter GTHE3_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTHE3_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100001000 
	Parameter GTHE3_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter GTHE3_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0000000001000000 
	Parameter GTHE3_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter GTHE3_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0000000001000000 
	Parameter GTHE3_CHANNEL_PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCS_RSVD1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTHE3_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter GTHE3_CHANNEL_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTHE3_CHANNEL_PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter GTHE3_CHANNEL_PROCESS_PAR bound to: 3'b010 
	Parameter GTHE3_CHANNEL_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter GTHE3_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2 bound to: 16'b0000011101010110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter GTHE3_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter GTHE3_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter GTHE3_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b0000000000110010 
	Parameter GTHE3_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter GTHE3_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter GTHE3_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTHE3_CHANNEL_RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter GTHE3_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE3_CHANNEL_RXELECIDLE_CFG bound to: Sigcfg_1 - type: string 
	Parameter GTHE3_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter GTHE3_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE3_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTHE3_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXOUT_DIV bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTHE3_CHANNEL_RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter GTHE3_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXPI_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG1 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG2 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG3 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXPI_CFG4 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPI_CFG5 bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPI_CFG6 bound to: 3'b011 
	Parameter GTHE3_CHANNEL_RXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_RXSLIDE_MODE bound to: PMA - type: string 
	Parameter GTHE3_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter GTHE3_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_CM_SEL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RX_CM_TRIM bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter GTHE3_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTHE3_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter GTHE3_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_DFE_AGC_CFG1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_RX_EN_HI_LR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTHE3_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b1100 
	Parameter GTHE3_CHANNEL_RX_SUM_RES_CTRL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RX_WIDEMODE_CDR bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTHE3_CHANNEL_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTHE3_CHANNEL_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter GTHE3_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTHE3_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTHE3_CHANNEL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTHE3_CHANNEL_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIM_VERSION bound to: 2 - type: integer 
	Parameter GTHE3_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TEMPERATUR_PAR bound to: 4'b0010 
	Parameter GTHE3_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter GTHE3_CHANNEL_TERM_RCAL_OVRD bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTHE3_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE3_CHANNEL_TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter GTHE3_CHANNEL_TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_N bound to: 4'b1010 
	Parameter GTHE3_CHANNEL_TXDRVBIAS_P bound to: 4'b1111 
	Parameter GTHE3_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTHE3_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TXOUT_DIV bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter GTHE3_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter GTHE3_CHANNEL_TXPH_CFG bound to: 16'b0000100110000000 
	Parameter GTHE3_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPI_CFG0 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_TXPI_CFG1 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_TXPI_CFG2 bound to: 2'b01 
	Parameter GTHE3_CHANNEL_TXPI_CFG3 bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXPI_CFG4 bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_CFG5 bound to: 3'b011 
	Parameter GTHE3_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_LPM bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter GTHE3_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTHE3_CHANNEL_TXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE3_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTHE3_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTHE3_CHANNEL_TX_DCD_CFG bound to: 6'b000010 
	Parameter GTHE3_CHANNEL_TX_DCD_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_DEEMPH0 bound to: 6'b010100 
	Parameter GTHE3_CHANNEL_TX_DEEMPH1 bound to: 6'b001101 
	Parameter GTHE3_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE3_CHANNEL_TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter GTHE3_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTHE3_CHANNEL_TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTHE3_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTHE3_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTHE3_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TX_MODE_SEL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_PROGCLK_SEL bound to: CPLL - type: string 
	Parameter GTHE3_CHANNEL_TX_PROGDIV_CFG bound to: 4.000000 - type: float 
	Parameter GTHE3_CHANNEL_TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTHE3_CHANNEL_TX_RXDETECT_REF bound to: 3'b100 
	Parameter GTHE3_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE3_CHANNEL_TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter GTHE3_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_WB_MODE bound to: 2'b00 
	Parameter GTHE3_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE3_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_VAL bound to: 9'b000000000 
	Parameter GTHE3_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_PMARSVDIN_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_VAL bound to: 2'b01 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_VAL bound to: 4'b1101 
	Parameter GTHE3_CHANNEL_RXOSINTEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE3_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TX8B10BEN_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTHE3_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTHE3_CHANNEL_TXDEEMPH_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_VAL bound to: 4'b1100 
	Parameter GTHE3_CHANNEL_TXDIFFPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTHE3_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1000000 
	Parameter GTHE3_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTHE3_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE3_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTHE3_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTHE3_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE3_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHICALSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIDWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EVODDPHIXWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTHRXP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKRXTXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_LPBKTXRXSEREN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PCSRSVDIN2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_PMARSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RSTCLKENTX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCDRRESETRSV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEVSEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTCFG_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTSTROBE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSINTTESTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXQPIEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TSTIN_TIE_EN bound to: 1'b1 
	Parameter GTHE3_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXBUFDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDIFFPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPOSTCURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPRECURSORINV_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIBIASEN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPISTRONGPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXQPIWEAKPUP_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE3_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTHE3_CHANNEL' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:5893]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 13 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 11 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0110000011111000 
	Parameter CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000111 
	Parameter CPLL_CFG3 bound to: 6'b000000 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DFE_D_X_REL_POS bound to: 1'b0 
	Parameter DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter GM_BIAS_SELECT bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter OOBDIVCTL bound to: 2'b10 
	Parameter OOB_PWRUP bound to: 1'b1 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100001000 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0000000001000000 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0000000001000000 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PCS_RSVD1 bound to: 3'b000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 0 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000011101010110 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b0000000000110010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: Sigcfg_1 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 2'b01 
	Parameter RXPI_CFG1 bound to: 2'b01 
	Parameter RXPI_CFG2 bound to: 2'b01 
	Parameter RXPI_CFG3 bound to: 2'b01 
	Parameter RXPI_CFG4 bound to: 1'b1 
	Parameter RXPI_CFG5 bound to: 1'b0 
	Parameter RXPI_CFG6 bound to: 3'b011 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b000 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b000 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b000 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_HI_LR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b1100 
	Parameter RX_SUM_RES_CTRL bound to: 2'b11 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_WIDEMODE_CDR bound to: 1'b0 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter SIM_VERSION bound to: 2 - type: integer 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATUR_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXDRVBIAS_P bound to: 4'b1111 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter TXPH_CFG bound to: 16'b0000100110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b01 
	Parameter TXPI_CFG1 bound to: 2'b01 
	Parameter TXPI_CFG2 bound to: 2'b01 
	Parameter TXPI_CFG3 bound to: 1'b1 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b011 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DCD_CFG bound to: 6'b000010 
	Parameter TX_DCD_EN bound to: 1'b0 
	Parameter TX_DEEMPH0 bound to: 6'b010100 
	Parameter TX_DEEMPH1 bound to: 6'b001101 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_MODE_SEL bound to: 3'b000 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PROGCLK_SEL bound to: CPLL - type: string 
	Parameter TX_PROGDIV_CFG bound to: 4.000000 - type: float 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter WB_MODE bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'GTHE3_CHANNEL' (62#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:5893]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe3_channel' (63#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe3_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper' (64#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3' (65#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3.v:142]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt_gtwizard_top' (66#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt_gtwizard_top.v:174]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gt' (67#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.v:62]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_gtwizard_top' (68#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_gtwizard_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_clk' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_clk.v:71]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (69#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_clk' (70#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_clk.v:71]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rst' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:67]
	Parameter PHY_LANE bound to: 8 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_GTPOWERGOOD bound to: 3'b001 
	Parameter FSM_PLLLOCK bound to: 3'b010 
	Parameter FSM_TXPROGDIVRESETDONE bound to: 3'b011 
	Parameter FSM_RESETDONE bound to: 3'b100 
	Parameter FSM_TXSYNC_START bound to: 3'b101 
	Parameter FSM_TXSYNC_DONE bound to: 3'b110 
	Parameter FSM_PHYSTATUS bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0' (70#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v:71]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3' (70#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized4' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized4' (70#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized5' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_sync__parameterized5' (70#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v:71]
INFO: [Synth 8-226] default block is never used [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:318]
WARNING: [Synth 8-6014] Unused sequential element cpllpd_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:306]
WARNING: [Synth 8-6014] Unused sequential element cpllpd_r_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:512]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_rst' (71#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:67]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_phy_wrapper' (72#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_wrapper.v:132]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_top' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_top.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NO_DECODE_LOGIC bound to: FALSE - type: string 
	Parameter INTERFACE_SPEED bound to: 500MHZ - type: string 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CC_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 131072 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_CPL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_NP_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_P_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_P_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b0011111010 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0000 
	Parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEVICE_ID bound to: 32824 - type: integer 
	Parameter PF0_DPA_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 192 - type: integer 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_NEXTPTR bound to: 628 - type: integer 
	Parameter PF0_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_VER bound to: 4'b0001 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 144 - type: integer 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF0_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF0_RBAR_NUM bound to: 3'b001 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 0 - type: integer 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 360448 - type: integer 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 32785 - type: integer 
	Parameter PF1_DPA_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF1_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_VER bound to: 4'b0001 
	Parameter PF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF1_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_RBAR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF1_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF1_RBAR_NUM bound to: 3'b001 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 1 - type: integer 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF2_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF2_PB_CAP_VER bound to: 4'b0001 
	Parameter PF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF2_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF2_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF2_RBAR_NUM bound to: 3'b001 
	Parameter PF2_REVISION_ID bound to: 8'b00000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF2_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF3_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF3_PB_CAP_VER bound to: 4'b0001 
	Parameter PF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF3_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF3_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF3_RBAR_NUM bound to: 3'b001 
	Parameter PF3_REVISION_ID bound to: 8'b00000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF3_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP bound to: TRUE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: FALSE - type: string 
	Parameter PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT bound to: 3'b011 
	Parameter PL_EQ_DEFAULT_GEN3_TX_PRESET bound to: 4'b0100 
	Parameter PL_EQ_PHASE01_RX_ADAPT bound to: FALSE - type: string 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN3 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN3 bound to: 255 - type: integer 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: TRUE - type: string 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: TRUE - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000010111011100 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000001110101001100 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00011000011010100000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000001100100 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TL_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter TL_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter TL_CREDITS_CD bound to: 0 - type: integer 
	Parameter TL_CREDITS_CH bound to: 0 - type: integer 
	Parameter TL_CREDITS_NPD bound to: 40 - type: integer 
	Parameter TL_CREDITS_NPH bound to: 32 - type: integer 
	Parameter TL_CREDITS_PD bound to: 408 - type: integer 
	Parameter TL_CREDITS_PH bound to: 32 - type: integer 
	Parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE bound to: TRUE - type: string 
	Parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 0 - type: integer 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_DLCMSM_ENABLE bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TWO_LAYER_MODE_WIDTH_256 bound to: TRUE - type: string 
	Parameter VF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter VF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF0_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF2_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF2_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF3_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF3_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF4_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF4_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF4_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF5_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF5_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF5_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF6_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF6_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF6_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF6_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF6_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF6_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF6_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF6_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF7_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF7_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF7_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF7_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF7_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF7_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF7_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF7_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_TPHR_CAP_VER bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_init_ctrl' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_init_ctrl.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter STATE_RESET bound to: 3'b000 
	Parameter STATE_MGMT_RESET_DEASSERT bound to: 3'b001 
	Parameter STATE_PHY_RDY bound to: 3'b100 
	Parameter STATE_RESET_DEASSERT bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_init_ctrl.v:149]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_init_ctrl' (73#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_init_ctrl.v:58]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_tph_tbl' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_tph_tbl.v:60]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49769]
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (74#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49769]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_tph_tbl' (75#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_tph_tbl.v:60]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_pipeline' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_pipeline.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_lane' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:61]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_lane' (76#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:61]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_misc' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_misc.v:61]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_misc' (77#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_misc.v:61]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pipe_pipeline' (78#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_pipeline.v:60]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NO_DECODE_LOGIC bound to: FALSE - type: string 
	Parameter INTERFACE_SPEED bound to: 500MHZ - type: string 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CC_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 131072 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_CPL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_NP_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_P_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_P_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b0011111010 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0000 
	Parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEVICE_ID bound to: 32824 - type: integer 
	Parameter PF0_DPA_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 192 - type: integer 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_NEXTPTR bound to: 628 - type: integer 
	Parameter PF0_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_VER bound to: 4'b0001 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 144 - type: integer 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF0_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF0_RBAR_NUM bound to: 3'b001 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 0 - type: integer 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 360448 - type: integer 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 32785 - type: integer 
	Parameter PF1_DPA_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF1_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_VER bound to: 4'b0001 
	Parameter PF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF1_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_RBAR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF1_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF1_RBAR_NUM bound to: 3'b001 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 1 - type: integer 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF2_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF2_PB_CAP_VER bound to: 4'b0001 
	Parameter PF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF2_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF2_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF2_RBAR_NUM bound to: 3'b001 
	Parameter PF2_REVISION_ID bound to: 8'b00000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF2_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF3_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF3_PB_CAP_VER bound to: 4'b0001 
	Parameter PF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF3_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF3_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF3_RBAR_NUM bound to: 3'b001 
	Parameter PF3_REVISION_ID bound to: 8'b00000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF3_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP bound to: TRUE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: FALSE - type: string 
	Parameter PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT bound to: 3'b011 
	Parameter PL_EQ_DEFAULT_GEN3_TX_PRESET bound to: 4'b0100 
	Parameter PL_EQ_PHASE01_RX_ADAPT bound to: FALSE - type: string 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN3 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN3 bound to: 255 - type: integer 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: TRUE - type: string 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: TRUE - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000010111011100 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000001110101001100 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00011000011010100000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000001100100 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TL_COMPLETION_RAM_SIZE_16K bound to: TRUE - type: string 
	Parameter TL_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter TL_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter TL_CREDITS_CD bound to: 0 - type: integer 
	Parameter TL_CREDITS_CH bound to: 0 - type: integer 
	Parameter TL_CREDITS_NPD bound to: 40 - type: integer 
	Parameter TL_CREDITS_NPH bound to: 32 - type: integer 
	Parameter TL_CREDITS_PD bound to: 408 - type: integer 
	Parameter TL_CREDITS_PH bound to: 32 - type: integer 
	Parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE bound to: TRUE - type: string 
	Parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 0 - type: integer 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_DLCMSM_ENABLE bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TWO_LAYER_MODE_WIDTH_256 bound to: TRUE - type: string 
	Parameter VF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter VF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF0_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF2_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF2_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF3_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF3_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF4_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF4_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF4_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF5_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF5_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF5_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF6_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF6_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF6_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF6_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF6_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF6_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF6_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF6_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF7_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF7_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF7_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF7_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF7_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF7_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF7_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF7_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_TPHR_CAP_VER bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep.v:60]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep_8k' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep_8k.v:60]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2__parameterized0' [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49769]
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2__parameterized0' (78#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49769]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep_8k' (79#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep_8k.v:60]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_rep' (80#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep.v:60]
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_req' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req.v:60]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_req_8k' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req_8k.v:60]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E2' (81#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49007]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_req_8k' (82#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req_8k.v:60]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_req' (83#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req.v:60]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter COMPLETION_SPACE bound to: 16KB - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E2__parameterized0' (83#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:49007]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_16k' (84#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_16k.v:60]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram_cpl' (85#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_cpl.v:60]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_bram' (86#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram.v:60]
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CC_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 131072 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_PARITY_CHK bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_CPL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_CPL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_NP_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_NP_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_P_FC_UPDATE_TIMER bound to: 16'b0000000000000000 
	Parameter LL_P_FC_UPDATE_TIMER_OVERRIDE bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b0011111010 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 0 - type: integer 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0000 
	Parameter PF0_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 0 - type: integer 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 9 - type: integer 
	Parameter PF0_BAR0_CONTROL bound to: 4 - type: integer 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF0_CLASS_CODE bound to: 458753 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 32824 - type: integer 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF0_DPA_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF0_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF0_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF0_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 192 - type: integer 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF0_PB_CAP_NEXTPTR bound to: 628 - type: integer 
	Parameter PF0_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF0_PB_CAP_VER bound to: 4'b0001 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 144 - type: integer 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_RBAR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF0_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF0_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF0_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF0_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF0_RBAR_NUM bound to: 3'b001 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF0_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 0 - type: integer 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 768 - type: integer 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter PF1_CLASS_CODE bound to: 360448 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 32785 - type: integer 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 2 - type: integer 
	Parameter PF1_DPA_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF1_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 0 - type: integer 
	Parameter PF1_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF1_INTERRUPT_PIN bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF1_PB_CAP_VER bound to: 4'b0001 
	Parameter PF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF1_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_RBAR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE0 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE1 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_SIZE2 bound to: 0 - type: integer 
	Parameter PF1_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF1_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF1_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF1_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF1_RBAR_NUM bound to: 3'b001 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 0 - type: integer 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 0 - type: integer 
	Parameter PF1_SRIOV_CAP_VER bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 0 - type: integer 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 1 - type: integer 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 1363 - type: integer 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 0 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter PF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter PF2_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF2_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF2_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF2_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF2_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF2_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF2_PB_CAP_VER bound to: 4'b0001 
	Parameter PF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF2_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF2_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF2_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF2_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF2_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF2_RBAR_NUM bound to: 3'b001 
	Parameter PF2_REVISION_ID bound to: 8'b00000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF2_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF2_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF3_AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b000011 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BIST_REGISTER bound to: 8'b00000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01010000 
	Parameter PF3_CLASS_CODE bound to: 24'b000000000000000000000000 
	Parameter PF3_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DPA_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL bound to: 5'b00000 
	Parameter PF3_DPA_CAP_SUB_STATE_CONTROL_EN bound to: TRUE - type: string 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 bound to: 8'b00000000 
	Parameter PF3_DPA_CAP_VER bound to: 4'b0001 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000100001100 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_LINE bound to: 8'b00000000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_PB_CAP_DATA_REG_D0 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D0_SUSTAINED bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D1 bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_DATA_REG_D3HOT bound to: 0 - type: integer 
	Parameter PF3_PB_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_PB_CAP_SYSTEM_ALLOCATED bound to: FALSE - type: string 
	Parameter PF3_PB_CAP_VER bound to: 4'b0001 
	Parameter PF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF3_RBAR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_RBAR_CAP_SIZE0 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE1 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_SIZE2 bound to: 20'b00000000000000000000 
	Parameter PF3_RBAR_CAP_VER bound to: 4'b0001 
	Parameter PF3_RBAR_CONTROL_INDEX0 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX1 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_INDEX2 bound to: 3'b000 
	Parameter PF3_RBAR_CONTROL_SIZE0 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE1 bound to: 5'b00000 
	Parameter PF3_RBAR_CONTROL_SIZE2 bound to: 5'b00000 
	Parameter PF3_RBAR_NUM bound to: 3'b001 
	Parameter PF3_REVISION_ID bound to: 8'b00000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00011 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 0 - type: integer 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SUBSYSTEM_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF3_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF3_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP bound to: TRUE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter PL_DISABLE_SYNC_HEADER_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: FALSE - type: string 
	Parameter PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT bound to: 3'b011 
	Parameter PL_EQ_DEFAULT_GEN3_TX_PRESET bound to: 4'b0100 
	Parameter PL_EQ_PHASE01_RX_ADAPT bound to: FALSE - type: string 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16'b0011010000000000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_COMCLK_GEN3 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PL_N_FTS_GEN3 bound to: 255 - type: integer 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: TRUE - type: string 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: FALSE - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000010111011100 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000001110101001100 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00011000011010100000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000001100100 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TL_COMPLETION_RAM_SIZE_16K bound to: TRUE - type: string 
	Parameter TL_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter TL_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter TL_CREDITS_CD bound to: 0 - type: integer 
	Parameter TL_CREDITS_CH bound to: 0 - type: integer 
	Parameter TL_CREDITS_NPD bound to: 40 - type: integer 
	Parameter TL_CREDITS_NPH bound to: 32 - type: integer 
	Parameter TL_CREDITS_PD bound to: 408 - type: integer 
	Parameter TL_CREDITS_PH bound to: 32 - type: integer 
	Parameter TL_ENABLE_MESSAGE_RID_CHECK_ENABLE bound to: TRUE - type: string 
	Parameter TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 0 - type: integer 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_DLCMSM_ENABLE bound to: TRUE - type: string 
	Parameter TWO_LAYER_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TWO_LAYER_MODE_WIDTH_256 bound to: TRUE - type: string 
	Parameter VF0_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_CAPABILITY_POINTER bound to: 128 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF0_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF0_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF0_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF0_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF1_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF1_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF1_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF1_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF1_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF1_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF1_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF2_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF2_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF2_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF2_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF2_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF2_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF2_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF3_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF3_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF3_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF3_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF3_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF3_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF3_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF4_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF4_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF4_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF4_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF4_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF4_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF4_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF4_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF5_ARI_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF5_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VF5_MSIX_CAP_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF5_PM_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF5_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF5_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter VF5_TPHR_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_MODE_SEL bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_LOC bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_ST_TABLE_SIZE bound to: 0 - type: integer 
	Parameter VF5_TPHR_CAP_VER bound to: 1 - type: integer 
	Parameter VF6_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF6_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF6_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF6_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF6_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF6_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF6_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF6_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF6_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF6_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF6_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF6_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF6_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF6_TPHR_CAP_VER bound to: 4'b0001 
	Parameter VF7_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000001010000 
	Parameter VF7_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VF7_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000001000000 
	Parameter VF7_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter VF7_PM_CAP_ID bound to: 8'b00000001 
	Parameter VF7_PM_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VF7_PM_CAP_VER_ID bound to: 3'b011 
	Parameter VF7_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter VF7_TPHR_CAP_INT_VEC_MODE bound to: TRUE - type: string 
	Parameter VF7_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VF7_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VF7_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter VF7_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VF7_TPHR_CAP_VER bound to: 4'b0001 
INFO: [Synth 8-6155] done synthesizing module 'PCIE_3_1' (87#1) [/cad1/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:37866]
INFO: [Synth 8-6155] done synthesizing module 'shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper' (88#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper.v:60]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
	Parameter INV_DEF_VAL bound to: 1'b0 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
WARNING: [Synth 8-3848] Net rxdfeagchold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1146]
WARNING: [Synth 8-3848] Net rxdfecfokhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1147]
WARNING: [Synth 8-3848] Net rxdfelfhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1148]
WARNING: [Synth 8-3848] Net rxdfekhhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1149]
WARNING: [Synth 8-3848] Net rxdfetap2hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1150]
WARNING: [Synth 8-3848] Net rxdfetap3hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1151]
WARNING: [Synth 8-3848] Net rxdfetap4hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1152]
WARNING: [Synth 8-3848] Net rxdfetap5hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1153]
WARNING: [Synth 8-3848] Net rxdfetap6hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1154]
WARNING: [Synth 8-3848] Net rxdfetap7hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1155]
WARNING: [Synth 8-3848] Net rxdfetap8hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1156]
WARNING: [Synth 8-3848] Net rxdfetap9hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1157]
WARNING: [Synth 8-3848] Net rxdfetap10hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1158]
WARNING: [Synth 8-3848] Net rxdfetap11hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1159]
WARNING: [Synth 8-3848] Net rxdfetap12hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1160]
WARNING: [Synth 8-3848] Net rxdfetap13hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1161]
WARNING: [Synth 8-3848] Net rxdfetap14hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1162]
WARNING: [Synth 8-3848] Net rxdfetap15hold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1163]
WARNING: [Synth 8-3848] Net rxdfeuthold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1164]
WARNING: [Synth 8-3848] Net rxdfevphold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1165]
WARNING: [Synth 8-3848] Net rxoshold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1166]
WARNING: [Synth 8-3848] Net rxlpmgchold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1167]
WARNING: [Synth 8-3848] Net rxlpmhfhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1168]
WARNING: [Synth 8-3848] Net rxlpmlfhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1169]
WARNING: [Synth 8-3848] Net rxlpmoshold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1170]
WARNING: [Synth 8-3848] Net cpllpd_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1195]
WARNING: [Synth 8-3848] Net cpllreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1196]
WARNING: [Synth 8-3848] Net dmonfiforeset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1197]
WARNING: [Synth 8-3848] Net dmonitorclk_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1198]
WARNING: [Synth 8-3848] Net drpclk_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1199]
WARNING: [Synth 8-3848] Net drpaddr_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1200]
WARNING: [Synth 8-3848] Net drpdi_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1201]
WARNING: [Synth 8-3848] Net drpen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1202]
WARNING: [Synth 8-3848] Net drpwe_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1203]
WARNING: [Synth 8-3848] Net eyescanreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1204]
WARNING: [Synth 8-3848] Net gthrxn_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1205]
WARNING: [Synth 8-3848] Net gthrxp_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1206]
WARNING: [Synth 8-3848] Net gtrefclk0_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1207]
WARNING: [Synth 8-3848] Net gtrxreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1208]
WARNING: [Synth 8-3848] Net gttxreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1209]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_done_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1210]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_done_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1211]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_active_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1212]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_active_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1213]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_reset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1214]
WARNING: [Synth 8-3848] Net loopback_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1215]
WARNING: [Synth 8-3848] Net pcieeqrxeqadaptdone_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1216]
WARNING: [Synth 8-3848] Net pcierstidle_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1217]
WARNING: [Synth 8-3848] Net pciersttxsyncstart_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1218]
WARNING: [Synth 8-3848] Net pcieuserratedone_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1219]
WARNING: [Synth 8-3848] Net pcsrsvdin_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1220]
WARNING: [Synth 8-3848] Net rx8b10ben_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1221]
WARNING: [Synth 8-3848] Net rxbufreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1222]
WARNING: [Synth 8-3848] Net rxcdrhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1223]
WARNING: [Synth 8-3848] Net rxcommadeten_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1224]
WARNING: [Synth 8-3848] Net rxlpmen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1225]
WARNING: [Synth 8-3848] Net rxmcommaalignen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1226]
WARNING: [Synth 8-3848] Net rxpcommaalignen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1227]
WARNING: [Synth 8-3848] Net rxpd_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1228]
WARNING: [Synth 8-3848] Net rxpolarity_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1229]
WARNING: [Synth 8-3848] Net rxprbscntreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1230]
WARNING: [Synth 8-3848] Net rxprbssel_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1231]
WARNING: [Synth 8-3848] Net rxprogdivreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1232]
WARNING: [Synth 8-3848] Net rxrate_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1233]
WARNING: [Synth 8-3848] Net rxratemode_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1234]
WARNING: [Synth 8-3848] Net rxslide_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1235]
WARNING: [Synth 8-3848] Net rxuserrdy_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1236]
WARNING: [Synth 8-3848] Net rxusrclk2_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1237]
WARNING: [Synth 8-3848] Net rxusrclk_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1238]
WARNING: [Synth 8-3848] Net tx8b10ben_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1239]
WARNING: [Synth 8-3848] Net txctrl0_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1240]
WARNING: [Synth 8-3848] Net txctrl1_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1241]
WARNING: [Synth 8-3848] Net txctrl2_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1242]
WARNING: [Synth 8-3848] Net txdata_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1243]
WARNING: [Synth 8-3848] Net txdeemph_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1244]
WARNING: [Synth 8-3848] Net txdetectrx_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1245]
WARNING: [Synth 8-3848] Net txdiffctrl_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1246]
WARNING: [Synth 8-3848] Net txdlybypass_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1247]
WARNING: [Synth 8-3848] Net txdlyen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1248]
WARNING: [Synth 8-3848] Net txdlyhold_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1249]
WARNING: [Synth 8-3848] Net txdlyovrden_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1250]
WARNING: [Synth 8-3848] Net txdlysreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1251]
WARNING: [Synth 8-3848] Net txdlyupdown_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1252]
WARNING: [Synth 8-3848] Net txelecidle_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1253]
WARNING: [Synth 8-3848] Net txinhibit_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1254]
WARNING: [Synth 8-3848] Net txmaincursor_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1255]
WARNING: [Synth 8-3848] Net txmargin_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1256]
WARNING: [Synth 8-3848] Net txoutclksel_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1257]
WARNING: [Synth 8-3848] Net txpd_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1258]
WARNING: [Synth 8-3848] Net txphalign_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1259]
WARNING: [Synth 8-3848] Net txphalignen_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1260]
WARNING: [Synth 8-3848] Net txphdlypd_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1261]
WARNING: [Synth 8-3848] Net txphdlyreset_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1262]
WARNING: [Synth 8-3848] Net txphdlytstclk_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1263]
WARNING: [Synth 8-3848] Net txphinit_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1264]
WARNING: [Synth 8-3848] Net txphovrden_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1265]
WARNING: [Synth 8-3848] Net txpostcursor_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1266]
WARNING: [Synth 8-3848] Net txprbsforceerr_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1267]
WARNING: [Synth 8-3848] Net txprbssel_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1268]
WARNING: [Synth 8-3848] Net txprecursor_in in module/entity shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v:1269]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'pcie3_ip_i' of module 'shell_xdma_0_0_pcie3_ip' requires 133 connections, but only 124 given [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4685]
WARNING: [Synth 8-6014] Unused sequential element sys_rst_lock_reg_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:3863]
WARNING: [Synth 8-350] instance 'inst' of module 'shell_xdma_0_0_core_top' requires 1235 connections, but only 1230 given [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/synth/shell_xdma_0_0.v:510]
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_bram_16k has unconnected port reset_i
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_bram_req_8k has unconnected port reset_i
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_bram_rep_8k has unconnected port reset_i
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_bram_rep_8k has unconnected port rden_i[1]
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_bram_rep_8k has unconnected port rden_i[0]
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_phy_rst has unconnected port RST_RXPROGDIVRESETDONE[7]
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_phy_rst has unconnected port RST_RXPROGDIVRESETDONE[6]
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_phy_rst has unconnected port RST_RXPROGDIVRESETDONE[5]
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_phy_rst has unconnected port RST_RXPROGDIVRESETDONE[4]
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_phy_rst has unconnected port RST_RXPROGDIVRESETDONE[3]
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_phy_rst has unconnected port RST_RXPROGDIVRESETDONE[2]
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_phy_rst has unconnected port RST_RXPROGDIVRESETDONE[1]
WARNING: [Synth 8-3331] design shell_xdma_0_0_pcie3_ip_phy_rst has unconnected port RST_RXPROGDIVRESETDONE[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[79]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[78]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[77]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[76]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[75]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[74]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[73]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[72]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[71]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[70]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[69]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[68]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[67]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[66]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[65]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[64]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[63]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[62]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[61]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[60]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[59]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[58]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[57]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[56]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[55]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[54]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[53]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[52]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[51]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[50]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[49]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[48]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[47]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[46]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[45]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[44]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[43]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[42]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[41]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[40]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[39]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[38]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[37]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[36]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[35]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[34]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[33]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[32]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[31]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[30]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[29]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[28]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[27]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[26]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[25]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[24]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[23]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[22]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[21]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[20]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[19]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[18]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_channel has unconnected port GTHE3_CHANNEL_TSTIN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_common has unconnected port GTHE3_COMMON_BGBYPASSB[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_common has unconnected port GTHE3_COMMON_BGMONITORENB[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_common has unconnected port GTHE3_COMMON_BGPDB[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_common has unconnected port GTHE3_COMMON_BGRCALOVRD[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_common has unconnected port GTHE3_COMMON_BGRCALOVRD[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_common has unconnected port GTHE3_COMMON_BGRCALOVRD[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_3_gthe3_common has unconnected port GTHE3_COMMON_BGRCALOVRD[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:23 ; elapsed = 00:02:44 . Memory (MB): peak = 2002.773 ; gain = 693.602 ; free physical = 1899 ; free virtual = 32253
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[vld] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][8] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][7] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][6] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][5] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][4] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][3] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][2] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][1] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[num][0] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][7] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][6] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][5] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][4] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][3] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][2] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][1] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[qid][0] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[chn][1] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[chn][0] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:dsc_out\.crd[clr] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[bypass_msix] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][255] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][254] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][253] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][252] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][251] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][250] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][249] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][248] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][247] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][246] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][245] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][244] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][243] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][242] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][241] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][240] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][239] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][238] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][237] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][236] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][235] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][234] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][233] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][232] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][231] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][230] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][229] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][228] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][227] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][226] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][225] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][224] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][223] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][222] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][221] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][220] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][219] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][218] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][217] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][216] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][215] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][214] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][213] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][212] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][211] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][210] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][209] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][208] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][207] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][206] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][205] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][204] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][203] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][202] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][201] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][200] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][199] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][198] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][197] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][196] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][195] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][194] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][193] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][192] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][191] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][190] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][189] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][188] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][187] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][186] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][185] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][184] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][183] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][182] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][181] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][180] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][179] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
WARNING: [Synth 8-3295] tying undriven pin udma_wrapper:attr_dma[spare][178] to constant 0 [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv:4275]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:49 . Memory (MB): peak = 2002.773 ; gain = 693.602 ; free physical = 1580 ; free virtual = 31934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:27 ; elapsed = 00:02:49 . Memory (MB): peak = 2002.773 ; gain = 693.602 ; free physical = 1579 ; free virtual = 31934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/synth/shell_xdma_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/synth/shell_xdma_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.xdc] for cell 'inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.xdc] for cell 'inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/synth/shell_xdma_0_0_pcie3_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'inst/pcie3_ip_i/inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'inst/pcie3_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/shell_xdma_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/shell_xdma_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/source/shell_xdma_0_0_pcie3_us_ip.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/source/shell_xdma_0_0_pcie3_us_ip.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xdma_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xdma_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xdma_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie3_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie3_ip_i/inst/user_reset_cdc'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2880.051 ; gain = 0.000 ; free physical = 1417 ; free virtual = 31742
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:11 ; elapsed = 00:03:39 . Memory (MB): peak = 2880.051 ; gain = 1570.879 ; free physical = 2088 ; free virtual = 32420
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "reg_dsc_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_dsc_crd_en_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_dsc_crd_upd_vld_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adr_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rch_dsc_adj_nn0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_rrq_rem_nn0_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "reg_dsc_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg_dsc_crd_en_nn0" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_dsc_crd_upd_vld_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rcp_mgc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chn_dsc_spc_nn0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:845]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:829]
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_errc_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_umsk_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pmon_now_nn0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sts_rc_nn1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_sm_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'xdma_v4_1_0_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-5544] ROM "tlpattr_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wmreqset_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wmreqset_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memReadLck_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memReadLck_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memreqsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memreqsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'xdma_v4_1_0_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-5544] ROM "ldbeat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "beatrem1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "l_strb0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "firstxfer_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_xferred_10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpldtlpSm_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_3_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_axi_lite0_wvalid_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "l_strb7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_strb0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'xdma_v4_1_0_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'xdma_v4_1_0_axi_mm_master_rd_br_v'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:359]
INFO: [Synth 8-5546] ROM "wrq_lbe0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_fbe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_dwa_rem_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_0_vul_tar'
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_pcie_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_usr_mpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_usr_mrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wto" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_rmm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_init_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_init_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msix_pba_reg_mux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'intr_issue_state_reg' in module 'xdma_v4_1_0_pcie_userapp_tgt_intr_ctrl'
INFO: [Synth 8-4471] merging register 'qpllpd_reg' into 'cpllreset_reg' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:308]
INFO: [Synth 8-4471] merging register 'qpllreset_reg' into 'cpllreset_reg' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:309]
WARNING: [Synth 8-6014] Unused sequential element qpllpd_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:308]
WARNING: [Synth 8-6014] Unused sequential element qpllreset_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v:309]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'shell_xdma_0_0_pcie3_ip_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'shell_xdma_0_0_pcie3_ip_phy_txeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'shell_xdma_0_0_pcie3_ip_phy_rxeq'
INFO: [Synth 8-5546] ROM "reg_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phase10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_ext_read_data_valid_dummy0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                              000 |                              000
             WRRD_MEMREQ |                              001 |                              001
          WRRD_MEMREQ2ND |                              010 |                              010
          WRRD_MEMWRDATA |                              011 |                              100
           WRRD_MEMRDREQ |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_0_axi_str_masterbr_wrrd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                               00 |                               00
          MCPL_CRTDATBT1 |                               01 |                               01
          MCPL_CRTDATBT2 |                               10 |                               10
           MCPL_DATAXFER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_0_axi_str_masterbr_rdtlp_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_0_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_0_axi_mm_master_rd_br_v'
WARNING: [Synth 8-115] binding instance 'i_270' in module 'xdma_v4_1_0_dma_pcie_rq' to reference 'keep__430' which has no pins
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'fsm2F414C600'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        S_INTR_ISSUE_RST |                        000000001 |                             0000
       S_INTR_ISSUE_IDLE |                        000000010 |                             0001
      S_INTR_ISSUE_ADDRL |                        000000100 |                             0010
      S_INTR_ISSUE_ADDRH |                        000001000 |                             0011
       S_INTR_ISSUE_DATA |                        000010000 |                             0100
     S_INTR_ISSUE_VECCON |                        000100000 |                             0101
        S_INTR_ISSUE_VLD |                        001000000 |                             0110
       S_INTR_ISSUE_SEND |                        010000000 |                             0111
       S_INTR_ISSUE_WAIT |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intr_issue_state_reg' using encoding 'one-hot' in module 'xdma_v4_1_0_pcie_userapp_tgt_intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'shell_xdma_0_0_pcie3_ip_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'shell_xdma_0_0_pcie3_ip_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'shell_xdma_0_0_pcie3_ip_phy_rxeq'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:46 ; elapsed = 00:04:19 . Memory (MB): peak = 2880.051 ; gain = 1570.879 ; free physical = 188 ; free virtual = 29783
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xdma_v4_1_0_vul_rdwr__GB0                  |           1|     22498|
|2     |xdma_v4_1_0_vul_rdwr_eng__parameterized1   |           1|     11249|
|3     |xdma_v4_1_0_vul_rdwr__GB2                  |           1|     11430|
|4     |xdma_v4_1_0_vul_rdwr__parameterized0__GB0  |           1|     32847|
|5     |xdma_v4_1_0_vul_rdwr__parameterized0__GB1  |           1|     11130|
|6     |xdma_v4_1_0_vul_top__GC0                   |           1|     24744|
|7     |xdma_v4_1_0_dma_pcie_rc                    |           1|     45635|
|8     |xdma_v4_1_0_axidma_dcarb_v__parameterized2 |           1|      1581|
|9     |xdma_v4_1_0_dma_pcie_req__GB2              |           1|     40940|
|10    |xdma_v4_1_0_dma_pcie_req__GB3              |           1|      1804|
|11    |xdma_v4_1_0_dma_pcie_req__GB4              |           1|      5184|
|12    |xdma_v4_1_0_udma_top__GCB0                 |           1|     38468|
|13    |xdma_v4_1_0_udma_top__GCB1                 |           1|     14132|
|14    |xdma_v4_1_0_udma_top__GCB2                 |           1|     42967|
|15    |xdma_v4_1_0_udma_wrapper__GC0              |           1|        24|
|16    |shell_xdma_0_0_core_top__GC0               |           1|      9674|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 8     
	   2 Input     40 Bit       Adders := 24    
	   2 Input     32 Bit       Adders := 23    
	   3 Input     28 Bit       Adders := 8     
	   2 Input     25 Bit       Adders := 24    
	   2 Input     24 Bit       Adders := 8     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 27    
	   2 Input     13 Bit       Adders := 11    
	   2 Input     12 Bit       Adders := 18    
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 80    
	   3 Input     10 Bit       Adders := 9     
	   4 Input     10 Bit       Adders := 8     
	   6 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 43    
	   2 Input      8 Bit       Adders := 21    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 32    
	   3 Input      7 Bit       Adders := 24    
	   2 Input      6 Bit       Adders := 38    
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 83    
	   2 Input      4 Bit       Adders := 66    
	   5 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 103   
	   2 Input      2 Bit       Adders := 86    
+---XORs : 
	   2 Input      9 Bit         XORs := 9     
	   2 Input      8 Bit         XORs := 8     
	   2 Input      5 Bit         XORs := 8     
	   2 Input      4 Bit         XORs := 12    
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                8 Bit    Wide XORs := 32    
+---Registers : 
	              512 Bit    Registers := 7     
	              480 Bit    Registers := 1     
	              331 Bit    Registers := 5     
	              325 Bit    Registers := 2     
	              256 Bit    Registers := 35    
	              159 Bit    Registers := 8     
	              137 Bit    Registers := 3     
	              128 Bit    Registers := 3     
	              124 Bit    Registers := 1     
	              123 Bit    Registers := 1     
	              121 Bit    Registers := 9     
	              115 Bit    Registers := 1     
	              114 Bit    Registers := 1     
	              112 Bit    Registers := 8     
	              105 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               80 Bit    Registers := 8     
	               64 Bit    Registers := 118   
	               59 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 185   
	               28 Bit    Registers := 25    
	               25 Bit    Registers := 24    
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 16    
	               18 Bit    Registers := 24    
	               16 Bit    Registers := 47    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 106   
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 101   
	                9 Bit    Registers := 58    
	                8 Bit    Registers := 147   
	                7 Bit    Registers := 70    
	                6 Bit    Registers := 101   
	                5 Bit    Registers := 212   
	                4 Bit    Registers := 267   
	                3 Bit    Registers := 429   
	                2 Bit    Registers := 197   
	                1 Bit    Registers := 1606  
+---RAMs : 
	             256K Bit         RAMs := 1     
	             165K Bit         RAMs := 1     
	              80K Bit         RAMs := 1     
	              64K Bit         RAMs := 6     
	              32K Bit         RAMs := 1     
	              20K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	               5K Bit         RAMs := 2     
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 5     
	             1024 Bit         RAMs := 9     
	              640 Bit         RAMs := 2     
	              576 Bit         RAMs := 1     
	              416 Bit         RAMs := 4     
	              320 Bit         RAMs := 4     
	              208 Bit         RAMs := 4     
	              160 Bit         RAMs := 13    
	              128 Bit         RAMs := 2     
	              120 Bit         RAMs := 1     
	               80 Bit         RAMs := 9     
	               64 Bit         RAMs := 3     
	               48 Bit         RAMs := 2     
	               45 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               15 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    614 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 24    
	   2 Input    480 Bit        Muxes := 6     
	   4 Input    480 Bit        Muxes := 1     
	   2 Input    331 Bit        Muxes := 4     
	   4 Input    331 Bit        Muxes := 1     
	   2 Input    325 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 14    
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    159 Bit        Muxes := 8     
	   2 Input    137 Bit        Muxes := 32    
	   2 Input    128 Bit        Muxes := 13    
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 9     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    114 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 8     
	   2 Input     96 Bit        Muxes := 4     
	   4 Input     96 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 165   
	   3 Input     64 Bit        Muxes := 8     
	   4 Input     64 Bit        Muxes := 10    
	   9 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 14    
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 18    
	   2 Input     32 Bit        Muxes := 108   
	  15 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 61    
	  15 Input     23 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 16    
	   6 Input     19 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 11    
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 11    
	   4 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 102   
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 164   
	   4 Input     10 Bit        Muxes := 3     
	   9 Input     10 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 34    
	   4 Input      9 Bit        Muxes := 4     
	   9 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 129   
	   4 Input      8 Bit        Muxes := 11    
	   5 Input      8 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 20    
	   8 Input      7 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 151   
	   2 Input      6 Bit        Muxes := 68    
	   4 Input      6 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 29    
	   2 Input      5 Bit        Muxes := 152   
	   5 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 95    
	  21 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 14    
	   5 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 127   
	   9 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 13    
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 188   
	  14 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 14    
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1717  
	   8 Input      1 Bit        Muxes := 25    
	   9 Input      1 Bit        Muxes := 41    
	  21 Input      1 Bit        Muxes := 8     
	  14 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 114   
	   5 Input      1 Bit        Muxes := 69    
	   7 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 21    
	  18 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xdma_v4_1_0_GenericFIFOHead__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_0_GenericFIFOHead__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_GenericFIFOHead__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_vul_rdwr_eng__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 114   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              208 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               80 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 8     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 78    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_0_GenericFIFOHead__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_0_GenericFIFOHead__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_GenericFIFOHead__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_vul_rdwr_eng__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 114   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              208 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               80 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 8     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 78    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_0_GenericFIFOHead__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_0_GenericFIFOHead__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_GenericFIFOHead__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_vul_rdwr_eng__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 114   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              208 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               80 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 8     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 78    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_0_GenericFIFOHead__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_0_GenericFIFOHead__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_GenericFIFOHead__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_vul_rdwr_eng 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 114   
+---RAMs : 
	             1024 Bit         RAMs := 2     
	              208 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               80 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 7     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 8     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 78    
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 5     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_0_vul_rdwr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module xdma_v4_1_0_GenericFIFOHead__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_0_GenericFIFOHead__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_GenericFIFOHead__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_vul_rdwr_eng__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 15    
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 100   
+---RAMs : 
	               2K Bit         RAMs := 1     
	              416 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 91    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_0_GenericFIFOHead__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_0_GenericFIFOHead__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_GenericFIFOHead__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_vul_rdwr_eng__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 15    
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 100   
+---RAMs : 
	               2K Bit         RAMs := 1     
	              416 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 91    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_0_GenericFIFOHead__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_0_GenericFIFOHead__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_GenericFIFOHead__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_vul_rdwr_eng__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 15    
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 100   
+---RAMs : 
	               2K Bit         RAMs := 1     
	              416 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 91    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_0_GenericFIFOHead__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              159 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    159 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_0_GenericFIFOHead__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              112 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_GenericFIFOHead__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_vul_rdwr_eng__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 15    
	               28 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 100   
+---RAMs : 
	               2K Bit         RAMs := 1     
	              416 Bit         RAMs := 1     
	              320 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	  15 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 91    
	   8 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	  21 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_0_vul_rdwr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module xdma_v4_1_0_GenericFIFOHead__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              121 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_vul_dsc_eng 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 32    
	   3 Input      7 Bit       Adders := 24    
	   2 Input      6 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 3     
	               64 Bit    Registers := 27    
	               59 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 49    
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 51    
	   4 Input     64 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 17    
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      7 Bit        Muxes := 96    
	   2 Input      6 Bit        Muxes := 22    
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 126   
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_vul_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xdma_v4_1_0_GenericFIFOAsync__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              124 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    124 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_arbentity__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_mem_simple_dport_ram 
Detailed RTL Component Info : 
+---Registers : 
	              331 Bit    Registers := 2     
+---RAMs : 
	             165K Bit         RAMs := 1     
Module xdma_v4_1_0_dma_rc_mem_pfch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              331 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module xdma_v4_1_0_dma_pcie_rc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	                8 Bit    Wide XORs := 32    
+---Registers : 
	              480 Bit    Registers := 1     
	              331 Bit    Registers := 2     
	              256 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 51    
+---RAMs : 
	              640 Bit         RAMs := 2     
	              576 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    480 Bit        Muxes := 6     
	   4 Input    480 Bit        Muxes := 1     
	   2 Input    331 Bit        Muxes := 4     
	   4 Input    331 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 8     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 4     
	   4 Input     96 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   4 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 21    
	   4 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 12    
Module xdma_v4_1_0_GenericFIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_GenericFIFO__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_GenericFIFOHead2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              325 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    325 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_dma_pcie_rq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   6 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   5 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 1     
	              137 Bit    Registers := 3     
	              128 Bit    Registers := 2     
	              105 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 43    
+---RAMs : 
	              120 Bit         RAMs := 1     
	               45 Bit         RAMs := 1     
	               15 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 5     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    137 Bit        Muxes := 32    
	   2 Input    128 Bit        Muxes := 11    
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 23    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 30    
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 120   
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 4     
Module xdma_v4_1_0_GenericFIFOAsync__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              115 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    115 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_arbentity__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_GenericFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_GenericFIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_dma_pcie_req 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_0_GenericFIFOAsync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              123 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    123 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_arbentity 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_axi_mm_master_omulti_rd_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---RAMs : 
	               2K Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_GenericFIFOAsync__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              114 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    114 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_arbentity__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized2__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_GenericFIFOHead 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_0_GenericFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_axi_mm_master_omulti_wr_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 10    
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 31    
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   4 Input      1 Bit        Muxes := 18    
Module xdma_v4_1_0_axi_str_rq_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_0_GenericFIFOAsync__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_arbentity__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_GenericFIFOHead__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module xdma_v4_1_0_GenericFIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_dma_wb_eng 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module xdma_v4_1_0_vul_tar 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_0_GenericFIFO__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_GenericFIFO__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_dma_axilt_slv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xdma_v4_1_0_GenericFIFO__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_GenericFIFO__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module xdma_v4_1_0_dma_axilt_slv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xdma_v4_1_0_vul_cfg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_udma_msix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 69    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   3 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_pcie_userapp_tgt_intr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xdma_v4_1_0_arbentity__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module xdma_v4_1_0_arbentity__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_vul_irq 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module xdma_v4_1_0_axi_str_cq_if 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_0_pcie_cap_structure 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xdma_v4_1_0_axi4mm_axi_pcie_reset_cntrlr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module xdma_v4_1_0_axi_str_masterbr_wrrd_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 10    
Module xdma_v4_1_0_axi_str_masterbr_rdtlp_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
Module xdma_v4_1_0_axi_mm_master_wr_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---RAMs : 
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
	               48 Bit         RAMs := 2     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 28    
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 27    
Module xdma_v4_1_0_axi_mm_master_rd_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 14    
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 14    
Module xdma_v4_1_0_axi4mm_axi_mm_master_top_br_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module xdma_v4_1_0_axi4mm_axi_mm_master_top_soft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module xdma_v4_1_0_udma_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    614 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 10    
	   2 Input     64 Bit        Muxes := 33    
	   2 Input     28 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module xdma_v4_1_0_udma_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	              80K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xdma_v4_1_0_mem_simple_dport_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module shell_xdma_0_0_pcie3_ip_gtwizard_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_rst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__191 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__190 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__189 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__188 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__187 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__186 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__185 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__184 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__183 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__182 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__181 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__180 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_txeq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_rxeq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__203 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__202 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__201 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__200 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__199 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__198 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__197 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__196 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__195 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__194 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__193 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__192 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_txeq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_rxeq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__215 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__214 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__213 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__212 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__211 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__210 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__209 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__208 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__207 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__206 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__205 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__204 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_txeq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__95 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__94 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__93 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__92 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__91 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__90 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__89 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__88 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__87 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__86 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__85 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__84 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__83 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__82 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__81 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__80 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_rxeq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__227 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__226 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__225 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__224 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__223 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__222 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__221 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__220 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__219 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__218 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__217 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__216 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_txeq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__116 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__115 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__114 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__113 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__112 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__111 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__110 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__109 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__108 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__107 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__106 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__105 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__104 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__103 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__102 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__101 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__100 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__99 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__98 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__97 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__96 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_rxeq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__239 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__238 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__237 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__236 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__235 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__234 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__233 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__232 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__231 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__230 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__229 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__228 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_txeq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__137 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__136 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__135 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__134 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__133 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__132 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__131 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__130 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__129 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__128 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__127 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__126 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__125 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__124 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__123 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__122 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__121 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__120 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__119 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__118 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__117 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_rxeq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__251 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__250 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__249 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__248 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__247 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__246 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__245 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__244 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__243 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__242 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__241 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__240 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_txeq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__158 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__157 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__156 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__155 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__154 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__153 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__152 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__151 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__150 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__149 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__148 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__147 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__146 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__145 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__144 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__143 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__142 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__141 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__140 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__139 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__138 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_rxeq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__263 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__262 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__261 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__260 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__259 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__258 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__257 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__256 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__255 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__254 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__253 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__252 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_txeq__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__179 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__178 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__177 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__176 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__175 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__174 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__173 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__172 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__171 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__170 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__169 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__168 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__167 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__166 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__165 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__164 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__163 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__162 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__161 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__160 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__159 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_rxeq__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_txeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_rxeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
Module shell_xdma_0_0_pcie3_ip_phy_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shell_xdma_0_0_pcie3_ip_init_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_pcie3_ip_tph_tbl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module shell_xdma_0_0_pcie3_ip_pipe_lane__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
Module shell_xdma_0_0_pcie3_ip_pipe_lane__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
Module shell_xdma_0_0_pcie3_ip_pipe_lane__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
Module shell_xdma_0_0_pcie3_ip_pipe_lane__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
Module shell_xdma_0_0_pcie3_ip_pipe_lane__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
Module shell_xdma_0_0_pcie3_ip_pipe_lane__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
Module shell_xdma_0_0_pcie3_ip_pipe_lane__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
Module shell_xdma_0_0_pcie3_ip_pipe_misc 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module shell_xdma_0_0_pcie3_ip_pipe_lane 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 14    
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module shell_xdma_0_0_pcie3_ip_rxcdrhold 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module shell_xdma_0_0_core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Fifowhead.fifoInfo/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:619]
WARNING: [Synth 8-6014] Unused sequential element Fifowhead.fifoInfo/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:622]
WARNING: [Synth 8-6014] Unused sequential element axidma_wrq_arb/Fifowhead.fifoInfo/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:619]
WARNING: [Synth 8-6014] Unused sequential element axidma_wrq_arb/Fifowhead.fifoInfo/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:622]
WARNING: [Synth 8-6014] Unused sequential element TAG_FIFO_EVEN/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:323]
WARNING: [Synth 8-6014] Unused sequential element TAG_FIFO_EVEN/almost_full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:324]
WARNING: [Synth 8-6014] Unused sequential element TAG_FIFO_EVEN/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:326]
WARNING: [Synth 8-6014] Unused sequential element TAG_FIFO_ODD/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:323]
WARNING: [Synth 8-6014] Unused sequential element TAG_FIFO_ODD/almost_full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:324]
WARNING: [Synth 8-6014] Unused sequential element TAG_FIFO_ODD/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:326]
WARNING: [Synth 8-6014] Unused sequential element pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_powerdown_q_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:260]
WARNING: [Synth 8-6014] Unused sequential element pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_powerdown_q_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:260]
WARNING: [Synth 8-6014] Unused sequential element pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_powerdown_q_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:260]
WARNING: [Synth 8-6014] Unused sequential element pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_powerdown_q_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:260]
WARNING: [Synth 8-6014] Unused sequential element pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_powerdown_q_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:260]
WARNING: [Synth 8-6014] Unused sequential element pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_powerdown_q_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:260]
WARNING: [Synth 8-6014] Unused sequential element pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_powerdown_q_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v:260]
WARNING: [Synth 8-6014] Unused sequential element pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_reset_q_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_misc.v:122]
INFO: [Synth 8-5546] ROM "cfg_ext_read_data_valid_dummy0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (arbchnls/genarb[0].inst/arbhist_ff_reg[0]) is unused and will be removed from module xdma_v4_1_0_axidma_dcarb_v__parameterized2.
WARNING: [Synth 8-3332] Sequential element (arbchnls/genarb[1].inst/arbhist_ff_reg[1]) is unused and will be removed from module xdma_v4_1_0_axidma_dcarb_v__parameterized2.
WARNING: [Synth 8-3332] Sequential element (arbchnls/genarb[2].inst/arbhist_ff_reg[2]) is unused and will be removed from module xdma_v4_1_0_axidma_dcarb_v__parameterized2.
WARNING: [Synth 8-3332] Sequential element (arbchnls/genarb[3].inst/arbhist_ff_reg[3]) is unused and will be removed from module xdma_v4_1_0_axidma_dcarb_v__parameterized2.
WARNING: [Synth 8-3332] Sequential element (arbchnls/genarb[4].inst/arbhist_ff_reg[4]) is unused and will be removed from module xdma_v4_1_0_axidma_dcarb_v__parameterized2.
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[5]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[18]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[5]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[18]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[5]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[18]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[5]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[18]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[5]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[18]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[5]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[18]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[5]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[18]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[5]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[18]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[0]' (FD) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[0]' (FD) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[0]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[4]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[0]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[4]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[0]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[4]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[0]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[4]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[0]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[4]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[0]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[4]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[0]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[4]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[0]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[4]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[13]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[14]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[13]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[14]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[13]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[14]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[13]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[14]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[13]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[14]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[13]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[14]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[13]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[14]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[13]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[14]' (FDRE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_r_reg[1]' (FD) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllreset_r_reg[1]' (FD) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_rst_i/qpllpd_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[3]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[5]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[6]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[7]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[8]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[9]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_MAINCURSOR_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[15]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[3]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[5]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[6]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[7]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[8]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[9]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_MAINCURSOR_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[15]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[3]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[5]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[6]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[7]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[8]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[9]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_MAINCURSOR_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[15]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'inst/i_0/pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqlf_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_misc_inst/pipe_stages_1.pipe_tx_eqfs_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/pcie3_ip_i/inst/\pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[0].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[1].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[1].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[2].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[2].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[3].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[3].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[4].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[4].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[5].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[5].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[6].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[6].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[7].phy_txeq_i/preset_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (gt_top_i/phy_lane[7].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[1]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (phase1_reg) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_2_lane.pipe_lane_1_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_2_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[16]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[15]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[14]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[13]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[12]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[11]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[10]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[9]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[8]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[7]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[6]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[4]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[3]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[1]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[0]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_eqcoeff_q_reg[5]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Synth 8-3332] Sequential element (pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[17]) is unused and will be removed from module shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port REG_CHN_OUT[cdc_wbk_adr][1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port REG_CHN_OUT[cdc_wbk_adr][0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][63] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][62] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][61] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][60] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][59] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][58] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][57] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][56] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][55] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][54] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][53] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][52] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][51] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][50] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][49] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][48] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][47] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][46] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][45] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][44] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][43] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][42] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][41] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][40] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][39] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][38] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][37] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][36] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][35] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][34] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][33] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][32] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][31] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][30] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][29] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][28] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][27] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][26] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][25] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][24] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][23] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][22] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][21] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][20] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][19] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][18] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][17] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][16] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][15] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][14] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][13] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][12] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][11] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][10] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][8] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][7] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][5] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][4] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][3] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[par][0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][511] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][510] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][509] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][508] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][507] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][506] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][505] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][504] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][503] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][502] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][501] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][500] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][499] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][498] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][497] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][496] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][495] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][494] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][493] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][492] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][491] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][490] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][489] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][488] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][487] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][486] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][485] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][484] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][483] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][482] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][481] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][480] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][479] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_0_vul_rdwr_eng__parameterized1 has port WPL_DAT_OUT[dat][478] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rrq_rid_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ch_arb_ch_nn1_reg[2:0]' into 'ch_arb_ch_nn1_reg[2:0]' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:16037]
INFO: [Synth 8-4471] merging register 'rrq_head_adr_nn1_reg[63:0]' into 'rrq_head_adr_nn1_reg[63:0]' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:15744]
WARNING: [Synth 8-6014] Unused sequential element ch_arb_ch_nn1_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:16037]
WARNING: [Synth 8-6014] Unused sequential element rrq_head_adr_nn1_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:15744]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dw_tlp_0_eidx_reg[3:0]' into 'dw_tlp_0_eidx_reg[3:0]' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:33338]
WARNING: [Synth 8-6014] Unused sequential element dw_tlp_0_eidx_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:33338]
INFO: [Synth 8-4471] merging register 'dw_tlp_1_eidx_reg[3:0]' into 'dw_tlp_1_eidx_reg[3:0]' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:33339]
WARNING: [Synth 8-6014] Unused sequential element dw_tlp_1_eidx_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:33339]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_501_reg[5:0]' into 'wtlp_aabyte_off_501_reg[5:0]' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:13698]
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_502_reg[5:0]' into 'wtlp_aabyte_off_502_reg[5:0]' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:13699]
WARNING: [Synth 8-6014] Unused sequential element wtlp_aabyte_off_501_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:13698]
WARNING: [Synth 8-6014] Unused sequential element wtlp_aabyte_off_502_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:13699]
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_dwa_rem_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_fbe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrq_lbe0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element Fifowhead.fifoInfo/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:619]
WARNING: [Synth 8-6014] Unused sequential element Fifowhead.fifoInfo/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:622]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
WARNING: [Synth 8-6014] Unused sequential element Fifowhead.fifoInfo/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:619]
WARNING: [Synth 8-6014] Unused sequential element Fifowhead.fifoInfo/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:622]
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_501_reg[5:0]' into 'wtlp_srcbyte_off_501_reg[5:0]' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:30426]
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_502_reg[5:0]' into 'wtlp_srcbyte_off_502_reg[5:0]' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:30427]
WARNING: [Synth 8-6014] Unused sequential element wtlp_srcbyte_off_501_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:30426]
WARNING: [Synth 8-6014] Unused sequential element wtlp_srcbyte_off_502_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:30427]
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wtlp_sm_499" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element axidma_wb_arb/Fifowhead.fifoInfo/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:619]
WARNING: [Synth 8-6014] Unused sequential element axidma_wb_arb/Fifowhead.fifoInfo/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:622]
WARNING: [Synth 8-6014] Unused sequential element WB_CHNL_FIFO/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:787]
WARNING: [Synth 8-6014] Unused sequential element WB_CHNL_FIFO/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:790]
WARNING: [Synth 8-6014] Unused sequential element WB_DAT_FIFO/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:323]
WARNING: [Synth 8-6014] Unused sequential element WB_DAT_FIFO/empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:325]
WARNING: [Synth 8-6014] Unused sequential element WB_DAT_FIFO/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:326]
WARNING: [Synth 8-6014] Unused sequential element TAR_BRDG/tar_cpl_sts_nn1_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:20653]
WARNING: [Synth 8-6014] Unused sequential element usr_axilt_slv/REQ_FIFO/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:323]
WARNING: [Synth 8-6014] Unused sequential element usr_axilt_slv/REQ_FIFO/almost_full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:324]
WARNING: [Synth 8-6014] Unused sequential element usr_axilt_slv/DAT_FIFO/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:323]
WARNING: [Synth 8-6014] Unused sequential element usr_axilt_slv/DAT_FIFO/almost_full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:324]
WARNING: [Synth 8-6014] Unused sequential element usr_axilt_slv/DAT_FIFO/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:326]
WARNING: [Synth 8-6014] Unused sequential element cq_axilt_slv/REQ_FIFO/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:323]
WARNING: [Synth 8-6014] Unused sequential element cq_axilt_slv/REQ_FIFO/almost_full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:324]
WARNING: [Synth 8-6014] Unused sequential element cq_axilt_slv/DAT_FIFO/almost_empty_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:323]
WARNING: [Synth 8-6014] Unused sequential element cq_axilt_slv/DAT_FIFO/almost_full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:324]
WARNING: [Synth 8-6014] Unused sequential element cq_axilt_slv/DAT_FIFO/full_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog/axidma_fifo.vh:326]
INFO: [Synth 8-5546] ROM "wdlen_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrdatasm_ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rdata_idx_ff_reg[3:0]' into 'rdata_idx_ff_reg[3:0]' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:23502]
WARNING: [Synth 8-6014] Unused sequential element rdata_idx_ff_reg was removed.  [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/9119/hdl/xdma_v4_1_vl_rfs.sv:23502]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:03 ; elapsed = 00:05:42 . Memory (MB): peak = 2880.051 ; gain = 1570.879 ; free physical = 2201 ; free virtual = 30068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xdma_v4_1_0_vul_rdwr_eng__parameterized1:         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized1:         | rrq_dadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized2:         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized2:         | rrq_dadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized0:         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized0:         | rrq_dadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng:                         | rrq_wadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng:                         | rrq_dadr_nn1_reg             | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized6:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized4:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized5:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized3:         | rrq_wadr_nn1_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_mem_simple_dport_ram:                 | the_bram_reg                 | 512 x 331(READ_FIRST)  | W |   | 512 x 331(WRITE_FIRST) |   | R | Port A and B     | 0      | 5      |                 | 
|xdma_v4_1_0_udma_msix:                            | msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_mem_simple_dport_ram__parameterized5: | the_bram_reg                 | 1 K x 256(READ_FIRST)  | W |   | 1 K x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
+--------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                         | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives      | 
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|DSC_FIFO                                                                            | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|WRQ_FIFO                                                                            | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|RRQ_FIFO                                                                            | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|xdma_v4_1_0_vul_rdwr_eng                                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1    | 
|xdma_v4_1_0_vul_rdwr_eng                                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 16 x 5               | RAM32M16 x 1    | 
|xdma_v4_1_0_vul_rdwr_eng                                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10   | 
|xdma_v4_1_0_vul_rdwr_eng                                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 5               | RAM32M16 x 1    | 
|xdma_v4_1_0_vul_rdwr_eng                                                            | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\dsc_eng.DSC /RRQ_FIFO                                                              | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|inst/udma_wrapper/\dma_top/dma_pcie_req/axidma_rrq_arb                              | Fifowhead.fifoInfo/MemArray_reg                                                       | User Attribute | 4 x 124              | RAM32M16 x 9    | 
|u_dma_rc_mem_pfch                                                                   | genblk_buf_dist_ram.pfch_dt_buf_reg                                                   | User Attribute | 4 x 331              | RAM32M16 x 24   | 
|xdma_v4_1_0_dma_pcie_rc                                                             | tag_rrq_chn_info_mem_odd_reg                                                          | Implied        | 32 x 20              | RAM32M16 x 2    | 
|xdma_v4_1_0_dma_pcie_rc                                                             | tag_rrq_chn_info_mem_even_reg                                                         | Implied        | 32 x 20              | RAM32M16 x 2    | 
|xdma_v4_1_0_dma_pcie_rc                                                             | tag_did_conti_val_reg                                                                 | Implied        | 64 x 9               | RAM64X1S x 9    | 
|dma_pcie_rq/WTLP_DAT_FIFO                                                           | MemArray_reg                                                                          | User Attribute | 8 x 288              | RAM32M16 x 21   | 
|dma_pcie_rq/WTLP_HDR_FIFO                                                           | MemArray_reg                                                                          | User Attribute | 8 x 105              | RAM32M16 x 8    | 
|dma_pcie_rq                                                                         | wcp_chn_q_reg                                                                         | Implied        | 16 x 3               | RAM32M16 x 1    | 
|dma_pcie_rq                                                                         | wcp_eor_q_reg                                                                         | Implied        | 16 x 1               | RAM16X1D x 1    | 
|dma_pcie_rq                                                                         | wcp_rid_q_reg                                                                         | Implied        | 16 x 8               | RAM32M16 x 1    | 
|inst/udma_wrapper                                                                   | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 115              | RAM32M16 x 9    | 
|inst/udma_wrapper                                                                   | TAG_FIFO_EVEN/MemArray_reg                                                            | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|inst/udma_wrapper                                                                   | TAG_FIFO_ODD/MemArray_reg                                                             | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axidma_rrq_arb                                         | Fifowhead.fifoInfo/MemArray_reg                                                       | User Attribute | 4 x 123              | RAM32M16 x 9    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | rrsp_ChnlIdq_reg                                                                      | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | m_axi_archnlIdIssueq_reg                                                              | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | m_axi_araddrissueq_reg                                                                | User Attribute | 16 x 64              | RAM32M16 x 5    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | m_axi_arlenissueq_reg                                                                 | User Attribute | 16 x 8               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | m_axi_arsizeissueq_reg                                                                | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | m_axi_arprotissueq_reg                                                                | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | rdreqRunBufAddrq_ff_reg                                                               | Implied        | 4 x 9                | RAM16X1S x 9    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | rdDataBuf_ff_reg                                                                      | Implied        | 8 x 256              | RAM32M16 x 21   | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | rdreqIdq_ff_reg                                                                       | Implied        | 4 x 8                | RAM16X1S x 8    | 
|\dma_enable.aximm.dma_aximm /axidma_wrq_arb                                         | Fifowhead.fifoInfo/MemArray_reg                                                       | User Attribute | 4 x 114              | RAM32M16 x 9    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WPL_FIFO                       | MemArray_reg                                                                          | User Attribute | 16 x 36              | RAM32M16 x 3    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO                  | MemArray_reg                                                                          | User Attribute | 8 x 288              | RAM32M16 x 21   | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | wrrsp_ChnlIdq_reg                                                                     | User Attribute | 16 x 2               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awaddrq_reg                                                                     | User Attribute | 16 x 64              | RAM32M16 x 5    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_ChnlIdq_reg                                                                     | User Attribute | 16 x 2               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awlenq_reg                                                                      | Implied        | 16 x 8               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awsizeq_reg                                                                     | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awprotq_reg                                                                     | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_wlenq_reg                                                                       | Implied        | 16 x 8               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_waddrlastq_reg                                                                  | User Attribute | 16 x 6               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_waddrfirstq_reg                                                                 | User Attribute | 16 x 6               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | brespLastq_ff_reg                                                                     | Implied        | 4 x 16               | RAM16X1D x 16   | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                         | User Attribute | 4 x 35               | RAM32M16 x 3    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | WB_CHNL_FIFO/MemArray_reg                                                             | User Attribute | 4 x 3                | RAM32M16 x 1    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | WB_DAT_FIFO/MemArray_reg                                                              | User Attribute | 4 x 32               | RAM32M16 x 3    | 
|base                                                                                | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                   | User Attribute | 4 x 41               | RAM32M16 x 3    | 
|base                                                                                | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                    | User Attribute | 4 x 41               | RAM32M16 x 3    | 
|base                                                                                | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                   | User Attribute | 4 x 36               | RAM32M16 x 3    | 
|base                                                                                | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                    | User Attribute | 4 x 36               | RAM32M16 x 3    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg   | Implied        | 8 x 12               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg     | Implied        | 8 x 10               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg | User Attribute | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg  | Implied        | 8 x 1                | RAM16X1D x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg      | Implied        | 8 x 16               | RAM32M16 x 2    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg        | Implied        | 8 x 8                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg       | Implied        | 8 x 8                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg         | Implied        | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg       | Implied        | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awfirstdwbestq_reg                                                              | Implied        | 16 x 4               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenq_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awlastdwbestq_reg                                                               | Implied        | 16 x 4               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrq_reg                                                                     | Implied        | 16 x 64              | RAM32M16 x 5    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_bardecq_reg                                                                     | Implied        | 16 x 2               | RAM16X1D x 4    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenstq_reg                                                                  | Implied        | 16 x 8               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_funcq_reg                                                                       | Implied        | 16 x 8               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awsizeq_reg                                                                     | Implied        | 16 x 3               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awprotq_reg                                                                     | Implied        | 16 x 3               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrlststq_reg                                                                | Implied        | 16 x 4               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrstq_reg                                                                   | Implied        | 16 x 4               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_araddrissueq_reg                                                                | User Attribute | 2 x 64               | RAM32M16 x 5    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_bardecq_reg                                                                     | Implied        | 2 x 2                | RAM16X1D x 4    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_ardwlenissueq_reg                                                               | User Attribute | 2 x 10               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_funcq_reg                                                                       | User Attribute | 2 x 8                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arsizeissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arprotissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M16 x 1    | 
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i_240/rrq_dadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/WRi_1/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/WRi_1/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/i_240/rrq_dadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/WRi_1/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/WRi_1/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/i_240/rrq_dadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/WRi_2/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_76/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/WRi_2/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_240/rrq_dadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/RDi_3/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/RDi_3/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/RDi_3/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/RDi_4/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/i_84/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_topi_11/base/IRQ_INST/i_0/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xdma_v4_1_0_vul_rdwr__GB0                  |           1|     19424|
|2     |xdma_v4_1_0_vul_rdwr_eng__parameterized1   |           1|      9712|
|3     |xdma_v4_1_0_vul_rdwr__GB2                  |           1|      9892|
|4     |xdma_v4_1_0_vul_rdwr__parameterized0__GB0  |           1|     28944|
|5     |xdma_v4_1_0_vul_rdwr__parameterized0__GB1  |           1|      9828|
|6     |xdma_v4_1_0_vul_top__GC0                   |           1|     16395|
|7     |xdma_v4_1_0_dma_pcie_rc                    |           1|     22404|
|8     |xdma_v4_1_0_axidma_dcarb_v__parameterized2 |           1|      1554|
|9     |xdma_v4_1_0_dma_pcie_req__GB2              |           1|     22141|
|10    |xdma_v4_1_0_dma_pcie_req__GB3              |           1|      1662|
|11    |xdma_v4_1_0_dma_pcie_req__GB4              |           1|      2592|
|12    |xdma_v4_1_0_udma_top__GCB0                 |           1|     26379|
|13    |xdma_v4_1_0_udma_top__GCB1                 |           1|     11655|
|14    |xdma_v4_1_0_udma_top__GCB2                 |           1|     22591|
|15    |xdma_v4_1_0_udma_wrapper__GC0              |           1|        12|
|16    |shell_xdma_0_0_core_top__GC0               |           1|      6605|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:17 ; elapsed = 00:06:13 . Memory (MB): peak = 3190.035 ; gain = 1880.863 ; free physical = 790 ; free virtual = 28755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM C2H_PCIE_DSC_CPLD_RAM/the_bram_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:53 ; elapsed = 00:06:50 . Memory (MB): peak = 3408.230 ; gain = 2099.059 ; free physical = 1177 ; free virtual = 29161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                               | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xdma_v4_1_0_vul_rdwr_eng__parameterized1: | rrq_wadr_nn1_reg                   | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized2: | rrq_wadr_nn1_reg                   | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized0: | rrq_wadr_nn1_reg                   | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng:                 | rrq_wadr_nn1_reg                   | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized6: | rrq_wadr_nn1_reg                   | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized4: | rrq_wadr_nn1_reg                   | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized5: | rrq_wadr_nn1_reg                   | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_vul_rdwr_eng__parameterized3: | rrq_wadr_nn1_reg                   | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|xdma_v4_1_0_mem_simple_dport_ram:         | the_bram_reg                       | 512 x 331(READ_FIRST)  | W |   | 512 x 331(WRITE_FIRST) |   | R | Port A and B     | 0      | 5      |                 | 
|xdma_v4_1_0_udma_msix:                    | msix_ram_gen[1].msix_ram_reg       | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst/i_0/ram_top                          | C2H_PCIE_DSC_CPLD_RAM/the_bram_reg | 1 K x 256(READ_FIRST)  | W |   | 1 K x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
+------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                         | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives      | 
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|DSC_FIFO                                                                            | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|WRQ_FIFO                                                                            | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|RRQ_FIFO                                                                            | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|xdma_v4_1_0_vul_rdwr_eng                                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1    | 
|xdma_v4_1_0_vul_rdwr_eng                                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 16 x 5               | RAM32M16 x 1    | 
|xdma_v4_1_0_vul_rdwr_eng                                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10   | 
|xdma_v4_1_0_vul_rdwr_eng                                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 5               | RAM32M16 x 1    | 
|xdma_v4_1_0_vul_rdwr_eng                                                            | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                                  | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M16 x 12   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M16 x 8    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                                  | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10   | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rcp_rcv_lba_101_reg                                                                   | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M16 x 1    | 
|\gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                            | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 5               | RAM32M16 x 1    | 
|\dsc_eng.DSC /RRQ_FIFO                                                              | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M16 x 9    | 
|inst/udma_wrapper/\dma_top/dma_pcie_req/axidma_rrq_arb                              | Fifowhead.fifoInfo/MemArray_reg                                                       | User Attribute | 4 x 124              | RAM32M16 x 9    | 
|u_dma_rc_mem_pfch                                                                   | genblk_buf_dist_ram.pfch_dt_buf_reg                                                   | User Attribute | 4 x 331              | RAM32M16 x 24   | 
|xdma_v4_1_0_dma_pcie_rc                                                             | tag_rrq_chn_info_mem_odd_reg                                                          | Implied        | 32 x 20              | RAM32M16 x 2    | 
|xdma_v4_1_0_dma_pcie_rc                                                             | tag_rrq_chn_info_mem_even_reg                                                         | Implied        | 32 x 20              | RAM32M16 x 2    | 
|xdma_v4_1_0_dma_pcie_rc                                                             | tag_did_conti_val_reg                                                                 | Implied        | 64 x 9               | RAM64X1S x 9    | 
|dma_pcie_rq/WTLP_DAT_FIFO                                                           | MemArray_reg                                                                          | User Attribute | 8 x 288              | RAM32M16 x 21   | 
|dma_pcie_rq/WTLP_HDR_FIFO                                                           | MemArray_reg                                                                          | User Attribute | 8 x 105              | RAM32M16 x 8    | 
|dma_pcie_rq                                                                         | wcp_chn_q_reg                                                                         | Implied        | 16 x 3               | RAM32M16 x 1    | 
|dma_pcie_rq                                                                         | wcp_eor_q_reg                                                                         | Implied        | 16 x 1               | RAM16X1D x 1    | 
|dma_pcie_rq                                                                         | wcp_rid_q_reg                                                                         | Implied        | 16 x 8               | RAM32M16 x 1    | 
|inst/udma_wrapper                                                                   | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 115              | RAM32M16 x 9    | 
|inst/udma_wrapper                                                                   | TAG_FIFO_EVEN/MemArray_reg                                                            | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|inst/udma_wrapper                                                                   | TAG_FIFO_ODD/MemArray_reg                                                             | User Attribute | 32 x 5               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axidma_rrq_arb                                         | Fifowhead.fifoInfo/MemArray_reg                                                       | User Attribute | 4 x 123              | RAM32M16 x 9    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | rrsp_ChnlIdq_reg                                                                      | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | m_axi_archnlIdIssueq_reg                                                              | User Attribute | 16 x 2               | RAM16X1D x 2    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | m_axi_araddrissueq_reg                                                                | User Attribute | 16 x 64              | RAM32M16 x 5    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | m_axi_arlenissueq_reg                                                                 | User Attribute | 16 x 8               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | m_axi_arsizeissueq_reg                                                                | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | m_axi_arprotissueq_reg                                                                | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | rdreqRunBufAddrq_ff_reg                                                               | Implied        | 4 x 9                | RAM16X1S x 9    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | rdDataBuf_ff_reg                                                                      | Implied        | 8 x 256              | RAM32M16 x 21   | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_rd                                | rdreqIdq_ff_reg                                                                       | Implied        | 4 x 8                | RAM16X1S x 8    | 
|\dma_enable.aximm.dma_aximm /axidma_wrq_arb                                         | Fifowhead.fifoInfo/MemArray_reg                                                       | User Attribute | 4 x 114              | RAM32M16 x 9    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WPL_FIFO                       | MemArray_reg                                                                          | User Attribute | 16 x 36              | RAM32M16 x 3    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO                  | MemArray_reg                                                                          | User Attribute | 8 x 288              | RAM32M16 x 21   | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | wrrsp_ChnlIdq_reg                                                                     | User Attribute | 16 x 2               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awaddrq_reg                                                                     | User Attribute | 16 x 64              | RAM32M16 x 5    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_ChnlIdq_reg                                                                     | User Attribute | 16 x 2               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awlenq_reg                                                                      | Implied        | 16 x 8               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awsizeq_reg                                                                     | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awprotq_reg                                                                     | User Attribute | 16 x 3               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_wlenq_reg                                                                       | Implied        | 16 x 8               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_waddrlastq_reg                                                                  | User Attribute | 16 x 6               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_waddrfirstq_reg                                                                 | User Attribute | 16 x 6               | RAM32M16 x 1    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | brespLastq_ff_reg                                                                     | Implied        | 4 x 16               | RAM16X1D x 16   | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                         | User Attribute | 4 x 35               | RAM32M16 x 3    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | WB_CHNL_FIFO/MemArray_reg                                                             | User Attribute | 4 x 3                | RAM32M16 x 1    | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | WB_DAT_FIFO/MemArray_reg                                                              | User Attribute | 4 x 32               | RAM32M16 x 3    | 
|base                                                                                | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                   | User Attribute | 4 x 41               | RAM32M16 x 3    | 
|base                                                                                | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                    | User Attribute | 4 x 41               | RAM32M16 x 3    | 
|base                                                                                | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                   | User Attribute | 4 x 36               | RAM32M16 x 3    | 
|base                                                                                | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                    | User Attribute | 4 x 36               | RAM32M16 x 3    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg   | Implied        | 8 x 12               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg     | Implied        | 8 x 10               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg | User Attribute | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg  | Implied        | 8 x 1                | RAM16X1D x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg      | Implied        | 8 x 16               | RAM32M16 x 2    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg        | Implied        | 8 x 8                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg       | Implied        | 8 x 8                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg         | Implied        | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg       | Implied        | 8 x 3                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awfirstdwbestq_reg                                                              | Implied        | 16 x 4               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenq_reg                                                                    | Implied        | 16 x 10              | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awlastdwbestq_reg                                                               | Implied        | 16 x 4               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrq_reg                                                                     | Implied        | 16 x 64              | RAM32M16 x 5    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_bardecq_reg                                                                     | Implied        | 16 x 2               | RAM16X1D x 4    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenstq_reg                                                                  | Implied        | 16 x 8               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_funcq_reg                                                                       | Implied        | 16 x 8               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awsizeq_reg                                                                     | Implied        | 16 x 3               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awprotq_reg                                                                     | Implied        | 16 x 3               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrlststq_reg                                                                | Implied        | 16 x 4               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrstq_reg                                                                   | Implied        | 16 x 4               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_araddrissueq_reg                                                                | User Attribute | 2 x 64               | RAM32M16 x 5    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_bardecq_reg                                                                     | Implied        | 2 x 2                | RAM16X1D x 4    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_ardwlenissueq_reg                                                               | User Attribute | 2 x 10               | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_funcq_reg                                                                       | User Attribute | 2 x 8                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arsizeissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M16 x 1    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arprotissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M16 x 1    | 
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xdma_v4_1_0_vul_rdwr__GB0                  |           1|     17650|
|2     |xdma_v4_1_0_vul_rdwr_eng__parameterized1   |           1|      8825|
|3     |xdma_v4_1_0_vul_rdwr__GB2                  |           1|      8982|
|4     |xdma_v4_1_0_vul_rdwr__parameterized0__GB0  |           1|     28566|
|5     |xdma_v4_1_0_vul_rdwr__parameterized0__GB1  |           1|      9679|
|6     |xdma_v4_1_0_vul_top__GC0                   |           1|     15755|
|7     |xdma_v4_1_0_dma_pcie_rc                    |           1|     13831|
|8     |xdma_v4_1_0_axidma_dcarb_v__parameterized2 |           1|      1552|
|9     |xdma_v4_1_0_dma_pcie_req__GB2              |           1|     17291|
|10    |xdma_v4_1_0_dma_pcie_req__GB3              |           1|      1571|
|11    |xdma_v4_1_0_dma_pcie_req__GB4              |           1|      1860|
|12    |xdma_v4_1_0_udma_top__GCB0                 |           1|     16755|
|13    |xdma_v4_1_0_udma_top__GCB1                 |           1|      1523|
|14    |xdma_v4_1_0_udma_top__GCB2                 |           1|     13092|
|15    |xdma_v4_1_0_udma_wrapper__GC0              |           1|         1|
|16    |shell_xdma_0_0_core_top__GC0               |           1|      6522|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/WRi_2/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/RDi_4/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/WRi_1/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/WRi_1/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/RDi_3/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/RDi_3/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/RDi_3/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_topi_11/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:18 ; elapsed = 00:07:38 . Memory (MB): peak = 3420.156 ; gain = 2110.984 ; free physical = 300 ; free virtual = 27297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |xdma_v4_1_0_vul_rdwr__GB0                  |           1|      9006|
|2     |xdma_v4_1_0_vul_rdwr_eng__parameterized1   |           1|      4821|
|3     |xdma_v4_1_0_vul_rdwr__GB2                  |           1|      4912|
|4     |xdma_v4_1_0_vul_rdwr__parameterized0__GB0  |           1|     14348|
|5     |xdma_v4_1_0_vul_rdwr__parameterized0__GB1  |           1|      5307|
|6     |xdma_v4_1_0_vul_top__GC0                   |           1|      7893|
|7     |xdma_v4_1_0_dma_pcie_rc                    |           1|      6520|
|8     |xdma_v4_1_0_axidma_dcarb_v__parameterized2 |           1|       632|
|9     |xdma_v4_1_0_dma_pcie_req__GB2              |           1|      8037|
|10    |xdma_v4_1_0_dma_pcie_req__GB3              |           1|       687|
|11    |xdma_v4_1_0_dma_pcie_req__GB4              |           1|       516|
|12    |xdma_v4_1_0_udma_top__GCB0                 |           1|      7584|
|13    |xdma_v4_1_0_udma_top__GCB1                 |           1|       737|
|14    |xdma_v4_1_0_udma_top__GCB2                 |           1|      6697|
|15    |xdma_v4_1_0_udma_wrapper__GC0              |           1|         1|
|16    |shell_xdma_0_0_core_top__GC0               |           1|      3919|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/wden_lite_ff . Fanout reduced from 257 to 86 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_hdr_ld_502 . Fanout reduced from 316 to 84 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_504 . Fanout reduced from 508 to 64 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_srcbyte_off_503 [4]. Fanout reduced from 688 to 230 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_srcbyte_off_503 [3]. Fanout reduced from 816 to 204 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_srcbyte_loff_503 [4]. Fanout reduced from 504 to 252 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_srcbyte_loff_503 [3]. Fanout reduced from 504 to 252 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/axi4mm_bridge_top_inst/clear . Fanout reduced from 1496 to 250 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_off_503 [3]. Fanout reduced from 443 to 111 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_shift_503 [0]. Fanout reduced from 574 to 115 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_shift_503 [1]. Fanout reduced from 634 to 127 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_shift_503 [2]. Fanout reduced from 610 to 122 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_loff_503 [4]. Fanout reduced from 527 to 106 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_aabyte_loff_503 [3]. Fanout reduced from 597 to 120 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_503 . Fanout reduced from 572 to 115 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102 . Fanout reduced from 256 to 128 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_502 . Fanout reduced from 317 to 89 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dat_vld_ff [0]. Fanout reduced from 342 to 114 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504 . Fanout reduced from 72 to 27 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/RdPtr [2]. Fanout reduced from 134 to 67 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/RdPtr [1]. Fanout reduced from 135 to 67 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rq/WTLP_DAT_FIFO/RdPtr [0]. Fanout reduced from 136 to 67 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en . Fanout reduced from 320 to 105 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_pack_shft_conti [0]. Fanout reduced from 475 to 119 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_pack_shft_conti [1]. Fanout reduced from 475 to 119 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_sop_loc [0]. Fanout reduced from 160 to 80 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_adr_offset [2]. Fanout reduced from 719 to 120 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_adr_offset [0]. Fanout reduced from 600 to 120 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_adr_offset [1]. Fanout reduced from 854 to 122 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4 . Fanout reduced from 291 to 97 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_dw_en [8]. Fanout reduced from 263 to 88 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3 . Fanout reduced from 536 to 107 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2 . Fanout reduced from 301 to 100 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr [1]. Fanout reduced from 170 to 56 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr [0]. Fanout reduced from 171 to 56 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1 . Fanout reduced from 275 to 90 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld . Fanout reduced from 550 to 110 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_eop . Fanout reduced from 458 to 115 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_pcie_req/dma_pcie_rc/rst0 . Fanout reduced from 4598 to 256 by creating 17 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff . Fanout reduced from 2650 to 238 by creating 11 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 211 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 226 to 43 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 108 to 36 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [0] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [0]. Fanout reduced from 1361 to 225 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 211 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 226 to 43 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 108 to 36 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [2] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [2]. Fanout reduced from 1361 to 225 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 211 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 226 to 43 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 108 to 36 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [1] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [1]. Fanout reduced from 1361 to 225 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 211 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 226 to 43 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 108 to 36 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [3] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff [3]. Fanout reduced from 1361 to 225 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 212 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 206 to 39 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 104 to 35 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [0] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [0]. Fanout reduced from 1351 to 223 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBufRdPtr_ff [0]. Fanout reduced from 143 to 70 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBufRdPtr_ff [1]. Fanout reduced from 142 to 70 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 128 on net \dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdDataBufRdPtr_ff [2]. Fanout reduced from 141 to 70 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 212 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_ld_901 . Fanout reduced from 206 to 39 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901 . Fanout reduced from 241 to 48 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/ctl_run_re . Fanout reduced from 104 to 35 by creating 2 replicas.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [1] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-4618] Found max_fanout attribute set to 256 on net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [1]. Fanout reduced from 1351 to 223 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301 . Fanout reduced from 212 to 42 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [2]. Fanout reduced from 67 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_adr [3]. Fanout reduced from 68 to 34 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 64 on net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/pclk_reg_wr . Fanout reduced from 132 to 37 by creating 3 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [3] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST/rrq_ld_901  is driving 8 big block pins (URAM, BRAM and DSP loads). Created 2 replicas of its driver. 
INFO: [Synth 8-6064] Net \dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff [2] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:34 ; elapsed = 00:07:56 . Memory (MB): peak = 3447.148 ; gain = 2137.977 ; free physical = 1484 ; free virtual = 28569
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:34 ; elapsed = 00:07:56 . Memory (MB): peak = 3447.148 ; gain = 2137.977 ; free physical = 1485 ; free virtual = 28569
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:45 ; elapsed = 00:08:07 . Memory (MB): peak = 3447.148 ; gain = 2137.977 ; free physical = 1460 ; free virtual = 28545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:46 ; elapsed = 00:08:08 . Memory (MB): peak = 3447.148 ; gain = 2137.977 ; free physical = 1461 ; free virtual = 28545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:49 ; elapsed = 00:08:11 . Memory (MB): peak = 3447.148 ; gain = 2137.977 ; free physical = 1452 ; free virtual = 28537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:49 ; elapsed = 00:08:12 . Memory (MB): peak = 3447.148 ; gain = 2137.977 ; free physical = 1452 ; free virtual = 28537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                   | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xdma_v4_1_0_udma_wrapper                      | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_503_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_v4_1_0_udma_wrapper                      | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_hdr_ld_502_reg  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top | gt_top_i/phy_rst_i/txprogdivreset_r_reg[3]                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top | gt_top_i/phy_rst_i/gtreset_r_reg[3]                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top | gt_top_i/phy_rst_i/userrdy_r_reg[3]                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top | gt_top_i/phy_rst_i/qpllpd_r_reg[3]                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top | ltssm_reg2_reg[5]                                                               | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+----------------------------------------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     5|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |   818|
|4     |GTHE3_CHANNEL |     8|
|5     |GTHE3_COMMON  |     2|
|6     |LUT1          |  1133|
|7     |LUT2          |  3139|
|8     |LUT3          |  8960|
|9     |LUT4          |  6699|
|10    |LUT5          |  7306|
|11    |LUT6          | 14037|
|12    |MUXF7         |   908|
|13    |MUXF8         |    64|
|14    |PCIE_3_1      |     1|
|15    |RAM16X1D      |    66|
|16    |RAM16X1S      |    13|
|17    |RAM32M16      |   473|
|18    |RAM32X1D      |    40|
|19    |RAM64X1S      |     9|
|20    |RAMB18E2_1    |     4|
|21    |RAMB18E2_2    |     8|
|22    |RAMB36E2      |     8|
|23    |RAMB36E2_1    |     1|
|24    |RAMB36E2_2    |    32|
|25    |RAMB36E2_4    |     8|
|26    |RAMB36E2_5    |     1|
|27    |RAMB36E2_6    |     2|
|28    |RAMB36E2_8    |     6|
|29    |RAMB36E2_9    |     5|
|30    |SRL16E        |    12|
|31    |FDCE          |    92|
|32    |FDPE          |    87|
|33    |FDRE          | 35697|
|34    |FDSE          |   320|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------+
|      |Instance                                                                                                                |Module                                                   |Cells |
+------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------+
|1     |top                                                                                                                     |                                                         | 79965|
|2     |  inst                                                                                                                  |shell_xdma_0_0_core_top                                  | 79965|
|3     |    udma_wrapper                                                                                                        |xdma_v4_1_0_udma_wrapper                                 | 75773|
|4     |      dma_top                                                                                                           |xdma_v4_1_0_udma_top                                     | 75740|
|5     |        axi4mm_bridge_top_inst                                                                                          |xdma_v4_1_0_axi4mm_bridge_top                            |  3791|
|6     |          axi4mm_axi_mm_master_top_inst                                                                                 |xdma_v4_1_0_axi4mm_axi_mm_master_top_br_v                |  3659|
|7     |            axi4mm_axi_mm_master_rd                                                                                     |xdma_v4_1_0_axi_mm_master_rd_br_v                        |  1345|
|8     |            axi4mm_axi_mm_master_wr_inst                                                                                |xdma_v4_1_0_axi_mm_master_wr_br_v                        |   789|
|9     |            axi4mm_axi_str_masterbr_rdtlp_inst                                                                          |xdma_v4_1_0_axi_str_masterbr_rdtlp_br_v                  |   873|
|10    |            axi4mm_axi_str_masterbridge_wrrd_inst                                                                       |xdma_v4_1_0_axi_str_masterbr_wrrd_br_v                   |   622|
|11    |          axi4mm_axi_mm_master_top_soft_dma_inst                                                                        |xdma_v4_1_0_axi4mm_axi_mm_master_top_soft                |   132|
|12    |        base                                                                                                            |xdma_v4_1_0_dma_base                                     |  2954|
|13    |          CFG_INST                                                                                                      |xdma_v4_1_0_vul_cfg                                      |   945|
|14    |          IRQ_INST                                                                                                      |xdma_v4_1_0_vul_irq                                      |  1520|
|15    |            usr_irq_xpm_cdc                                                                                             |xpm_cdc_single                                           |     4|
|16    |            arbirq                                                                                                      |xdma_v4_1_0_arbblock__parameterized2                     |   192|
|17    |              \genarb[0].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized16                   |    31|
|18    |              \genarb[1].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized17                   |    20|
|19    |              \genarb[2].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized18                   |    21|
|20    |              \genarb[3].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized19                   |    20|
|21    |              \genarb[4].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized20                   |    20|
|22    |              \genarb[5].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized21                   |    20|
|23    |              \genarb[6].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized22                   |    20|
|24    |              \genarb[7].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized23                   |    20|
|25    |              \genarb[8].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized24                   |    20|
|26    |            \msix_req.msix_ctl                                                                                          |xdma_v4_1_0_pcie_userapp_tgt_intr_ctrl                   |    38|
|27    |            \msix_req.pf0_msix_table                                                                                    |xdma_v4_1_0_udma_msix                                    |   501|
|28    |          TAR_BRDG                                                                                                      |xdma_v4_1_0_vul_tar                                      |   185|
|29    |          cq_axilt_slv                                                                                                  |xdma_v4_1_0_dma_axilt_slv                                |   165|
|30    |            DAT_FIFO                                                                                                    |xdma_v4_1_0_GenericFIFO__parameterized4_642              |    58|
|31    |            REQ_FIFO                                                                                                    |xdma_v4_1_0_GenericFIFO__parameterized3_643              |    56|
|32    |          usr_axilt_slv                                                                                                 |xdma_v4_1_0_dma_axilt_slv_641                            |   139|
|33    |            DAT_FIFO                                                                                                    |xdma_v4_1_0_GenericFIFO__parameterized4                  |    22|
|34    |            REQ_FIFO                                                                                                    |xdma_v4_1_0_GenericFIFO__parameterized3                  |    67|
|35    |        \dma_enable.aximm.dma_aximm                                                                                     |xdma_v4_1_0_dma_aximm                                    |  6689|
|36    |          axi4mm_axi_mm_master_rd                                                                                       |xdma_v4_1_0_axi_mm_master_omulti_rd_v                    |   434|
|37    |          axi4mm_axi_mm_master_wr                                                                                       |xdma_v4_1_0_axi_mm_master_omulti_wr_v                    |  5777|
|38    |            WPL_FIFO                                                                                                    |xdma_v4_1_0_GenericFIFOHead                              |   119|
|39    |            WTLP_DAT_FIFO                                                                                               |xdma_v4_1_0_GenericFIFO_640                              |    39|
|40    |          axidma_rrq_arb                                                                                                |xdma_v4_1_0_axidma_dcarb_v                               |   215|
|41    |            \Fifowhead.fifoInfo                                                                                         |xdma_v4_1_0_GenericFIFOAsync                             |   198|
|42    |            arbchnls                                                                                                    |xdma_v4_1_0_arbblock_635                                 |    17|
|43    |              \genarb[0].inst                                                                                           |xdma_v4_1_0_arbentity_636                                |     3|
|44    |              \genarb[1].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized0_637                |     3|
|45    |              \genarb[2].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized1_638                |     5|
|46    |              \genarb[3].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized2_639                |     6|
|47    |          axidma_wrq_arb                                                                                                |xdma_v4_1_0_axidma_dcarb_v__parameterized0               |   263|
|48    |            \Fifowhead.fifoInfo                                                                                         |xdma_v4_1_0_GenericFIFOAsync__parameterized0             |   246|
|49    |            arbchnls                                                                                                    |xdma_v4_1_0_arbblock_630                                 |    17|
|50    |              \genarb[0].inst                                                                                           |xdma_v4_1_0_arbentity_631                                |     3|
|51    |              \genarb[1].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized0_632                |     3|
|52    |              \genarb[2].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized1_633                |     5|
|53    |              \genarb[3].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized2_634                |     6|
|54    |        \dma_enable.vul_dma                                                                                             |xdma_v4_1_0_vul_top                                      | 46056|
|55    |          RD                                                                                                            |xdma_v4_1_0_vul_rdwr__parameterized0                     | 19029|
|56    |            \gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                    |xdma_v4_1_0_vul_rdwr_eng__parameterized3                 |  4521|
|57    |              DSC_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized2_627          |   393|
|58    |              RRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized1_628          |   309|
|59    |              WRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized3_629          |   392|
|60    |            \gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                    |xdma_v4_1_0_vul_rdwr_eng__parameterized4                 |  5034|
|61    |              DSC_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized2_624          |   393|
|62    |              RRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized1_625          |   307|
|63    |              WRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized3_626          |   377|
|64    |            \gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                                                    |xdma_v4_1_0_vul_rdwr_eng__parameterized5                 |  4417|
|65    |              DSC_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized2_621          |   393|
|66    |              RRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized1_622          |   307|
|67    |              WRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized3_623          |   265|
|68    |            \gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                                                    |xdma_v4_1_0_vul_rdwr_eng__parameterized6                 |  5056|
|69    |              DSC_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized2_618          |   394|
|70    |              RRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized1_619          |   303|
|71    |              WRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized3_620          |   262|
|72    |          WR                                                                                                            |xdma_v4_1_0_vul_rdwr                                     | 19764|
|73    |            \gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                    |xdma_v4_1_0_vul_rdwr_eng                                 |  6287|
|74    |              DSC_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized2_615          |   401|
|75    |              RRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized1_616          |   245|
|76    |              WRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized3_617          |   652|
|77    |            \gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST                                                                    |xdma_v4_1_0_vul_rdwr_eng__parameterized0                 |  4519|
|78    |              DSC_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized2_612          |   400|
|79    |              RRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized1_613          |   237|
|80    |              WRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized3_614          |   263|
|81    |            \gen_rdwr_loop[2].gen_rdwr_eng.RDWR_INST                                                                    |xdma_v4_1_0_vul_rdwr_eng__parameterized1                 |  4109|
|82    |              DSC_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized2_609          |   390|
|83    |              RRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized1_610          |   220|
|84    |              WRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized3_611          |   237|
|85    |            \gen_rdwr_loop[3].gen_rdwr_eng.RDWR_INST                                                                    |xdma_v4_1_0_vul_rdwr_eng__parameterized2                 |  4840|
|86    |              DSC_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized2              |   400|
|87    |              RRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized1_608          |   437|
|88    |              WRQ_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized3              |   263|
|89    |          \dsc_eng.DSC                                                                                                  |xdma_v4_1_0_vul_dsc_eng                                  |  7183|
|90    |            RRQ_FIFO                                                                                                    |xdma_v4_1_0_GenericFIFOHead__parameterized1              |   281|
|91    |        \dma_enable.wb_eng.dma_pcie_wb_eng                                                                              |xdma_v4_1_0_dma_wb_eng                                   |   549|
|92    |          WB_CHNL_FIFO                                                                                                  |xdma_v4_1_0_GenericFIFOHead__parameterized0              |    39|
|93    |          WB_DAT_FIFO                                                                                                   |xdma_v4_1_0_GenericFIFO__parameterized0                  |    59|
|94    |          axidma_wb_arb                                                                                                 |xdma_v4_1_0_axidma_dcarb_v__parameterized1               |   251|
|95    |            \Fifowhead.fifoInfo                                                                                         |xdma_v4_1_0_GenericFIFOAsync__parameterized1             |    74|
|96    |            arbchnls                                                                                                    |xdma_v4_1_0_arbblock__parameterized0                     |   177|
|97    |              \genarb[0].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized3                    |    20|
|98    |              \genarb[1].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized4                    |    21|
|99    |              \genarb[2].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized5                    |    21|
|100   |              \genarb[3].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized6                    |    21|
|101   |              \genarb[4].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized7                    |    21|
|102   |              \genarb[5].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized8                    |    27|
|103   |              \genarb[6].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized9                    |    23|
|104   |              \genarb[7].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized10                   |    23|
|105   |        dma_pcie_req                                                                                                    |xdma_v4_1_0_dma_pcie_req                                 | 15535|
|106   |          TAG_FIFO_EVEN                                                                                                 |xdma_v4_1_0_GenericFIFO__parameterized1                  |    36|
|107   |          TAG_FIFO_ODD                                                                                                  |xdma_v4_1_0_GenericFIFO__parameterized1_607              |    40|
|108   |          axidma_rrq_arb                                                                                                |xdma_v4_1_0_axidma_dcarb_v__parameterized2               |   685|
|109   |            \Fifowhead.fifoInfo                                                                                         |xdma_v4_1_0_GenericFIFOAsync__parameterized2             |   169|
|110   |            arbchnls                                                                                                    |xdma_v4_1_0_arbblock__parameterized1                     |    20|
|111   |              \genarb[0].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized11                   |     4|
|112   |              \genarb[1].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized12                   |     4|
|113   |              \genarb[2].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized13                   |     4|
|114   |              \genarb[3].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized14                   |     4|
|115   |              \genarb[4].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized15                   |     4|
|116   |          axidma_wrq_arb                                                                                                |xdma_v4_1_0_axidma_dcarb_v__parameterized3               |   221|
|117   |            \Fifowhead.fifoInfo                                                                                         |xdma_v4_1_0_GenericFIFOAsync__parameterized3             |   203|
|118   |            arbchnls                                                                                                    |xdma_v4_1_0_arbblock                                     |    18|
|119   |              \genarb[0].inst                                                                                           |xdma_v4_1_0_arbentity                                    |     3|
|120   |              \genarb[1].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized0                    |     3|
|121   |              \genarb[2].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized1                    |     6|
|122   |              \genarb[3].inst                                                                                           |xdma_v4_1_0_arbentity__parameterized2                    |     6|
|123   |          dma_pcie_rc                                                                                                   |xdma_v4_1_0_dma_pcie_rc                                  |  6462|
|124   |            u_dma_rc_mem_pfch                                                                                           |xdma_v4_1_0_dma_rc_mem_pfch                              |   377|
|125   |            u_mem_rc                                                                                                    |xdma_v4_1_0_mem_simple_dport_ram                         |     6|
|126   |          dma_pcie_rq                                                                                                   |xdma_v4_1_0_dma_pcie_rq                                  |  8068|
|127   |            RQ_FIFO                                                                                                     |xdma_v4_1_0_GenericFIFOHead2                             |  1329|
|128   |            WTLP_DAT_FIFO                                                                                               |xdma_v4_1_0_GenericFIFO                                  |   120|
|129   |            WTLP_HDR_FIFO                                                                                               |xdma_v4_1_0_GenericFIFO__parameterized2                  |    69|
|130   |        reset_cntrlr                                                                                                    |xdma_v4_1_0_axi4mm_axi_pcie_reset_cntrlr                 |     6|
|131   |        xdma_v4_1_0_axi_str_cq_if_inst                                                                                  |xdma_v4_1_0_axi_str_cq_if                                |    21|
|132   |        xdma_v4_1_0_axi_str_rq_if_inst                                                                                  |xdma_v4_1_0_axi_str_rq_if                                |    20|
|133   |        xdma_v4_1_0_pcie_cap_structure_inst                                                                             |xdma_v4_1_0_pcie_cap_structure                           |    59|
|134   |    ram_top                                                                                                             |xdma_v4_1_0_udma_ram_top                                 |    46|
|135   |      C2H_PCIE_DSC_CPLD_RAM                                                                                             |xdma_v4_1_0_mem_simple_dport_ram__parameterized5         |     6|
|136   |      MASTER_READ_BRAM                                                                                                  |xdma_v4_1_0_dma_bram_wrap__parameterized0__xdcDup__1     |     4|
|137   |        \genblk1[0].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_noreg_be__2                       |     1|
|138   |          U0                                                                                                            |blk_mem_gen_v8_4_1__parameterized1__2                    |     1|
|139   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth__parameterized0_602             |     1|
|140   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top__parameterized0_603                      |     1|
|141   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr__parameterized0_604             |     1|
|142   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized0_605               |     1|
|143   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized0_606             |     1|
|144   |        \genblk1[1].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_noreg_be__3                       |     1|
|145   |          U0                                                                                                            |blk_mem_gen_v8_4_1__parameterized1__3                    |     1|
|146   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth__parameterized0_597             |     1|
|147   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top__parameterized0_598                      |     1|
|148   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr__parameterized0_599             |     1|
|149   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized0_600               |     1|
|150   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized0_601             |     1|
|151   |        \genblk1[2].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_noreg_be__4                       |     1|
|152   |          U0                                                                                                            |blk_mem_gen_v8_4_1__parameterized1__4                    |     1|
|153   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth__parameterized0_592             |     1|
|154   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top__parameterized0_593                      |     1|
|155   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr__parameterized0_594             |     1|
|156   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized0_595               |     1|
|157   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized0_596             |     1|
|158   |        \genblk1[3].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_noreg_be__5                       |     1|
|159   |          U0                                                                                                            |blk_mem_gen_v8_4_1__parameterized1__5                    |     1|
|160   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth__parameterized0_587             |     1|
|161   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top__parameterized0_588                      |     1|
|162   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr__parameterized0_589             |     1|
|163   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized0_590               |     1|
|164   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized0_591             |     1|
|165   |      MASTER_WRITE_FIFO                                                                                                 |xdma_v4_1_0_dma_bram_wrap__parameterized0                |     4|
|166   |        \genblk1[0].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_noreg_be__6                       |     1|
|167   |          U0                                                                                                            |blk_mem_gen_v8_4_1__parameterized1__6                    |     1|
|168   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth__parameterized0_582             |     1|
|169   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top__parameterized0_583                      |     1|
|170   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr__parameterized0_584             |     1|
|171   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized0_585               |     1|
|172   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized0_586             |     1|
|173   |        \genblk1[1].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_noreg_be__7                       |     1|
|174   |          U0                                                                                                            |blk_mem_gen_v8_4_1__parameterized1__7                    |     1|
|175   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth__parameterized0_577             |     1|
|176   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top__parameterized0_578                      |     1|
|177   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr__parameterized0_579             |     1|
|178   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized0_580               |     1|
|179   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized0_581             |     1|
|180   |        \genblk1[2].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_noreg_be__8                       |     1|
|181   |          U0                                                                                                            |blk_mem_gen_v8_4_1__parameterized1__8                    |     1|
|182   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth__parameterized0_572             |     1|
|183   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top__parameterized0_573                      |     1|
|184   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr__parameterized0_574             |     1|
|185   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized0_575               |     1|
|186   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized0_576             |     1|
|187   |        \genblk1[3].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_noreg_be                          |     1|
|188   |          U0                                                                                                            |blk_mem_gen_v8_4_1__parameterized1                       |     1|
|189   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth__parameterized0                 |     1|
|190   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top__parameterized0                          |     1|
|191   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr__parameterized0                 |     1|
|192   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width__parameterized0                   |     1|
|193   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper__parameterized0                 |     1|
|194   |      \gen_c2h_bram.C2H_DAT0_FIFO                                                                                       |xdma_v4_1_0_dma_bram_wrap__xdcDup__1                     |     4|
|195   |        \genblk1[0].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__20                        |     1|
|196   |          U0                                                                                                            |blk_mem_gen_v8_4_1__20                                   |     1|
|197   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_567                             |     1|
|198   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_568                                      |     1|
|199   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_569                             |     1|
|200   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_570                               |     1|
|201   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_571                             |     1|
|202   |        \genblk1[1].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__21                        |     1|
|203   |          U0                                                                                                            |blk_mem_gen_v8_4_1__21                                   |     1|
|204   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_562                             |     1|
|205   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_563                                      |     1|
|206   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_564                             |     1|
|207   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_565                               |     1|
|208   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_566                             |     1|
|209   |        \genblk1[2].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__22                        |     1|
|210   |          U0                                                                                                            |blk_mem_gen_v8_4_1__22                                   |     1|
|211   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_557                             |     1|
|212   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_558                                      |     1|
|213   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_559                             |     1|
|214   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_560                               |     1|
|215   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_561                             |     1|
|216   |        \genblk1[3].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__23                        |     1|
|217   |          U0                                                                                                            |blk_mem_gen_v8_4_1__23                                   |     1|
|218   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_552                             |     1|
|219   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_553                                      |     1|
|220   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_554                             |     1|
|221   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_555                               |     1|
|222   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_556                             |     1|
|223   |      \gen_c2h_bram.C2H_DAT1_FIFO                                                                                       |xdma_v4_1_0_dma_bram_wrap__xdcDup__2                     |     4|
|224   |        \genblk1[0].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__16                        |     1|
|225   |          U0                                                                                                            |blk_mem_gen_v8_4_1__16                                   |     1|
|226   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_547                             |     1|
|227   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_548                                      |     1|
|228   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_549                             |     1|
|229   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_550                               |     1|
|230   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_551                             |     1|
|231   |        \genblk1[1].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__17                        |     1|
|232   |          U0                                                                                                            |blk_mem_gen_v8_4_1__17                                   |     1|
|233   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_542                             |     1|
|234   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_543                                      |     1|
|235   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_544                             |     1|
|236   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_545                               |     1|
|237   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_546                             |     1|
|238   |        \genblk1[2].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__18                        |     1|
|239   |          U0                                                                                                            |blk_mem_gen_v8_4_1__18                                   |     1|
|240   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_537                             |     1|
|241   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_538                                      |     1|
|242   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_539                             |     1|
|243   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_540                               |     1|
|244   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_541                             |     1|
|245   |        \genblk1[3].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__19                        |     1|
|246   |          U0                                                                                                            |blk_mem_gen_v8_4_1__19                                   |     1|
|247   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_532                             |     1|
|248   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_533                                      |     1|
|249   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_534                             |     1|
|250   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_535                               |     1|
|251   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_536                             |     1|
|252   |      \gen_c2h_bram.C2H_DAT2_FIFO                                                                                       |xdma_v4_1_0_dma_bram_wrap__xdcDup__3                     |     4|
|253   |        \genblk1[0].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__12                        |     1|
|254   |          U0                                                                                                            |blk_mem_gen_v8_4_1__12                                   |     1|
|255   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_527                             |     1|
|256   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_528                                      |     1|
|257   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_529                             |     1|
|258   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_530                               |     1|
|259   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_531                             |     1|
|260   |        \genblk1[1].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__13                        |     1|
|261   |          U0                                                                                                            |blk_mem_gen_v8_4_1__13                                   |     1|
|262   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_522                             |     1|
|263   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_523                                      |     1|
|264   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_524                             |     1|
|265   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_525                               |     1|
|266   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_526                             |     1|
|267   |        \genblk1[2].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__14                        |     1|
|268   |          U0                                                                                                            |blk_mem_gen_v8_4_1__14                                   |     1|
|269   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_517                             |     1|
|270   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_518                                      |     1|
|271   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_519                             |     1|
|272   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_520                               |     1|
|273   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_521                             |     1|
|274   |        \genblk1[3].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__15                        |     1|
|275   |          U0                                                                                                            |blk_mem_gen_v8_4_1__15                                   |     1|
|276   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_512                             |     1|
|277   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_513                                      |     1|
|278   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_514                             |     1|
|279   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_515                               |     1|
|280   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_516                             |     1|
|281   |      \gen_c2h_bram.C2H_DAT3_FIFO                                                                                       |xdma_v4_1_0_dma_bram_wrap__xdcDup__4                     |     4|
|282   |        \genblk1[0].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__8                         |     1|
|283   |          U0                                                                                                            |blk_mem_gen_v8_4_1__8                                    |     1|
|284   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_507                             |     1|
|285   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_508                                      |     1|
|286   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_509                             |     1|
|287   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_510                               |     1|
|288   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_511                             |     1|
|289   |        \genblk1[1].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__9                         |     1|
|290   |          U0                                                                                                            |blk_mem_gen_v8_4_1__9                                    |     1|
|291   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_502                             |     1|
|292   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_503                                      |     1|
|293   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_504                             |     1|
|294   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_505                               |     1|
|295   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_506                             |     1|
|296   |        \genblk1[2].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__10                        |     1|
|297   |          U0                                                                                                            |blk_mem_gen_v8_4_1__10                                   |     1|
|298   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_497                             |     1|
|299   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_498                                      |     1|
|300   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_499                             |     1|
|301   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_500                               |     1|
|302   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_501                             |     1|
|303   |        \genblk1[3].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__11                        |     1|
|304   |          U0                                                                                                            |blk_mem_gen_v8_4_1__11                                   |     1|
|305   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_492                             |     1|
|306   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_493                                      |     1|
|307   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_494                             |     1|
|308   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_495                               |     1|
|309   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_496                             |     1|
|310   |      \gen_h2c_bram.H2C_DAT0_FIFO                                                                                       |xdma_v4_1_0_dma_bram_wrap__xdcDup__5                     |     4|
|311   |        \genblk1[0].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__36                        |     1|
|312   |          U0                                                                                                            |blk_mem_gen_v8_4_1__36                                   |     1|
|313   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_487                             |     1|
|314   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_488                                      |     1|
|315   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_489                             |     1|
|316   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_490                               |     1|
|317   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_491                             |     1|
|318   |        \genblk1[1].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__37                        |     1|
|319   |          U0                                                                                                            |blk_mem_gen_v8_4_1__37                                   |     1|
|320   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_482                             |     1|
|321   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_483                                      |     1|
|322   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_484                             |     1|
|323   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_485                               |     1|
|324   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_486                             |     1|
|325   |        \genblk1[2].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__38                        |     1|
|326   |          U0                                                                                                            |blk_mem_gen_v8_4_1__38                                   |     1|
|327   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_477                             |     1|
|328   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_478                                      |     1|
|329   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_479                             |     1|
|330   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_480                               |     1|
|331   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_481                             |     1|
|332   |        \genblk1[3].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be                            |     1|
|333   |          U0                                                                                                            |blk_mem_gen_v8_4_1                                       |     1|
|334   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_472                             |     1|
|335   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_473                                      |     1|
|336   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_474                             |     1|
|337   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_475                               |     1|
|338   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_476                             |     1|
|339   |      \gen_h2c_bram.H2C_DAT1_FIFO                                                                                       |xdma_v4_1_0_dma_bram_wrap__xdcDup__6                     |     4|
|340   |        \genblk1[0].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__32                        |     1|
|341   |          U0                                                                                                            |blk_mem_gen_v8_4_1__32                                   |     1|
|342   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_467                             |     1|
|343   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_468                                      |     1|
|344   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_469                             |     1|
|345   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_470                               |     1|
|346   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_471                             |     1|
|347   |        \genblk1[1].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__33                        |     1|
|348   |          U0                                                                                                            |blk_mem_gen_v8_4_1__33                                   |     1|
|349   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_462                             |     1|
|350   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_463                                      |     1|
|351   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_464                             |     1|
|352   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_465                               |     1|
|353   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_466                             |     1|
|354   |        \genblk1[2].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__34                        |     1|
|355   |          U0                                                                                                            |blk_mem_gen_v8_4_1__34                                   |     1|
|356   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_457                             |     1|
|357   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_458                                      |     1|
|358   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_459                             |     1|
|359   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_460                               |     1|
|360   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_461                             |     1|
|361   |        \genblk1[3].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__35                        |     1|
|362   |          U0                                                                                                            |blk_mem_gen_v8_4_1__35                                   |     1|
|363   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_452                             |     1|
|364   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_453                                      |     1|
|365   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_454                             |     1|
|366   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_455                               |     1|
|367   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_456                             |     1|
|368   |      \gen_h2c_bram.H2C_DAT2_FIFO                                                                                       |xdma_v4_1_0_dma_bram_wrap__xdcDup__7                     |     4|
|369   |        \genblk1[0].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__28                        |     1|
|370   |          U0                                                                                                            |blk_mem_gen_v8_4_1__28                                   |     1|
|371   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_447                             |     1|
|372   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_448                                      |     1|
|373   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_449                             |     1|
|374   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_450                               |     1|
|375   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_451                             |     1|
|376   |        \genblk1[1].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__29                        |     1|
|377   |          U0                                                                                                            |blk_mem_gen_v8_4_1__29                                   |     1|
|378   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_442                             |     1|
|379   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_443                                      |     1|
|380   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_444                             |     1|
|381   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_445                               |     1|
|382   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_446                             |     1|
|383   |        \genblk1[2].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__30                        |     1|
|384   |          U0                                                                                                            |blk_mem_gen_v8_4_1__30                                   |     1|
|385   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_437                             |     1|
|386   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_438                                      |     1|
|387   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_439                             |     1|
|388   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_440                               |     1|
|389   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_441                             |     1|
|390   |        \genblk1[3].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__31                        |     1|
|391   |          U0                                                                                                            |blk_mem_gen_v8_4_1__31                                   |     1|
|392   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_432                             |     1|
|393   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_433                                      |     1|
|394   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_434                             |     1|
|395   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_435                               |     1|
|396   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_436                             |     1|
|397   |      \gen_h2c_bram.H2C_DAT3_FIFO                                                                                       |xdma_v4_1_0_dma_bram_wrap                                |     4|
|398   |        \genblk1[0].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__24                        |     1|
|399   |          U0                                                                                                            |blk_mem_gen_v8_4_1__24                                   |     1|
|400   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_427                             |     1|
|401   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_428                                      |     1|
|402   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_429                             |     1|
|403   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_430                               |     1|
|404   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_431                             |     1|
|405   |        \genblk1[1].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__25                        |     1|
|406   |          U0                                                                                                            |blk_mem_gen_v8_4_1__25                                   |     1|
|407   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_422                             |     1|
|408   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_423                                      |     1|
|409   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_424                             |     1|
|410   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_425                               |     1|
|411   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_426                             |     1|
|412   |        \genblk1[2].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__26                        |     1|
|413   |          U0                                                                                                            |blk_mem_gen_v8_4_1__26                                   |     1|
|414   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth_417                             |     1|
|415   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top_418                                      |     1|
|416   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr_419                             |     1|
|417   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width_420                               |     1|
|418   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper_421                             |     1|
|419   |        \genblk1[3].u_buffermem                                                                                         |xdma_v4_1_0_blk_mem_64_reg_be__27                        |     1|
|420   |          U0                                                                                                            |blk_mem_gen_v8_4_1__27                                   |     1|
|421   |            inst_blk_mem_gen                                                                                            |blk_mem_gen_v8_4_1_synth                                 |     1|
|422   |              \gnbram.gnativebmg.native_blk_mem_gen                                                                     |blk_mem_gen_top                                          |     1|
|423   |                \valid.cstr                                                                                             |blk_mem_gen_generic_cstr                                 |     1|
|424   |                  \ramloop[0].ram.r                                                                                     |blk_mem_gen_prim_width                                   |     1|
|425   |                    \prim_noinit.ram                                                                                    |blk_mem_gen_prim_wrapper                                 |     1|
|426   |    pcie3_ip_i                                                                                                          |shell_xdma_0_0_pcie3_ip                                  |  3854|
|427   |      inst                                                                                                              |shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top            |  3854|
|428   |        user_lnk_up_cdc                                                                                                 |xpm_cdc_async_rst                                        |     3|
|429   |        user_reset_cdc                                                                                                  |xpm_cdc_async_rst__parameterized0                        |     2|
|430   |        gt_top_i                                                                                                        |shell_xdma_0_0_pcie3_ip_phy_wrapper                      |  2599|
|431   |          \gt_wizard.gtwizard_top_i                                                                                     |shell_xdma_0_0_pcie3_ip_gtwizard_top                     |    34|
|432   |            shell_xdma_0_0_pcie3_ip_gt_i                                                                                |shell_xdma_0_0_pcie3_ip_gt                               |    10|
|433   |              inst                                                                                                      |shell_xdma_0_0_pcie3_ip_gt_gtwizard_top                  |    10|
|434   |                \gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst                                  |shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3                |    10|
|435   |                  \gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst          |shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper         |     4|
|436   |                    channel_inst                                                                                        |gtwizard_ultrascale_v1_7_3_gthe3_channel_416             |     4|
|437   |                  \gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst          |shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper_413     |     4|
|438   |                    channel_inst                                                                                        |gtwizard_ultrascale_v1_7_3_gthe3_channel                 |     4|
|439   |                  \gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst  |shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper          |     1|
|440   |                    common_inst                                                                                         |gtwizard_ultrascale_v1_7_3_gthe3_common_415              |     1|
|441   |                  \gen_gtwizard_gthe3.gen_common.gen_common_container[25].gen_enabled_common.gthe3_common_wrapper_inst  |shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper_414      |     1|
|442   |                    common_inst                                                                                         |gtwizard_ultrascale_v1_7_3_gthe3_common                  |     1|
|443   |          phy_clk_i                                                                                                     |shell_xdma_0_0_pcie3_ip_phy_clk                          |     3|
|444   |          \phy_lane[0].phy_rxeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_rxeq                         |   119|
|445   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_387                     |    15|
|446   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_411                |     5|
|447   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_412                |    10|
|448   |            sync_lffs                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_388     |    18|
|449   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_405                |     3|
|450   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_406                |     3|
|451   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_407                |     3|
|452   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_408                |     3|
|453   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_409                |     3|
|454   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_410                |     3|
|455   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2_389     |     9|
|456   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_402                |     3|
|457   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_403                |     3|
|458   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_404                |     3|
|459   |            sync_txcoeff                                                                                                |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_390     |    18|
|460   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_396                |     3|
|461   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_397                |     3|
|462   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_398                |     3|
|463   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_399                |     3|
|464   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_400                |     3|
|465   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_401                |     3|
|466   |            sync_txpreset                                                                                               |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_391     |    12|
|467   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_392                |     3|
|468   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_393                |     3|
|469   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_394                |     3|
|470   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_395                |     3|
|471   |          \phy_lane[0].phy_txeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_txeq                         |   157|
|472   |            sync_coeff                                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_372     |    31|
|473   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_381                |     7|
|474   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_382                |     5|
|475   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_383                |     5|
|476   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_384                |     5|
|477   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_385                |     5|
|478   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_386                |     4|
|479   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_373                     |    12|
|480   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_379                |     3|
|481   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_380                |     9|
|482   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_374     |    12|
|483   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_375                |     3|
|484   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_376                |     3|
|485   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_377                |     3|
|486   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_378                |     3|
|487   |          \phy_lane[1].phy_rxeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_rxeq_7                       |   119|
|488   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_346                     |    15|
|489   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_370                |     5|
|490   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_371                |    10|
|491   |            sync_lffs                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_347     |    18|
|492   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_364                |     3|
|493   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_365                |     3|
|494   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_366                |     3|
|495   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_367                |     3|
|496   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_368                |     3|
|497   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_369                |     3|
|498   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2_348     |     9|
|499   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_361                |     3|
|500   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_362                |     3|
|501   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_363                |     3|
|502   |            sync_txcoeff                                                                                                |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_349     |    18|
|503   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_355                |     3|
|504   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_356                |     3|
|505   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_357                |     3|
|506   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_358                |     3|
|507   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_359                |     3|
|508   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_360                |     3|
|509   |            sync_txpreset                                                                                               |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_350     |    12|
|510   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_351                |     3|
|511   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_352                |     3|
|512   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_353                |     3|
|513   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_354                |     3|
|514   |          \phy_lane[1].phy_txeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_txeq_8                       |   157|
|515   |            sync_coeff                                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_331     |    31|
|516   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_340                |     7|
|517   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_341                |     5|
|518   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_342                |     5|
|519   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_343                |     5|
|520   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_344                |     5|
|521   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_345                |     4|
|522   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_332                     |    12|
|523   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_338                |     3|
|524   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_339                |     9|
|525   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_333     |    12|
|526   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_334                |     3|
|527   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_335                |     3|
|528   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_336                |     3|
|529   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_337                |     3|
|530   |          \phy_lane[2].phy_rxeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_rxeq_9                       |   119|
|531   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_305                     |    15|
|532   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_329                |     5|
|533   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_330                |    10|
|534   |            sync_lffs                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_306     |    18|
|535   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_323                |     3|
|536   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_324                |     3|
|537   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_325                |     3|
|538   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_326                |     3|
|539   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_327                |     3|
|540   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_328                |     3|
|541   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2_307     |     9|
|542   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_320                |     3|
|543   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_321                |     3|
|544   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_322                |     3|
|545   |            sync_txcoeff                                                                                                |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_308     |    18|
|546   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_314                |     3|
|547   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_315                |     3|
|548   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_316                |     3|
|549   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_317                |     3|
|550   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_318                |     3|
|551   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_319                |     3|
|552   |            sync_txpreset                                                                                               |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_309     |    12|
|553   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_310                |     3|
|554   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_311                |     3|
|555   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_312                |     3|
|556   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_313                |     3|
|557   |          \phy_lane[2].phy_txeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_txeq_10                      |   157|
|558   |            sync_coeff                                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_290     |    31|
|559   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_299                |     7|
|560   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_300                |     5|
|561   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_301                |     5|
|562   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_302                |     5|
|563   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_303                |     5|
|564   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_304                |     4|
|565   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_291                     |    12|
|566   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_297                |     3|
|567   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_298                |     9|
|568   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_292     |    12|
|569   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_293                |     3|
|570   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_294                |     3|
|571   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_295                |     3|
|572   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_296                |     3|
|573   |          \phy_lane[3].phy_rxeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_rxeq_11                      |   119|
|574   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_264                     |    15|
|575   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_288                |     5|
|576   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_289                |    10|
|577   |            sync_lffs                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_265     |    18|
|578   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_282                |     3|
|579   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_283                |     3|
|580   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_284                |     3|
|581   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_285                |     3|
|582   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_286                |     3|
|583   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_287                |     3|
|584   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2_266     |     9|
|585   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_279                |     3|
|586   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_280                |     3|
|587   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_281                |     3|
|588   |            sync_txcoeff                                                                                                |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_267     |    18|
|589   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_273                |     3|
|590   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_274                |     3|
|591   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_275                |     3|
|592   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_276                |     3|
|593   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_277                |     3|
|594   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_278                |     3|
|595   |            sync_txpreset                                                                                               |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_268     |    12|
|596   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_269                |     3|
|597   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_270                |     3|
|598   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_271                |     3|
|599   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_272                |     3|
|600   |          \phy_lane[3].phy_txeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_txeq_12                      |   157|
|601   |            sync_coeff                                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_249     |    31|
|602   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_258                |     7|
|603   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_259                |     5|
|604   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_260                |     5|
|605   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_261                |     5|
|606   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_262                |     5|
|607   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_263                |     4|
|608   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_250                     |    12|
|609   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_256                |     3|
|610   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_257                |     9|
|611   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_251     |    12|
|612   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_252                |     3|
|613   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_253                |     3|
|614   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_254                |     3|
|615   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_255                |     3|
|616   |          \phy_lane[4].phy_rxeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_rxeq_13                      |   119|
|617   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_223                     |    15|
|618   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_247                |     5|
|619   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_248                |    10|
|620   |            sync_lffs                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_224     |    18|
|621   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_241                |     3|
|622   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_242                |     3|
|623   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_243                |     3|
|624   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_244                |     3|
|625   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_245                |     3|
|626   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_246                |     3|
|627   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2_225     |     9|
|628   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_238                |     3|
|629   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_239                |     3|
|630   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_240                |     3|
|631   |            sync_txcoeff                                                                                                |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_226     |    18|
|632   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_232                |     3|
|633   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_233                |     3|
|634   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_234                |     3|
|635   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_235                |     3|
|636   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_236                |     3|
|637   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_237                |     3|
|638   |            sync_txpreset                                                                                               |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_227     |    12|
|639   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_228                |     3|
|640   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_229                |     3|
|641   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_230                |     3|
|642   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_231                |     3|
|643   |          \phy_lane[4].phy_txeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_txeq_14                      |   157|
|644   |            sync_coeff                                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_208     |    31|
|645   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_217                |     7|
|646   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_218                |     5|
|647   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_219                |     5|
|648   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_220                |     5|
|649   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_221                |     5|
|650   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_222                |     4|
|651   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_209                     |    12|
|652   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_215                |     3|
|653   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_216                |     9|
|654   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_210     |    12|
|655   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_211                |     3|
|656   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_212                |     3|
|657   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_213                |     3|
|658   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_214                |     3|
|659   |          \phy_lane[5].phy_rxeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_rxeq_15                      |   119|
|660   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_182                     |    15|
|661   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_206                |     5|
|662   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_207                |    10|
|663   |            sync_lffs                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_183     |    18|
|664   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_200                |     3|
|665   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_201                |     3|
|666   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_202                |     3|
|667   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_203                |     3|
|668   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_204                |     3|
|669   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_205                |     3|
|670   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2_184     |     9|
|671   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_197                |     3|
|672   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_198                |     3|
|673   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_199                |     3|
|674   |            sync_txcoeff                                                                                                |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_185     |    18|
|675   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_191                |     3|
|676   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_192                |     3|
|677   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_193                |     3|
|678   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_194                |     3|
|679   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_195                |     3|
|680   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_196                |     3|
|681   |            sync_txpreset                                                                                               |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_186     |    12|
|682   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_187                |     3|
|683   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_188                |     3|
|684   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_189                |     3|
|685   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_190                |     3|
|686   |          \phy_lane[5].phy_txeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_txeq_16                      |   157|
|687   |            sync_coeff                                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_167     |    31|
|688   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_176                |     7|
|689   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_177                |     5|
|690   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_178                |     5|
|691   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_179                |     5|
|692   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_180                |     5|
|693   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_181                |     4|
|694   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_168                     |    12|
|695   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_174                |     3|
|696   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_175                |     9|
|697   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_169     |    12|
|698   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_170                |     3|
|699   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_171                |     3|
|700   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_172                |     3|
|701   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_173                |     3|
|702   |          \phy_lane[6].phy_rxeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_rxeq_17                      |   119|
|703   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_141                     |    15|
|704   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_165                |     5|
|705   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_166                |    10|
|706   |            sync_lffs                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_142     |    18|
|707   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_159                |     3|
|708   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_160                |     3|
|709   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_161                |     3|
|710   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_162                |     3|
|711   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_163                |     3|
|712   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_164                |     3|
|713   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2_143     |     9|
|714   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_156                |     3|
|715   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_157                |     3|
|716   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_158                |     3|
|717   |            sync_txcoeff                                                                                                |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_144     |    18|
|718   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_150                |     3|
|719   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_151                |     3|
|720   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_152                |     3|
|721   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_153                |     3|
|722   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_154                |     3|
|723   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_155                |     3|
|724   |            sync_txpreset                                                                                               |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_145     |    12|
|725   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_146                |     3|
|726   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_147                |     3|
|727   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_148                |     3|
|728   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_149                |     3|
|729   |          \phy_lane[6].phy_txeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_txeq_18                      |   157|
|730   |            sync_coeff                                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_126     |    31|
|731   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_135                |     7|
|732   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_136                |     5|
|733   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_137                |     5|
|734   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_138                |     5|
|735   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_139                |     5|
|736   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_140                |     4|
|737   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_127                     |    12|
|738   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_133                |     3|
|739   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_134                |     9|
|740   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_128     |    12|
|741   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_129                |     3|
|742   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_130                |     3|
|743   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_131                |     3|
|744   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_132                |     3|
|745   |          \phy_lane[7].phy_rxeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_rxeq_19                      |   119|
|746   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync_101                     |    15|
|747   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_124                |     5|
|748   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_125                |    10|
|749   |            sync_lffs                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_102     |    18|
|750   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_118                |     3|
|751   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_119                |     3|
|752   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_120                |     3|
|753   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_121                |     3|
|754   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_122                |     3|
|755   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_123                |     3|
|756   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized2         |     9|
|757   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_115                |     3|
|758   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_116                |     3|
|759   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_117                |     3|
|760   |            sync_txcoeff                                                                                                |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1_103     |    18|
|761   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_109                |     3|
|762   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_110                |     3|
|763   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_111                |     3|
|764   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_112                |     3|
|765   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_113                |     3|
|766   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_114                |     3|
|767   |            sync_txpreset                                                                                               |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0_104     |    12|
|768   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_105                |     3|
|769   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_106                |     3|
|770   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_107                |     3|
|771   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_108                |     3|
|772   |          \phy_lane[7].phy_txeq_i                                                                                       |shell_xdma_0_0_pcie3_ip_phy_txeq_20                      |   157|
|773   |            sync_coeff                                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized1         |    31|
|774   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_95                 |     7|
|775   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_96                 |     5|
|776   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_97                 |     5|
|777   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_98                 |     5|
|778   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_99                 |     5|
|779   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_100                |     4|
|780   |            sync_ctrl                                                                                                   |shell_xdma_0_0_pcie3_ip_phy_sync                         |    12|
|781   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_93                 |     3|
|782   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_94                 |     9|
|783   |            sync_preset                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized0         |    12|
|784   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell                    |     3|
|785   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_90                 |     3|
|786   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_91                 |     3|
|787   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell_92                 |     3|
|788   |          phy_rst_i                                                                                                     |shell_xdma_0_0_pcie3_ip_phy_rst                          |   352|
|789   |            sync_cplllock                                                                                               |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3         |    33|
|790   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_82 |     5|
|791   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_83 |     4|
|792   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_84 |     4|
|793   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_85 |     4|
|794   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_86 |     4|
|795   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_87 |     4|
|796   |              \sync_vec[6].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_88 |     4|
|797   |              \sync_vec[7].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_89 |     4|
|798   |            sync_gtpowergood                                                                                            |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3_21      |    36|
|799   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_74 |     5|
|800   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_75 |     4|
|801   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_76 |     4|
|802   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_77 |     4|
|803   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_78 |     4|
|804   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_79 |     7|
|805   |              \sync_vec[6].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_80 |     4|
|806   |              \sync_vec[7].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_81 |     4|
|807   |            sync_phystatus                                                                                              |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3_22      |    37|
|808   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_66 |     4|
|809   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_67 |     4|
|810   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_68 |     4|
|811   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_69 |     5|
|812   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_70 |     8|
|813   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_71 |     4|
|814   |              \sync_vec[6].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_72 |     4|
|815   |              \sync_vec[7].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_73 |     4|
|816   |            sync_prst_n                                                                                                 |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized5_23      |     4|
|817   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_65 |     4|
|818   |            sync_qpll0lock                                                                                              |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized4         |     8|
|819   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_63 |     4|
|820   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_64 |     4|
|821   |            sync_qpll1lock                                                                                              |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized4_24      |    11|
|822   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_61 |     4|
|823   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_62 |     7|
|824   |            sync_rxresetdone                                                                                            |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3_25      |    34|
|825   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_53 |     4|
|826   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_54 |     4|
|827   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_55 |     4|
|828   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_56 |     5|
|829   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_57 |     4|
|830   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_58 |     4|
|831   |              \sync_vec[6].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_59 |     4|
|832   |              \sync_vec[7].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_60 |     5|
|833   |            sync_txprogdivresetdone                                                                                     |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3_26      |    35|
|834   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_45 |     7|
|835   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_46 |     4|
|836   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_47 |     4|
|837   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_48 |     4|
|838   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_49 |     4|
|839   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_50 |     4|
|840   |              \sync_vec[6].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_51 |     4|
|841   |              \sync_vec[7].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_52 |     4|
|842   |            sync_txresetdone                                                                                            |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3_27      |    35|
|843   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_37 |     4|
|844   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_38 |     5|
|845   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_39 |     4|
|846   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_40 |     4|
|847   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_41 |     4|
|848   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_42 |     4|
|849   |              \sync_vec[6].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_43 |     4|
|850   |              \sync_vec[7].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_44 |     6|
|851   |            sync_txsync_done                                                                                            |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized3_28      |    40|
|852   |              \sync_vec[0].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_29 |     4|
|853   |              \sync_vec[1].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_30 |     5|
|854   |              \sync_vec[2].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_31 |     4|
|855   |              \sync_vec[3].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_32 |     4|
|856   |              \sync_vec[4].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_33 |    11|
|857   |              \sync_vec[5].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_34 |     4|
|858   |              \sync_vec[6].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_35 |     4|
|859   |              \sync_vec[7].sync_cell_i                                                                                  |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0_36 |     4|
|860   |        pcie3_uscale_top_inst                                                                                           |shell_xdma_0_0_pcie3_ip_pcie3_uscale_top                 |  1165|
|861   |          init_ctrl_inst                                                                                                |shell_xdma_0_0_pcie3_ip_init_ctrl                        |    18|
|862   |          pcie3_uscale_wrapper_inst                                                                                     |shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper             |    27|
|863   |            bram_inst                                                                                                   |shell_xdma_0_0_pcie3_ip_bram                             |    14|
|864   |              bram_cpl_inst                                                                                             |shell_xdma_0_0_pcie3_ip_bram_cpl                         |     8|
|865   |                \CPL_FIFO_16KB.bram_16k_inst                                                                            |shell_xdma_0_0_pcie3_ip_bram_16k                         |     8|
|866   |              bram_rep_inst                                                                                             |shell_xdma_0_0_pcie3_ip_bram_rep                         |     2|
|867   |                bram_rep_8k_inst                                                                                        |shell_xdma_0_0_pcie3_ip_bram_rep_8k                      |     2|
|868   |              bram_req_inst                                                                                             |shell_xdma_0_0_pcie3_ip_bram_req                         |     4|
|869   |                bram_req_8k_inst                                                                                        |shell_xdma_0_0_pcie3_ip_bram_req_8k                      |     4|
|870   |          pipe_pipeline_inst                                                                                            |shell_xdma_0_0_pcie3_ip_pipe_pipeline                    |  1078|
|871   |            \pipe_2_lane.pipe_lane_1_inst                                                                               |shell_xdma_0_0_pcie3_ip_pipe_lane                        |   133|
|872   |            \pipe_4_lane.pipe_lane_2_inst                                                                               |shell_xdma_0_0_pcie3_ip_pipe_lane_0                      |   133|
|873   |            \pipe_4_lane.pipe_lane_3_inst                                                                               |shell_xdma_0_0_pcie3_ip_pipe_lane_1                      |   133|
|874   |            \pipe_8_lane.pipe_lane_4_inst                                                                               |shell_xdma_0_0_pcie3_ip_pipe_lane_2                      |   133|
|875   |            \pipe_8_lane.pipe_lane_5_inst                                                                               |shell_xdma_0_0_pcie3_ip_pipe_lane_3                      |   133|
|876   |            \pipe_8_lane.pipe_lane_6_inst                                                                               |shell_xdma_0_0_pcie3_ip_pipe_lane_4                      |   133|
|877   |            \pipe_8_lane.pipe_lane_7_inst                                                                               |shell_xdma_0_0_pcie3_ip_pipe_lane_5                      |   133|
|878   |            pipe_lane_0_inst                                                                                            |shell_xdma_0_0_pcie3_ip_pipe_lane_6                      |   135|
|879   |            pipe_misc_inst                                                                                              |shell_xdma_0_0_pcie3_ip_pipe_misc                        |    12|
|880   |          tph_tbl_inst                                                                                                  |shell_xdma_0_0_pcie3_ip_tph_tbl                          |    42|
|881   |        rxcdrhold_i                                                                                                     |shell_xdma_0_0_pcie3_ip_rxcdrhold                        |     9|
|882   |          sync_rxcdrhold_req                                                                                            |shell_xdma_0_0_pcie3_ip_phy_sync__parameterized5         |     5|
|883   |            \sync_vec[0].sync_cell_i                                                                                    |shell_xdma_0_0_pcie3_ip_phy_sync_cell__parameterized0    |     5|
+------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:49 ; elapsed = 00:08:12 . Memory (MB): peak = 3447.148 ; gain = 2137.977 ; free physical = 1452 ; free virtual = 28537
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35367 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:16 ; elapsed = 00:07:38 . Memory (MB): peak = 3451.059 ; gain = 1264.609 ; free physical = 6665 ; free virtual = 33750
Synthesis Optimization Complete : Time (s): cpu = 00:06:50 ; elapsed = 00:08:16 . Memory (MB): peak = 3451.059 ; gain = 2141.887 ; free physical = 6699 ; free virtual = 33750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie3_ip_i/inst/user_lnk_up_cdc'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie3_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie3_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/pcie3_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 601 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 66 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 473 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 40 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
1057 Infos, 536 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:16 ; elapsed = 00:08:37 . Memory (MB): peak = 3800.773 ; gain = 2523.176 ; free physical = 7118 ; free virtual = 34170
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xdma_0_0_synth_1/shell_xdma_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 3824.785 ; gain = 24.012 ; free physical = 7088 ; free virtual = 34157
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3824.785 ; gain = 0.000 ; free physical = 7031 ; free virtual = 34163
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/shell_xdma_0_0.xci
INFO: [Coretcl 2-1174] Renamed 882 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xdma_0_0_synth_1/shell_xdma_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 3824.785 ; gain = 0.000 ; free physical = 7011 ; free virtual = 34162
INFO: [runtcl-4] Executing : report_utilization -file shell_xdma_0_0_utilization_synth.rpt -pb shell_xdma_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 3824.785 ; gain = 0.000 ; free physical = 7012 ; free virtual = 34162
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3824.785 ; gain = 0.000 ; free physical = 6938 ; free virtual = 34168
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:22:32 2018...
[Thu May 10 11:22:33 2018] shell_xdma_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:40:02 ; elapsed = 00:07:19 . Memory (MB): peak = 7423.754 ; gain = 0.000 ; free physical = 8928 ; free virtual = 35941
## wait_on_run shell_util_ds_buf_0_synth_1
[Thu May 10 11:22:33 2018] Waiting for shell_util_ds_buf_0_synth_1 to finish...

*** Running vivado
    with args -log shell_util_ds_buf_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_util_ds_buf_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_util_ds_buf_0.tcl -notrace
Command: synth_design -top shell_util_ds_buf_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12653 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1348.453 ; gain = 76.000 ; free physical = 2601 ; free virtual = 32937
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shell_util_ds_buf_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/synth/shell_util_ds_buf_0.vhd:65]
	Parameter C_BUF_TYPE bound to: ibufdsgte3 - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/synth/shell_util_ds_buf_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:128]
	Parameter C_BUF_TYPE bound to: ibufdsgte3 - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'IBUFDS_GTE3_I' to cell 'IBUFDS_GTE3' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:195]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:100]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:105]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:109]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:114]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/util_ds_buf.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'shell_util_ds_buf_0' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/synth/shell_util_ds_buf_0.vhd:65]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_IO[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_IN[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_T[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CEMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLR[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLRMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[2]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[1]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 2754 ; free virtual = 33096
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 2754 ; free virtual = 33096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.062 ; gain = 120.609 ; free physical = 2754 ; free virtual = 33096
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0_board.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0.xdc] for cell 'U0'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0.xdc] for cell 'U0'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_ds_buf_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_ds_buf_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1999.605 ; gain = 1.000 ; free physical = 2500 ; free virtual = 32836
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1999.605 ; gain = 727.152 ; free physical = 2455 ; free virtual = 32788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1999.605 ; gain = 727.152 ; free physical = 2455 ; free virtual = 32788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_ds_buf_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1999.605 ; gain = 727.152 ; free physical = 2459 ; free virtual = 32792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1999.605 ; gain = 727.152 ; free physical = 2447 ; free virtual = 32780
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_IO[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_IN[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_T[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CEMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLR[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLRMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[2]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[1]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1999.605 ; gain = 727.152 ; free physical = 2436 ; free virtual = 32770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.887 ; gain = 947.434 ; free physical = 1087 ; free virtual = 31428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.887 ; gain = 947.434 ; free physical = 1087 ; free virtual = 31428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.887 ; gain = 947.434 ; free physical = 1087 ; free virtual = 31428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.887 ; gain = 947.434 ; free physical = 1037 ; free virtual = 31379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.887 ; gain = 947.434 ; free physical = 1037 ; free virtual = 31379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.887 ; gain = 947.434 ; free physical = 1037 ; free virtual = 31379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.887 ; gain = 947.434 ; free physical = 1037 ; free virtual = 31379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.887 ; gain = 947.434 ; free physical = 1037 ; free virtual = 31379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.887 ; gain = 947.434 ; free physical = 1037 ; free virtual = 31379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |IBUFDS_GTE3 |     1|
+------+------------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |     1|
|2     |  U0     |util_ds_buf |     1|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.887 ; gain = 947.434 ; free physical = 1037 ; free virtual = 31379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 2219.887 ; gain = 340.891 ; free physical = 1054 ; free virtual = 31395
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2219.895 ; gain = 947.434 ; free physical = 1063 ; free virtual = 31405
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.637 ; gain = 1029.758 ; free physical = 1038 ; free virtual = 31379
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_ds_buf_0_synth_1/shell_util_ds_buf_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_util_ds_buf_0/shell_util_ds_buf_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_util_ds_buf_0_synth_1/shell_util_ds_buf_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_util_ds_buf_0_utilization_synth.rpt -pb shell_util_ds_buf_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2274.637 ; gain = 0.000 ; free physical = 1051 ; free virtual = 31392
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:14:36 2018...
[Thu May 10 11:22:33 2018] shell_util_ds_buf_0_synth_1 finished
## wait_on_run shell_tx_register_slice_0_0_synth_1
[Thu May 10 11:22:33 2018] Waiting for shell_tx_register_slice_0_0_synth_1 to finish...

*** Running vivado
    with args -log shell_tx_register_slice_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_tx_register_slice_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_tx_register_slice_0_0.tcl -notrace
Command: synth_design -top shell_tx_register_slice_0_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13061 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1349.457 ; gain = 77.000 ; free physical = 2613 ; free virtual = 32948
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_tx_register_slice_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_tx_register_slice_0_0/synth/shell_tx_register_slice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_16_axis_register_slice' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/000e/hdl/axis_register_slice_v1_1_vl_rfs.v:2254]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_16_axisc_register_slice' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/000e/hdl/axis_register_slice_v1_1_vl_rfs.v:1443]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/000e/hdl/axis_register_slice_v1_1_vl_rfs.v:1635]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_16_axisc_register_slice' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/000e/hdl/axis_register_slice_v1_1_vl_rfs.v:1443]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (3#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_16_axis_register_slice' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/000e/hdl/axis_register_slice_v1_1_vl_rfs.v:2254]
INFO: [Synth 8-6155] done synthesizing module 'shell_tx_register_slice_0_0' (5#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_tx_register_slice_0_0/synth/shell_tx_register_slice_0_0.v:57]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axisc_register_slice has unconnected port ACLK2X
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[7]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[6]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[5]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[4]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[3]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[2]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[1]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TID[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TDEST[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.066 ; gain = 121.609 ; free physical = 2551 ; free virtual = 32887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.066 ; gain = 121.609 ; free physical = 2521 ; free virtual = 32857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.066 ; gain = 121.609 ; free physical = 2521 ; free virtual = 32857
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_tx_register_slice_0_0/shell_tx_register_slice_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_tx_register_slice_0_0/shell_tx_register_slice_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_register_slice_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_register_slice_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_tx_register_slice_0_0/shell_tx_register_slice_0_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_tx_register_slice_0_0/shell_tx_register_slice_0_0_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2084.391 ; gain = 1.000 ; free physical = 2411 ; free virtual = 32745
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2084.391 ; gain = 811.934 ; free physical = 2268 ; free virtual = 32608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2084.391 ; gain = 811.934 ; free physical = 2268 ; free virtual = 32608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_register_slice_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2084.391 ; gain = 811.934 ; free physical = 2269 ; free virtual = 32609
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2084.391 ; gain = 811.934 ; free physical = 2259 ; free virtual = 32599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_register_slice_v1_1_16_axisc_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_register_slice_v1_1_16_axis_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[7]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[6]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[5]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[4]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tid[0]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_16_axis_register_slice has unconnected port s_axis_tuser[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2084.391 ; gain = 811.934 ; free physical = 2246 ; free virtual = 32588
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2239.828 ; gain = 967.371 ; free physical = 1012 ; free virtual = 31366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2248.844 ; gain = 976.387 ; free physical = 1011 ; free virtual = 31365
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2258.859 ; gain = 986.402 ; free physical = 1008 ; free virtual = 31362
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2258.859 ; gain = 986.402 ; free physical = 1003 ; free virtual = 31357
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2258.859 ; gain = 986.402 ; free physical = 1003 ; free virtual = 31357
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2258.859 ; gain = 986.402 ; free physical = 1003 ; free virtual = 31357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2258.859 ; gain = 986.402 ; free physical = 1003 ; free virtual = 31357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2258.859 ; gain = 986.402 ; free physical = 1003 ; free virtual = 31357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2258.859 ; gain = 986.402 ; free physical = 1003 ; free virtual = 31357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |    73|
|3     |LUT4 |     6|
|4     |LUT5 |     1|
|5     |FDRE |   151|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+-------------------------------------------------+------+
|      |Instance                   |Module                                           |Cells |
+------+---------------------------+-------------------------------------------------+------+
|1     |top                        |                                                 |   232|
|2     |  inst                     |axis_register_slice_v1_1_16_axis_register_slice  |   232|
|3     |    axisc_register_slice_0 |axis_register_slice_v1_1_16_axisc_register_slice |   230|
+------+---------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2258.859 ; gain = 986.402 ; free physical = 1003 ; free virtual = 31357
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2258.859 ; gain = 296.078 ; free physical = 1023 ; free virtual = 31377
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2258.867 ; gain = 986.402 ; free physical = 1032 ; free virtual = 31387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2323.766 ; gain = 1082.883 ; free physical = 990 ; free virtual = 31344
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_register_slice_0_0_synth_1/shell_tx_register_slice_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_tx_register_slice_0_0/shell_tx_register_slice_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_register_slice_0_0_synth_1/shell_tx_register_slice_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_tx_register_slice_0_0_utilization_synth.rpt -pb shell_tx_register_slice_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2347.777 ; gain = 0.000 ; free physical = 1011 ; free virtual = 31364
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:15:55 2018...
[Thu May 10 11:22:33 2018] shell_tx_register_slice_0_0_synth_1 finished
## wait_on_run shell_axi_10g_ethernet_0_0_synth_1
[Thu May 10 11:22:33 2018] Waiting for shell_axi_10g_ethernet_0_0_synth_1 to finish...

*** Running vivado
    with args -log shell_axi_10g_ethernet_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_axi_10g_ethernet_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_axi_10g_ethernet_0_0.tcl -notrace
Command: synth_design -top shell_axi_10g_ethernet_0_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12473 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1367.465 ; gain = 85.000 ; free physical = 3170 ; free virtual = 33502
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_axi_10g_ethernet_0_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/synth/shell_axi_10g_ethernet_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/synth/bd_01e2.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_dcm_locked_driver_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/.Xil/Vivado-12368-ug239/realtime/bd_01e2_dcm_locked_driver_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_dcm_locked_driver_0' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/.Xil/Vivado-12368-ug239/realtime/bd_01e2_dcm_locked_driver_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_pma_pmd_type_driver_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/.Xil/Vivado-12368-ug239/realtime/bd_01e2_pma_pmd_type_driver_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_pma_pmd_type_driver_0' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/.Xil/Vivado-12368-ug239/realtime/bd_01e2_pma_pmd_type_driver_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xmac_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/.Xil/Vivado-12368-ug239/realtime/bd_01e2_xmac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xmac_0' (3#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/.Xil/Vivado-12368-ug239/realtime/bd_01e2_xmac_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_01e2_xpcs_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/.Xil/Vivado-12368-ug239/realtime/bd_01e2_xpcs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2_xpcs_0' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/.Xil/Vivado-12368-ug239/realtime/bd_01e2_xpcs_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_01e2' (5#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/synth/bd_01e2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'shell_axi_10g_ethernet_0_0' (6#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/synth/shell_axi_10g_ethernet_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1414.074 ; gain = 131.609 ; free physical = 3144 ; free virtual = 33476
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1414.074 ; gain = 131.609 ; free physical = 3133 ; free virtual = 33468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1414.074 ; gain = 131.609 ; free physical = 3133 ; free virtual = 33468
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_0/bd_01e2_xmac_0/bd_01e2_xmac_0_in_context.xdc] for cell 'inst/xmac'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_0/bd_01e2_xmac_0/bd_01e2_xmac_0_in_context.xdc] for cell 'inst/xmac'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc] for cell 'inst/xpcs'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc] for cell 'inst/xpcs'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_2/bd_01e2_dcm_locked_driver_0/bd_01e2_dcm_locked_driver_0_in_context.xdc] for cell 'inst/dcm_locked_driver'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_2/bd_01e2_dcm_locked_driver_0/bd_01e2_dcm_locked_driver_0_in_context.xdc] for cell 'inst/dcm_locked_driver'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_3/bd_01e2_pma_pmd_type_driver_0/bd_01e2_pma_pmd_type_driver_0_in_context.xdc] for cell 'inst/pma_pmd_type_driver'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_3/bd_01e2_pma_pmd_type_driver_0/bd_01e2_pma_pmd_type_driver_0_in_context.xdc] for cell 'inst/pma_pmd_type_driver'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/synth/shell_axi_10g_ethernet_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/synth/shell_axi_10g_ethernet_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2027.625 ; gain = 0.000 ; free physical = 2175 ; free virtual = 32506
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2027.625 ; gain = 745.160 ; free physical = 3309 ; free virtual = 33643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2027.625 ; gain = 745.160 ; free physical = 3309 ; free virtual = 33643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for refclk_n. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_n. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for refclk_p. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_p. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for rxn. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rxn. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for rxp. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rxp. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for txn. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for txn. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for txp. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for txp. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/bd_01e2_xpcs_0/bd_01e2_xpcs_0_in_context.xdc, line 19).
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xmac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpcs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dcm_locked_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/pma_pmd_type_driver. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2027.625 ; gain = 745.160 ; free physical = 3310 ; free virtual = 33645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2027.625 ; gain = 745.160 ; free physical = 3310 ; free virtual = 33644
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 2027.625 ; gain = 745.160 ; free physical = 3289 ; free virtual = 33624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/xpcs/coreclk_out' to pin 'inst/xpcs/bbstub_coreclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/xpcs/rxrecclk_out' to pin 'inst/xpcs/bbstub_rxrecclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/xpcs/txusrclk2_out' to pin 'inst/xpcs/bbstub_txusrclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/xpcs/txusrclk_out' to pin 'inst/xpcs/bbstub_txusrclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/xpcs/qpll0outclk_out' to pin 'inst/xpcs/bbstub_qpll0outclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/xpcs/qpll0outrefclk_out' to pin 'inst/xpcs/bbstub_qpll0outrefclk_out/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2250.906 ; gain = 968.441 ; free physical = 2299 ; free virtual = 32637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2250.906 ; gain = 968.441 ; free physical = 2299 ; free virtual = 32636
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2251.906 ; gain = 969.441 ; free physical = 2296 ; free virtual = 32634
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2252.906 ; gain = 970.441 ; free physical = 2270 ; free virtual = 32608
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2252.906 ; gain = 970.441 ; free physical = 2270 ; free virtual = 32608
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2252.906 ; gain = 970.441 ; free physical = 2270 ; free virtual = 32608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2252.906 ; gain = 970.441 ; free physical = 2270 ; free virtual = 32608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2252.906 ; gain = 970.441 ; free physical = 2270 ; free virtual = 32608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2252.906 ; gain = 970.441 ; free physical = 2270 ; free virtual = 32607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bd_01e2_dcm_locked_driver_0   |         1|
|2     |bd_01e2_pma_pmd_type_driver_0 |         1|
|3     |bd_01e2_xmac_0                |         1|
|4     |bd_01e2_xpcs_0                |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |bd_01e2_dcm_locked_driver_0   |     1|
|2     |bd_01e2_pma_pmd_type_driver_0 |     1|
|3     |bd_01e2_xmac_0                |     1|
|4     |bd_01e2_xpcs_0                |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   810|
|2     |  inst   |bd_01e2 |   810|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2252.906 ; gain = 970.441 ; free physical = 2270 ; free virtual = 32607
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 2252.906 ; gain = 356.891 ; free physical = 2289 ; free virtual = 32627
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2252.914 ; gain = 970.441 ; free physical = 2298 ; free virtual = 32636
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2302.641 ; gain = 1028.180 ; free physical = 2177 ; free virtual = 32515
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/shell_axi_10g_ethernet_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/shell_axi_10g_ethernet_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_10g_ethernet_0_0_synth_1/shell_axi_10g_ethernet_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_axi_10g_ethernet_0_0_utilization_synth.rpt -pb shell_axi_10g_ethernet_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2306.641 ; gain = 0.000 ; free physical = 2161 ; free virtual = 32499
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:13:50 2018...
[Thu May 10 11:22:33 2018] shell_axi_10g_ethernet_0_0_synth_1 finished
## wait_on_run shell_mac_config_vector_0_synth_1
[Thu May 10 11:22:33 2018] Waiting for shell_mac_config_vector_0_synth_1 to finish...

*** Running vivado
    with args -log shell_mac_config_vector_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_mac_config_vector_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_mac_config_vector_0.tcl -notrace
Command: synth_design -top shell_mac_config_vector_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13101 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.453 ; gain = 76.000 ; free physical = 2534 ; free virtual = 32869
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_mac_config_vector_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mac_config_vector_0/synth/shell_mac_config_vector_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_4_xlconstant' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000010110 
	Parameter CONST_WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_4_xlconstant' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shell_mac_config_vector_0' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mac_config_vector_0/synth/shell_mac_config_vector_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1392.062 ; gain = 120.609 ; free physical = 2507 ; free virtual = 32843
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1392.062 ; gain = 120.609 ; free physical = 2489 ; free virtual = 32824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1392.062 ; gain = 120.609 ; free physical = 2489 ; free virtual = 32824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1987.395 ; gain = 0.000 ; free physical = 2476 ; free virtual = 32810
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1987.395 ; gain = 715.941 ; free physical = 2250 ; free virtual = 32589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1987.395 ; gain = 715.941 ; free physical = 2249 ; free virtual = 32587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1987.395 ; gain = 715.941 ; free physical = 2247 ; free virtual = 32586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1987.395 ; gain = 715.941 ; free physical = 2256 ; free virtual = 32594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design shell_mac_config_vector_0 has an empty top module
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[79] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[78] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[77] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[76] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[75] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[74] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[73] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[72] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[71] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[70] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[69] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[68] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[67] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[66] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[65] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[64] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[63] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[62] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[61] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[60] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[59] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[58] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[57] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[56] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[55] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[54] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[53] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[52] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[51] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[50] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[49] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[48] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[47] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[46] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[45] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[44] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[43] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[42] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[41] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[40] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[39] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[38] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[37] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[36] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[35] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[34] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[33] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[32] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[31] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[30] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[29] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[28] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[27] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[26] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[25] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[24] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[23] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[22] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[21] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[20] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[19] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[18] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[17] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[16] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[15] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[14] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[13] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[12] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[11] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[10] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[9] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[8] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[7] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[6] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[5] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[4] driven by constant 1
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[3] driven by constant 0
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[2] driven by constant 1
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[1] driven by constant 1
INFO: [Synth 8-3917] design shell_mac_config_vector_0 has port dout[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1987.395 ; gain = 715.941 ; free physical = 2257 ; free virtual = 32599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1033 ; free virtual = 31388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1033 ; free virtual = 31387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1031 ; free virtual = 31385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 997 ; free virtual = 31352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 997 ; free virtual = 31352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 997 ; free virtual = 31352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 997 ; free virtual = 31352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 997 ; free virtual = 31352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 997 ; free virtual = 31352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 997 ; free virtual = 31352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 2217.871 ; gain = 351.086 ; free physical = 1015 ; free virtual = 31369
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.879 ; gain = 946.418 ; free physical = 1025 ; free virtual = 31379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2271.621 ; gain = 1031.742 ; free physical = 959 ; free virtual = 31313
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mac_config_vector_0_synth_1/shell_mac_config_vector_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_mac_config_vector_0/shell_mac_config_vector_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_mac_config_vector_0_synth_1/shell_mac_config_vector_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_mac_config_vector_0_utilization_synth.rpt -pb shell_mac_config_vector_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2271.621 ; gain = 0.000 ; free physical = 971 ; free virtual = 31326
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:15:54 2018...
[Thu May 10 11:22:33 2018] shell_mac_config_vector_0_synth_1 finished
## wait_on_run shell_tx_ifg_tuser_0_synth_1
[Thu May 10 11:22:33 2018] Waiting for shell_tx_ifg_tuser_0_synth_1 to finish...

*** Running vivado
    with args -log shell_tx_ifg_tuser_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_tx_ifg_tuser_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_tx_ifg_tuser_0.tcl -notrace
Command: synth_design -top shell_tx_ifg_tuser_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.453 ; gain = 76.000 ; free physical = 1981 ; free virtual = 32323
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_tx_ifg_tuser_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_tx_ifg_tuser_0/synth/shell_tx_ifg_tuser_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_4_xlconstant' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_4_xlconstant' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/2fc9/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shell_tx_ifg_tuser_0' (2#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_tx_ifg_tuser_0/synth/shell_tx_ifg_tuser_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1392.062 ; gain = 120.609 ; free physical = 1976 ; free virtual = 32319
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1392.062 ; gain = 120.609 ; free physical = 1970 ; free virtual = 32314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1392.062 ; gain = 120.609 ; free physical = 1970 ; free virtual = 32314
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1987.395 ; gain = 0.000 ; free physical = 1120 ; free virtual = 31474
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1987.395 ; gain = 715.941 ; free physical = 3253 ; free virtual = 33604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1987.395 ; gain = 715.941 ; free physical = 3253 ; free virtual = 33604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1987.395 ; gain = 715.941 ; free physical = 3255 ; free virtual = 33606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1987.395 ; gain = 715.941 ; free physical = 3253 ; free virtual = 33604
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design shell_tx_ifg_tuser_0 has an empty top module
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[15] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[14] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[13] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[12] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[11] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[10] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[9] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[8] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[7] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[6] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[5] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[4] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[3] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[2] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[1] driven by constant 0
INFO: [Synth 8-3917] design shell_tx_ifg_tuser_0 has port dout[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1987.395 ; gain = 715.941 ; free physical = 3242 ; free virtual = 33595
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1669 ; free virtual = 32002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1669 ; free virtual = 32002
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1669 ; free virtual = 32002
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1663 ; free virtual = 31997
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1663 ; free virtual = 31997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1663 ; free virtual = 31997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1663 ; free virtual = 31997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1663 ; free virtual = 31997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1663 ; free virtual = 31997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2217.871 ; gain = 946.418 ; free physical = 1663 ; free virtual = 31997
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2217.871 ; gain = 351.086 ; free physical = 1682 ; free virtual = 32015
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 2217.879 ; gain = 946.418 ; free physical = 1691 ; free virtual = 32024
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:05 . Memory (MB): peak = 2271.629 ; gain = 1031.750 ; free physical = 1667 ; free virtual = 32000
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_ifg_tuser_0_synth_1/shell_tx_ifg_tuser_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_tx_ifg_tuser_0/shell_tx_ifg_tuser_0.xci
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_tx_ifg_tuser_0_synth_1/shell_tx_ifg_tuser_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_tx_ifg_tuser_0_utilization_synth.rpt -pb shell_tx_ifg_tuser_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2271.629 ; gain = 0.000 ; free physical = 1543 ; free virtual = 31876
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:16:29 2018...
[Thu May 10 11:22:33 2018] shell_tx_ifg_tuser_0_synth_1 finished
## wait_on_run shell_tx_data_fifo_0_0_synth_1
[Thu May 10 11:22:33 2018] Waiting for shell_tx_data_fifo_0_0_synth_1 to finish...

*** Running vivado
    with args -log shell_tx_data_fifo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_tx_data_fifo_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_tx_data_fifo_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP shell_tx_data_fifo_0_0, cache-ID = d42b258b2c9d7380.
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:20:50 2018...
[Thu May 10 11:22:33 2018] shell_tx_data_fifo_0_0_synth_1 finished
## wait_on_run shell_auto_cc_0_synth_1
[Thu May 10 11:22:33 2018] Waiting for shell_auto_cc_0_synth_1 to finish...

*** Running vivado
    with args -log shell_auto_cc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_auto_cc_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_auto_cc_0.tcl -notrace
Command: synth_design -top shell_auto_cc_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14067 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1349.453 ; gain = 78.000 ; free physical = 1080 ; free virtual = 28952
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shell_auto_cc_0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_0/synth/shell_auto_cc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_15_axi_clock_converter' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 35 - type: integer 
	Parameter C_AWID_WIDTH bound to: 0 - type: integer 
	Parameter C_AW_WIDTH bound to: 35 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 35 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 0 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 8 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_WID_RIGHT bound to: 72 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 72 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 72 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 2 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 35 - type: integer 
	Parameter C_ARID_WIDTH bound to: 0 - type: integer 
	Parameter C_AR_WIDTH bound to: 35 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 35 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 2 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RID_RIGHT bound to: 66 - type: integer 
	Parameter C_RID_WIDTH bound to: 0 - type: integer 
	Parameter C_R_WIDTH bound to: 66 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:690]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:691]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:749]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:750]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 72 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 72 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_15_lite_async' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 35 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DIRECT_ENABLE = "yes" *) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:560]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (2#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (3#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_15_lite_async' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_15_lite_async__parameterized0' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 72 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (4#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_15_lite_async__parameterized0' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_15_lite_async__parameterized1' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (4#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_15_lite_async__parameterized1' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_15_lite_async__parameterized2' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 66 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (4#1) [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_15_lite_async__parameterized2' (4#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 72 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 72 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_15_axi_clock_converter' (6#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/d371/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'shell_auto_cc_0' (7#1) [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_0/synth/shell_auto_cc_0.v:58]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_15_axi_clock_converter has unconnected port s_axi_arregion[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1480.062 ; gain = 208.609 ; free physical = 2257 ; free virtual = 30170
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1480.062 ; gain = 208.609 ; free physical = 2248 ; free virtual = 30171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1480.062 ; gain = 208.609 ; free physical = 2248 ; free virtual = 30171
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_0/shell_auto_cc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_0/shell_auto_cc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_auto_cc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_auto_cc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_auto_cc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_auto_cc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2088.754 ; gain = 1.000 ; free physical = 1544 ; free virtual = 29499
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 2088.754 ; gain = 817.301 ; free physical = 1439 ; free virtual = 29394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 2088.754 ; gain = 817.301 ; free physical = 1439 ; free virtual = 29393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 2088.754 ; gain = 817.301 ; free physical = 1436 ; free virtual = 29391
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_15_lite_async__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:13 . Memory (MB): peak = 2088.754 ; gain = 817.301 ; free physical = 1439 ; free virtual = 29394
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	               66 Bit    Registers := 2     
	               35 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_handshake__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_clock_converter_v2_1_15_lite_async__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module xpm_cdc_handshake 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_clock_converter_v2_1_15_lite_async 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module xpm_cdc_handshake__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_clock_converter_v2_1_15_lite_async__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module xpm_cdc_handshake__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_clock_converter_v2_1_15_lite_async__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module xpm_cdc_handshake__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_clock_converter_v2_1_15_lite_async__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/s_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/m_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/s_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/m_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/s_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/m_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/s_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/m_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:14 . Memory (MB): peak = 2088.754 ; gain = 817.301 ; free physical = 1450 ; free virtual = 29407
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:39 . Memory (MB): peak = 2243.191 ; gain = 971.738 ; free physical = 408 ; free virtual = 28374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:39 . Memory (MB): peak = 2243.191 ; gain = 971.738 ; free physical = 408 ; free virtual = 28374
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:39 . Memory (MB): peak = 2262.223 ; gain = 990.770 ; free physical = 424 ; free virtual = 28390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2262.223 ; gain = 990.770 ; free physical = 431 ; free virtual = 28397
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2262.223 ; gain = 990.770 ; free physical = 431 ; free virtual = 28397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2262.223 ; gain = 990.770 ; free physical = 431 ; free virtual = 28397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2262.223 ; gain = 990.770 ; free physical = 431 ; free virtual = 28397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2262.223 ; gain = 990.770 ; free physical = 431 ; free virtual = 28397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2262.223 ; gain = 990.770 ; free physical = 431 ; free virtual = 28397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     7|
|2     |LUT2 |    11|
|3     |LUT3 |    15|
|4     |LUT4 |    15|
|5     |LUT5 |    15|
|6     |LUT6 |     5|
|7     |FDRE |   508|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------------------------------+-------------------------------------------------------+------+
|      |Instance                                                        |Module                                                 |Cells |
+------+----------------------------------------------------------------+-------------------------------------------------------+------+
|1     |top                                                             |                                                       |   576|
|2     |  inst                                                          |axi_clock_converter_v2_1_15_axi_clock_converter        |   576|
|3     |    \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar  |axi_clock_converter_v2_1_15_lite_async                 |    98|
|4     |      handshake                                                 |xpm_cdc_handshake                                      |    80|
|5     |        xpm_cdc_single_src2dest_inst                            |xpm_cdc_single__4                                      |     3|
|6     |        xpm_cdc_single_dest2src_inst                            |xpm_cdc_single__5                                      |     3|
|7     |    \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw  |axi_clock_converter_v2_1_15_lite_async__xdcDup__1      |   114|
|8     |      handshake                                                 |xpm_cdc_handshake__xdcDup__1                           |    80|
|9     |        xpm_cdc_single_src2dest_inst                            |xpm_cdc_single__2                                      |     3|
|10    |        xpm_cdc_single_dest2src_inst                            |xpm_cdc_single__3                                      |     3|
|11    |    \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w   |axi_clock_converter_v2_1_15_lite_async__parameterized0 |   172|
|12    |      handshake                                                 |xpm_cdc_handshake__parameterized0                      |   154|
|13    |        xpm_cdc_single_src2dest_inst                            |xpm_cdc_single__6                                      |     3|
|14    |        xpm_cdc_single_dest2src_inst                            |xpm_cdc_single__7                                      |     3|
|15    |    \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b  |axi_clock_converter_v2_1_15_lite_async__parameterized1 |    32|
|16    |      handshake                                                 |xpm_cdc_handshake__parameterized1                      |    14|
|17    |        xpm_cdc_single_src2dest_inst                            |xpm_cdc_single__8                                      |     3|
|18    |        xpm_cdc_single_dest2src_inst                            |xpm_cdc_single__9                                      |     3|
|19    |    \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r  |axi_clock_converter_v2_1_15_lite_async__parameterized2 |   160|
|20    |      handshake                                                 |xpm_cdc_handshake__parameterized2                      |   142|
|21    |        xpm_cdc_single_src2dest_inst                            |xpm_cdc_single__10                                     |     3|
|22    |        xpm_cdc_single_dest2src_inst                            |xpm_cdc_single                                         |     3|
+------+----------------------------------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2262.223 ; gain = 990.770 ; free physical = 431 ; free virtual = 28397
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:25 . Memory (MB): peak = 2262.223 ; gain = 382.078 ; free physical = 452 ; free virtual = 28418
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2262.230 ; gain = 990.770 ; free physical = 461 ; free virtual = 28427
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/cad1/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:43 . Memory (MB): peak = 2524.098 ; gain = 1284.219 ; free physical = 514 ; free virtual = 28481
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_0_synth_1/shell_auto_cc_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_auto_cc_0/shell_auto_cc_0.xci
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
INFO: [Common 17-1381] The checkpoint '/nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_0_synth_1/shell_auto_cc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_auto_cc_0_utilization_synth.rpt -pb shell_auto_cc_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2548.109 ; gain = 0.000 ; free physical = 474 ; free virtual = 28444
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:19:35 2018...
[Thu May 10 11:22:33 2018] shell_auto_cc_0_synth_1 finished
## launch_runs synth_1 -jobs 4
[Thu May 10 11:22:38 2018] Launched shell_reverseEndian64_0_0_synth_1, shell_reverseEndian64_1_0_synth_1, shell_axi_bram_ctrl_0_0_synth_1, shell_blk_mem_gen_0_0_synth_1, shell_xbar_1_synth_1, shell_s01_mmu_0_synth_1, shell_auto_cc_1_synth_1, shell_auto_ds_3_synth_1, shell_auto_cc_2_synth_1, shell_auto_pc_0_synth_1, shell_auto_us_0_synth_1, shell_auto_ds_2_synth_1, shell_auto_ds_1_synth_1, shell_auto_ds_0_synth_1, shell_auto_us_1_synth_1...
Run output will be captured here:
shell_reverseEndian64_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_reverseEndian64_0_0_synth_1/runme.log
shell_reverseEndian64_1_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_reverseEndian64_1_0_synth_1/runme.log
shell_axi_bram_ctrl_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_bram_ctrl_0_0_synth_1/runme.log
shell_blk_mem_gen_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_blk_mem_gen_0_0_synth_1/runme.log
shell_xbar_1_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_xbar_1_synth_1/runme.log
shell_s01_mmu_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_s01_mmu_0_synth_1/runme.log
shell_auto_cc_1_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_1_synth_1/runme.log
shell_auto_ds_3_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_ds_3_synth_1/runme.log
shell_auto_cc_2_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_2_synth_1/runme.log
shell_auto_pc_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_pc_0_synth_1/runme.log
shell_auto_us_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_us_0_synth_1/runme.log
shell_auto_ds_2_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_ds_2_synth_1/runme.log
shell_auto_ds_1_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_ds_1_synth_1/runme.log
shell_auto_ds_0_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_ds_0_synth_1/runme.log
shell_auto_us_1_synth_1: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_us_1_synth_1/runme.log
[Thu May 10 11:22:39 2018] Launched synth_1...
Run output will be captured here: /nfs/ug/thesis/thesis0/pc/Quinn/galapagos/shells/projects/adm-8k5/adm-8k5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8262.465 ; gain = 838.711 ; free physical = 8820 ; free virtual = 35851
## wait_on_run synth_1
[Thu May 10 11:22:39 2018] Waiting for synth_1 to finish...
[Thu May 10 11:22:44 2018] Waiting for synth_1 to finish...
[Thu May 10 11:22:50 2018] Waiting for synth_1 to finish...
[Thu May 10 11:22:55 2018] Waiting for synth_1 to finish...
[Thu May 10 11:23:05 2018] Waiting for synth_1 to finish...
[Thu May 10 11:23:15 2018] Waiting for synth_1 to finish...
[Thu May 10 11:23:25 2018] Waiting for synth_1 to finish...
[Thu May 10 11:23:35 2018] Waiting for synth_1 to finish...
[Thu May 10 11:23:55 2018] Waiting for synth_1 to finish...
[Thu May 10 11:24:15 2018] Waiting for synth_1 to finish...
[Thu May 10 11:24:36 2018] Waiting for synth_1 to finish...
