

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_204_19'
================================================================
* Date:           Wed Feb 26 23:19:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_204_19  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.96>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%next_axie4_data_1 = alloca i32 1" [filter_kernel.cpp:202]   --->   Operation 5 'alloca' 'next_axie4_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [filter_kernel.cpp:204]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_pixel_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_pixel_1_reload"   --->   Operation 7 'read' 'output_pixel_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_pixel_2_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_pixel_2_reload"   --->   Operation 8 'read' 'output_pixel_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub342_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub342_cast"   --->   Operation 9 'read' 'sub342_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%remaining_channels_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %remaining_channels_1"   --->   Operation 10 'read' 'remaining_channels_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%next_axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %next_axie4_data"   --->   Operation 11 'read' 'next_axie4_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub342_cast_cast = zext i5 %sub342_cast_read"   --->   Operation 12 'zext' 'sub342_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%store_ln204 = store i31 0, i31 %k" [filter_kernel.cpp:204]   --->   Operation 13 'store' 'store_ln204' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln202 = store i128 %next_axie4_data_read, i128 %next_axie4_data_1" [filter_kernel.cpp:202]   --->   Operation 14 'store' 'store_ln202' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc355"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_7 = load i31 %k" [filter_kernel.cpp:207]   --->   Operation 16 'load' 'k_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.89ns)   --->   "%icmp_ln204 = icmp_eq  i31 %k_7, i31 %remaining_channels_1_read" [filter_kernel.cpp:204]   --->   Operation 17 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.89ns)   --->   "%k_8 = add i31 %k_7, i31 1" [filter_kernel.cpp:204]   --->   Operation 19 'add' 'k_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %for.inc355.split, void %for.end357.exitStub" [filter_kernel.cpp:204]   --->   Operation 20 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i31 %k_7" [filter_kernel.cpp:204]   --->   Operation 21 'zext' 'zext_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.89ns)   --->   "%channel_idx = add i32 %sub342_cast_cast, i32 %zext_ln204" [filter_kernel.cpp:206]   --->   Operation 22 'add' 'channel_idx' <Predicate = (!icmp_ln204)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i31 %k_7" [filter_kernel.cpp:207]   --->   Operation 23 'trunc' 'trunc_ln207' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%icmp_ln208 = icmp_eq  i32 %channel_idx, i32 2" [filter_kernel.cpp:208]   --->   Operation 24 'icmp' 'icmp_ln208' <Predicate = (!icmp_ln204)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.14ns)   --->   "%store_ln204 = store i31 %k_8, i31 %k" [filter_kernel.cpp:204]   --->   Operation 25 'store' 'store_ln204' <Predicate = (!icmp_ln204)> <Delay = 1.14>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%next_axie4_data_1_load_1 = load i128 %next_axie4_data_1"   --->   Operation 41 'load' 'next_axie4_data_1_load_1' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %next_axie4_data_1_out, i128 %next_axie4_data_1_load_1"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln204)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%next_axie4_data_1_load = load i128 %next_axie4_data_1" [filter_kernel.cpp:208]   --->   Operation 26 'load' 'next_axie4_data_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln202 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:202]   --->   Operation 27 'specpipeline' 'specpipeline_ln202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [filter_kernel.cpp:204]   --->   Operation 28 'specloopname' 'specloopname_ln204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln207, i3 0" [filter_kernel.cpp:207]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i32 %shl_ln" [filter_kernel.cpp:207]   --->   Operation 30 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.61ns)   --->   "%shl_ln207 = shl i128 255, i128 %zext_ln207" [filter_kernel.cpp:207]   --->   Operation 31 'shl' 'shl_ln207' <Predicate = true> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node shl_ln208)   --->   "%select_ln208 = select i1 %icmp_ln208, i8 %output_pixel_2_reload_read, i8 %output_pixel_1_reload_read" [filter_kernel.cpp:208]   --->   Operation 32 'select' 'select_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shl_ln208)   --->   "%zext_ln208 = zext i8 %select_ln208" [filter_kernel.cpp:208]   --->   Operation 33 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.61ns) (out node of the LUT)   --->   "%shl_ln208 = shl i32 %zext_ln208, i32 %shl_ln" [filter_kernel.cpp:208]   --->   Operation 34 'shl' 'shl_ln208' <Predicate = true> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node next_axie4_data_2)   --->   "%sext_ln208 = sext i32 %shl_ln208" [filter_kernel.cpp:208]   --->   Operation 35 'sext' 'sext_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node next_axie4_data_2)   --->   "%xor_ln208 = xor i128 %shl_ln207, i128 340282366920938463463374607431768211455" [filter_kernel.cpp:208]   --->   Operation 36 'xor' 'xor_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node next_axie4_data_2)   --->   "%and_ln208 = and i128 %next_axie4_data_1_load, i128 %xor_ln208" [filter_kernel.cpp:208]   --->   Operation 37 'and' 'and_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.75ns) (out node of the LUT)   --->   "%next_axie4_data_2 = or i128 %and_ln208, i128 %sext_ln208" [filter_kernel.cpp:208]   --->   Operation 38 'or' 'next_axie4_data_2' <Predicate = true> <Delay = 0.75> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.14ns)   --->   "%store_ln202 = store i128 %next_axie4_data_2, i128 %next_axie4_data_1" [filter_kernel.cpp:202]   --->   Operation 39 'store' 'store_ln202' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.inc355" [filter_kernel.cpp:204]   --->   Operation 40 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.960ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln204', filter_kernel.cpp:204) of constant 0 on local variable 'k', filter_kernel.cpp:204 [15]  (1.146 ns)
	'load' operation 31 bit ('k', filter_kernel.cpp:207) on local variable 'k', filter_kernel.cpp:204 [19]  (0.000 ns)
	'add' operation 32 bit ('channel_idx', filter_kernel.cpp:206) [29]  (1.898 ns)
	'icmp' operation 1 bit ('icmp_ln208', filter_kernel.cpp:208) [34]  (1.916 ns)

 <State 2>: 4.507ns
The critical path consists of the following:
	'shl' operation 32 bit ('shl_ln208', filter_kernel.cpp:208) [37]  (2.611 ns)
	'or' operation 128 bit ('next_axie4_data', filter_kernel.cpp:208) [41]  (0.750 ns)
	'store' operation 0 bit ('store_ln202', filter_kernel.cpp:202) of variable 'next_axie4_data', filter_kernel.cpp:208 on local variable 'next_axie4_data', filter_kernel.cpp:202 [43]  (1.146 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
