<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>C55XX CSL 3.06.00 Examples: C:/c55_lp/git/c55_csl/c55xx_csl/ccs_v6.x_examples/programmer/include/registers.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">C55XX CSL 3.06.00 Examples
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9bec7083027963d9f9ceae2cc7474de5.html">git</a></li><li class="navelem"><a class="el" href="dir_b939d78dbffbfe7544f76cce0512290d.html">c55_csl</a></li><li class="navelem"><a class="el" href="dir_0b9cbc4d9ead0ca0e71abd729070d16d.html">c55xx_csl</a></li><li class="navelem"><a class="el" href="dir_e9ea15cd39a126421ac4b41739582c90.html">ccs_v6.x_examples</a></li><li class="navelem"><a class="el" href="dir_be5b3017573808eb239db7489fd3f2fb.html">programmer</a></li><li class="navelem"><a class="el" href="dir_da2b30ea719ec7d2488b6962f23d63e5.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">registers.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ============================================================================</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2008-2012 Texas Instruments Incorporated.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without </span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions </span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the   </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS </span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT </span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT </span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, </span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT </span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT </span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">*    registers.h</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef REGISTERS_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define REGISTERS_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Definitions */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define IOPORT_REGISTER(reg)     (*(ioport volatile unsigned short *)(reg))</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define IOPORT_REGISTER_PTR(reg)    ((ioport volatile unsigned short *)(reg))</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Register Definitions */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">* System Control Registers (0x1C00 - 0x1CFF)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define IOPORT_REG_PERIPHSEL0          (IOPORT_REGISTER(0x1C00))</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define IOPORT_REG_IDLE_PCGCR_LSW      (IOPORT_REGISTER(0x1C02))</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define IOPORT_REG_IDLE_PCGCR_MSW      (IOPORT_REGISTER(0x1C03))</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define IOPORT_REG_PER_RSTCOUNT        (IOPORT_REGISTER(0x1C04))</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define IOPORT_REG_PER_RESET           (IOPORT_REGISTER(0x1C05))</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define IOPORT_REG_GPIO_DIR0           (IOPORT_REGISTER(0x1C06))</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define IOPORT_REG_GPIO_DOUT0          (IOPORT_REGISTER(0x1C0A))</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define IOPORT_REG_CONFIG_MSW          (IOPORT_REGISTER(0x1C1F))</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define IOPORT_REG_PLL_CNTL1           (IOPORT_REGISTER(0x1C20))</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define IOPORT_REG_PLL_CNTL2           (IOPORT_REGISTER(0x1C21))</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define IOPORT_REG_PLL_CNTL3           (IOPORT_REGISTER(0x1C22))</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define IOPORT_REG_PLL_CNTL4           (IOPORT_REGISTER(0x1C23))</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define IOPORT_REG_SECUREROM_CNTL      (IOPORT_REGISTER(0x1C25))</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define IOPORT_REG_USB_CNTL            (IOPORT_REGISTER(0x1C32))</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_CNTL           (IOPORT_REGISTER(0x1C33))</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define IOPORT_REG_PTR_DIE_ID0_ADDR    (IOPORT_REGISTER_PTR(0x1C40))</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define IOPORT_REG_DIE_ID0             (IOPORT_REGISTER(0x1C40))</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define IOPORT_REG_DIE_ID1             (IOPORT_REGISTER(0x1C41))</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define IOPORT_REG_DIE_ID2             (IOPORT_REGISTER(0x1C42))</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define IOPORT_REG_DIE_ID3             (IOPORT_REGISTER(0x1C43))</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define IOPORT_REG_DIE_ID4             (IOPORT_REGISTER(0x1C44))</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define IOPORT_REG_DIE_ID5             (IOPORT_REGISTER(0x1C45))</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define IOPORT_REG_DIE_ID6             (IOPORT_REGISTER(0x1C46))</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define IOPORT_REG_DIE_ID7             (IOPORT_REGISTER(0x1C47))</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define IOPORT_REG_TEST_LOCK           (IOPORT_REGISTER(0x1C55))</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Test-Lock register definitions */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define TEST_LOCK_EFUSE_CTRL_CHNG_KEY   0x569A</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define TEST_LOCK_SET_REF_TRIM_CHNG_KEY 0xC001</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define TEST_LOCK_RELOCK                0x0000</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">* Analog Registers (0x7000 - 0x70FF)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define IOPORT_REG_SET_REF_TRIM        (IOPORT_REGISTER(0x7003))</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">* SPI Registers (0x3000 - 0x3009)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define IOPORT_REG_SPI_CLKDIV          (IOPORT_REGISTER(0x3000)) // SPI Clock Divider Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define IOPORT_REG_SPI_CLKCTR          (IOPORT_REGISTER(0x3001)) // SPI Clock Control Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define IOPORT_REG_SPI_DEVCS10         (IOPORT_REGISTER(0x3002)) // SPI External Device Setup Register for Chip Select 0 and 1</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define IOPORT_REG_SPI_DEVCS32         (IOPORT_REGISTER(0x3003)) // SPI External Device Setup Register for Chip Select 2 and 3</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define IOPORT_REG_SPI_CMD1            (IOPORT_REGISTER(0x3004)) // SPI Command 1 Register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define IOPORT_REG_SPI_CMD2            (IOPORT_REGISTER(0x3005)) // SPI Command 2 Register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define IOPORT_REG_SPI_STAT1           (IOPORT_REGISTER(0x3006)) // SPI Status 1 Register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define IOPORT_REG_SPI_STAT2           (IOPORT_REGISTER(0x3007)) // SPI Status 2 Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define IOPORT_REG_SPI_DAT1            (IOPORT_REGISTER(0x3008)) // SPI Data 1 Register</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define IOPORT_REG_SPI_DAT2            (IOPORT_REGISTER(0x3009)) // SPI Data 2 Register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">* I2C Registers (0x1A00 - 0x1A6C)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_OAR             (IOPORT_REGISTER(0x1A00)) // I2C Own Address Register [9:0]</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_IMR             (IOPORT_REGISTER(0x1A04)) // I2C Interrupt Mask/Status Register [6:0]</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_STR             (IOPORT_REGISTER(0x1A08)) // I2C Interrupt Status Register [14:0]</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_CLKL            (IOPORT_REGISTER(0x1A0C)) // I2C Clock Divider Low Register [15:0]</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_CLKH            (IOPORT_REGISTER(0x1A10)) // I2C Clock Divider High Register [15:0]</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_CNT             (IOPORT_REGISTER(0x1A14)) // I2C Data Count Register [15:0]</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_DRR             (IOPORT_REGISTER(0x1A18)) // READ-ONLY   I2C Data Recieve Register [7:0]</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_SAR             (IOPORT_REGISTER(0x1A1C)) // I2C Slave Address Register [9:0]</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_DXR             (IOPORT_REGISTER(0x1A20)) // I2C Data Transmit Register [7:0]</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_MDR             (IOPORT_REGISTER(0x1A24)) // I2C Mode Register [15:0]</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_IVR             (IOPORT_REGISTER(0x1A28)) // I2C Interrupt Vector Register [11:0]</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_EMDR            (IOPORT_REGISTER(0x1A2C)) // I2C Extended Mode Register [1:0]</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PSC             (IOPORT_REGISTER(0x1A30)) // I2C Prescaler Register [7:0]</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PID1            (IOPORT_REGISTER(0x1A34)) // READ-ONLY   I2C Pheripheral ID 1 Register [15:0]</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PID2            (IOPORT_REGISTER(0x1A38)) // READ-ONLY   I2C Pheripheral ID 2 Register [7:0]</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_DMAC            (IOPORT_REGISTER(0x1A3C)) // I2C DMA Control Register [1:0]</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PFUNC           (IOPORT_REGISTER(0x1A48)) // I2C Pin Function Register [0:0]</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PDIR            (IOPORT_REGISTER(0x1A4C)) // I2C Pin Direction Register [1:0]</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PDIN            (IOPORT_REGISTER(0x1A50)) // READ-ONLY   I2C Pin Data In Register [1:0]</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PDOUT           (IOPORT_REGISTER(0x1A54)) // I2C Pin Data Out Register [1:0]</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PDSET           (IOPORT_REGISTER(0x1A58)) // I2C Pin Data Set Register [1:0]</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PDCLR           (IOPORT_REGISTER(0x1A5C)) // I2C Pin Data Clear Register [1:0]</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PDRV            (IOPORT_REGISTER(0x1A60)) // I2C Pin Driver Mode Register [1:0]</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PPDIS           (IOPORT_REGISTER(0x1A64)) // I2C Pin Pull Disable Register [1:0]</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PPSEL           (IOPORT_REGISTER(0x1A68)) // I2C Pin Pull Select Register [1:0]</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define IOPORT_REG_I2C_PSRS            (IOPORT_REGISTER(0x1A6C)) // I2C Pin Slew Rate Register [1:0]</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">* UART Registers (0x1B00 - 0x1B18)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_RBR            (IOPORT_REGISTER(0x1B00)) // Read - UART Receive Buffer Register</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_THR            (IOPORT_REGISTER(0x1B00)) // Write - UART Transmit Holding Register</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_IER            (IOPORT_REGISTER(0x1B02)) // UART Interrupt Enable Register</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_IIR            (IOPORT_REGISTER(0x1B04)) // UART Interrupt Identification Register (when reading)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_FCR            (IOPORT_REGISTER(0x1B04)) // UART FIFO Control Register (when writing)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_LCR            (IOPORT_REGISTER(0x1B06)) // UART Line Control Register</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_MCR            (IOPORT_REGISTER(0x1B08)) // UART Modem Control Register</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_LSR            (IOPORT_REGISTER(0x1B0A)) // UART Line Status Register</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_MSR            (IOPORT_REGISTER(0x1B0C)) // UART Mode Status Register</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_SCR            (IOPORT_REGISTER(0x1B0E)) // UART Scratch Register</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_DLL            (IOPORT_REGISTER(0x1B10)) // UART Divisor Latch LSB Register</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_DLH            (IOPORT_REGISTER(0x1B12)) // UART Divisor Latch MSB Register</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_PID1           (IOPORT_REGISTER(0x1B14)) // UART Peripheral ID 1 Register</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_PID2           (IOPORT_REGISTER(0x1B16)) // UART Peripheral ID 1 Register</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define IOPORT_REG_UART_PWREMU         (IOPORT_REGISTER(0x1B18)) // UART Power Mangement and Emulation Register</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">* EMIF Registers (0x1000 - 0x10DD)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_ASYNC_WAIT_0         (IOPORT_REGISTER(0x1004))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_ASYNC_WAIT_1         (IOPORT_REGISTER(0x1005))</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_ASYNC1_CONFIG_0      (IOPORT_REGISTER(0x1010))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_ASYNC1_CONFIG_1      (IOPORT_REGISTER(0x1011))</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_ASYNC2_CONFIG_0      (IOPORT_REGISTER(0x1014))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_ASYNC2_CONFIG_1      (IOPORT_REGISTER(0x1015))</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_ASYNC3_CONFIG_0      (IOPORT_REGISTER(0x1018))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_ASYNC3_CONFIG_1      (IOPORT_REGISTER(0x1019))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_ASYNC4_CONFIG_0      (IOPORT_REGISTER(0x101C))</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_ASYNC4_CONFIG_1      (IOPORT_REGISTER(0x101D))</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_NAND_CTRL            (IOPORT_REGISTER(0x1060))</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define IOPORT_REG_EMIF_NAND_STATUS          (IOPORT_REGISTER(0x1064))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">* Timer Registers (0x1800 - 0x1896)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define IOPORT_REG_TIMER0_CONTROL            (IOPORT_REGISTER(0x1810))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define IOPORT_REG_TIMER0_PERIOD_0           (IOPORT_REGISTER(0x1812))</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define IOPORT_REG_TIMER0_PERIOD_1           (IOPORT_REGISTER(0x1813))</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define IOPORT_REG_TIMER0_COUNTER_0          (IOPORT_REGISTER(0x1814))</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define IOPORT_REG_TIMER0_COUNTER_1          (IOPORT_REGISTER(0x1815))</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define TIMER_ENABLE              0x8000 </span><span class="comment">/* bit-15 = 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define TIMER_CLOCK_CPU           0x0000 </span><span class="comment">/* bit-12 = 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define TIMER_DIVIDE_BY_2         0x0000 </span><span class="comment">/* bits-[5..2] = 0000 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define TIMER_AUTO_RELOAD_DISABLE 0x0000 </span><span class="comment">/* bit-1 = 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define TIMER_START               0x0001 </span><span class="comment">/* bit-0 = 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/*********************************************************************</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">* Register Pointers</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">**********************************************************************/</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define IOPORT_REG_PTR_SECUREROM_ADDR   (IOPORT_REGISTER_PTR(0x2400))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#endif // REGISTERS_H</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
