#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr  3 19:25:07 2023
# Process ID: 35764
# Current directory: E:/desk/code/verilog/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39360 E:\desk\code\verilog\project_2\project_2.xpr
# Log file: E:/desk/code/verilog/project_2/vivado.log
# Journal file: E:/desk/code/verilog/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/desk/code/verilog/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/items/xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'e:/desk/code/verilog/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'e:/desk/code/verilog/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'e:/desk/code/verilog/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'e:/desk/code/verilog/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'e:/desk/code/verilog/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem_gen_0]
generate_target all [get_files  E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
launch_runs blk_mem_gen_0_synth_1 -jobs 8
[Mon Apr  3 19:27:12 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/desk/code/verilog/project_2/project_2.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/desk/code/verilog/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/project_2/project_2.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 8
[Mon Apr  3 19:37:46 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/desk/code/verilog/project_2/project_2.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/desk/code/verilog/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/desk/code/verilog/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/project_2/project_2.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  3 22:28:27 2023...
