// Seed: 2310040198
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    input wire id_3,
    output tri0 id_4,
    output wire id_5,
    input tri0 id_6
    , id_10,
    input tri1 id_7,
    output supply0 id_8
);
endmodule
module module_1 (
    input  logic   id_0,
    output supply0 id_1,
    input  supply1 id_2,
    output logic   id_3
);
  always @(id_0 == ~id_2 or 1 != id_0) begin : LABEL_0
    disable id_5;
    id_3 <= id_0;
  end
  tri id_6;
  supply1 id_7 = id_6 * 1, id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.type_13 = 0;
endmodule
