WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500063 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 3 min 8 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 3 min 8 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500064 (Simulation time: 0 hr 3 min 8 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6593293 heartbeat IPC: 2.44306 cumulative IPC: 2.44306 (Simulation time: 0 hr 7 min 10 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10730733 heartbeat IPC: 2.41696 cumulative IPC: 2.42994 (Simulation time: 0 hr 11 min 47 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14913340 heartbeat IPC: 2.39086 cumulative IPC: 2.41677 (Simulation time: 0 hr 15 min 57 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 19067992 heartbeat IPC: 2.40695 cumulative IPC: 2.41431 (Simulation time: 0 hr 19 min 47 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 23348522 heartbeat IPC: 2.33616 cumulative IPC: 2.39826 (Simulation time: 0 hr 22 min 16 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 20848459 cumulative IPC: 2.39826 (Simulation time: 0 hr 22 min 16 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 20848459 (Simulation time: 0 hr 22 min 16 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.39826 instructions: 50000001 cycles: 20848459
CPU 0 Branch Prediction Accuracy: 98.5638% MPKI: 2.13432 Average ROB Occupancy at Mispredict: 94.9916
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 1.6126
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:      37995  HIT:      10849  MISS:      27146
LLC LOAD         ACCESS:      15048  HIT:        809  MISS:      14239
LLC RFO          ACCESS:        805  HIT:        454  MISS:        351
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       9202  HIT:       9197  MISS:          5
LLC TRANSLATION  ACCESS:      12940  HIT:        389  MISS:      12551
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 122.995 cycles
cpu0_DTLB TOTAL       ACCESS:   11148517  HIT:   11069017  MISS:      79500
cpu0_DTLB LOAD         ACCESS:   11148517  HIT:   11069017  MISS:      79500
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 74.7001 cycles
cpu0_ITLB TOTAL       ACCESS:    3561998  HIT:    3561998  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3561998  HIT:    3561998  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13638131  HIT:   13476586  MISS:     161545
cpu0_L1D LOAD         ACCESS:    7620895  HIT:    7528021  MISS:      92874
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5998739  HIT:    5947560  MISS:      51179
cpu0_L1D TRANSLATION  ACCESS:      18497  HIT:       1005  MISS:      17492
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 28.2943 cycles
cpu0_L1I TOTAL       ACCESS:    4220374  HIT:    4156635  MISS:      63739
cpu0_L1I LOAD         ACCESS:    4220374  HIT:    4156635  MISS:      63739
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.20727 cycles
cpu0_L2C TOTAL       ACCESS:     128047  HIT:      99237  MISS:      28810
cpu0_L2C LOAD         ACCESS:      73452  HIT:      58404  MISS:      15048
cpu0_L2C RFO          ACCESS:      14689  HIT:      13884  MISS:        805
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      22468  HIT:      22451  MISS:         17
cpu0_L2C TRANSLATION  ACCESS:      17438  HIT:       4498  MISS:      12940
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 136.822 cycles
cpu0_STLB TOTAL       ACCESS:      13695  HIT:       4555  MISS:       9140
cpu0_STLB LOAD         ACCESS:      13695  HIT:       4555  MISS:       9140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 636.751 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11507
  ROW_BUFFER_MISS:      15634
 AVG DBUS CONGESTED CYCLE:    3.94069
 WQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:       1257  FULL:          0

