library ieee;
use ieee.std_logic_1164.all;
use work.small_8_types_and_constants.all;

entity data_register is
generic
(
	WIDTH : natural := CPU_WIDTH
);
port
(
	A_out : in std_logic_vector(WIDTH-1 downto 0);
	D_out : out std_logic_vector(WIDTH-1 downto 0);
	D_LD,clk,rst : in std_logic
);
end data_register;

architecture bhv of data_register is
begin
	process(clk,rst)
	begin
		if(rst = '1') then
			D_out <= (others => '0');
		elsif(rising_edge(clk)) then
			if(D_LD = '1') then
				D_out <= A_out;
			end if;
		end if;
	end process;
end bhv;