#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 24 21:45:12 2024
# Process ID: 7692
# Current directory: C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.runs/synth_1
# Command line: vivado.exe -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.runs/synth_1/system.vds
# Journal file: C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system.tcl -notrace
Command: synth_design -top system -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2408 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 338.152 ; gain = 100.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/system.v:31]
INFO: [Synth 8-6157] synthesizing module 'access' [C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/access.v:24]
	Parameter INITIAL_STATE bound to: 0 - type: integer 
	Parameter FROM_0_TO_15 bound to: 4'b0001 
	Parameter FROM_15_TO_5 bound to: 4'b0010 
	Parameter FROM_5_TO_10 bound to: 4'b0011 
	Parameter FROM_10_TO_0 bound to: 4'b0100 
	Parameter FROM_0_TO_5 bound to: 4'b0101 
	Parameter FROM_5_TO_0 bound to: 4'b0110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/access.v:42]
INFO: [Synth 8-6155] done synthesizing module 'access' (1#1) [C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/access.v:24]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/register.v:23]
	Parameter INITIAL_STATE bound to: 0 - type: integer 
	Parameter FROM_0_TO_15 bound to: 4'b0001 
	Parameter FROM_15_TO_5 bound to: 4'b0010 
	Parameter FROM_5_TO_10 bound to: 4'b0011 
	Parameter FROM_10_TO_0 bound to: 4'b0100 
	Parameter FROM_0_TO_5 bound to: 4'b0101 
	Parameter FROM_5_TO_0 bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/compare.v:24]
	Parameter INITIAL_STATE bound to: 3'b000 
	Parameter FROM_0_TO_15 bound to: 3'b001 
	Parameter FROM_15_TO_5 bound to: 3'b010 
	Parameter FROM_5_TO_10 bound to: 3'b011 
	Parameter FROM_10_TO_0 bound to: 3'b100 
	Parameter FROM_0_TO_5 bound to: 3'b101 
	Parameter FROM_5_TO_0 bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'compare' (3#1) [C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/compare.v:24]
INFO: [Synth 8-6155] done synthesizing module 'system' (4#1) [C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/system.v:31]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[14]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[13]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[12]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[11]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[9]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[8]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[7]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[6]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[4]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[3]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[2]
WARNING: [Synth 8-3331] design access has unconnected port LEDsIn[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 392.797 ; gain = 154.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 392.797 ; gain = 154.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 392.797 ; gain = 154.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'prevState_reg' [C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.srcs/sources_1/new/access.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 392.797 ; gain = 154.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module access 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 9     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module compare 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 561.332 ; gain = 323.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 561.332 ; gain = 323.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 561.332 ; gain = 323.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 561.332 ; gain = 323.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 561.332 ; gain = 323.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 561.332 ; gain = 323.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 561.332 ; gain = 323.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 561.332 ; gain = 323.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 561.332 ; gain = 323.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT4 |     6|
|4     |LUT5 |    21|
|5     |LUT6 |     4|
|6     |FDRE |    19|
|7     |LD   |     3|
|8     |IBUF |     3|
|9     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |    74|
|2     |  access   |access   |     4|
|3     |  register |register |    50|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 561.332 ; gain = 323.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 561.332 ; gain = 323.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 561.332 ; gain = 323.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 668.535 ; gain = 443.625
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/HCMUT/HK232/CO3098/Lab1/Test2/Test2.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 668.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 21:45:49 2024...
