
Robotto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008eec  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  080090bc  080090bc  0000a0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092a0  080092a0  0000b060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080092a0  080092a0  0000a2a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092a8  080092a8  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092a8  080092a8  0000a2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092ac  080092ac  0000a2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080092b0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005358  20000060  08009310  0000b060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200053b8  08009310  0000b3b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c148  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b89  00000000  00000000  000271d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001860  00000000  00000000  0002ad68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012eb  00000000  00000000  0002c5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027ced  00000000  00000000  0002d8b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d447  00000000  00000000  000555a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1b92  00000000  00000000  000729e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164579  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006928  00000000  00000000  001645bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  0016aee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080090a4 	.word	0x080090a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	080090a4 	.word	0x080090a4

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20004800 	.word	0x20004800

080002a4 <__aeabi_uldivmod>:
 80002a4:	b953      	cbnz	r3, 80002bc <__aeabi_uldivmod+0x18>
 80002a6:	b94a      	cbnz	r2, 80002bc <__aeabi_uldivmod+0x18>
 80002a8:	2900      	cmp	r1, #0
 80002aa:	bf08      	it	eq
 80002ac:	2800      	cmpeq	r0, #0
 80002ae:	bf1c      	itt	ne
 80002b0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b8:	f000 b988 	b.w	80005cc <__aeabi_idiv0>
 80002bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c4:	f000 f806 	bl	80002d4 <__udivmoddi4>
 80002c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d0:	b004      	add	sp, #16
 80002d2:	4770      	bx	lr

080002d4 <__udivmoddi4>:
 80002d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d8:	9d08      	ldr	r5, [sp, #32]
 80002da:	468e      	mov	lr, r1
 80002dc:	4604      	mov	r4, r0
 80002de:	4688      	mov	r8, r1
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d14a      	bne.n	800037a <__udivmoddi4+0xa6>
 80002e4:	428a      	cmp	r2, r1
 80002e6:	4617      	mov	r7, r2
 80002e8:	d962      	bls.n	80003b0 <__udivmoddi4+0xdc>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	b14e      	cbz	r6, 8000304 <__udivmoddi4+0x30>
 80002f0:	f1c6 0320 	rsb	r3, r6, #32
 80002f4:	fa01 f806 	lsl.w	r8, r1, r6
 80002f8:	fa20 f303 	lsr.w	r3, r0, r3
 80002fc:	40b7      	lsls	r7, r6
 80002fe:	ea43 0808 	orr.w	r8, r3, r8
 8000302:	40b4      	lsls	r4, r6
 8000304:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000310:	0c23      	lsrs	r3, r4, #16
 8000312:	fb0e 8811 	mls	r8, lr, r1, r8
 8000316:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800031a:	fb01 f20c 	mul.w	r2, r1, ip
 800031e:	429a      	cmp	r2, r3
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x62>
 8000322:	18fb      	adds	r3, r7, r3
 8000324:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000328:	f080 80ea 	bcs.w	8000500 <__udivmoddi4+0x22c>
 800032c:	429a      	cmp	r2, r3
 800032e:	f240 80e7 	bls.w	8000500 <__udivmoddi4+0x22c>
 8000332:	3902      	subs	r1, #2
 8000334:	443b      	add	r3, r7
 8000336:	1a9a      	subs	r2, r3, r2
 8000338:	b2a3      	uxth	r3, r4
 800033a:	fbb2 f0fe 	udiv	r0, r2, lr
 800033e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb00 fc0c 	mul.w	ip, r0, ip
 800034a:	459c      	cmp	ip, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x8e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000354:	f080 80d6 	bcs.w	8000504 <__udivmoddi4+0x230>
 8000358:	459c      	cmp	ip, r3
 800035a:	f240 80d3 	bls.w	8000504 <__udivmoddi4+0x230>
 800035e:	443b      	add	r3, r7
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000366:	eba3 030c 	sub.w	r3, r3, ip
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa2>
 800036e:	40f3      	lsrs	r3, r6
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xb6>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb0>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa2>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x14c>
 8000392:	4573      	cmp	r3, lr
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xc8>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 8105 	bhi.w	80005a6 <__udivmoddi4+0x2d2>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb6e 0203 	sbc.w	r2, lr, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	4690      	mov	r8, r2
 80003a6:	2d00      	cmp	r5, #0
 80003a8:	d0e5      	beq.n	8000376 <__udivmoddi4+0xa2>
 80003aa:	e9c5 4800 	strd	r4, r8, [r5]
 80003ae:	e7e2      	b.n	8000376 <__udivmoddi4+0xa2>
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f000 8090 	beq.w	80004d6 <__udivmoddi4+0x202>
 80003b6:	fab2 f682 	clz	r6, r2
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f040 80a4 	bne.w	8000508 <__udivmoddi4+0x234>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	0c03      	lsrs	r3, r0, #16
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	b280      	uxth	r0, r0
 80003ca:	b2bc      	uxth	r4, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb2 fcfe 	udiv	ip, r2, lr
 80003d2:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003da:	fb04 f20c 	mul.w	r2, r4, ip
 80003de:	429a      	cmp	r2, r3
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x11e>
 80003e2:	18fb      	adds	r3, r7, r3
 80003e4:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e8:	d202      	bcs.n	80003f0 <__udivmoddi4+0x11c>
 80003ea:	429a      	cmp	r2, r3
 80003ec:	f200 80e0 	bhi.w	80005b0 <__udivmoddi4+0x2dc>
 80003f0:	46c4      	mov	ip, r8
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003fc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000400:	fb02 f404 	mul.w	r4, r2, r4
 8000404:	429c      	cmp	r4, r3
 8000406:	d907      	bls.n	8000418 <__udivmoddi4+0x144>
 8000408:	18fb      	adds	r3, r7, r3
 800040a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x142>
 8000410:	429c      	cmp	r4, r3
 8000412:	f200 80ca 	bhi.w	80005aa <__udivmoddi4+0x2d6>
 8000416:	4602      	mov	r2, r0
 8000418:	1b1b      	subs	r3, r3, r4
 800041a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x98>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa0e f401 	lsl.w	r4, lr, r1
 8000430:	fa20 f306 	lsr.w	r3, r0, r6
 8000434:	fa2e fe06 	lsr.w	lr, lr, r6
 8000438:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800043c:	4323      	orrs	r3, r4
 800043e:	fa00 f801 	lsl.w	r8, r0, r1
 8000442:	fa1f fc87 	uxth.w	ip, r7
 8000446:	fbbe f0f9 	udiv	r0, lr, r9
 800044a:	0c1c      	lsrs	r4, r3, #16
 800044c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000450:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000454:	fb00 fe0c 	mul.w	lr, r0, ip
 8000458:	45a6      	cmp	lr, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d909      	bls.n	8000474 <__udivmoddi4+0x1a0>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000466:	f080 809c 	bcs.w	80005a2 <__udivmoddi4+0x2ce>
 800046a:	45a6      	cmp	lr, r4
 800046c:	f240 8099 	bls.w	80005a2 <__udivmoddi4+0x2ce>
 8000470:	3802      	subs	r0, #2
 8000472:	443c      	add	r4, r7
 8000474:	eba4 040e 	sub.w	r4, r4, lr
 8000478:	fa1f fe83 	uxth.w	lr, r3
 800047c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000480:	fb09 4413 	mls	r4, r9, r3, r4
 8000484:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000488:	fb03 fc0c 	mul.w	ip, r3, ip
 800048c:	45a4      	cmp	ip, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1ce>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000496:	f080 8082 	bcs.w	800059e <__udivmoddi4+0x2ca>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d97f      	bls.n	800059e <__udivmoddi4+0x2ca>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a6:	eba4 040c 	sub.w	r4, r4, ip
 80004aa:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ae:	4564      	cmp	r4, ip
 80004b0:	4673      	mov	r3, lr
 80004b2:	46e1      	mov	r9, ip
 80004b4:	d362      	bcc.n	800057c <__udivmoddi4+0x2a8>
 80004b6:	d05f      	beq.n	8000578 <__udivmoddi4+0x2a4>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x1fe>
 80004ba:	ebb8 0203 	subs.w	r2, r8, r3
 80004be:	eb64 0409 	sbc.w	r4, r4, r9
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	fa22 f301 	lsr.w	r3, r2, r1
 80004ca:	431e      	orrs	r6, r3
 80004cc:	40cc      	lsrs	r4, r1
 80004ce:	e9c5 6400 	strd	r6, r4, [r5]
 80004d2:	2100      	movs	r1, #0
 80004d4:	e74f      	b.n	8000376 <__udivmoddi4+0xa2>
 80004d6:	fbb1 fcf2 	udiv	ip, r1, r2
 80004da:	0c01      	lsrs	r1, r0, #16
 80004dc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004e0:	b280      	uxth	r0, r0
 80004e2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e6:	463b      	mov	r3, r7
 80004e8:	4638      	mov	r0, r7
 80004ea:	463c      	mov	r4, r7
 80004ec:	46b8      	mov	r8, r7
 80004ee:	46be      	mov	lr, r7
 80004f0:	2620      	movs	r6, #32
 80004f2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f6:	eba2 0208 	sub.w	r2, r2, r8
 80004fa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fe:	e766      	b.n	80003ce <__udivmoddi4+0xfa>
 8000500:	4601      	mov	r1, r0
 8000502:	e718      	b.n	8000336 <__udivmoddi4+0x62>
 8000504:	4610      	mov	r0, r2
 8000506:	e72c      	b.n	8000362 <__udivmoddi4+0x8e>
 8000508:	f1c6 0220 	rsb	r2, r6, #32
 800050c:	fa2e f302 	lsr.w	r3, lr, r2
 8000510:	40b7      	lsls	r7, r6
 8000512:	40b1      	lsls	r1, r6
 8000514:	fa20 f202 	lsr.w	r2, r0, r2
 8000518:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800051c:	430a      	orrs	r2, r1
 800051e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000522:	b2bc      	uxth	r4, r7
 8000524:	fb0e 3318 	mls	r3, lr, r8, r3
 8000528:	0c11      	lsrs	r1, r2, #16
 800052a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052e:	fb08 f904 	mul.w	r9, r8, r4
 8000532:	40b0      	lsls	r0, r6
 8000534:	4589      	cmp	r9, r1
 8000536:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800053a:	b280      	uxth	r0, r0
 800053c:	d93e      	bls.n	80005bc <__udivmoddi4+0x2e8>
 800053e:	1879      	adds	r1, r7, r1
 8000540:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000544:	d201      	bcs.n	800054a <__udivmoddi4+0x276>
 8000546:	4589      	cmp	r9, r1
 8000548:	d81f      	bhi.n	800058a <__udivmoddi4+0x2b6>
 800054a:	eba1 0109 	sub.w	r1, r1, r9
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	fb0e 1119 	mls	r1, lr, r9, r1
 800055a:	b292      	uxth	r2, r2
 800055c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000560:	4542      	cmp	r2, r8
 8000562:	d229      	bcs.n	80005b8 <__udivmoddi4+0x2e4>
 8000564:	18ba      	adds	r2, r7, r2
 8000566:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800056a:	d2c4      	bcs.n	80004f6 <__udivmoddi4+0x222>
 800056c:	4542      	cmp	r2, r8
 800056e:	d2c2      	bcs.n	80004f6 <__udivmoddi4+0x222>
 8000570:	f1a9 0102 	sub.w	r1, r9, #2
 8000574:	443a      	add	r2, r7
 8000576:	e7be      	b.n	80004f6 <__udivmoddi4+0x222>
 8000578:	45f0      	cmp	r8, lr
 800057a:	d29d      	bcs.n	80004b8 <__udivmoddi4+0x1e4>
 800057c:	ebbe 0302 	subs.w	r3, lr, r2
 8000580:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000584:	3801      	subs	r0, #1
 8000586:	46e1      	mov	r9, ip
 8000588:	e796      	b.n	80004b8 <__udivmoddi4+0x1e4>
 800058a:	eba7 0909 	sub.w	r9, r7, r9
 800058e:	4449      	add	r1, r9
 8000590:	f1a8 0c02 	sub.w	ip, r8, #2
 8000594:	fbb1 f9fe 	udiv	r9, r1, lr
 8000598:	fb09 f804 	mul.w	r8, r9, r4
 800059c:	e7db      	b.n	8000556 <__udivmoddi4+0x282>
 800059e:	4673      	mov	r3, lr
 80005a0:	e77f      	b.n	80004a2 <__udivmoddi4+0x1ce>
 80005a2:	4650      	mov	r0, sl
 80005a4:	e766      	b.n	8000474 <__udivmoddi4+0x1a0>
 80005a6:	4608      	mov	r0, r1
 80005a8:	e6fd      	b.n	80003a6 <__udivmoddi4+0xd2>
 80005aa:	443b      	add	r3, r7
 80005ac:	3a02      	subs	r2, #2
 80005ae:	e733      	b.n	8000418 <__udivmoddi4+0x144>
 80005b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b4:	443b      	add	r3, r7
 80005b6:	e71c      	b.n	80003f2 <__udivmoddi4+0x11e>
 80005b8:	4649      	mov	r1, r9
 80005ba:	e79c      	b.n	80004f6 <__udivmoddi4+0x222>
 80005bc:	eba1 0109 	sub.w	r1, r1, r9
 80005c0:	46c4      	mov	ip, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c4      	b.n	8000556 <__udivmoddi4+0x282>

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <readAngle>:
 */

#include "encoder_reader.h"

RobottoErrorCode readAngle(I2C_HandleTypeDef* i2c_handle, float* out)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af04      	add	r7, sp, #16
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
	uint8_t buffer[2];
	if(HAL_I2C_Mem_Read(i2c_handle, 0x36 << 1, 0x0E, 1, buffer, 2, 100) != HAL_OK)
 80005da:	2364      	movs	r3, #100	@ 0x64
 80005dc:	9302      	str	r3, [sp, #8]
 80005de:	2302      	movs	r3, #2
 80005e0:	9301      	str	r3, [sp, #4]
 80005e2:	f107 030c 	add.w	r3, r7, #12
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2301      	movs	r3, #1
 80005ea:	220e      	movs	r2, #14
 80005ec:	216c      	movs	r1, #108	@ 0x6c
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f001 fc22 	bl	8001e38 <HAL_I2C_Mem_Read>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <readAngle+0x2e>
	{
		return ROBOTTO_ERROR;
 80005fa:	2301      	movs	r3, #1
 80005fc:	e01c      	b.n	8000638 <readAngle+0x68>
	}
	uint16_t angle_unsigned = ((buffer[0] & 0x0F) << 8) | buffer[1];
 80005fe:	7b3b      	ldrb	r3, [r7, #12]
 8000600:	b21b      	sxth	r3, r3
 8000602:	021b      	lsls	r3, r3, #8
 8000604:	b21b      	sxth	r3, r3
 8000606:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800060a:	b21a      	sxth	r2, r3
 800060c:	7b7b      	ldrb	r3, [r7, #13]
 800060e:	b21b      	sxth	r3, r3
 8000610:	4313      	orrs	r3, r2
 8000612:	b21b      	sxth	r3, r3
 8000614:	81fb      	strh	r3, [r7, #14]
	*out = (angle_unsigned * 360.0f) / 4096.0f;
 8000616:	89fb      	ldrh	r3, [r7, #14]
 8000618:	ee07 3a90 	vmov	s15, r3
 800061c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000620:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000640 <readAngle+0x70>
 8000624:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000628:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8000644 <readAngle+0x74>
 800062c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	edc3 7a00 	vstr	s15, [r3]
	return ROBOTTO_OK;
 8000636:	2300      	movs	r3, #0
}
 8000638:	4618      	mov	r0, r3
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	43b40000 	.word	0x43b40000
 8000644:	45800000 	.word	0x45800000

08000648 <readFullEncoder>:


RobottoErrorCode readFullEncoder(I2C_HandleTypeDef* i2c_handle, EncoderStatus* out)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b088      	sub	sp, #32
 800064c:	af04      	add	r7, sp, #16
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
	uint8_t status = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	73fb      	strb	r3, [r7, #15]
	uint8_t automatic_gain_control = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	73bb      	strb	r3, [r7, #14]
	float angle = 0.0f;
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]

	if (HAL_I2C_Mem_Read(i2c_handle, 0x36 << 1, 0x0B, 1, &status, 1, 100) != HAL_OK
 8000660:	2364      	movs	r3, #100	@ 0x64
 8000662:	9302      	str	r3, [sp, #8]
 8000664:	2301      	movs	r3, #1
 8000666:	9301      	str	r3, [sp, #4]
 8000668:	f107 030f 	add.w	r3, r7, #15
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2301      	movs	r3, #1
 8000670:	220b      	movs	r2, #11
 8000672:	216c      	movs	r1, #108	@ 0x6c
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	f001 fbdf 	bl	8001e38 <HAL_I2C_Mem_Read>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d118      	bne.n	80006b2 <readFullEncoder+0x6a>
		|| HAL_I2C_Mem_Read(i2c_handle, 0x36 << 1, 0x1A, 1, &automatic_gain_control, 1, 100) != HAL_OK
 8000680:	2364      	movs	r3, #100	@ 0x64
 8000682:	9302      	str	r3, [sp, #8]
 8000684:	2301      	movs	r3, #1
 8000686:	9301      	str	r3, [sp, #4]
 8000688:	f107 030e 	add.w	r3, r7, #14
 800068c:	9300      	str	r3, [sp, #0]
 800068e:	2301      	movs	r3, #1
 8000690:	221a      	movs	r2, #26
 8000692:	216c      	movs	r1, #108	@ 0x6c
 8000694:	6878      	ldr	r0, [r7, #4]
 8000696:	f001 fbcf 	bl	8001e38 <HAL_I2C_Mem_Read>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d108      	bne.n	80006b2 <readFullEncoder+0x6a>
		|| readAngle(i2c_handle, &angle) != ROBOTTO_OK)
 80006a0:	f107 0308 	add.w	r3, r7, #8
 80006a4:	4619      	mov	r1, r3
 80006a6:	6878      	ldr	r0, [r7, #4]
 80006a8:	f7ff ff92 	bl	80005d0 <readAngle>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <readFullEncoder+0x6e>
	{
		return ROBOTTO_ERROR;
 80006b2:	2301      	movs	r3, #1
 80006b4:	e02b      	b.n	800070e <readFullEncoder+0xc6>
	}

	out->too_strong = (status >> 3) & 0x01;
 80006b6:	7bfb      	ldrb	r3, [r7, #15]
 80006b8:	08db      	lsrs	r3, r3, #3
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	f003 0301 	and.w	r3, r3, #1
 80006c0:	b2da      	uxtb	r2, r3
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	705a      	strb	r2, [r3, #1]
	out->too_weak = (status >> 4) & 0x01;
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	091b      	lsrs	r3, r3, #4
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	f003 0301 	and.w	r3, r3, #1
 80006d0:	b2da      	uxtb	r2, r3
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	709a      	strb	r2, [r3, #2]
	out->magnet_detected = (status >> 5) & 0x01;
 80006d6:	7bfb      	ldrb	r3, [r7, #15]
 80006d8:	095b      	lsrs	r3, r3, #5
 80006da:	b2db      	uxtb	r3, r3
 80006dc:	f003 0301 	and.w	r3, r3, #1
 80006e0:	b2da      	uxtb	r2, r3
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	701a      	strb	r2, [r3, #0]
	out->automatic_gain_control = (automatic_gain_control * 100.0f) / 128.0f;
 80006e6:	7bbb      	ldrb	r3, [r7, #14]
 80006e8:	ee07 3a90 	vmov	s15, r3
 80006ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006f0:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000718 <readFullEncoder+0xd0>
 80006f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80006f8:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800071c <readFullEncoder+0xd4>
 80006fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	edc3 7a01 	vstr	s15, [r3, #4]
	out->angle = angle;
 8000706:	68ba      	ldr	r2, [r7, #8]
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	609a      	str	r2, [r3, #8]

	return ROBOTTO_OK;
 800070c:	2300      	movs	r3, #0
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	42c80000 	.word	0x42c80000
 800071c:	43000000 	.word	0x43000000

08000720 <startLedBlinkTask>:
TaskHandle_t motion_planning_handle = NULL;

QueueHandle_t speed_set_points_queue_handle = NULL;


void startLedBlinkTask(void *argument) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(LED_BLINK_PERIOD_MS);
 8000728:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800072c:	60fb      	str	r3, [r7, #12]
	TickType_t last_wake_time = xTaskGetTickCount();
 800072e:	f005 f8f9 	bl	8005924 <xTaskGetTickCount>
 8000732:	4603      	mov	r3, r0
 8000734:	60bb      	str	r3, [r7, #8]
	for (;;) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000736:	2120      	movs	r1, #32
 8000738:	4805      	ldr	r0, [pc, #20]	@ (8000750 <startLedBlinkTask+0x30>)
 800073a:	f001 fa1e 	bl	8001b7a <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&last_wake_time, period);
 800073e:	f107 0308 	add.w	r3, r7, #8
 8000742:	68f9      	ldr	r1, [r7, #12]
 8000744:	4618      	mov	r0, r3
 8000746:	f004 fe7f 	bl	8005448 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800074a:	bf00      	nop
 800074c:	e7f3      	b.n	8000736 <startLedBlinkTask+0x16>
 800074e:	bf00      	nop
 8000750:	40020000 	.word	0x40020000

08000754 <motorControlTask>:
	}
}

void motorControlTask(void *argument)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(MOTOR_CONTROL_PERIOD_MS);
 800075c:	230a      	movs	r3, #10
 800075e:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8000760:	f005 f8e0 	bl	8005924 <xTaskGetTickCount>
 8000764:	4603      	mov	r3, r0
 8000766:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		runMotorControlStateMachine();
 8000768:	f000 fc9e 	bl	80010a8 <runMotorControlStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 800076c:	f107 0308 	add.w	r3, r7, #8
 8000770:	68f9      	ldr	r1, [r7, #12]
 8000772:	4618      	mov	r0, r3
 8000774:	f004 fe68 	bl	8005448 <xTaskDelayUntil>
		runMotorControlStateMachine();
 8000778:	bf00      	nop
 800077a:	e7f5      	b.n	8000768 <motorControlTask+0x14>

0800077c <motionPlanningTask>:
	}
}

void motionPlanningTask(void *argument)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(MOTION_PLANNING_PERIOD_MS);
 8000784:	2332      	movs	r3, #50	@ 0x32
 8000786:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8000788:	f005 f8cc 	bl	8005924 <xTaskGetTickCount>
 800078c:	4603      	mov	r3, r0
 800078e:	60bb      	str	r3, [r7, #8]
	for (;;) {
		runMotionPlanningStateMachine();
 8000790:	f000 fae4 	bl	8000d5c <runMotionPlanningStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8000794:	f107 0308 	add.w	r3, r7, #8
 8000798:	68f9      	ldr	r1, [r7, #12]
 800079a:	4618      	mov	r0, r3
 800079c:	f004 fe54 	bl	8005448 <xTaskDelayUntil>
		runMotionPlanningStateMachine();
 80007a0:	bf00      	nop
 80007a2:	e7f5      	b.n	8000790 <motionPlanningTask+0x14>

080007a4 <createRobottoTasks>:




RobottoErrorCode createRobottoTasks()
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af02      	add	r7, sp, #8
	speed_set_points_queue_handle = xQueueCreate(1, sizeof(WheelSpeedSetPoint));
 80007aa:	2200      	movs	r2, #0
 80007ac:	2108      	movs	r1, #8
 80007ae:	2001      	movs	r0, #1
 80007b0:	f003 ffe2 	bl	8004778 <xQueueGenericCreate>
 80007b4:	4603      	mov	r3, r0
 80007b6:	4a1c      	ldr	r2, [pc, #112]	@ (8000828 <createRobottoTasks+0x84>)
 80007b8:	6013      	str	r3, [r2, #0]
	if (speed_set_points_queue_handle == NULL)
 80007ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000828 <createRobottoTasks+0x84>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d101      	bne.n	80007c6 <createRobottoTasks+0x22>
	{
		return ROBOTTO_ERROR;
 80007c2:	2301      	movs	r3, #1
 80007c4:	e02d      	b.n	8000822 <createRobottoTasks+0x7e>
	}


	if (xTaskCreate(startLedBlinkTask, "LED_Blink", configMINIMAL_STACK_SIZE,
 80007c6:	4b19      	ldr	r3, [pc, #100]	@ (800082c <createRobottoTasks+0x88>)
 80007c8:	9301      	str	r3, [sp, #4]
 80007ca:	2301      	movs	r3, #1
 80007cc:	9300      	str	r3, [sp, #0]
 80007ce:	2300      	movs	r3, #0
 80007d0:	2280      	movs	r2, #128	@ 0x80
 80007d2:	4917      	ldr	r1, [pc, #92]	@ (8000830 <createRobottoTasks+0x8c>)
 80007d4:	4817      	ldr	r0, [pc, #92]	@ (8000834 <createRobottoTasks+0x90>)
 80007d6:	f004 fcb0 	bl	800513a <xTaskCreate>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d001      	beq.n	80007e4 <createRobottoTasks+0x40>
			NULL, LED_BLINK_PRIORITY, &led_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 80007e0:	2301      	movs	r3, #1
 80007e2:	e01e      	b.n	8000822 <createRobottoTasks+0x7e>
	}
	if (xTaskCreate(motorControlTask, "MOTOR_Control", configMINIMAL_STACK_SIZE,
 80007e4:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <createRobottoTasks+0x94>)
 80007e6:	9301      	str	r3, [sp, #4]
 80007e8:	2305      	movs	r3, #5
 80007ea:	9300      	str	r3, [sp, #0]
 80007ec:	2300      	movs	r3, #0
 80007ee:	2280      	movs	r2, #128	@ 0x80
 80007f0:	4912      	ldr	r1, [pc, #72]	@ (800083c <createRobottoTasks+0x98>)
 80007f2:	4813      	ldr	r0, [pc, #76]	@ (8000840 <createRobottoTasks+0x9c>)
 80007f4:	f004 fca1 	bl	800513a <xTaskCreate>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d001      	beq.n	8000802 <createRobottoTasks+0x5e>
			NULL, MOTOR_CONTROL_PRIORITY, &motor_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 80007fe:	2301      	movs	r3, #1
 8000800:	e00f      	b.n	8000822 <createRobottoTasks+0x7e>
	}
	if (xTaskCreate(motionPlanningTask, "MOTION_Planning", configMINIMAL_STACK_SIZE,
 8000802:	4b10      	ldr	r3, [pc, #64]	@ (8000844 <createRobottoTasks+0xa0>)
 8000804:	9301      	str	r3, [sp, #4]
 8000806:	2303      	movs	r3, #3
 8000808:	9300      	str	r3, [sp, #0]
 800080a:	2300      	movs	r3, #0
 800080c:	2280      	movs	r2, #128	@ 0x80
 800080e:	490e      	ldr	r1, [pc, #56]	@ (8000848 <createRobottoTasks+0xa4>)
 8000810:	480e      	ldr	r0, [pc, #56]	@ (800084c <createRobottoTasks+0xa8>)
 8000812:	f004 fc92 	bl	800513a <xTaskCreate>
 8000816:	4603      	mov	r3, r0
 8000818:	2b01      	cmp	r3, #1
 800081a:	d001      	beq.n	8000820 <createRobottoTasks+0x7c>
			NULL, MOTION_PLANNING_PRIORITY, &motion_planning_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 800081c:	2301      	movs	r3, #1
 800081e:	e000      	b.n	8000822 <createRobottoTasks+0x7e>
	}
	return ROBOTTO_OK;
 8000820:	2300      	movs	r3, #0
}
 8000822:	4618      	mov	r0, r3
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	20000088 	.word	0x20000088
 800082c:	2000007c 	.word	0x2000007c
 8000830:	080090bc 	.word	0x080090bc
 8000834:	08000721 	.word	0x08000721
 8000838:	20000080 	.word	0x20000080
 800083c:	080090c8 	.word	0x080090c8
 8000840:	08000755 	.word	0x08000755
 8000844:	20000084 	.word	0x20000084
 8000848:	080090d8 	.word	0x080090d8
 800084c:	0800077d 	.word	0x0800077d

08000850 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000854:	f000 fec0 	bl	80015d8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000858:	f000 f816 	bl	8000888 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	traceSTART();
 800085c:	f006 fff2 	bl	8007844 <SEGGER_SYSVIEW_Conf>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000860:	f000 f988 	bl	8000b74 <MX_GPIO_Init>
	MX_TIM1_Init();
 8000864:	f000 f8da 	bl	8000a1c <MX_TIM1_Init>
	MX_I2C1_Init();
 8000868:	f000 f87c 	bl	8000964 <MX_I2C1_Init>
	MX_I2C2_Init();
 800086c:	f000 f8a8 	bl	80009c0 <MX_I2C2_Init>
	/* USER CODE BEGIN 2 */

	if (createRobottoTasks() != ROBOTTO_OK)
 8000870:	f7ff ff98 	bl	80007a4 <createRobottoTasks>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <main+0x2e>
	{
		Error_Handler();
 800087a:	f000 fa01 	bl	8000c80 <Error_Handler>
	}

	vTaskStartScheduler();
 800087e:	f004 fed1 	bl	8005624 <vTaskStartScheduler>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000882:	bf00      	nop
 8000884:	e7fd      	b.n	8000882 <main+0x32>
	...

08000888 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b094      	sub	sp, #80	@ 0x50
 800088c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088e:	f107 031c 	add.w	r3, r7, #28
 8000892:	2234      	movs	r2, #52	@ 0x34
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f008 fb14 	bl	8008ec4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	f107 0308 	add.w	r3, r7, #8
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80008ac:	2300      	movs	r3, #0
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	4b2a      	ldr	r3, [pc, #168]	@ (800095c <SystemClock_Config+0xd4>)
 80008b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b4:	4a29      	ldr	r2, [pc, #164]	@ (800095c <SystemClock_Config+0xd4>)
 80008b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80008bc:	4b27      	ldr	r3, [pc, #156]	@ (800095c <SystemClock_Config+0xd4>)
 80008be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008c4:	607b      	str	r3, [r7, #4]
 80008c6:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008c8:	2300      	movs	r3, #0
 80008ca:	603b      	str	r3, [r7, #0]
 80008cc:	4b24      	ldr	r3, [pc, #144]	@ (8000960 <SystemClock_Config+0xd8>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008d4:	4a22      	ldr	r2, [pc, #136]	@ (8000960 <SystemClock_Config+0xd8>)
 80008d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008da:	6013      	str	r3, [r2, #0]
 80008dc:	4b20      	ldr	r3, [pc, #128]	@ (8000960 <SystemClock_Config+0xd8>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008e4:	603b      	str	r3, [r7, #0]
 80008e6:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008e8:	2302      	movs	r3, #2
 80008ea:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ec:	2301      	movs	r3, #1
 80008ee:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008f0:	2310      	movs	r3, #16
 80008f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f4:	2302      	movs	r3, #2
 80008f6:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008f8:	2300      	movs	r3, #0
 80008fa:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 80008fc:	2310      	movs	r3, #16
 80008fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000900:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000904:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000906:	2304      	movs	r3, #4
 8000908:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800090a:	2302      	movs	r3, #2
 800090c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 800090e:	2302      	movs	r3, #2
 8000910:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4618      	mov	r0, r3
 8000918:	f002 fa78 	bl	8002e0c <HAL_RCC_OscConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8000922:	f000 f9ad 	bl	8000c80 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000926:	230f      	movs	r3, #15
 8000928:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800092a:	2302      	movs	r3, #2
 800092c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092e:	2300      	movs	r3, #0
 8000930:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000932:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000936:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000938:	2300      	movs	r3, #0
 800093a:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800093c:	f107 0308 	add.w	r3, r7, #8
 8000940:	2102      	movs	r1, #2
 8000942:	4618      	mov	r0, r3
 8000944:	f001 ff80 	bl	8002848 <HAL_RCC_ClockConfig>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <SystemClock_Config+0xca>
	{
		Error_Handler();
 800094e:	f000 f997 	bl	8000c80 <Error_Handler>
	}
}
 8000952:	bf00      	nop
 8000954:	3750      	adds	r7, #80	@ 0x50
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40023800 	.word	0x40023800
 8000960:	40007000 	.word	0x40007000

08000964 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000968:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800096a:	4a13      	ldr	r2, [pc, #76]	@ (80009b8 <MX_I2C1_Init+0x54>)
 800096c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800096e:	4b11      	ldr	r3, [pc, #68]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000970:	4a12      	ldr	r2, [pc, #72]	@ (80009bc <MX_I2C1_Init+0x58>)
 8000972:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000974:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800097a:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800097c:	2200      	movs	r2, #0
 800097e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000980:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000982:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000986:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000988:	4b0a      	ldr	r3, [pc, #40]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800098a:	2200      	movs	r2, #0
 800098c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800098e:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000994:	4b07      	ldr	r3, [pc, #28]	@ (80009b4 <MX_I2C1_Init+0x50>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800099a:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <MX_I2C1_Init+0x50>)
 800099c:	2200      	movs	r2, #0
 800099e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009a0:	4804      	ldr	r0, [pc, #16]	@ (80009b4 <MX_I2C1_Init+0x50>)
 80009a2:	f001 f905 	bl	8001bb0 <HAL_I2C_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 80009ac:	f000 f968 	bl	8000c80 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	2000008c 	.word	0x2000008c
 80009b8:	40005400 	.word	0x40005400
 80009bc:	000186a0 	.word	0x000186a0

080009c0 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80009c4:	4b12      	ldr	r3, [pc, #72]	@ (8000a10 <MX_I2C2_Init+0x50>)
 80009c6:	4a13      	ldr	r2, [pc, #76]	@ (8000a14 <MX_I2C2_Init+0x54>)
 80009c8:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 80009ca:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <MX_I2C2_Init+0x50>)
 80009cc:	4a12      	ldr	r2, [pc, #72]	@ (8000a18 <MX_I2C2_Init+0x58>)
 80009ce:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <MX_I2C2_Init+0x50>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 80009d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <MX_I2C2_Init+0x50>)
 80009d8:	2200      	movs	r2, #0
 80009da:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <MX_I2C2_Init+0x50>)
 80009de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009e2:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <MX_I2C2_Init+0x50>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 80009ea:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <MX_I2C2_Init+0x50>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009f0:	4b07      	ldr	r3, [pc, #28]	@ (8000a10 <MX_I2C2_Init+0x50>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009f6:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <MX_I2C2_Init+0x50>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80009fc:	4804      	ldr	r0, [pc, #16]	@ (8000a10 <MX_I2C2_Init+0x50>)
 80009fe:	f001 f8d7 	bl	8001bb0 <HAL_I2C_Init>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_I2C2_Init+0x4c>
	{
		Error_Handler();
 8000a08:	f000 f93a 	bl	8000c80 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	200000e0 	.word	0x200000e0
 8000a14:	40005800 	.word	0x40005800
 8000a18:	000186a0 	.word	0x000186a0

08000a1c <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b096      	sub	sp, #88	@ 0x58
 8000a20:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a22:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a30:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000a3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
 8000a42:	605a      	str	r2, [r3, #4]
 8000a44:	609a      	str	r2, [r3, #8]
 8000a46:	60da      	str	r2, [r3, #12]
 8000a48:	611a      	str	r2, [r3, #16]
 8000a4a:	615a      	str	r2, [r3, #20]
 8000a4c:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	2220      	movs	r2, #32
 8000a52:	2100      	movs	r1, #0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f008 fa35 	bl	8008ec4 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000a5a:	4b44      	ldr	r3, [pc, #272]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000a5c:	4a44      	ldr	r2, [pc, #272]	@ (8000b70 <MX_TIM1_Init+0x154>)
 8000a5e:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 83;
 8000a60:	4b42      	ldr	r3, [pc, #264]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000a62:	2253      	movs	r2, #83	@ 0x53
 8000a64:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a66:	4b41      	ldr	r3, [pc, #260]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 499;
 8000a6c:	4b3f      	ldr	r3, [pc, #252]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000a6e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000a72:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a74:	4b3d      	ldr	r3, [pc, #244]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000a7a:	4b3c      	ldr	r3, [pc, #240]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a80:	4b3a      	ldr	r3, [pc, #232]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a86:	4839      	ldr	r0, [pc, #228]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000a88:	f002 fc5e 	bl	8003348 <HAL_TIM_Base_Init>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM1_Init+0x7a>
	{
		Error_Handler();
 8000a92:	f000 f8f5 	bl	8000c80 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a9c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4832      	ldr	r0, [pc, #200]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000aa4:	f002 ffe4 	bl	8003a70 <HAL_TIM_ConfigClockSource>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_TIM1_Init+0x96>
	{
		Error_Handler();
 8000aae:	f000 f8e7 	bl	8000c80 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ab2:	482e      	ldr	r0, [pc, #184]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000ab4:	f002 fd08 	bl	80034c8 <HAL_TIM_PWM_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_TIM1_Init+0xa6>
	{
		Error_Handler();
 8000abe:	f000 f8df 	bl	8000c80 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	643b      	str	r3, [r7, #64]	@ 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000aca:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4826      	ldr	r0, [pc, #152]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000ad2:	f003 fbd3 	bl	800427c <HAL_TIMEx_MasterConfigSynchronization>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_TIM1_Init+0xc4>
	{
		Error_Handler();
 8000adc:	f000 f8d0 	bl	8000c80 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ae0:	2360      	movs	r3, #96	@ 0x60
 8000ae2:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigOC.Pulse = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000aec:	2300      	movs	r3, #0
 8000aee:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000af4:	2300      	movs	r3, #0
 8000af6:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000af8:	2300      	movs	r3, #0
 8000afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000afc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b00:	2200      	movs	r2, #0
 8000b02:	4619      	mov	r1, r3
 8000b04:	4819      	ldr	r0, [pc, #100]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000b06:	f002 fef1 	bl	80038ec <HAL_TIM_PWM_ConfigChannel>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_TIM1_Init+0xf8>
	{
		Error_Handler();
 8000b10:	f000 f8b6 	bl	8000c80 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b18:	2204      	movs	r2, #4
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	4813      	ldr	r0, [pc, #76]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000b1e:	f002 fee5 	bl	80038ec <HAL_TIM_PWM_ConfigChannel>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_TIM1_Init+0x110>
	{
		Error_Handler();
 8000b28:	f000 f8aa 	bl	8000c80 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b34:	2300      	movs	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b44:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b46:	2300      	movs	r3, #0
 8000b48:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b4a:	1d3b      	adds	r3, r7, #4
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4807      	ldr	r0, [pc, #28]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000b50:	f003 fc10 	bl	8004374 <HAL_TIMEx_ConfigBreakDeadTime>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_TIM1_Init+0x142>
	{
		Error_Handler();
 8000b5a:	f000 f891 	bl	8000c80 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000b5e:	4803      	ldr	r0, [pc, #12]	@ (8000b6c <MX_TIM1_Init+0x150>)
 8000b60:	f000 fc22 	bl	80013a8 <HAL_TIM_MspPostInit>

}
 8000b64:	bf00      	nop
 8000b66:	3758      	adds	r7, #88	@ 0x58
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20000134 	.word	0x20000134
 8000b70:	40010000 	.word	0x40010000

08000b74 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b088      	sub	sp, #32
 8000b78:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7a:	f107 030c 	add.w	r3, r7, #12
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
 8000b88:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60bb      	str	r3, [r7, #8]
 8000b8e:	4b30      	ldr	r3, [pc, #192]	@ (8000c50 <MX_GPIO_Init+0xdc>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b92:	4a2f      	ldr	r2, [pc, #188]	@ (8000c50 <MX_GPIO_Init+0xdc>)
 8000b94:	f043 0304 	orr.w	r3, r3, #4
 8000b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9a:	4b2d      	ldr	r3, [pc, #180]	@ (8000c50 <MX_GPIO_Init+0xdc>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	f003 0304 	and.w	r3, r3, #4
 8000ba2:	60bb      	str	r3, [r7, #8]
 8000ba4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	607b      	str	r3, [r7, #4]
 8000baa:	4b29      	ldr	r3, [pc, #164]	@ (8000c50 <MX_GPIO_Init+0xdc>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bae:	4a28      	ldr	r2, [pc, #160]	@ (8000c50 <MX_GPIO_Init+0xdc>)
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb6:	4b26      	ldr	r3, [pc, #152]	@ (8000c50 <MX_GPIO_Init+0xdc>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bba:	f003 0301 	and.w	r3, r3, #1
 8000bbe:	607b      	str	r3, [r7, #4]
 8000bc0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	603b      	str	r3, [r7, #0]
 8000bc6:	4b22      	ldr	r3, [pc, #136]	@ (8000c50 <MX_GPIO_Init+0xdc>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	4a21      	ldr	r2, [pc, #132]	@ (8000c50 <MX_GPIO_Init+0xdc>)
 8000bcc:	f043 0302 	orr.w	r3, r3, #2
 8000bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c50 <MX_GPIO_Init+0xdc>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	f003 0302 	and.w	r3, r3, #2
 8000bda:	603b      	str	r3, [r7, #0]
 8000bdc:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, MOTOR1_UP_Pin|MOTOR1_DOWN_Pin|MOTOR2_UP_Pin|MOTOR2_DOWN_Pin, GPIO_PIN_RESET);
 8000bde:	2200      	movs	r2, #0
 8000be0:	210f      	movs	r1, #15
 8000be2:	481c      	ldr	r0, [pc, #112]	@ (8000c54 <MX_GPIO_Init+0xe0>)
 8000be4:	f000 ffb0 	bl	8001b48 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2120      	movs	r1, #32
 8000bec:	481a      	ldr	r0, [pc, #104]	@ (8000c58 <MX_GPIO_Init+0xe4>)
 8000bee:	f000 ffab 	bl	8001b48 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000bf2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bf6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bf8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000bfc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c02:	f107 030c 	add.w	r3, r7, #12
 8000c06:	4619      	mov	r1, r3
 8000c08:	4812      	ldr	r0, [pc, #72]	@ (8000c54 <MX_GPIO_Init+0xe0>)
 8000c0a:	f000 fe09 	bl	8001820 <HAL_GPIO_Init>

	/*Configure GPIO pins : MOTOR1_UP_Pin MOTOR1_DOWN_Pin MOTOR2_UP_Pin MOTOR2_DOWN_Pin */
	GPIO_InitStruct.Pin = MOTOR1_UP_Pin|MOTOR1_DOWN_Pin|MOTOR2_UP_Pin|MOTOR2_DOWN_Pin;
 8000c0e:	230f      	movs	r3, #15
 8000c10:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c12:	2301      	movs	r3, #1
 8000c14:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c1e:	f107 030c 	add.w	r3, r7, #12
 8000c22:	4619      	mov	r1, r3
 8000c24:	480b      	ldr	r0, [pc, #44]	@ (8000c54 <MX_GPIO_Init+0xe0>)
 8000c26:	f000 fdfb 	bl	8001820 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8000c2a:	2320      	movs	r3, #32
 8000c2c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c3a:	f107 030c 	add.w	r3, r7, #12
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4805      	ldr	r0, [pc, #20]	@ (8000c58 <MX_GPIO_Init+0xe4>)
 8000c42:	f000 fded 	bl	8001820 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000c46:	bf00      	nop
 8000c48:	3720      	adds	r7, #32
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40023800 	.word	0x40023800
 8000c54:	40020800 	.word	0x40020800
 8000c58:	40020000 	.word	0x40020000

08000c5c <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a04      	ldr	r2, [pc, #16]	@ (8000c7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d101      	bne.n	8000c72 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000c6e:	f000 fcd5 	bl	800161c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40001400 	.word	0x40001400

08000c80 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c84:	b672      	cpsid	i
}
 8000c86:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <Error_Handler+0x8>

08000c8c <motionPlanningStatusInit>:

static char* last_error = NULL;


ActivityStatus motionPlanningStatusInit()
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
	return ACTIVITY_STATUS_RUNNING;
 8000c90:	2301      	movs	r3, #1
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <motionPlanningStatusRunning>:

ActivityStatus motionPlanningStatusRunning()
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
	WheelSpeedSetPoint speed_set_point = {0};
 8000ca2:	463b      	mov	r3, r7
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
	static uint32_t counter = 0;
	if(counter < 20U)
 8000caa:	4b27      	ldr	r3, [pc, #156]	@ (8000d48 <motionPlanningStatusRunning+0xac>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2b13      	cmp	r3, #19
 8000cb0:	d806      	bhi.n	8000cc0 <motionPlanningStatusRunning+0x24>
	{
		speed_set_point.left = 1;
 8000cb2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000cb6:	603b      	str	r3, [r7, #0]
		speed_set_point.right = 1;
 8000cb8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000cbc:	607b      	str	r3, [r7, #4]
 8000cbe:	e02a      	b.n	8000d16 <motionPlanningStatusRunning+0x7a>
	}
	else if (counter < 40U)
 8000cc0:	4b21      	ldr	r3, [pc, #132]	@ (8000d48 <motionPlanningStatusRunning+0xac>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b27      	cmp	r3, #39	@ 0x27
 8000cc6:	d806      	bhi.n	8000cd6 <motionPlanningStatusRunning+0x3a>
	{
		speed_set_point.left = 0;
 8000cc8:	f04f 0300 	mov.w	r3, #0
 8000ccc:	603b      	str	r3, [r7, #0]
		speed_set_point.right = 0;
 8000cce:	f04f 0300 	mov.w	r3, #0
 8000cd2:	607b      	str	r3, [r7, #4]
 8000cd4:	e01f      	b.n	8000d16 <motionPlanningStatusRunning+0x7a>
	}
	else if (counter < 60U)
 8000cd6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d48 <motionPlanningStatusRunning+0xac>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2b3b      	cmp	r3, #59	@ 0x3b
 8000cdc:	d805      	bhi.n	8000cea <motionPlanningStatusRunning+0x4e>
	{
		speed_set_point.left = -1;
 8000cde:	4b1b      	ldr	r3, [pc, #108]	@ (8000d4c <motionPlanningStatusRunning+0xb0>)
 8000ce0:	603b      	str	r3, [r7, #0]
		speed_set_point.right = 1;
 8000ce2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000ce6:	607b      	str	r3, [r7, #4]
 8000ce8:	e015      	b.n	8000d16 <motionPlanningStatusRunning+0x7a>
	}
	else if (counter < 80U)
 8000cea:	4b17      	ldr	r3, [pc, #92]	@ (8000d48 <motionPlanningStatusRunning+0xac>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2b4f      	cmp	r3, #79	@ 0x4f
 8000cf0:	d805      	bhi.n	8000cfe <motionPlanningStatusRunning+0x62>
	{
		speed_set_point.left = 1;
 8000cf2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000cf6:	603b      	str	r3, [r7, #0]
		speed_set_point.right = -1;
 8000cf8:	4b14      	ldr	r3, [pc, #80]	@ (8000d4c <motionPlanningStatusRunning+0xb0>)
 8000cfa:	607b      	str	r3, [r7, #4]
 8000cfc:	e00b      	b.n	8000d16 <motionPlanningStatusRunning+0x7a>
	}
	else if (counter < 100U)
 8000cfe:	4b12      	ldr	r3, [pc, #72]	@ (8000d48 <motionPlanningStatusRunning+0xac>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	2b63      	cmp	r3, #99	@ 0x63
 8000d04:	d804      	bhi.n	8000d10 <motionPlanningStatusRunning+0x74>
	{
		speed_set_point.left = -1;
 8000d06:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <motionPlanningStatusRunning+0xb0>)
 8000d08:	603b      	str	r3, [r7, #0]
		speed_set_point.right = -1;
 8000d0a:	4b10      	ldr	r3, [pc, #64]	@ (8000d4c <motionPlanningStatusRunning+0xb0>)
 8000d0c:	607b      	str	r3, [r7, #4]
 8000d0e:	e002      	b.n	8000d16 <motionPlanningStatusRunning+0x7a>
	}
	else
	{
		counter = 0;
 8000d10:	4b0d      	ldr	r3, [pc, #52]	@ (8000d48 <motionPlanningStatusRunning+0xac>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
	}
	counter++;
 8000d16:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <motionPlanningStatusRunning+0xac>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <motionPlanningStatusRunning+0xac>)
 8000d1e:	6013      	str	r3, [r2, #0]

	if (xQueueSend(speed_set_points_queue_handle, &speed_set_point, 0) != pdPASS)
 8000d20:	4b0b      	ldr	r3, [pc, #44]	@ (8000d50 <motionPlanningStatusRunning+0xb4>)
 8000d22:	6818      	ldr	r0, [r3, #0]
 8000d24:	4639      	mov	r1, r7
 8000d26:	2300      	movs	r3, #0
 8000d28:	2200      	movs	r2, #0
 8000d2a:	f003 fda5 	bl	8004878 <xQueueGenericSend>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d004      	beq.n	8000d3e <motionPlanningStatusRunning+0xa2>
	{
		last_error = "ERROR WHILE PUSHING TO THE QUEUE";
 8000d34:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <motionPlanningStatusRunning+0xb8>)
 8000d36:	4a08      	ldr	r2, [pc, #32]	@ (8000d58 <motionPlanningStatusRunning+0xbc>)
 8000d38:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	e000      	b.n	8000d40 <motionPlanningStatusRunning+0xa4>
	}
	return ACTIVITY_STATUS_RUNNING;
 8000d3e:	2301      	movs	r3, #1
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20000180 	.word	0x20000180
 8000d4c:	bf800000 	.word	0xbf800000
 8000d50:	20000088 	.word	0x20000088
 8000d54:	2000017c 	.word	0x2000017c
 8000d58:	080090e8 	.word	0x080090e8

08000d5c <runMotionPlanningStateMachine>:



void runMotionPlanningStateMachine()
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;

	if(ACTIVITY_STATUS_INIT == activity_status)
 8000d60:	4b0b      	ldr	r3, [pc, #44]	@ (8000d90 <runMotionPlanningStateMachine+0x34>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d106      	bne.n	8000d76 <runMotionPlanningStateMachine+0x1a>
	{
		activity_status = motionPlanningStatusInit();
 8000d68:	f7ff ff90 	bl	8000c8c <motionPlanningStatusInit>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	461a      	mov	r2, r3
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <runMotionPlanningStateMachine+0x34>)
 8000d72:	701a      	strb	r2, [r3, #0]
	{

	}


}
 8000d74:	e009      	b.n	8000d8a <runMotionPlanningStateMachine+0x2e>
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 8000d76:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <runMotionPlanningStateMachine+0x34>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d105      	bne.n	8000d8a <runMotionPlanningStateMachine+0x2e>
		activity_status = motionPlanningStatusRunning();
 8000d7e:	f7ff ff8d 	bl	8000c9c <motionPlanningStatusRunning>
 8000d82:	4603      	mov	r3, r0
 8000d84:	461a      	mov	r2, r3
 8000d86:	4b02      	ldr	r3, [pc, #8]	@ (8000d90 <runMotionPlanningStateMachine+0x34>)
 8000d88:	701a      	strb	r2, [r3, #0]
}
 8000d8a:	bf00      	nop
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	20000184 	.word	0x20000184

08000d94 <setWheelDirection>:
static WheelStatus right_wheel = {0};
static char* last_error = NULL;


void setWheelDirection(Wheel wheel, WheelDirection direction)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	460a      	mov	r2, r1
 8000d9e:	71fb      	strb	r3, [r7, #7]
 8000da0:	4613      	mov	r3, r2
 8000da2:	71bb      	strb	r3, [r7, #6]
	if(WHEEL_RIGHT == wheel)
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d118      	bne.n	8000ddc <setWheelDirection+0x48>
	{
		if(WHEEL_FORWARD == direction)
 8000daa:	79bb      	ldrb	r3, [r7, #6]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d10a      	bne.n	8000dc6 <setWheelDirection+0x32>
		{
			HAL_GPIO_WritePin(MOTOR2_UP_GPIO_Port, MOTOR2_UP_Pin, 1);
 8000db0:	2201      	movs	r2, #1
 8000db2:	2104      	movs	r1, #4
 8000db4:	4819      	ldr	r0, [pc, #100]	@ (8000e1c <setWheelDirection+0x88>)
 8000db6:	f000 fec7 	bl	8001b48 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR2_DOWN_GPIO_Port, MOTOR2_DOWN_Pin, 0);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2108      	movs	r1, #8
 8000dbe:	4817      	ldr	r0, [pc, #92]	@ (8000e1c <setWheelDirection+0x88>)
 8000dc0:	f000 fec2 	bl	8001b48 <HAL_GPIO_WritePin>
		{
			HAL_GPIO_WritePin(MOTOR1_UP_GPIO_Port, MOTOR1_UP_Pin, 0);
			HAL_GPIO_WritePin(MOTOR1_DOWN_GPIO_Port, MOTOR1_DOWN_Pin, 1);
		}
	}
}
 8000dc4:	e025      	b.n	8000e12 <setWheelDirection+0x7e>
			HAL_GPIO_WritePin(MOTOR2_UP_GPIO_Port, MOTOR2_UP_Pin, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2104      	movs	r1, #4
 8000dca:	4814      	ldr	r0, [pc, #80]	@ (8000e1c <setWheelDirection+0x88>)
 8000dcc:	f000 febc 	bl	8001b48 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR2_DOWN_GPIO_Port, MOTOR2_DOWN_Pin, 1);
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	2108      	movs	r1, #8
 8000dd4:	4811      	ldr	r0, [pc, #68]	@ (8000e1c <setWheelDirection+0x88>)
 8000dd6:	f000 feb7 	bl	8001b48 <HAL_GPIO_WritePin>
}
 8000dda:	e01a      	b.n	8000e12 <setWheelDirection+0x7e>
	else if(WHEEL_LEFT == wheel)
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d117      	bne.n	8000e12 <setWheelDirection+0x7e>
		if(WHEEL_FORWARD == direction)
 8000de2:	79bb      	ldrb	r3, [r7, #6]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d10a      	bne.n	8000dfe <setWheelDirection+0x6a>
			HAL_GPIO_WritePin(MOTOR1_UP_GPIO_Port, MOTOR1_UP_Pin, 1);
 8000de8:	2201      	movs	r2, #1
 8000dea:	2101      	movs	r1, #1
 8000dec:	480b      	ldr	r0, [pc, #44]	@ (8000e1c <setWheelDirection+0x88>)
 8000dee:	f000 feab 	bl	8001b48 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR1_DOWN_GPIO_Port, MOTOR1_DOWN_Pin, 0);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2102      	movs	r1, #2
 8000df6:	4809      	ldr	r0, [pc, #36]	@ (8000e1c <setWheelDirection+0x88>)
 8000df8:	f000 fea6 	bl	8001b48 <HAL_GPIO_WritePin>
}
 8000dfc:	e009      	b.n	8000e12 <setWheelDirection+0x7e>
			HAL_GPIO_WritePin(MOTOR1_UP_GPIO_Port, MOTOR1_UP_Pin, 0);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2101      	movs	r1, #1
 8000e02:	4806      	ldr	r0, [pc, #24]	@ (8000e1c <setWheelDirection+0x88>)
 8000e04:	f000 fea0 	bl	8001b48 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR1_DOWN_GPIO_Port, MOTOR1_DOWN_Pin, 1);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2102      	movs	r1, #2
 8000e0c:	4803      	ldr	r0, [pc, #12]	@ (8000e1c <setWheelDirection+0x88>)
 8000e0e:	f000 fe9b 	bl	8001b48 <HAL_GPIO_WritePin>
}
 8000e12:	bf00      	nop
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40020800 	.word	0x40020800

08000e20 <setWheelNormalizedPWM>:


void setWheelNormalizedPWM(Wheel wheel, int speed)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	6039      	str	r1, [r7, #0]
 8000e2a:	71fb      	strb	r3, [r7, #7]
	if (speed > 100) speed = 100;
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	2b64      	cmp	r3, #100	@ 0x64
 8000e30:	dd01      	ble.n	8000e36 <setWheelNormalizedPWM+0x16>
 8000e32:	2364      	movs	r3, #100	@ 0x64
 8000e34:	603b      	str	r3, [r7, #0]
	if (speed < -100) speed = -100;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000e3c:	da02      	bge.n	8000e44 <setWheelNormalizedPWM+0x24>
 8000e3e:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8000e42:	603b      	str	r3, [r7, #0]

	WheelDirection direction = WHEEL_FORWARD;
 8000e44:	2300      	movs	r3, #0
 8000e46:	73fb      	strb	r3, [r7, #15]
	if(speed < 0)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	da01      	bge.n	8000e52 <setWheelNormalizedPWM+0x32>
	{
		direction = WHEEL_BACKWARD;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	73fb      	strb	r3, [r7, #15]
	}
	setWheelDirection(wheel, direction);
 8000e52:	7bfa      	ldrb	r2, [r7, #15]
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	4611      	mov	r1, r2
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff ff9b 	bl	8000d94 <setWheelDirection>

	int motor_pwm = MAX_PWM * abs(speed) / 100;
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	bfb8      	it	lt
 8000e64:	425b      	neglt	r3, r3
 8000e66:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000e6a:	fb02 f303 	mul.w	r3, r2, r3
 8000e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea0 <setWheelNormalizedPWM+0x80>)
 8000e70:	fb82 1203 	smull	r1, r2, r2, r3
 8000e74:	1152      	asrs	r2, r2, #5
 8000e76:	17db      	asrs	r3, r3, #31
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	60bb      	str	r3, [r7, #8]
	if(WHEEL_LEFT == wheel)
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d103      	bne.n	8000e8a <setWheelNormalizedPWM+0x6a>
	{
		TIM1->CCR1 = motor_pwm;
 8000e82:	4a08      	ldr	r2, [pc, #32]	@ (8000ea4 <setWheelNormalizedPWM+0x84>)
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	6353      	str	r3, [r2, #52]	@ 0x34
	}
	else if(WHEEL_RIGHT == wheel)
	{
		TIM1->CCR2 = motor_pwm;
	}
}
 8000e88:	e005      	b.n	8000e96 <setWheelNormalizedPWM+0x76>
	else if(WHEEL_RIGHT == wheel)
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d102      	bne.n	8000e96 <setWheelNormalizedPWM+0x76>
		TIM1->CCR2 = motor_pwm;
 8000e90:	4a04      	ldr	r2, [pc, #16]	@ (8000ea4 <setWheelNormalizedPWM+0x84>)
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000e96:	bf00      	nop
 8000e98:	3710      	adds	r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	51eb851f 	.word	0x51eb851f
 8000ea4:	40010000 	.word	0x40010000

08000ea8 <motorControlStatusInit>:


ActivityStatus motorControlStatusInit()
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	ed2d 8b02 	vpush	{d8}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af00      	add	r7, sp, #0
	setWheelNormalizedPWM(WHEEL_RIGHT, 0);
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	2000      	movs	r0, #0
 8000eb6:	f7ff ffb3 	bl	8000e20 <setWheelNormalizedPWM>
	setWheelNormalizedPWM(WHEEL_LEFT, 0);
 8000eba:	2100      	movs	r1, #0
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	f7ff ffaf 	bl	8000e20 <setWheelNormalizedPWM>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	4827      	ldr	r0, [pc, #156]	@ (8000f64 <motorControlStatusInit+0xbc>)
 8000ec6:	f002 fb59 	bl	800357c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000eca:	2104      	movs	r1, #4
 8000ecc:	4825      	ldr	r0, [pc, #148]	@ (8000f64 <motorControlStatusInit+0xbc>)
 8000ece:	f002 fb55 	bl	800357c <HAL_TIM_PWM_Start>


	EncoderStatus right_encoder_status = {0};
 8000ed2:	f107 030c 	add.w	r3, r7, #12
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
	if(ROBOTTO_OK != readFullEncoder(&hi2c2, &right_encoder_status) || 0 == right_encoder_status.magnet_detected)
 8000ede:	f107 030c 	add.w	r3, r7, #12
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4820      	ldr	r0, [pc, #128]	@ (8000f68 <motorControlStatusInit+0xc0>)
 8000ee6:	f7ff fbaf 	bl	8000648 <readFullEncoder>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d102      	bne.n	8000ef6 <motorControlStatusInit+0x4e>
 8000ef0:	7b3b      	ldrb	r3, [r7, #12]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d104      	bne.n	8000f00 <motorControlStatusInit+0x58>
	{
		last_error = "ERROR WHILE READING RIGHT ENCODER";
 8000ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f6c <motorControlStatusInit+0xc4>)
 8000ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8000f70 <motorControlStatusInit+0xc8>)
 8000efa:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8000efc:	2302      	movs	r3, #2
 8000efe:	e02b      	b.n	8000f58 <motorControlStatusInit+0xb0>
	};
	updateWheelStatus(&left_wheel, right_encoder_status.angle, xTaskGetTickCount());
 8000f00:	ed97 8a05 	vldr	s16, [r7, #20]
 8000f04:	f004 fd0e 	bl	8005924 <xTaskGetTickCount>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	eeb0 0a48 	vmov.f32	s0, s16
 8000f10:	4818      	ldr	r0, [pc, #96]	@ (8000f74 <motorControlStatusInit+0xcc>)
 8000f12:	f000 f8e5 	bl	80010e0 <updateWheelStatus>

	EncoderStatus left_encoder_status = {0};
 8000f16:	463b      	mov	r3, r7
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
	if(ROBOTTO_OK != readFullEncoder(&hi2c1, &left_encoder_status) || 0 == left_encoder_status.magnet_detected)
 8000f20:	463b      	mov	r3, r7
 8000f22:	4619      	mov	r1, r3
 8000f24:	4814      	ldr	r0, [pc, #80]	@ (8000f78 <motorControlStatusInit+0xd0>)
 8000f26:	f7ff fb8f 	bl	8000648 <readFullEncoder>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d102      	bne.n	8000f36 <motorControlStatusInit+0x8e>
 8000f30:	783b      	ldrb	r3, [r7, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d104      	bne.n	8000f40 <motorControlStatusInit+0x98>
	{
		last_error = "ERROR WHILE READING LEFT ENCODER";
 8000f36:	4b0d      	ldr	r3, [pc, #52]	@ (8000f6c <motorControlStatusInit+0xc4>)
 8000f38:	4a10      	ldr	r2, [pc, #64]	@ (8000f7c <motorControlStatusInit+0xd4>)
 8000f3a:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	e00b      	b.n	8000f58 <motorControlStatusInit+0xb0>
	};
	updateWheelStatus(&right_wheel, left_encoder_status.angle, xTaskGetTickCount());
 8000f40:	ed97 8a02 	vldr	s16, [r7, #8]
 8000f44:	f004 fcee 	bl	8005924 <xTaskGetTickCount>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	eeb0 0a48 	vmov.f32	s0, s16
 8000f50:	480b      	ldr	r0, [pc, #44]	@ (8000f80 <motorControlStatusInit+0xd8>)
 8000f52:	f000 f8c5 	bl	80010e0 <updateWheelStatus>

	return ACTIVITY_STATUS_RUNNING;
 8000f56:	2301      	movs	r3, #1
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3718      	adds	r7, #24
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	ecbd 8b02 	vpop	{d8}
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000134 	.word	0x20000134
 8000f68:	200000e0 	.word	0x200000e0
 8000f6c:	200001a8 	.word	0x200001a8
 8000f70:	0800910c 	.word	0x0800910c
 8000f74:	20000188 	.word	0x20000188
 8000f78:	2000008c 	.word	0x2000008c
 8000f7c:	08009130 	.word	0x08009130
 8000f80:	20000198 	.word	0x20000198

08000f84 <updateWheelsStatus>:


RobottoErrorCode updateWheelsStatus()
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
	TickType_t tick = xTaskGetTickCount();
 8000f8a:	f004 fccb 	bl	8005924 <xTaskGetTickCount>
 8000f8e:	60f8      	str	r0, [r7, #12]

	float left_wheel_angle = 0.0f;
 8000f90:	f04f 0300 	mov.w	r3, #0
 8000f94:	60bb      	str	r3, [r7, #8]
	if(ROBOTTO_OK != readAngle(&hi2c1, &left_wheel_angle))
 8000f96:	f107 0308 	add.w	r3, r7, #8
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4814      	ldr	r0, [pc, #80]	@ (8000ff0 <updateWheelsStatus+0x6c>)
 8000f9e:	f7ff fb17 	bl	80005d0 <readAngle>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <updateWheelsStatus+0x28>
	{
		return ROBOTTO_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e01d      	b.n	8000fe8 <updateWheelsStatus+0x64>
	}
	updateWheelStatus(&left_wheel, left_wheel_angle, tick);
 8000fac:	edd7 7a02 	vldr	s15, [r7, #8]
 8000fb0:	68f9      	ldr	r1, [r7, #12]
 8000fb2:	eeb0 0a67 	vmov.f32	s0, s15
 8000fb6:	480f      	ldr	r0, [pc, #60]	@ (8000ff4 <updateWheelsStatus+0x70>)
 8000fb8:	f000 f892 	bl	80010e0 <updateWheelStatus>


	float right_wheel_angle = 0.0f;
 8000fbc:	f04f 0300 	mov.w	r3, #0
 8000fc0:	607b      	str	r3, [r7, #4]
	if(ROBOTTO_OK != readAngle(&hi2c1, &right_wheel_angle))
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	480a      	ldr	r0, [pc, #40]	@ (8000ff0 <updateWheelsStatus+0x6c>)
 8000fc8:	f7ff fb02 	bl	80005d0 <readAngle>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <updateWheelsStatus+0x52>
	{
		return ROBOTTO_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e008      	b.n	8000fe8 <updateWheelsStatus+0x64>
	}
	updateWheelStatus(&right_wheel, right_wheel_angle, tick);
 8000fd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fda:	68f9      	ldr	r1, [r7, #12]
 8000fdc:	eeb0 0a67 	vmov.f32	s0, s15
 8000fe0:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <updateWheelsStatus+0x74>)
 8000fe2:	f000 f87d 	bl	80010e0 <updateWheelStatus>

	return ROBOTTO_OK;
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	2000008c 	.word	0x2000008c
 8000ff4:	20000188 	.word	0x20000188
 8000ff8:	20000198 	.word	0x20000198

08000ffc <motorControlStatusRunning>:

ActivityStatus motorControlStatusRunning()
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	static WheelSpeedSetPoint speed_set_point = {0};
	static int missing_setpoint_counter = 0;

	if (xQueueReceive(speed_set_points_queue_handle, &speed_set_point, 0) == pdPASS)
 8001000:	4b22      	ldr	r3, [pc, #136]	@ (800108c <motorControlStatusRunning+0x90>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2200      	movs	r2, #0
 8001006:	4922      	ldr	r1, [pc, #136]	@ (8001090 <motorControlStatusRunning+0x94>)
 8001008:	4618      	mov	r0, r3
 800100a:	f003 fd43 	bl	8004a94 <xQueueReceive>
 800100e:	4603      	mov	r3, r0
 8001010:	2b01      	cmp	r3, #1
 8001012:	d103      	bne.n	800101c <motorControlStatusRunning+0x20>
	{
		missing_setpoint_counter = 0;
 8001014:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <motorControlStatusRunning+0x98>)
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	e004      	b.n	8001026 <motorControlStatusRunning+0x2a>
	}
	else
	{
		++missing_setpoint_counter;
 800101c:	4b1d      	ldr	r3, [pc, #116]	@ (8001094 <motorControlStatusRunning+0x98>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	3301      	adds	r3, #1
 8001022:	4a1c      	ldr	r2, [pc, #112]	@ (8001094 <motorControlStatusRunning+0x98>)
 8001024:	6013      	str	r3, [r2, #0]
	}

	if(missing_setpoint_counter > 6)
 8001026:	4b1b      	ldr	r3, [pc, #108]	@ (8001094 <motorControlStatusRunning+0x98>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2b06      	cmp	r3, #6
 800102c:	dd04      	ble.n	8001038 <motorControlStatusRunning+0x3c>
	{
		last_error = "MISSING UPDATES OF SPEED SETPOINTS";
 800102e:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <motorControlStatusRunning+0x9c>)
 8001030:	4a1a      	ldr	r2, [pc, #104]	@ (800109c <motorControlStatusRunning+0xa0>)
 8001032:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8001034:	2302      	movs	r3, #2
 8001036:	e026      	b.n	8001086 <motorControlStatusRunning+0x8a>
	}

	if(ROBOTTO_OK != updateWheelsStatus())
 8001038:	f7ff ffa4 	bl	8000f84 <updateWheelsStatus>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d004      	beq.n	800104c <motorControlStatusRunning+0x50>
	{
		last_error = "CANNOT READ FROM ENCODER";
 8001042:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <motorControlStatusRunning+0x9c>)
 8001044:	4a16      	ldr	r2, [pc, #88]	@ (80010a0 <motorControlStatusRunning+0xa4>)
 8001046:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8001048:	2302      	movs	r3, #2
 800104a:	e01c      	b.n	8001086 <motorControlStatusRunning+0x8a>
	}

	setWheelNormalizedPWM(WHEEL_RIGHT, (int)(speed_set_point.right*100));
 800104c:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <motorControlStatusRunning+0x94>)
 800104e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001052:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80010a4 <motorControlStatusRunning+0xa8>
 8001056:	ee67 7a87 	vmul.f32	s15, s15, s14
 800105a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800105e:	ee17 1a90 	vmov	r1, s15
 8001062:	2000      	movs	r0, #0
 8001064:	f7ff fedc 	bl	8000e20 <setWheelNormalizedPWM>
	setWheelNormalizedPWM(WHEEL_LEFT, (int)(speed_set_point.left*100));
 8001068:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <motorControlStatusRunning+0x94>)
 800106a:	edd3 7a00 	vldr	s15, [r3]
 800106e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80010a4 <motorControlStatusRunning+0xa8>
 8001072:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001076:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800107a:	ee17 1a90 	vmov	r1, s15
 800107e:	2001      	movs	r0, #1
 8001080:	f7ff fece 	bl	8000e20 <setWheelNormalizedPWM>

	//SEGGER_RTT_printf(0, "%u;%u;%d\n", tick, (int)(motor2_angle*1000), (int)(speed*1000));

	return ACTIVITY_STATUS_RUNNING;
 8001084:	2301      	movs	r3, #1
}
 8001086:	4618      	mov	r0, r3
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000088 	.word	0x20000088
 8001090:	200001ac 	.word	0x200001ac
 8001094:	200001b4 	.word	0x200001b4
 8001098:	200001a8 	.word	0x200001a8
 800109c:	08009154 	.word	0x08009154
 80010a0:	08009178 	.word	0x08009178
 80010a4:	42c80000 	.word	0x42c80000

080010a8 <runMotorControlStateMachine>:




void runMotorControlStateMachine()
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;

	if(ACTIVITY_STATUS_INIT == activity_status)
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <runMotorControlStateMachine+0x34>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d106      	bne.n	80010c2 <runMotorControlStateMachine+0x1a>
	{
		activity_status = motorControlStatusInit();
 80010b4:	f7ff fef8 	bl	8000ea8 <motorControlStatusInit>
 80010b8:	4603      	mov	r3, r0
 80010ba:	461a      	mov	r2, r3
 80010bc:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <runMotorControlStateMachine+0x34>)
 80010be:	701a      	strb	r2, [r3, #0]
		return;
 80010c0:	e00a      	b.n	80010d8 <runMotorControlStateMachine+0x30>
	}
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 80010c2:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <runMotorControlStateMachine+0x34>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d106      	bne.n	80010d8 <runMotorControlStateMachine+0x30>
	{
		activity_status = motorControlStatusRunning();
 80010ca:	f7ff ff97 	bl	8000ffc <motorControlStatusRunning>
 80010ce:	4603      	mov	r3, r0
 80010d0:	461a      	mov	r2, r3
 80010d2:	4b02      	ldr	r3, [pc, #8]	@ (80010dc <runMotorControlStateMachine+0x34>)
 80010d4:	701a      	strb	r2, [r3, #0]
		return;
 80010d6:	bf00      	nop
	}
	else
	{
		// ACTIVITY_STATUS_ERROR
	}
}
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	200001b8 	.word	0x200001b8

080010e0 <updateWheelStatus>:
 */
#include "odometry.h"


bool updateWheelStatus(WheelStatus* encoder, float angle, TickType_t tick)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b089      	sub	sp, #36	@ 0x24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	ed87 0a02 	vstr	s0, [r7, #8]
 80010ec:	6079      	str	r1, [r7, #4]
    if (!encoder->initialized) {
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	7b1b      	ldrb	r3, [r3, #12]
 80010f2:	f083 0301 	eor.w	r3, r3, #1
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d00e      	beq.n	800111a <updateWheelStatus+0x3a>
    	encoder->lastAngle = angle;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	68ba      	ldr	r2, [r7, #8]
 8001100:	601a      	str	r2, [r3, #0]
    	encoder->lastSpeed = 0.0f;
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	605a      	str	r2, [r3, #4]
    	encoder->lastTick = tick;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	609a      	str	r2, [r3, #8]
    	encoder->initialized = true;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2201      	movs	r2, #1
 8001114:	731a      	strb	r2, [r3, #12]

    	return false;
 8001116:	2300      	movs	r3, #0
 8001118:	e050      	b.n	80011bc <updateWheelStatus+0xdc>
    }

    TickType_t deltaTick = tick - encoder->lastTick;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	61bb      	str	r3, [r7, #24]
    if (deltaTick == 0)
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d101      	bne.n	800112e <updateWheelStatus+0x4e>
        return false;
 800112a:	2300      	movs	r3, #0
 800112c:	e046      	b.n	80011bc <updateWheelStatus+0xdc>

    float deltaAngle = angle - encoder->lastAngle;
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	edd3 7a00 	vldr	s15, [r3]
 8001134:	ed97 7a02 	vldr	s14, [r7, #8]
 8001138:	ee77 7a67 	vsub.f32	s15, s14, s15
 800113c:	edc7 7a07 	vstr	s15, [r7, #28]

    // Handle wrap-around (0360)
    if (deltaAngle > 180.0f)
 8001140:	edd7 7a07 	vldr	s15, [r7, #28]
 8001144:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80011c8 <updateWheelStatus+0xe8>
 8001148:	eef4 7ac7 	vcmpe.f32	s15, s14
 800114c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001150:	dd08      	ble.n	8001164 <updateWheelStatus+0x84>
        deltaAngle -= 360.0f;
 8001152:	edd7 7a07 	vldr	s15, [r7, #28]
 8001156:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80011cc <updateWheelStatus+0xec>
 800115a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800115e:	edc7 7a07 	vstr	s15, [r7, #28]
 8001162:	e010      	b.n	8001186 <updateWheelStatus+0xa6>
    else if (deltaAngle < -180.0f)
 8001164:	edd7 7a07 	vldr	s15, [r7, #28]
 8001168:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80011d0 <updateWheelStatus+0xf0>
 800116c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001174:	d507      	bpl.n	8001186 <updateWheelStatus+0xa6>
        deltaAngle += 360.0f;
 8001176:	edd7 7a07 	vldr	s15, [r7, #28]
 800117a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80011cc <updateWheelStatus+0xec>
 800117e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001182:	edc7 7a07 	vstr	s15, [r7, #28]

    // Convert tick difference to seconds
    float deltaTime = deltaTick * (portTICK_PERIOD_MS / 1000.0f);
 8001186:	69bb      	ldr	r3, [r7, #24]
 8001188:	ee07 3a90 	vmov	s15, r3
 800118c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001190:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80011d4 <updateWheelStatus+0xf4>
 8001194:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001198:	edc7 7a05 	vstr	s15, [r7, #20]

    encoder->lastSpeed = deltaAngle / deltaTime; // degrees per second
 800119c:	edd7 6a07 	vldr	s13, [r7, #28]
 80011a0:	ed97 7a05 	vldr	s14, [r7, #20]
 80011a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	edc3 7a01 	vstr	s15, [r3, #4]
	encoder->lastAngle = angle;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	68ba      	ldr	r2, [r7, #8]
 80011b2:	601a      	str	r2, [r3, #0]
	encoder->lastTick = tick;
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	609a      	str	r2, [r3, #8]
    return true;
 80011ba:	2301      	movs	r3, #1
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3724      	adds	r7, #36	@ 0x24
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	43340000 	.word	0x43340000
 80011cc:	43b40000 	.word	0x43b40000
 80011d0:	c3340000 	.word	0xc3340000
 80011d4:	3a83126f 	.word	0x3a83126f

080011d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <HAL_MspInit+0x4c>)
 80011e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001224 <HAL_MspInit+0x4c>)
 80011e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <HAL_MspInit+0x4c>)
 80011f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	603b      	str	r3, [r7, #0]
 80011fe:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <HAL_MspInit+0x4c>)
 8001200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001202:	4a08      	ldr	r2, [pc, #32]	@ (8001224 <HAL_MspInit+0x4c>)
 8001204:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001208:	6413      	str	r3, [r2, #64]	@ 0x40
 800120a:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <HAL_MspInit+0x4c>)
 800120c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001212:	603b      	str	r3, [r7, #0]
 8001214:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001216:	bf00      	nop
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40023800 	.word	0x40023800

08001228 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08c      	sub	sp, #48	@ 0x30
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 031c 	add.w	r3, r7, #28
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a42      	ldr	r2, [pc, #264]	@ (8001350 <HAL_I2C_MspInit+0x128>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d12c      	bne.n	80012a4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	61bb      	str	r3, [r7, #24]
 800124e:	4b41      	ldr	r3, [pc, #260]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	4a40      	ldr	r2, [pc, #256]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 8001254:	f043 0302 	orr.w	r3, r3, #2
 8001258:	6313      	str	r3, [r2, #48]	@ 0x30
 800125a:	4b3e      	ldr	r3, [pc, #248]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	61bb      	str	r3, [r7, #24]
 8001264:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ENC1_SCL_Pin|ENC1_SDA_Pin;
 8001266:	23c0      	movs	r3, #192	@ 0xc0
 8001268:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800126a:	2312      	movs	r3, #18
 800126c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001272:	2303      	movs	r3, #3
 8001274:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001276:	2304      	movs	r3, #4
 8001278:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800127a:	f107 031c 	add.w	r3, r7, #28
 800127e:	4619      	mov	r1, r3
 8001280:	4835      	ldr	r0, [pc, #212]	@ (8001358 <HAL_I2C_MspInit+0x130>)
 8001282:	f000 facd 	bl	8001820 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]
 800128a:	4b32      	ldr	r3, [pc, #200]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128e:	4a31      	ldr	r2, [pc, #196]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 8001290:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001294:	6413      	str	r3, [r2, #64]	@ 0x40
 8001296:	4b2f      	ldr	r3, [pc, #188]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 8001298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800129a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800129e:	617b      	str	r3, [r7, #20]
 80012a0:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80012a2:	e050      	b.n	8001346 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a2c      	ldr	r2, [pc, #176]	@ (800135c <HAL_I2C_MspInit+0x134>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d14b      	bne.n	8001346 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
 80012b2:	4b28      	ldr	r3, [pc, #160]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b6:	4a27      	ldr	r2, [pc, #156]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 80012b8:	f043 0302 	orr.w	r3, r3, #2
 80012bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012be:	4b25      	ldr	r3, [pc, #148]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	f003 0302 	and.w	r3, r3, #2
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	4b21      	ldr	r3, [pc, #132]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a20      	ldr	r2, [pc, #128]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b1e      	ldr	r3, [pc, #120]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0304 	and.w	r3, r3, #4
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_SCL_Pin;
 80012e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012ec:	2312      	movs	r3, #18
 80012ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f4:	2303      	movs	r3, #3
 80012f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80012f8:	2304      	movs	r3, #4
 80012fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SCL_GPIO_Port, &GPIO_InitStruct);
 80012fc:	f107 031c 	add.w	r3, r7, #28
 8001300:	4619      	mov	r1, r3
 8001302:	4815      	ldr	r0, [pc, #84]	@ (8001358 <HAL_I2C_MspInit+0x130>)
 8001304:	f000 fa8c 	bl	8001820 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC2_SDA_Pin;
 8001308:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800130c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800130e:	2312      	movs	r3, #18
 8001310:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001316:	2303      	movs	r3, #3
 8001318:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800131a:	2304      	movs	r3, #4
 800131c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SDA_GPIO_Port, &GPIO_InitStruct);
 800131e:	f107 031c 	add.w	r3, r7, #28
 8001322:	4619      	mov	r1, r3
 8001324:	480e      	ldr	r0, [pc, #56]	@ (8001360 <HAL_I2C_MspInit+0x138>)
 8001326:	f000 fa7b 	bl	8001820 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	60bb      	str	r3, [r7, #8]
 800132e:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001332:	4a08      	ldr	r2, [pc, #32]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 8001334:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001338:	6413      	str	r3, [r2, #64]	@ 0x40
 800133a:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <HAL_I2C_MspInit+0x12c>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800133e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001342:	60bb      	str	r3, [r7, #8]
 8001344:	68bb      	ldr	r3, [r7, #8]
}
 8001346:	bf00      	nop
 8001348:	3730      	adds	r7, #48	@ 0x30
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40005400 	.word	0x40005400
 8001354:	40023800 	.word	0x40023800
 8001358:	40020400 	.word	0x40020400
 800135c:	40005800 	.word	0x40005800
 8001360:	40020800 	.word	0x40020800

08001364 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a0b      	ldr	r2, [pc, #44]	@ (80013a0 <HAL_TIM_Base_MspInit+0x3c>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d10d      	bne.n	8001392 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	4b0a      	ldr	r3, [pc, #40]	@ (80013a4 <HAL_TIM_Base_MspInit+0x40>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137e:	4a09      	ldr	r2, [pc, #36]	@ (80013a4 <HAL_TIM_Base_MspInit+0x40>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6453      	str	r3, [r2, #68]	@ 0x44
 8001386:	4b07      	ldr	r3, [pc, #28]	@ (80013a4 <HAL_TIM_Base_MspInit+0x40>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001392:	bf00      	nop
 8001394:	3714      	adds	r7, #20
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	40010000 	.word	0x40010000
 80013a4:	40023800 	.word	0x40023800

080013a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 030c 	add.w	r3, r7, #12
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a12      	ldr	r2, [pc, #72]	@ (8001410 <HAL_TIM_MspPostInit+0x68>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d11e      	bne.n	8001408 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <HAL_TIM_MspPostInit+0x6c>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	4a10      	ldr	r2, [pc, #64]	@ (8001414 <HAL_TIM_MspPostInit+0x6c>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <HAL_TIM_MspPostInit+0x6c>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR2_PWM_Pin|MOTOR1_PWM_Pin;
 80013e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013ea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ec:	2302      	movs	r3, #2
 80013ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2300      	movs	r3, #0
 80013f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80013f8:	2301      	movs	r3, #1
 80013fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013fc:	f107 030c 	add.w	r3, r7, #12
 8001400:	4619      	mov	r1, r3
 8001402:	4805      	ldr	r0, [pc, #20]	@ (8001418 <HAL_TIM_MspPostInit+0x70>)
 8001404:	f000 fa0c 	bl	8001820 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001408:	bf00      	nop
 800140a:	3720      	adds	r7, #32
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40010000 	.word	0x40010000
 8001414:	40023800 	.word	0x40023800
 8001418:	40020000 	.word	0x40020000

0800141c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08e      	sub	sp, #56	@ 0x38
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001424:	2300      	movs	r3, #0
 8001426:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001428:	2300      	movs	r3, #0
 800142a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800142c:	2300      	movs	r3, #0
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	4b33      	ldr	r3, [pc, #204]	@ (8001500 <HAL_InitTick+0xe4>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	4a32      	ldr	r2, [pc, #200]	@ (8001500 <HAL_InitTick+0xe4>)
 8001436:	f043 0320 	orr.w	r3, r3, #32
 800143a:	6413      	str	r3, [r2, #64]	@ 0x40
 800143c:	4b30      	ldr	r3, [pc, #192]	@ (8001500 <HAL_InitTick+0xe4>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001440:	f003 0320 	and.w	r3, r3, #32
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001448:	f107 0210 	add.w	r2, r7, #16
 800144c:	f107 0314 	add.w	r3, r7, #20
 8001450:	4611      	mov	r1, r2
 8001452:	4618      	mov	r0, r3
 8001454:	f001 fafe 	bl	8002a54 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001458:	6a3b      	ldr	r3, [r7, #32]
 800145a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800145c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800145e:	2b00      	cmp	r3, #0
 8001460:	d103      	bne.n	800146a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001462:	f001 fae3 	bl	8002a2c <HAL_RCC_GetPCLK1Freq>
 8001466:	6378      	str	r0, [r7, #52]	@ 0x34
 8001468:	e004      	b.n	8001474 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800146a:	f001 fadf 	bl	8002a2c <HAL_RCC_GetPCLK1Freq>
 800146e:	4603      	mov	r3, r0
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001476:	4a23      	ldr	r2, [pc, #140]	@ (8001504 <HAL_InitTick+0xe8>)
 8001478:	fba2 2303 	umull	r2, r3, r2, r3
 800147c:	0c9b      	lsrs	r3, r3, #18
 800147e:	3b01      	subs	r3, #1
 8001480:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001482:	4b21      	ldr	r3, [pc, #132]	@ (8001508 <HAL_InitTick+0xec>)
 8001484:	4a21      	ldr	r2, [pc, #132]	@ (800150c <HAL_InitTick+0xf0>)
 8001486:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001488:	4b1f      	ldr	r3, [pc, #124]	@ (8001508 <HAL_InitTick+0xec>)
 800148a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800148e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001490:	4a1d      	ldr	r2, [pc, #116]	@ (8001508 <HAL_InitTick+0xec>)
 8001492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001494:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001496:	4b1c      	ldr	r3, [pc, #112]	@ (8001508 <HAL_InitTick+0xec>)
 8001498:	2200      	movs	r2, #0
 800149a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149c:	4b1a      	ldr	r3, [pc, #104]	@ (8001508 <HAL_InitTick+0xec>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a2:	4b19      	ldr	r3, [pc, #100]	@ (8001508 <HAL_InitTick+0xec>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 80014a8:	4817      	ldr	r0, [pc, #92]	@ (8001508 <HAL_InitTick+0xec>)
 80014aa:	f001 ff4d 	bl	8003348 <HAL_TIM_Base_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80014b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d11b      	bne.n	80014f4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80014bc:	4812      	ldr	r0, [pc, #72]	@ (8001508 <HAL_InitTick+0xec>)
 80014be:	f001 ff93 	bl	80033e8 <HAL_TIM_Base_Start_IT>
 80014c2:	4603      	mov	r3, r0
 80014c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80014c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d111      	bne.n	80014f4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80014d0:	2037      	movs	r0, #55	@ 0x37
 80014d2:	f000 f997 	bl	8001804 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2b0f      	cmp	r3, #15
 80014da:	d808      	bhi.n	80014ee <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80014dc:	2200      	movs	r2, #0
 80014de:	6879      	ldr	r1, [r7, #4]
 80014e0:	2037      	movs	r0, #55	@ 0x37
 80014e2:	f000 f973 	bl	80017cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001510 <HAL_InitTick+0xf4>)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6013      	str	r3, [r2, #0]
 80014ec:	e002      	b.n	80014f4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80014f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3738      	adds	r7, #56	@ 0x38
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40023800 	.word	0x40023800
 8001504:	431bde83 	.word	0x431bde83
 8001508:	200001bc 	.word	0x200001bc
 800150c:	40001400 	.word	0x40001400
 8001510:	20000004 	.word	0x20000004

08001514 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <NMI_Handler+0x4>

0800151c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <HardFault_Handler+0x4>

08001524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001528:	bf00      	nop
 800152a:	e7fd      	b.n	8001528 <MemManage_Handler+0x4>

0800152c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001530:	bf00      	nop
 8001532:	e7fd      	b.n	8001530 <BusFault_Handler+0x4>

08001534 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <UsageFault_Handler+0x4>

0800153c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
	...

0800154c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001550:	4802      	ldr	r0, [pc, #8]	@ (800155c <TIM7_IRQHandler+0x10>)
 8001552:	f002 f8db 	bl	800370c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	200001bc 	.word	0x200001bc

08001560 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001564:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <SystemInit+0x20>)
 8001566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800156a:	4a05      	ldr	r2, [pc, #20]	@ (8001580 <SystemInit+0x20>)
 800156c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001570:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001574:	bf00      	nop
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	e000ed00 	.word	0xe000ed00

08001584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001584:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001588:	f7ff ffea 	bl	8001560 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800158c:	480c      	ldr	r0, [pc, #48]	@ (80015c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800158e:	490d      	ldr	r1, [pc, #52]	@ (80015c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001590:	4a0d      	ldr	r2, [pc, #52]	@ (80015c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001594:	e002      	b.n	800159c <LoopCopyDataInit>

08001596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800159a:	3304      	adds	r3, #4

0800159c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800159c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800159e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015a0:	d3f9      	bcc.n	8001596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015a2:	4a0a      	ldr	r2, [pc, #40]	@ (80015cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015a4:	4c0a      	ldr	r4, [pc, #40]	@ (80015d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015a8:	e001      	b.n	80015ae <LoopFillZerobss>

080015aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015ac:	3204      	adds	r2, #4

080015ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015b0:	d3fb      	bcc.n	80015aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80015b2:	f007 fced 	bl	8008f90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015b6:	f7ff f94b 	bl	8000850 <main>
  bx  lr    
 80015ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015c4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80015c8:	080092b0 	.word	0x080092b0
  ldr r2, =_sbss
 80015cc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80015d0:	200053b8 	.word	0x200053b8

080015d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015d4:	e7fe      	b.n	80015d4 <ADC_IRQHandler>
	...

080015d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <HAL_Init+0x40>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001618 <HAL_Init+0x40>)
 80015e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001618 <HAL_Init+0x40>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001618 <HAL_Init+0x40>)
 80015ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015f4:	4b08      	ldr	r3, [pc, #32]	@ (8001618 <HAL_Init+0x40>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a07      	ldr	r2, [pc, #28]	@ (8001618 <HAL_Init+0x40>)
 80015fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001600:	2003      	movs	r0, #3
 8001602:	f000 f8d8 	bl	80017b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001606:	2000      	movs	r0, #0
 8001608:	f7ff ff08 	bl	800141c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800160c:	f7ff fde4 	bl	80011d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40023c00 	.word	0x40023c00

0800161c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <HAL_IncTick+0x20>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	4b06      	ldr	r3, [pc, #24]	@ (8001640 <HAL_IncTick+0x24>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4413      	add	r3, r2
 800162c:	4a04      	ldr	r2, [pc, #16]	@ (8001640 <HAL_IncTick+0x24>)
 800162e:	6013      	str	r3, [r2, #0]
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	20000008 	.word	0x20000008
 8001640:	20000204 	.word	0x20000204

08001644 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  return uwTick;
 8001648:	4b03      	ldr	r3, [pc, #12]	@ (8001658 <HAL_GetTick+0x14>)
 800164a:	681b      	ldr	r3, [r3, #0]
}
 800164c:	4618      	mov	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	20000204 	.word	0x20000204

0800165c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f003 0307 	and.w	r3, r3, #7
 800166a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <__NVIC_SetPriorityGrouping+0x44>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001672:	68ba      	ldr	r2, [r7, #8]
 8001674:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001678:	4013      	ands	r3, r2
 800167a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001684:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800168c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800168e:	4a04      	ldr	r2, [pc, #16]	@ (80016a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	60d3      	str	r3, [r2, #12]
}
 8001694:	bf00      	nop
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a8:	4b04      	ldr	r3, [pc, #16]	@ (80016bc <__NVIC_GetPriorityGrouping+0x18>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	0a1b      	lsrs	r3, r3, #8
 80016ae:	f003 0307 	and.w	r3, r3, #7
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	db0b      	blt.n	80016ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016d2:	79fb      	ldrb	r3, [r7, #7]
 80016d4:	f003 021f 	and.w	r2, r3, #31
 80016d8:	4907      	ldr	r1, [pc, #28]	@ (80016f8 <__NVIC_EnableIRQ+0x38>)
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	095b      	lsrs	r3, r3, #5
 80016e0:	2001      	movs	r0, #1
 80016e2:	fa00 f202 	lsl.w	r2, r0, r2
 80016e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	e000e100 	.word	0xe000e100

080016fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	6039      	str	r1, [r7, #0]
 8001706:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170c:	2b00      	cmp	r3, #0
 800170e:	db0a      	blt.n	8001726 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	b2da      	uxtb	r2, r3
 8001714:	490c      	ldr	r1, [pc, #48]	@ (8001748 <__NVIC_SetPriority+0x4c>)
 8001716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171a:	0112      	lsls	r2, r2, #4
 800171c:	b2d2      	uxtb	r2, r2
 800171e:	440b      	add	r3, r1
 8001720:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001724:	e00a      	b.n	800173c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	b2da      	uxtb	r2, r3
 800172a:	4908      	ldr	r1, [pc, #32]	@ (800174c <__NVIC_SetPriority+0x50>)
 800172c:	79fb      	ldrb	r3, [r7, #7]
 800172e:	f003 030f 	and.w	r3, r3, #15
 8001732:	3b04      	subs	r3, #4
 8001734:	0112      	lsls	r2, r2, #4
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	440b      	add	r3, r1
 800173a:	761a      	strb	r2, [r3, #24]
}
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	e000e100 	.word	0xe000e100
 800174c:	e000ed00 	.word	0xe000ed00

08001750 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001750:	b480      	push	{r7}
 8001752:	b089      	sub	sp, #36	@ 0x24
 8001754:	af00      	add	r7, sp, #0
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	60b9      	str	r1, [r7, #8]
 800175a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f003 0307 	and.w	r3, r3, #7
 8001762:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	f1c3 0307 	rsb	r3, r3, #7
 800176a:	2b04      	cmp	r3, #4
 800176c:	bf28      	it	cs
 800176e:	2304      	movcs	r3, #4
 8001770:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	3304      	adds	r3, #4
 8001776:	2b06      	cmp	r3, #6
 8001778:	d902      	bls.n	8001780 <NVIC_EncodePriority+0x30>
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	3b03      	subs	r3, #3
 800177e:	e000      	b.n	8001782 <NVIC_EncodePriority+0x32>
 8001780:	2300      	movs	r3, #0
 8001782:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001784:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43da      	mvns	r2, r3
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	401a      	ands	r2, r3
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001798:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	fa01 f303 	lsl.w	r3, r1, r3
 80017a2:	43d9      	mvns	r1, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a8:	4313      	orrs	r3, r2
         );
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3724      	adds	r7, #36	@ 0x24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b082      	sub	sp, #8
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7ff ff4c 	bl	800165c <__NVIC_SetPriorityGrouping>
}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
 80017d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017de:	f7ff ff61 	bl	80016a4 <__NVIC_GetPriorityGrouping>
 80017e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	68b9      	ldr	r1, [r7, #8]
 80017e8:	6978      	ldr	r0, [r7, #20]
 80017ea:	f7ff ffb1 	bl	8001750 <NVIC_EncodePriority>
 80017ee:	4602      	mov	r2, r0
 80017f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017f4:	4611      	mov	r1, r2
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff ff80 	bl	80016fc <__NVIC_SetPriority>
}
 80017fc:	bf00      	nop
 80017fe:	3718      	adds	r7, #24
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800180e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ff54 	bl	80016c0 <__NVIC_EnableIRQ>
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001820:	b480      	push	{r7}
 8001822:	b089      	sub	sp, #36	@ 0x24
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800182e:	2300      	movs	r3, #0
 8001830:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001832:	2300      	movs	r3, #0
 8001834:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001836:	2300      	movs	r3, #0
 8001838:	61fb      	str	r3, [r7, #28]
 800183a:	e165      	b.n	8001b08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800183c:	2201      	movs	r2, #1
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	697a      	ldr	r2, [r7, #20]
 800184c:	4013      	ands	r3, r2
 800184e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	429a      	cmp	r2, r3
 8001856:	f040 8154 	bne.w	8001b02 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f003 0303 	and.w	r3, r3, #3
 8001862:	2b01      	cmp	r3, #1
 8001864:	d005      	beq.n	8001872 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800186e:	2b02      	cmp	r3, #2
 8001870:	d130      	bne.n	80018d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	2203      	movs	r2, #3
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	43db      	mvns	r3, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4013      	ands	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	4313      	orrs	r3, r2
 800189a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018a8:	2201      	movs	r2, #1
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	4013      	ands	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	091b      	lsrs	r3, r3, #4
 80018be:	f003 0201 	and.w	r2, r3, #1
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f003 0303 	and.w	r3, r3, #3
 80018dc:	2b03      	cmp	r3, #3
 80018de:	d017      	beq.n	8001910 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	2203      	movs	r2, #3
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	43db      	mvns	r3, r3
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	4013      	ands	r3, r2
 80018f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	4313      	orrs	r3, r2
 8001908:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f003 0303 	and.w	r3, r3, #3
 8001918:	2b02      	cmp	r3, #2
 800191a:	d123      	bne.n	8001964 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	08da      	lsrs	r2, r3, #3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	3208      	adds	r2, #8
 8001924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001928:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	f003 0307 	and.w	r3, r3, #7
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	220f      	movs	r2, #15
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	43db      	mvns	r3, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4013      	ands	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	691a      	ldr	r2, [r3, #16]
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	f003 0307 	and.w	r3, r3, #7
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	4313      	orrs	r3, r2
 8001954:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	08da      	lsrs	r2, r3, #3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	3208      	adds	r2, #8
 800195e:	69b9      	ldr	r1, [r7, #24]
 8001960:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	2203      	movs	r2, #3
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	43db      	mvns	r3, r3
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	4013      	ands	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f003 0203 	and.w	r2, r3, #3
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	4313      	orrs	r3, r2
 8001990:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f000 80ae 	beq.w	8001b02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	4b5d      	ldr	r3, [pc, #372]	@ (8001b20 <HAL_GPIO_Init+0x300>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ae:	4a5c      	ldr	r2, [pc, #368]	@ (8001b20 <HAL_GPIO_Init+0x300>)
 80019b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019b6:	4b5a      	ldr	r3, [pc, #360]	@ (8001b20 <HAL_GPIO_Init+0x300>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019c2:	4a58      	ldr	r2, [pc, #352]	@ (8001b24 <HAL_GPIO_Init+0x304>)
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	089b      	lsrs	r3, r3, #2
 80019c8:	3302      	adds	r3, #2
 80019ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	220f      	movs	r2, #15
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	43db      	mvns	r3, r3
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	4013      	ands	r3, r2
 80019e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a4f      	ldr	r2, [pc, #316]	@ (8001b28 <HAL_GPIO_Init+0x308>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d025      	beq.n	8001a3a <HAL_GPIO_Init+0x21a>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a4e      	ldr	r2, [pc, #312]	@ (8001b2c <HAL_GPIO_Init+0x30c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d01f      	beq.n	8001a36 <HAL_GPIO_Init+0x216>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a4d      	ldr	r2, [pc, #308]	@ (8001b30 <HAL_GPIO_Init+0x310>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d019      	beq.n	8001a32 <HAL_GPIO_Init+0x212>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a4c      	ldr	r2, [pc, #304]	@ (8001b34 <HAL_GPIO_Init+0x314>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d013      	beq.n	8001a2e <HAL_GPIO_Init+0x20e>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a4b      	ldr	r2, [pc, #300]	@ (8001b38 <HAL_GPIO_Init+0x318>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d00d      	beq.n	8001a2a <HAL_GPIO_Init+0x20a>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a4a      	ldr	r2, [pc, #296]	@ (8001b3c <HAL_GPIO_Init+0x31c>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d007      	beq.n	8001a26 <HAL_GPIO_Init+0x206>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a49      	ldr	r2, [pc, #292]	@ (8001b40 <HAL_GPIO_Init+0x320>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d101      	bne.n	8001a22 <HAL_GPIO_Init+0x202>
 8001a1e:	2306      	movs	r3, #6
 8001a20:	e00c      	b.n	8001a3c <HAL_GPIO_Init+0x21c>
 8001a22:	2307      	movs	r3, #7
 8001a24:	e00a      	b.n	8001a3c <HAL_GPIO_Init+0x21c>
 8001a26:	2305      	movs	r3, #5
 8001a28:	e008      	b.n	8001a3c <HAL_GPIO_Init+0x21c>
 8001a2a:	2304      	movs	r3, #4
 8001a2c:	e006      	b.n	8001a3c <HAL_GPIO_Init+0x21c>
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e004      	b.n	8001a3c <HAL_GPIO_Init+0x21c>
 8001a32:	2302      	movs	r3, #2
 8001a34:	e002      	b.n	8001a3c <HAL_GPIO_Init+0x21c>
 8001a36:	2301      	movs	r3, #1
 8001a38:	e000      	b.n	8001a3c <HAL_GPIO_Init+0x21c>
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	69fa      	ldr	r2, [r7, #28]
 8001a3e:	f002 0203 	and.w	r2, r2, #3
 8001a42:	0092      	lsls	r2, r2, #2
 8001a44:	4093      	lsls	r3, r2
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a4c:	4935      	ldr	r1, [pc, #212]	@ (8001b24 <HAL_GPIO_Init+0x304>)
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	089b      	lsrs	r3, r3, #2
 8001a52:	3302      	adds	r3, #2
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a5a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b44 <HAL_GPIO_Init+0x324>)
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	43db      	mvns	r3, r3
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	4013      	ands	r3, r2
 8001a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d003      	beq.n	8001a7e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001a76:	69ba      	ldr	r2, [r7, #24]
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a7e:	4a31      	ldr	r2, [pc, #196]	@ (8001b44 <HAL_GPIO_Init+0x324>)
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a84:	4b2f      	ldr	r3, [pc, #188]	@ (8001b44 <HAL_GPIO_Init+0x324>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	4013      	ands	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d003      	beq.n	8001aa8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001aa8:	4a26      	ldr	r2, [pc, #152]	@ (8001b44 <HAL_GPIO_Init+0x324>)
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001aae:	4b25      	ldr	r3, [pc, #148]	@ (8001b44 <HAL_GPIO_Init+0x324>)
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	4013      	ands	r3, r2
 8001abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d003      	beq.n	8001ad2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ad2:	4a1c      	ldr	r2, [pc, #112]	@ (8001b44 <HAL_GPIO_Init+0x324>)
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b44 <HAL_GPIO_Init+0x324>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	43db      	mvns	r3, r3
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d003      	beq.n	8001afc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001afc:	4a11      	ldr	r2, [pc, #68]	@ (8001b44 <HAL_GPIO_Init+0x324>)
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	3301      	adds	r3, #1
 8001b06:	61fb      	str	r3, [r7, #28]
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	2b0f      	cmp	r3, #15
 8001b0c:	f67f ae96 	bls.w	800183c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b10:	bf00      	nop
 8001b12:	bf00      	nop
 8001b14:	3724      	adds	r7, #36	@ 0x24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40013800 	.word	0x40013800
 8001b28:	40020000 	.word	0x40020000
 8001b2c:	40020400 	.word	0x40020400
 8001b30:	40020800 	.word	0x40020800
 8001b34:	40020c00 	.word	0x40020c00
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	40021400 	.word	0x40021400
 8001b40:	40021800 	.word	0x40021800
 8001b44:	40013c00 	.word	0x40013c00

08001b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	807b      	strh	r3, [r7, #2]
 8001b54:	4613      	mov	r3, r2
 8001b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b58:	787b      	ldrb	r3, [r7, #1]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d003      	beq.n	8001b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b5e:	887a      	ldrh	r2, [r7, #2]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b64:	e003      	b.n	8001b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b66:	887b      	ldrh	r3, [r7, #2]
 8001b68:	041a      	lsls	r2, r3, #16
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	619a      	str	r2, [r3, #24]
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b085      	sub	sp, #20
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
 8001b82:	460b      	mov	r3, r1
 8001b84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b8c:	887a      	ldrh	r2, [r7, #2]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	4013      	ands	r3, r2
 8001b92:	041a      	lsls	r2, r3, #16
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	43d9      	mvns	r1, r3
 8001b98:	887b      	ldrh	r3, [r7, #2]
 8001b9a:	400b      	ands	r3, r1
 8001b9c:	431a      	orrs	r2, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	619a      	str	r2, [r3, #24]
}
 8001ba2:	bf00      	nop
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
	...

08001bb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d101      	bne.n	8001bc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e12b      	b.n	8001e1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d106      	bne.n	8001bdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff fb26 	bl	8001228 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2224      	movs	r2, #36	@ 0x24
 8001be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f022 0201 	bic.w	r2, r2, #1
 8001bf2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c14:	f000 ff0a 	bl	8002a2c <HAL_RCC_GetPCLK1Freq>
 8001c18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	4a81      	ldr	r2, [pc, #516]	@ (8001e24 <HAL_I2C_Init+0x274>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d807      	bhi.n	8001c34 <HAL_I2C_Init+0x84>
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4a80      	ldr	r2, [pc, #512]	@ (8001e28 <HAL_I2C_Init+0x278>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	bf94      	ite	ls
 8001c2c:	2301      	movls	r3, #1
 8001c2e:	2300      	movhi	r3, #0
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	e006      	b.n	8001c42 <HAL_I2C_Init+0x92>
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	4a7d      	ldr	r2, [pc, #500]	@ (8001e2c <HAL_I2C_Init+0x27c>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	bf94      	ite	ls
 8001c3c:	2301      	movls	r3, #1
 8001c3e:	2300      	movhi	r3, #0
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e0e7      	b.n	8001e1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	4a78      	ldr	r2, [pc, #480]	@ (8001e30 <HAL_I2C_Init+0x280>)
 8001c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c52:	0c9b      	lsrs	r3, r3, #18
 8001c54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	68ba      	ldr	r2, [r7, #8]
 8001c66:	430a      	orrs	r2, r1
 8001c68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	4a6a      	ldr	r2, [pc, #424]	@ (8001e24 <HAL_I2C_Init+0x274>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d802      	bhi.n	8001c84 <HAL_I2C_Init+0xd4>
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	3301      	adds	r3, #1
 8001c82:	e009      	b.n	8001c98 <HAL_I2C_Init+0xe8>
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001c8a:	fb02 f303 	mul.w	r3, r2, r3
 8001c8e:	4a69      	ldr	r2, [pc, #420]	@ (8001e34 <HAL_I2C_Init+0x284>)
 8001c90:	fba2 2303 	umull	r2, r3, r2, r3
 8001c94:	099b      	lsrs	r3, r3, #6
 8001c96:	3301      	adds	r3, #1
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6812      	ldr	r2, [r2, #0]
 8001c9c:	430b      	orrs	r3, r1
 8001c9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001caa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	495c      	ldr	r1, [pc, #368]	@ (8001e24 <HAL_I2C_Init+0x274>)
 8001cb4:	428b      	cmp	r3, r1
 8001cb6:	d819      	bhi.n	8001cec <HAL_I2C_Init+0x13c>
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	1e59      	subs	r1, r3, #1
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cc6:	1c59      	adds	r1, r3, #1
 8001cc8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001ccc:	400b      	ands	r3, r1
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d00a      	beq.n	8001ce8 <HAL_I2C_Init+0x138>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	1e59      	subs	r1, r3, #1
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ce6:	e051      	b.n	8001d8c <HAL_I2C_Init+0x1dc>
 8001ce8:	2304      	movs	r3, #4
 8001cea:	e04f      	b.n	8001d8c <HAL_I2C_Init+0x1dc>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d111      	bne.n	8001d18 <HAL_I2C_Init+0x168>
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1e58      	subs	r0, r3, #1
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6859      	ldr	r1, [r3, #4]
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	440b      	add	r3, r1
 8001d02:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d06:	3301      	adds	r3, #1
 8001d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	bf0c      	ite	eq
 8001d10:	2301      	moveq	r3, #1
 8001d12:	2300      	movne	r3, #0
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	e012      	b.n	8001d3e <HAL_I2C_Init+0x18e>
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	1e58      	subs	r0, r3, #1
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6859      	ldr	r1, [r3, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	440b      	add	r3, r1
 8001d26:	0099      	lsls	r1, r3, #2
 8001d28:	440b      	add	r3, r1
 8001d2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d2e:	3301      	adds	r3, #1
 8001d30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	bf0c      	ite	eq
 8001d38:	2301      	moveq	r3, #1
 8001d3a:	2300      	movne	r3, #0
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <HAL_I2C_Init+0x196>
 8001d42:	2301      	movs	r3, #1
 8001d44:	e022      	b.n	8001d8c <HAL_I2C_Init+0x1dc>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d10e      	bne.n	8001d6c <HAL_I2C_Init+0x1bc>
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	1e58      	subs	r0, r3, #1
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6859      	ldr	r1, [r3, #4]
 8001d56:	460b      	mov	r3, r1
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	440b      	add	r3, r1
 8001d5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d60:	3301      	adds	r3, #1
 8001d62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d6a:	e00f      	b.n	8001d8c <HAL_I2C_Init+0x1dc>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	1e58      	subs	r0, r3, #1
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6859      	ldr	r1, [r3, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	440b      	add	r3, r1
 8001d7a:	0099      	lsls	r1, r3, #2
 8001d7c:	440b      	add	r3, r1
 8001d7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d82:	3301      	adds	r3, #1
 8001d84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d8c:	6879      	ldr	r1, [r7, #4]
 8001d8e:	6809      	ldr	r1, [r1, #0]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	69da      	ldr	r2, [r3, #28]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	431a      	orrs	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	430a      	orrs	r2, r1
 8001dae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001dba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6911      	ldr	r1, [r2, #16]
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	68d2      	ldr	r2, [r2, #12]
 8001dc6:	4311      	orrs	r1, r2
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	6812      	ldr	r2, [r2, #0]
 8001dcc:	430b      	orrs	r3, r1
 8001dce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	695a      	ldr	r2, [r3, #20]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	431a      	orrs	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	430a      	orrs	r2, r1
 8001dea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f042 0201 	orr.w	r2, r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2220      	movs	r2, #32
 8001e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	000186a0 	.word	0x000186a0
 8001e28:	001e847f 	.word	0x001e847f
 8001e2c:	003d08ff 	.word	0x003d08ff
 8001e30:	431bde83 	.word	0x431bde83
 8001e34:	10624dd3 	.word	0x10624dd3

08001e38 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08c      	sub	sp, #48	@ 0x30
 8001e3c:	af02      	add	r7, sp, #8
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	4608      	mov	r0, r1
 8001e42:	4611      	mov	r1, r2
 8001e44:	461a      	mov	r2, r3
 8001e46:	4603      	mov	r3, r0
 8001e48:	817b      	strh	r3, [r7, #10]
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	813b      	strh	r3, [r7, #8]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e52:	f7ff fbf7 	bl	8001644 <HAL_GetTick>
 8001e56:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b20      	cmp	r3, #32
 8001e62:	f040 8214 	bne.w	800228e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e68:	9300      	str	r3, [sp, #0]
 8001e6a:	2319      	movs	r3, #25
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	497b      	ldr	r1, [pc, #492]	@ (800205c <HAL_I2C_Mem_Read+0x224>)
 8001e70:	68f8      	ldr	r0, [r7, #12]
 8001e72:	f000 fafb 	bl	800246c <I2C_WaitOnFlagUntilTimeout>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	e207      	b.n	8002290 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d101      	bne.n	8001e8e <HAL_I2C_Mem_Read+0x56>
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	e200      	b.n	8002290 <HAL_I2C_Mem_Read+0x458>
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d007      	beq.n	8001eb4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f042 0201 	orr.w	r2, r2, #1
 8001eb2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ec2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2222      	movs	r2, #34	@ 0x22
 8001ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2240      	movs	r2, #64	@ 0x40
 8001ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ede:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001ee4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	4a5b      	ldr	r2, [pc, #364]	@ (8002060 <HAL_I2C_Mem_Read+0x228>)
 8001ef4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ef6:	88f8      	ldrh	r0, [r7, #6]
 8001ef8:	893a      	ldrh	r2, [r7, #8]
 8001efa:	8979      	ldrh	r1, [r7, #10]
 8001efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efe:	9301      	str	r3, [sp, #4]
 8001f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	4603      	mov	r3, r0
 8001f06:	68f8      	ldr	r0, [r7, #12]
 8001f08:	f000 f9c8 	bl	800229c <I2C_RequestMemoryRead>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e1bc      	b.n	8002290 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d113      	bne.n	8001f46 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f1e:	2300      	movs	r3, #0
 8001f20:	623b      	str	r3, [r7, #32]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	695b      	ldr	r3, [r3, #20]
 8001f28:	623b      	str	r3, [r7, #32]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	623b      	str	r3, [r7, #32]
 8001f32:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	e190      	b.n	8002268 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d11b      	bne.n	8001f86 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f5c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f5e:	2300      	movs	r3, #0
 8001f60:	61fb      	str	r3, [r7, #28]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	695b      	ldr	r3, [r3, #20]
 8001f68:	61fb      	str	r3, [r7, #28]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	61fb      	str	r3, [r7, #28]
 8001f72:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	e170      	b.n	8002268 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d11b      	bne.n	8001fc6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f9c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61bb      	str	r3, [r7, #24]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	695b      	ldr	r3, [r3, #20]
 8001fb8:	61bb      	str	r3, [r7, #24]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	61bb      	str	r3, [r7, #24]
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	e150      	b.n	8002268 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	695b      	ldr	r3, [r3, #20]
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001fdc:	e144      	b.n	8002268 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fe2:	2b03      	cmp	r3, #3
 8001fe4:	f200 80f1 	bhi.w	80021ca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d123      	bne.n	8002038 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ff0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ff2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f000 fb9b 	bl	8002730 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e145      	b.n	8002290 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	691a      	ldr	r2, [r3, #16]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002016:	1c5a      	adds	r2, r3, #1
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002020:	3b01      	subs	r3, #1
 8002022:	b29a      	uxth	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800202c:	b29b      	uxth	r3, r3
 800202e:	3b01      	subs	r3, #1
 8002030:	b29a      	uxth	r2, r3
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002036:	e117      	b.n	8002268 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800203c:	2b02      	cmp	r3, #2
 800203e:	d14e      	bne.n	80020de <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002046:	2200      	movs	r2, #0
 8002048:	4906      	ldr	r1, [pc, #24]	@ (8002064 <HAL_I2C_Mem_Read+0x22c>)
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f000 fa0e 	bl	800246c <I2C_WaitOnFlagUntilTimeout>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d008      	beq.n	8002068 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e11a      	b.n	8002290 <HAL_I2C_Mem_Read+0x458>
 800205a:	bf00      	nop
 800205c:	00100002 	.word	0x00100002
 8002060:	ffff0000 	.word	0xffff0000
 8002064:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002076:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	691a      	ldr	r2, [r3, #16]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002082:	b2d2      	uxtb	r2, r2
 8002084:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208a:	1c5a      	adds	r2, r3, #1
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002094:	3b01      	subs	r3, #1
 8002096:	b29a      	uxth	r2, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	3b01      	subs	r3, #1
 80020a4:	b29a      	uxth	r2, r3
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	691a      	ldr	r2, [r3, #16]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b4:	b2d2      	uxtb	r2, r2
 80020b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020bc:	1c5a      	adds	r2, r3, #1
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020c6:	3b01      	subs	r3, #1
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	3b01      	subs	r3, #1
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80020dc:	e0c4      	b.n	8002268 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e0:	9300      	str	r3, [sp, #0]
 80020e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020e4:	2200      	movs	r2, #0
 80020e6:	496c      	ldr	r1, [pc, #432]	@ (8002298 <HAL_I2C_Mem_Read+0x460>)
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f000 f9bf 	bl	800246c <I2C_WaitOnFlagUntilTimeout>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e0cb      	b.n	8002290 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002106:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	691a      	ldr	r2, [r3, #16]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002112:	b2d2      	uxtb	r2, r2
 8002114:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800211a:	1c5a      	adds	r2, r3, #1
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002124:	3b01      	subs	r3, #1
 8002126:	b29a      	uxth	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002130:	b29b      	uxth	r3, r3
 8002132:	3b01      	subs	r3, #1
 8002134:	b29a      	uxth	r2, r3
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800213a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002140:	2200      	movs	r2, #0
 8002142:	4955      	ldr	r1, [pc, #340]	@ (8002298 <HAL_I2C_Mem_Read+0x460>)
 8002144:	68f8      	ldr	r0, [r7, #12]
 8002146:	f000 f991 	bl	800246c <I2C_WaitOnFlagUntilTimeout>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e09d      	b.n	8002290 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002162:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	691a      	ldr	r2, [r3, #16]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800216e:	b2d2      	uxtb	r2, r2
 8002170:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002176:	1c5a      	adds	r2, r3, #1
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002180:	3b01      	subs	r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800218c:	b29b      	uxth	r3, r3
 800218e:	3b01      	subs	r3, #1
 8002190:	b29a      	uxth	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	691a      	ldr	r2, [r3, #16]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a8:	1c5a      	adds	r2, r3, #1
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021b2:	3b01      	subs	r3, #1
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021be:	b29b      	uxth	r3, r3
 80021c0:	3b01      	subs	r3, #1
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80021c8:	e04e      	b.n	8002268 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021cc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80021ce:	68f8      	ldr	r0, [r7, #12]
 80021d0:	f000 faae 	bl	8002730 <I2C_WaitOnRXNEFlagUntilTimeout>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e058      	b.n	8002290 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e8:	b2d2      	uxtb	r2, r2
 80021ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f0:	1c5a      	adds	r2, r3, #1
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021fa:	3b01      	subs	r3, #1
 80021fc:	b29a      	uxth	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002206:	b29b      	uxth	r3, r3
 8002208:	3b01      	subs	r3, #1
 800220a:	b29a      	uxth	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	f003 0304 	and.w	r3, r3, #4
 800221a:	2b04      	cmp	r3, #4
 800221c:	d124      	bne.n	8002268 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002222:	2b03      	cmp	r3, #3
 8002224:	d107      	bne.n	8002236 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002234:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	691a      	ldr	r2, [r3, #16]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002240:	b2d2      	uxtb	r2, r2
 8002242:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002248:	1c5a      	adds	r2, r3, #1
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002252:	3b01      	subs	r3, #1
 8002254:	b29a      	uxth	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800225e:	b29b      	uxth	r3, r3
 8002260:	3b01      	subs	r3, #1
 8002262:	b29a      	uxth	r2, r3
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800226c:	2b00      	cmp	r3, #0
 800226e:	f47f aeb6 	bne.w	8001fde <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2220      	movs	r2, #32
 8002276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800228a:	2300      	movs	r3, #0
 800228c:	e000      	b.n	8002290 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800228e:	2302      	movs	r3, #2
  }
}
 8002290:	4618      	mov	r0, r3
 8002292:	3728      	adds	r7, #40	@ 0x28
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	00010004 	.word	0x00010004

0800229c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b088      	sub	sp, #32
 80022a0:	af02      	add	r7, sp, #8
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	4608      	mov	r0, r1
 80022a6:	4611      	mov	r1, r2
 80022a8:	461a      	mov	r2, r3
 80022aa:	4603      	mov	r3, r0
 80022ac:	817b      	strh	r3, [r7, #10]
 80022ae:	460b      	mov	r3, r1
 80022b0:	813b      	strh	r3, [r7, #8]
 80022b2:	4613      	mov	r3, r2
 80022b4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80022c4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80022d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d8:	9300      	str	r3, [sp, #0]
 80022da:	6a3b      	ldr	r3, [r7, #32]
 80022dc:	2200      	movs	r2, #0
 80022de:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f000 f8c2 	bl	800246c <I2C_WaitOnFlagUntilTimeout>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00d      	beq.n	800230a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022fc:	d103      	bne.n	8002306 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002304:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e0aa      	b.n	8002460 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800230a:	897b      	ldrh	r3, [r7, #10]
 800230c:	b2db      	uxtb	r3, r3
 800230e:	461a      	mov	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002318:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800231a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231c:	6a3a      	ldr	r2, [r7, #32]
 800231e:	4952      	ldr	r1, [pc, #328]	@ (8002468 <I2C_RequestMemoryRead+0x1cc>)
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 f91d 	bl	8002560 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e097      	b.n	8002460 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	617b      	str	r3, [r7, #20]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002348:	6a39      	ldr	r1, [r7, #32]
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	f000 f9a8 	bl	80026a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d00d      	beq.n	8002372 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235a:	2b04      	cmp	r3, #4
 800235c:	d107      	bne.n	800236e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800236c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e076      	b.n	8002460 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002372:	88fb      	ldrh	r3, [r7, #6]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d105      	bne.n	8002384 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002378:	893b      	ldrh	r3, [r7, #8]
 800237a:	b2da      	uxtb	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	611a      	str	r2, [r3, #16]
 8002382:	e021      	b.n	80023c8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002384:	893b      	ldrh	r3, [r7, #8]
 8002386:	0a1b      	lsrs	r3, r3, #8
 8002388:	b29b      	uxth	r3, r3
 800238a:	b2da      	uxtb	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002394:	6a39      	ldr	r1, [r7, #32]
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	f000 f982 	bl	80026a0 <I2C_WaitOnTXEFlagUntilTimeout>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00d      	beq.n	80023be <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	2b04      	cmp	r3, #4
 80023a8:	d107      	bne.n	80023ba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e050      	b.n	8002460 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80023be:	893b      	ldrh	r3, [r7, #8]
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023ca:	6a39      	ldr	r1, [r7, #32]
 80023cc:	68f8      	ldr	r0, [r7, #12]
 80023ce:	f000 f967 	bl	80026a0 <I2C_WaitOnTXEFlagUntilTimeout>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00d      	beq.n	80023f4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023dc:	2b04      	cmp	r3, #4
 80023de:	d107      	bne.n	80023f0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023ee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e035      	b.n	8002460 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002402:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002406:	9300      	str	r3, [sp, #0]
 8002408:	6a3b      	ldr	r3, [r7, #32]
 800240a:	2200      	movs	r2, #0
 800240c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002410:	68f8      	ldr	r0, [r7, #12]
 8002412:	f000 f82b 	bl	800246c <I2C_WaitOnFlagUntilTimeout>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00d      	beq.n	8002438 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800242a:	d103      	bne.n	8002434 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002432:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e013      	b.n	8002460 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002438:	897b      	ldrh	r3, [r7, #10]
 800243a:	b2db      	uxtb	r3, r3
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	b2da      	uxtb	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244a:	6a3a      	ldr	r2, [r7, #32]
 800244c:	4906      	ldr	r1, [pc, #24]	@ (8002468 <I2C_RequestMemoryRead+0x1cc>)
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 f886 	bl	8002560 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e000      	b.n	8002460 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	3718      	adds	r7, #24
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	00010002 	.word	0x00010002

0800246c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	603b      	str	r3, [r7, #0]
 8002478:	4613      	mov	r3, r2
 800247a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800247c:	e048      	b.n	8002510 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002484:	d044      	beq.n	8002510 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002486:	f7ff f8dd 	bl	8001644 <HAL_GetTick>
 800248a:	4602      	mov	r2, r0
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	429a      	cmp	r2, r3
 8002494:	d302      	bcc.n	800249c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d139      	bne.n	8002510 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	0c1b      	lsrs	r3, r3, #16
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d10d      	bne.n	80024c2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	43da      	mvns	r2, r3
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	4013      	ands	r3, r2
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	bf0c      	ite	eq
 80024b8:	2301      	moveq	r3, #1
 80024ba:	2300      	movne	r3, #0
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	461a      	mov	r2, r3
 80024c0:	e00c      	b.n	80024dc <I2C_WaitOnFlagUntilTimeout+0x70>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	43da      	mvns	r2, r3
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	4013      	ands	r3, r2
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	bf0c      	ite	eq
 80024d4:	2301      	moveq	r3, #1
 80024d6:	2300      	movne	r3, #0
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	461a      	mov	r2, r3
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d116      	bne.n	8002510 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2220      	movs	r2, #32
 80024ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fc:	f043 0220 	orr.w	r2, r3, #32
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e023      	b.n	8002558 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	0c1b      	lsrs	r3, r3, #16
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b01      	cmp	r3, #1
 8002518:	d10d      	bne.n	8002536 <I2C_WaitOnFlagUntilTimeout+0xca>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	695b      	ldr	r3, [r3, #20]
 8002520:	43da      	mvns	r2, r3
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	4013      	ands	r3, r2
 8002526:	b29b      	uxth	r3, r3
 8002528:	2b00      	cmp	r3, #0
 800252a:	bf0c      	ite	eq
 800252c:	2301      	moveq	r3, #1
 800252e:	2300      	movne	r3, #0
 8002530:	b2db      	uxtb	r3, r3
 8002532:	461a      	mov	r2, r3
 8002534:	e00c      	b.n	8002550 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	43da      	mvns	r2, r3
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	4013      	ands	r3, r2
 8002542:	b29b      	uxth	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	bf0c      	ite	eq
 8002548:	2301      	moveq	r3, #1
 800254a:	2300      	movne	r3, #0
 800254c:	b2db      	uxtb	r3, r3
 800254e:	461a      	mov	r2, r3
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	429a      	cmp	r2, r3
 8002554:	d093      	beq.n	800247e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	607a      	str	r2, [r7, #4]
 800256c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800256e:	e071      	b.n	8002654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	695b      	ldr	r3, [r3, #20]
 8002576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800257a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800257e:	d123      	bne.n	80025c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800258e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002598:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2220      	movs	r2, #32
 80025a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b4:	f043 0204 	orr.w	r2, r3, #4
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e067      	b.n	8002698 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025ce:	d041      	beq.n	8002654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025d0:	f7ff f838 	bl	8001644 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d302      	bcc.n	80025e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d136      	bne.n	8002654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	0c1b      	lsrs	r3, r3, #16
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d10c      	bne.n	800260a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	43da      	mvns	r2, r3
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	4013      	ands	r3, r2
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	bf14      	ite	ne
 8002602:	2301      	movne	r3, #1
 8002604:	2300      	moveq	r3, #0
 8002606:	b2db      	uxtb	r3, r3
 8002608:	e00b      	b.n	8002622 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	43da      	mvns	r2, r3
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	4013      	ands	r3, r2
 8002616:	b29b      	uxth	r3, r3
 8002618:	2b00      	cmp	r3, #0
 800261a:	bf14      	ite	ne
 800261c:	2301      	movne	r3, #1
 800261e:	2300      	moveq	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d016      	beq.n	8002654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2200      	movs	r2, #0
 800262a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2220      	movs	r2, #32
 8002630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002640:	f043 0220 	orr.w	r2, r3, #32
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e021      	b.n	8002698 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	0c1b      	lsrs	r3, r3, #16
 8002658:	b2db      	uxtb	r3, r3
 800265a:	2b01      	cmp	r3, #1
 800265c:	d10c      	bne.n	8002678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	43da      	mvns	r2, r3
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	4013      	ands	r3, r2
 800266a:	b29b      	uxth	r3, r3
 800266c:	2b00      	cmp	r3, #0
 800266e:	bf14      	ite	ne
 8002670:	2301      	movne	r3, #1
 8002672:	2300      	moveq	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	e00b      	b.n	8002690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	43da      	mvns	r2, r3
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	4013      	ands	r3, r2
 8002684:	b29b      	uxth	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	bf14      	ite	ne
 800268a:	2301      	movne	r3, #1
 800268c:	2300      	moveq	r3, #0
 800268e:	b2db      	uxtb	r3, r3
 8002690:	2b00      	cmp	r3, #0
 8002692:	f47f af6d 	bne.w	8002570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3710      	adds	r7, #16
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026ac:	e034      	b.n	8002718 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f000 f89b 	bl	80027ea <I2C_IsAcknowledgeFailed>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e034      	b.n	8002728 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026c4:	d028      	beq.n	8002718 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026c6:	f7fe ffbd 	bl	8001644 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	68ba      	ldr	r2, [r7, #8]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d302      	bcc.n	80026dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d11d      	bne.n	8002718 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026e6:	2b80      	cmp	r3, #128	@ 0x80
 80026e8:	d016      	beq.n	8002718 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2200      	movs	r2, #0
 80026ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2220      	movs	r2, #32
 80026f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002704:	f043 0220 	orr.w	r2, r3, #32
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e007      	b.n	8002728 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002722:	2b80      	cmp	r3, #128	@ 0x80
 8002724:	d1c3      	bne.n	80026ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3710      	adds	r7, #16
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800273c:	e049      	b.n	80027d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	695b      	ldr	r3, [r3, #20]
 8002744:	f003 0310 	and.w	r3, r3, #16
 8002748:	2b10      	cmp	r3, #16
 800274a:	d119      	bne.n	8002780 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f06f 0210 	mvn.w	r2, #16
 8002754:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2220      	movs	r2, #32
 8002760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e030      	b.n	80027e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002780:	f7fe ff60 	bl	8001644 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	429a      	cmp	r2, r3
 800278e:	d302      	bcc.n	8002796 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d11d      	bne.n	80027d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	695b      	ldr	r3, [r3, #20]
 800279c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027a0:	2b40      	cmp	r3, #64	@ 0x40
 80027a2:	d016      	beq.n	80027d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2200      	movs	r2, #0
 80027a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2220      	movs	r2, #32
 80027ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	f043 0220 	orr.w	r2, r3, #32
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e007      	b.n	80027e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	695b      	ldr	r3, [r3, #20]
 80027d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027dc:	2b40      	cmp	r3, #64	@ 0x40
 80027de:	d1ae      	bne.n	800273e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b083      	sub	sp, #12
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	695b      	ldr	r3, [r3, #20]
 80027f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002800:	d11b      	bne.n	800283a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800280a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2220      	movs	r2, #32
 8002816:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	f043 0204 	orr.w	r2, r3, #4
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e000      	b.n	800283c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e0cc      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800285c:	4b68      	ldr	r3, [pc, #416]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 030f 	and.w	r3, r3, #15
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	d90c      	bls.n	8002884 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800286a:	4b65      	ldr	r3, [pc, #404]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	b2d2      	uxtb	r2, r2
 8002870:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002872:	4b63      	ldr	r3, [pc, #396]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 030f 	and.w	r3, r3, #15
 800287a:	683a      	ldr	r2, [r7, #0]
 800287c:	429a      	cmp	r2, r3
 800287e:	d001      	beq.n	8002884 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e0b8      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d020      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	d005      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800289c:	4b59      	ldr	r3, [pc, #356]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	4a58      	ldr	r2, [pc, #352]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80028a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0308 	and.w	r3, r3, #8
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d005      	beq.n	80028c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028b4:	4b53      	ldr	r3, [pc, #332]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	4a52      	ldr	r2, [pc, #328]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80028be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028c0:	4b50      	ldr	r3, [pc, #320]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	494d      	ldr	r1, [pc, #308]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d044      	beq.n	8002968 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d107      	bne.n	80028f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e6:	4b47      	ldr	r3, [pc, #284]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d119      	bne.n	8002926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e07f      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d003      	beq.n	8002906 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002902:	2b03      	cmp	r3, #3
 8002904:	d107      	bne.n	8002916 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002906:	4b3f      	ldr	r3, [pc, #252]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d109      	bne.n	8002926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e06f      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002916:	4b3b      	ldr	r3, [pc, #236]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e067      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002926:	4b37      	ldr	r3, [pc, #220]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f023 0203 	bic.w	r2, r3, #3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	4934      	ldr	r1, [pc, #208]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 8002934:	4313      	orrs	r3, r2
 8002936:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002938:	f7fe fe84 	bl	8001644 <HAL_GetTick>
 800293c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800293e:	e00a      	b.n	8002956 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002940:	f7fe fe80 	bl	8001644 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800294e:	4293      	cmp	r3, r2
 8002950:	d901      	bls.n	8002956 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e04f      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002956:	4b2b      	ldr	r3, [pc, #172]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 020c 	and.w	r2, r3, #12
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	429a      	cmp	r2, r3
 8002966:	d1eb      	bne.n	8002940 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002968:	4b25      	ldr	r3, [pc, #148]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 030f 	and.w	r3, r3, #15
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	429a      	cmp	r2, r3
 8002974:	d20c      	bcs.n	8002990 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002976:	4b22      	ldr	r3, [pc, #136]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	b2d2      	uxtb	r2, r2
 800297c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800297e:	4b20      	ldr	r3, [pc, #128]	@ (8002a00 <HAL_RCC_ClockConfig+0x1b8>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 030f 	and.w	r3, r3, #15
 8002986:	683a      	ldr	r2, [r7, #0]
 8002988:	429a      	cmp	r2, r3
 800298a:	d001      	beq.n	8002990 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e032      	b.n	80029f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0304 	and.w	r3, r3, #4
 8002998:	2b00      	cmp	r3, #0
 800299a:	d008      	beq.n	80029ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800299c:	4b19      	ldr	r3, [pc, #100]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	4916      	ldr	r1, [pc, #88]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d009      	beq.n	80029ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029ba:	4b12      	ldr	r3, [pc, #72]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	490e      	ldr	r1, [pc, #56]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029ce:	f000 f873 	bl	8002ab8 <HAL_RCC_GetSysClockFreq>
 80029d2:	4602      	mov	r2, r0
 80029d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a04 <HAL_RCC_ClockConfig+0x1bc>)
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	091b      	lsrs	r3, r3, #4
 80029da:	f003 030f 	and.w	r3, r3, #15
 80029de:	490a      	ldr	r1, [pc, #40]	@ (8002a08 <HAL_RCC_ClockConfig+0x1c0>)
 80029e0:	5ccb      	ldrb	r3, [r1, r3]
 80029e2:	fa22 f303 	lsr.w	r3, r2, r3
 80029e6:	4a09      	ldr	r2, [pc, #36]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c4>)
 80029e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80029ea:	4b09      	ldr	r3, [pc, #36]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c8>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fe fd14 	bl	800141c <HAL_InitTick>

  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40023c00 	.word	0x40023c00
 8002a04:	40023800 	.word	0x40023800
 8002a08:	0800925c 	.word	0x0800925c
 8002a0c:	20000000 	.word	0x20000000
 8002a10:	20000004 	.word	0x20000004

08002a14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a18:	4b03      	ldr	r3, [pc, #12]	@ (8002a28 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	20000000 	.word	0x20000000

08002a2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a30:	f7ff fff0 	bl	8002a14 <HAL_RCC_GetHCLKFreq>
 8002a34:	4602      	mov	r2, r0
 8002a36:	4b05      	ldr	r3, [pc, #20]	@ (8002a4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	0a9b      	lsrs	r3, r3, #10
 8002a3c:	f003 0307 	and.w	r3, r3, #7
 8002a40:	4903      	ldr	r1, [pc, #12]	@ (8002a50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a42:	5ccb      	ldrb	r3, [r1, r3]
 8002a44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	0800926c 	.word	0x0800926c

08002a54 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	220f      	movs	r2, #15
 8002a62:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a64:	4b12      	ldr	r3, [pc, #72]	@ (8002ab0 <HAL_RCC_GetClockConfig+0x5c>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f003 0203 	and.w	r2, r3, #3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a70:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab0 <HAL_RCC_GetClockConfig+0x5c>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab0 <HAL_RCC_GetClockConfig+0x5c>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002a88:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <HAL_RCC_GetClockConfig+0x5c>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	08db      	lsrs	r3, r3, #3
 8002a8e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a96:	4b07      	ldr	r3, [pc, #28]	@ (8002ab4 <HAL_RCC_GetClockConfig+0x60>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 020f 	and.w	r2, r3, #15
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	601a      	str	r2, [r3, #0]
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	40023c00 	.word	0x40023c00

08002ab8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002abc:	b0a6      	sub	sp, #152	@ 0x98
 8002abe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002acc:	2300      	movs	r3, #0
 8002ace:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ade:	4bc8      	ldr	r3, [pc, #800]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f003 030c 	and.w	r3, r3, #12
 8002ae6:	2b0c      	cmp	r3, #12
 8002ae8:	f200 817e 	bhi.w	8002de8 <HAL_RCC_GetSysClockFreq+0x330>
 8002aec:	a201      	add	r2, pc, #4	@ (adr r2, 8002af4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af2:	bf00      	nop
 8002af4:	08002b29 	.word	0x08002b29
 8002af8:	08002de9 	.word	0x08002de9
 8002afc:	08002de9 	.word	0x08002de9
 8002b00:	08002de9 	.word	0x08002de9
 8002b04:	08002b31 	.word	0x08002b31
 8002b08:	08002de9 	.word	0x08002de9
 8002b0c:	08002de9 	.word	0x08002de9
 8002b10:	08002de9 	.word	0x08002de9
 8002b14:	08002b39 	.word	0x08002b39
 8002b18:	08002de9 	.word	0x08002de9
 8002b1c:	08002de9 	.word	0x08002de9
 8002b20:	08002de9 	.word	0x08002de9
 8002b24:	08002ca3 	.word	0x08002ca3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b28:	4bb6      	ldr	r3, [pc, #728]	@ (8002e04 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002b2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002b2e:	e15f      	b.n	8002df0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b30:	4bb5      	ldr	r3, [pc, #724]	@ (8002e08 <HAL_RCC_GetSysClockFreq+0x350>)
 8002b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002b36:	e15b      	b.n	8002df0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b38:	4bb1      	ldr	r3, [pc, #708]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b44:	4bae      	ldr	r3, [pc, #696]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d031      	beq.n	8002bb4 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b50:	4bab      	ldr	r3, [pc, #684]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	099b      	lsrs	r3, r3, #6
 8002b56:	2200      	movs	r2, #0
 8002b58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002b5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b62:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b64:	2300      	movs	r3, #0
 8002b66:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b68:	4ba7      	ldr	r3, [pc, #668]	@ (8002e08 <HAL_RCC_GetSysClockFreq+0x350>)
 8002b6a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002b6e:	462a      	mov	r2, r5
 8002b70:	fb03 f202 	mul.w	r2, r3, r2
 8002b74:	2300      	movs	r3, #0
 8002b76:	4621      	mov	r1, r4
 8002b78:	fb01 f303 	mul.w	r3, r1, r3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	4aa2      	ldr	r2, [pc, #648]	@ (8002e08 <HAL_RCC_GetSysClockFreq+0x350>)
 8002b80:	4621      	mov	r1, r4
 8002b82:	fba1 1202 	umull	r1, r2, r1, r2
 8002b86:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002b88:	460a      	mov	r2, r1
 8002b8a:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002b8c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002b8e:	4413      	add	r3, r2
 8002b90:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002b92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b96:	2200      	movs	r2, #0
 8002b98:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002b9a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002b9c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002ba0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002ba4:	f7fd fb7e 	bl	80002a4 <__aeabi_uldivmod>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	460b      	mov	r3, r1
 8002bac:	4613      	mov	r3, r2
 8002bae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002bb2:	e064      	b.n	8002c7e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bb4:	4b92      	ldr	r3, [pc, #584]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	099b      	lsrs	r3, r3, #6
 8002bba:	2200      	movs	r2, #0
 8002bbc:	653b      	str	r3, [r7, #80]	@ 0x50
 8002bbe:	657a      	str	r2, [r7, #84]	@ 0x54
 8002bc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bc8:	2300      	movs	r3, #0
 8002bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bcc:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002bd0:	4622      	mov	r2, r4
 8002bd2:	462b      	mov	r3, r5
 8002bd4:	f04f 0000 	mov.w	r0, #0
 8002bd8:	f04f 0100 	mov.w	r1, #0
 8002bdc:	0159      	lsls	r1, r3, #5
 8002bde:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002be2:	0150      	lsls	r0, r2, #5
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4621      	mov	r1, r4
 8002bea:	1a51      	subs	r1, r2, r1
 8002bec:	6139      	str	r1, [r7, #16]
 8002bee:	4629      	mov	r1, r5
 8002bf0:	eb63 0301 	sbc.w	r3, r3, r1
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	f04f 0200 	mov.w	r2, #0
 8002bfa:	f04f 0300 	mov.w	r3, #0
 8002bfe:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c02:	4659      	mov	r1, fp
 8002c04:	018b      	lsls	r3, r1, #6
 8002c06:	4651      	mov	r1, sl
 8002c08:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c0c:	4651      	mov	r1, sl
 8002c0e:	018a      	lsls	r2, r1, #6
 8002c10:	4651      	mov	r1, sl
 8002c12:	ebb2 0801 	subs.w	r8, r2, r1
 8002c16:	4659      	mov	r1, fp
 8002c18:	eb63 0901 	sbc.w	r9, r3, r1
 8002c1c:	f04f 0200 	mov.w	r2, #0
 8002c20:	f04f 0300 	mov.w	r3, #0
 8002c24:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c28:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c2c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c30:	4690      	mov	r8, r2
 8002c32:	4699      	mov	r9, r3
 8002c34:	4623      	mov	r3, r4
 8002c36:	eb18 0303 	adds.w	r3, r8, r3
 8002c3a:	60bb      	str	r3, [r7, #8]
 8002c3c:	462b      	mov	r3, r5
 8002c3e:	eb49 0303 	adc.w	r3, r9, r3
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	f04f 0200 	mov.w	r2, #0
 8002c48:	f04f 0300 	mov.w	r3, #0
 8002c4c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c50:	4629      	mov	r1, r5
 8002c52:	028b      	lsls	r3, r1, #10
 8002c54:	4621      	mov	r1, r4
 8002c56:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c5a:	4621      	mov	r1, r4
 8002c5c:	028a      	lsls	r2, r1, #10
 8002c5e:	4610      	mov	r0, r2
 8002c60:	4619      	mov	r1, r3
 8002c62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c66:	2200      	movs	r2, #0
 8002c68:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002c6c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002c70:	f7fd fb18 	bl	80002a4 <__aeabi_uldivmod>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4613      	mov	r3, r2
 8002c7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c7e:	4b60      	ldr	r3, [pc, #384]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	0c1b      	lsrs	r3, r3, #16
 8002c84:	f003 0303 	and.w	r3, r3, #3
 8002c88:	3301      	adds	r3, #1
 8002c8a:	005b      	lsls	r3, r3, #1
 8002c8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002c90:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002c94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002ca0:	e0a6      	b.n	8002df0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ca2:	4b57      	ldr	r3, [pc, #348]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002caa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cae:	4b54      	ldr	r3, [pc, #336]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d02a      	beq.n	8002d10 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cba:	4b51      	ldr	r3, [pc, #324]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	099b      	lsrs	r3, r3, #6
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cc4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cc8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002ccc:	2100      	movs	r1, #0
 8002cce:	4b4e      	ldr	r3, [pc, #312]	@ (8002e08 <HAL_RCC_GetSysClockFreq+0x350>)
 8002cd0:	fb03 f201 	mul.w	r2, r3, r1
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	fb00 f303 	mul.w	r3, r0, r3
 8002cda:	4413      	add	r3, r2
 8002cdc:	4a4a      	ldr	r2, [pc, #296]	@ (8002e08 <HAL_RCC_GetSysClockFreq+0x350>)
 8002cde:	fba0 1202 	umull	r1, r2, r0, r2
 8002ce2:	677a      	str	r2, [r7, #116]	@ 0x74
 8002ce4:	460a      	mov	r2, r1
 8002ce6:	673a      	str	r2, [r7, #112]	@ 0x70
 8002ce8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002cea:	4413      	add	r3, r2
 8002cec:	677b      	str	r3, [r7, #116]	@ 0x74
 8002cee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cf6:	637a      	str	r2, [r7, #52]	@ 0x34
 8002cf8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002cfc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002d00:	f7fd fad0 	bl	80002a4 <__aeabi_uldivmod>
 8002d04:	4602      	mov	r2, r0
 8002d06:	460b      	mov	r3, r1
 8002d08:	4613      	mov	r3, r2
 8002d0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002d0e:	e05b      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d10:	4b3b      	ldr	r3, [pc, #236]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	099b      	lsrs	r3, r3, #6
 8002d16:	2200      	movs	r2, #0
 8002d18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d22:	623b      	str	r3, [r7, #32]
 8002d24:	2300      	movs	r3, #0
 8002d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d2c:	4642      	mov	r2, r8
 8002d2e:	464b      	mov	r3, r9
 8002d30:	f04f 0000 	mov.w	r0, #0
 8002d34:	f04f 0100 	mov.w	r1, #0
 8002d38:	0159      	lsls	r1, r3, #5
 8002d3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d3e:	0150      	lsls	r0, r2, #5
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	4641      	mov	r1, r8
 8002d46:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d4a:	4649      	mov	r1, r9
 8002d4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d50:	f04f 0200 	mov.w	r2, #0
 8002d54:	f04f 0300 	mov.w	r3, #0
 8002d58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d64:	ebb2 040a 	subs.w	r4, r2, sl
 8002d68:	eb63 050b 	sbc.w	r5, r3, fp
 8002d6c:	f04f 0200 	mov.w	r2, #0
 8002d70:	f04f 0300 	mov.w	r3, #0
 8002d74:	00eb      	lsls	r3, r5, #3
 8002d76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d7a:	00e2      	lsls	r2, r4, #3
 8002d7c:	4614      	mov	r4, r2
 8002d7e:	461d      	mov	r5, r3
 8002d80:	4643      	mov	r3, r8
 8002d82:	18e3      	adds	r3, r4, r3
 8002d84:	603b      	str	r3, [r7, #0]
 8002d86:	464b      	mov	r3, r9
 8002d88:	eb45 0303 	adc.w	r3, r5, r3
 8002d8c:	607b      	str	r3, [r7, #4]
 8002d8e:	f04f 0200 	mov.w	r2, #0
 8002d92:	f04f 0300 	mov.w	r3, #0
 8002d96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d9a:	4629      	mov	r1, r5
 8002d9c:	028b      	lsls	r3, r1, #10
 8002d9e:	4621      	mov	r1, r4
 8002da0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002da4:	4621      	mov	r1, r4
 8002da6:	028a      	lsls	r2, r1, #10
 8002da8:	4610      	mov	r0, r2
 8002daa:	4619      	mov	r1, r3
 8002dac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002db0:	2200      	movs	r2, #0
 8002db2:	61bb      	str	r3, [r7, #24]
 8002db4:	61fa      	str	r2, [r7, #28]
 8002db6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dba:	f7fd fa73 	bl	80002a4 <__aeabi_uldivmod>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x348>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	0f1b      	lsrs	r3, r3, #28
 8002dce:	f003 0307 	and.w	r3, r3, #7
 8002dd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002dd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002dda:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002de6:	e003      	b.n	8002df0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002de8:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002dea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002dee:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002df0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3798      	adds	r7, #152	@ 0x98
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dfe:	bf00      	nop
 8002e00:	40023800 	.word	0x40023800
 8002e04:	00f42400 	.word	0x00f42400
 8002e08:	017d7840 	.word	0x017d7840

08002e0c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e28d      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 8083 	beq.w	8002f32 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e2c:	4b94      	ldr	r3, [pc, #592]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 030c 	and.w	r3, r3, #12
 8002e34:	2b04      	cmp	r3, #4
 8002e36:	d019      	beq.n	8002e6c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e38:	4b91      	ldr	r3, [pc, #580]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	d106      	bne.n	8002e52 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e44:	4b8e      	ldr	r3, [pc, #568]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e50:	d00c      	beq.n	8002e6c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e52:	4b8b      	ldr	r3, [pc, #556]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e5a:	2b0c      	cmp	r3, #12
 8002e5c:	d112      	bne.n	8002e84 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e5e:	4b88      	ldr	r3, [pc, #544]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e6a:	d10b      	bne.n	8002e84 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e6c:	4b84      	ldr	r3, [pc, #528]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d05b      	beq.n	8002f30 <HAL_RCC_OscConfig+0x124>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d157      	bne.n	8002f30 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e25a      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e8c:	d106      	bne.n	8002e9c <HAL_RCC_OscConfig+0x90>
 8002e8e:	4b7c      	ldr	r3, [pc, #496]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a7b      	ldr	r2, [pc, #492]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	e01d      	b.n	8002ed8 <HAL_RCC_OscConfig+0xcc>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ea4:	d10c      	bne.n	8002ec0 <HAL_RCC_OscConfig+0xb4>
 8002ea6:	4b76      	ldr	r3, [pc, #472]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a75      	ldr	r2, [pc, #468]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002eac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eb0:	6013      	str	r3, [r2, #0]
 8002eb2:	4b73      	ldr	r3, [pc, #460]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a72      	ldr	r2, [pc, #456]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002eb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ebc:	6013      	str	r3, [r2, #0]
 8002ebe:	e00b      	b.n	8002ed8 <HAL_RCC_OscConfig+0xcc>
 8002ec0:	4b6f      	ldr	r3, [pc, #444]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a6e      	ldr	r2, [pc, #440]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002ec6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eca:	6013      	str	r3, [r2, #0]
 8002ecc:	4b6c      	ldr	r3, [pc, #432]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a6b      	ldr	r2, [pc, #428]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002ed2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ed6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d013      	beq.n	8002f08 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee0:	f7fe fbb0 	bl	8001644 <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ee6:	e008      	b.n	8002efa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee8:	f7fe fbac 	bl	8001644 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b64      	cmp	r3, #100	@ 0x64
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e21f      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002efa:	4b61      	ldr	r3, [pc, #388]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d0f0      	beq.n	8002ee8 <HAL_RCC_OscConfig+0xdc>
 8002f06:	e014      	b.n	8002f32 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f08:	f7fe fb9c 	bl	8001644 <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f10:	f7fe fb98 	bl	8001644 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b64      	cmp	r3, #100	@ 0x64
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e20b      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f22:	4b57      	ldr	r3, [pc, #348]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f0      	bne.n	8002f10 <HAL_RCC_OscConfig+0x104>
 8002f2e:	e000      	b.n	8002f32 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d06f      	beq.n	800301e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f3e:	4b50      	ldr	r3, [pc, #320]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 030c 	and.w	r3, r3, #12
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d017      	beq.n	8002f7a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f4a:	4b4d      	ldr	r3, [pc, #308]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f52:	2b08      	cmp	r3, #8
 8002f54:	d105      	bne.n	8002f62 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f56:	4b4a      	ldr	r3, [pc, #296]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00b      	beq.n	8002f7a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f62:	4b47      	ldr	r3, [pc, #284]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f6a:	2b0c      	cmp	r3, #12
 8002f6c:	d11c      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f6e:	4b44      	ldr	r3, [pc, #272]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d116      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f7a:	4b41      	ldr	r3, [pc, #260]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d005      	beq.n	8002f92 <HAL_RCC_OscConfig+0x186>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d001      	beq.n	8002f92 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e1d3      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f92:	4b3b      	ldr	r3, [pc, #236]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	4937      	ldr	r1, [pc, #220]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fa6:	e03a      	b.n	800301e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d020      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fb0:	4b34      	ldr	r3, [pc, #208]	@ (8003084 <HAL_RCC_OscConfig+0x278>)
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb6:	f7fe fb45 	bl	8001644 <HAL_GetTick>
 8002fba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fbc:	e008      	b.n	8002fd0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fbe:	f7fe fb41 	bl	8001644 <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d901      	bls.n	8002fd0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e1b4      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fd0:	4b2b      	ldr	r3, [pc, #172]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0f0      	beq.n	8002fbe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fdc:	4b28      	ldr	r3, [pc, #160]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	691b      	ldr	r3, [r3, #16]
 8002fe8:	00db      	lsls	r3, r3, #3
 8002fea:	4925      	ldr	r1, [pc, #148]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	600b      	str	r3, [r1, #0]
 8002ff0:	e015      	b.n	800301e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ff2:	4b24      	ldr	r3, [pc, #144]	@ (8003084 <HAL_RCC_OscConfig+0x278>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff8:	f7fe fb24 	bl	8001644 <HAL_GetTick>
 8002ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ffe:	e008      	b.n	8003012 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003000:	f7fe fb20 	bl	8001644 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e193      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003012:	4b1b      	ldr	r3, [pc, #108]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f0      	bne.n	8003000 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	2b00      	cmp	r3, #0
 8003028:	d036      	beq.n	8003098 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d016      	beq.n	8003060 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003032:	4b15      	ldr	r3, [pc, #84]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8003034:	2201      	movs	r2, #1
 8003036:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003038:	f7fe fb04 	bl	8001644 <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800303e:	e008      	b.n	8003052 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003040:	f7fe fb00 	bl	8001644 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b02      	cmp	r3, #2
 800304c:	d901      	bls.n	8003052 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e173      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003052:	4b0b      	ldr	r3, [pc, #44]	@ (8003080 <HAL_RCC_OscConfig+0x274>)
 8003054:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	2b00      	cmp	r3, #0
 800305c:	d0f0      	beq.n	8003040 <HAL_RCC_OscConfig+0x234>
 800305e:	e01b      	b.n	8003098 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003060:	4b09      	ldr	r3, [pc, #36]	@ (8003088 <HAL_RCC_OscConfig+0x27c>)
 8003062:	2200      	movs	r2, #0
 8003064:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003066:	f7fe faed 	bl	8001644 <HAL_GetTick>
 800306a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800306c:	e00e      	b.n	800308c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800306e:	f7fe fae9 	bl	8001644 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d907      	bls.n	800308c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e15c      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
 8003080:	40023800 	.word	0x40023800
 8003084:	42470000 	.word	0x42470000
 8003088:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800308c:	4b8a      	ldr	r3, [pc, #552]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 800308e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003090:	f003 0302 	and.w	r3, r3, #2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1ea      	bne.n	800306e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0304 	and.w	r3, r3, #4
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f000 8097 	beq.w	80031d4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030a6:	2300      	movs	r3, #0
 80030a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030aa:	4b83      	ldr	r3, [pc, #524]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 80030ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10f      	bne.n	80030d6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030b6:	2300      	movs	r3, #0
 80030b8:	60bb      	str	r3, [r7, #8]
 80030ba:	4b7f      	ldr	r3, [pc, #508]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 80030bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030be:	4a7e      	ldr	r2, [pc, #504]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 80030c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80030c6:	4b7c      	ldr	r3, [pc, #496]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 80030c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030ce:	60bb      	str	r3, [r7, #8]
 80030d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030d2:	2301      	movs	r3, #1
 80030d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d6:	4b79      	ldr	r3, [pc, #484]	@ (80032bc <HAL_RCC_OscConfig+0x4b0>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d118      	bne.n	8003114 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030e2:	4b76      	ldr	r3, [pc, #472]	@ (80032bc <HAL_RCC_OscConfig+0x4b0>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a75      	ldr	r2, [pc, #468]	@ (80032bc <HAL_RCC_OscConfig+0x4b0>)
 80030e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ee:	f7fe faa9 	bl	8001644 <HAL_GetTick>
 80030f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030f4:	e008      	b.n	8003108 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030f6:	f7fe faa5 	bl	8001644 <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d901      	bls.n	8003108 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e118      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003108:	4b6c      	ldr	r3, [pc, #432]	@ (80032bc <HAL_RCC_OscConfig+0x4b0>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003110:	2b00      	cmp	r3, #0
 8003112:	d0f0      	beq.n	80030f6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	2b01      	cmp	r3, #1
 800311a:	d106      	bne.n	800312a <HAL_RCC_OscConfig+0x31e>
 800311c:	4b66      	ldr	r3, [pc, #408]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 800311e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003120:	4a65      	ldr	r2, [pc, #404]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 8003122:	f043 0301 	orr.w	r3, r3, #1
 8003126:	6713      	str	r3, [r2, #112]	@ 0x70
 8003128:	e01c      	b.n	8003164 <HAL_RCC_OscConfig+0x358>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	2b05      	cmp	r3, #5
 8003130:	d10c      	bne.n	800314c <HAL_RCC_OscConfig+0x340>
 8003132:	4b61      	ldr	r3, [pc, #388]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 8003134:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003136:	4a60      	ldr	r2, [pc, #384]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 8003138:	f043 0304 	orr.w	r3, r3, #4
 800313c:	6713      	str	r3, [r2, #112]	@ 0x70
 800313e:	4b5e      	ldr	r3, [pc, #376]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 8003140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003142:	4a5d      	ldr	r2, [pc, #372]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 8003144:	f043 0301 	orr.w	r3, r3, #1
 8003148:	6713      	str	r3, [r2, #112]	@ 0x70
 800314a:	e00b      	b.n	8003164 <HAL_RCC_OscConfig+0x358>
 800314c:	4b5a      	ldr	r3, [pc, #360]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 800314e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003150:	4a59      	ldr	r2, [pc, #356]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 8003152:	f023 0301 	bic.w	r3, r3, #1
 8003156:	6713      	str	r3, [r2, #112]	@ 0x70
 8003158:	4b57      	ldr	r3, [pc, #348]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 800315a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800315c:	4a56      	ldr	r2, [pc, #344]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 800315e:	f023 0304 	bic.w	r3, r3, #4
 8003162:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d015      	beq.n	8003198 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800316c:	f7fe fa6a 	bl	8001644 <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003172:	e00a      	b.n	800318a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003174:	f7fe fa66 	bl	8001644 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003182:	4293      	cmp	r3, r2
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e0d7      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800318a:	4b4b      	ldr	r3, [pc, #300]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 800318c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0ee      	beq.n	8003174 <HAL_RCC_OscConfig+0x368>
 8003196:	e014      	b.n	80031c2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003198:	f7fe fa54 	bl	8001644 <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800319e:	e00a      	b.n	80031b6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031a0:	f7fe fa50 	bl	8001644 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e0c1      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031b6:	4b40      	ldr	r3, [pc, #256]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 80031b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1ee      	bne.n	80031a0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031c2:	7dfb      	ldrb	r3, [r7, #23]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d105      	bne.n	80031d4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031c8:	4b3b      	ldr	r3, [pc, #236]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 80031ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031cc:	4a3a      	ldr	r2, [pc, #232]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 80031ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031d2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f000 80ad 	beq.w	8003338 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031de:	4b36      	ldr	r3, [pc, #216]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 030c 	and.w	r3, r3, #12
 80031e6:	2b08      	cmp	r3, #8
 80031e8:	d060      	beq.n	80032ac <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d145      	bne.n	800327e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031f2:	4b33      	ldr	r3, [pc, #204]	@ (80032c0 <HAL_RCC_OscConfig+0x4b4>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f8:	f7fe fa24 	bl	8001644 <HAL_GetTick>
 80031fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031fe:	e008      	b.n	8003212 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003200:	f7fe fa20 	bl	8001644 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e093      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003212:	4b29      	ldr	r3, [pc, #164]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1f0      	bne.n	8003200 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	69da      	ldr	r2, [r3, #28]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322c:	019b      	lsls	r3, r3, #6
 800322e:	431a      	orrs	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003234:	085b      	lsrs	r3, r3, #1
 8003236:	3b01      	subs	r3, #1
 8003238:	041b      	lsls	r3, r3, #16
 800323a:	431a      	orrs	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003240:	061b      	lsls	r3, r3, #24
 8003242:	431a      	orrs	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003248:	071b      	lsls	r3, r3, #28
 800324a:	491b      	ldr	r1, [pc, #108]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 800324c:	4313      	orrs	r3, r2
 800324e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003250:	4b1b      	ldr	r3, [pc, #108]	@ (80032c0 <HAL_RCC_OscConfig+0x4b4>)
 8003252:	2201      	movs	r2, #1
 8003254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003256:	f7fe f9f5 	bl	8001644 <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800325e:	f7fe f9f1 	bl	8001644 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e064      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003270:	4b11      	ldr	r3, [pc, #68]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f0      	beq.n	800325e <HAL_RCC_OscConfig+0x452>
 800327c:	e05c      	b.n	8003338 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800327e:	4b10      	ldr	r3, [pc, #64]	@ (80032c0 <HAL_RCC_OscConfig+0x4b4>)
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003284:	f7fe f9de 	bl	8001644 <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800328c:	f7fe f9da 	bl	8001644 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b02      	cmp	r3, #2
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e04d      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800329e:	4b06      	ldr	r3, [pc, #24]	@ (80032b8 <HAL_RCC_OscConfig+0x4ac>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1f0      	bne.n	800328c <HAL_RCC_OscConfig+0x480>
 80032aa:	e045      	b.n	8003338 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	699b      	ldr	r3, [r3, #24]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d107      	bne.n	80032c4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e040      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
 80032b8:	40023800 	.word	0x40023800
 80032bc:	40007000 	.word	0x40007000
 80032c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003344 <HAL_RCC_OscConfig+0x538>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d030      	beq.n	8003334 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032dc:	429a      	cmp	r2, r3
 80032de:	d129      	bne.n	8003334 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d122      	bne.n	8003334 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80032f4:	4013      	ands	r3, r2
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d119      	bne.n	8003334 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800330a:	085b      	lsrs	r3, r3, #1
 800330c:	3b01      	subs	r3, #1
 800330e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003310:	429a      	cmp	r2, r3
 8003312:	d10f      	bne.n	8003334 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003320:	429a      	cmp	r2, r3
 8003322:	d107      	bne.n	8003334 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003330:	429a      	cmp	r2, r3
 8003332:	d001      	beq.n	8003338 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e000      	b.n	800333a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3718      	adds	r7, #24
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	40023800 	.word	0x40023800

08003348 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e041      	b.n	80033de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003360:	b2db      	uxtb	r3, r3
 8003362:	2b00      	cmp	r3, #0
 8003364:	d106      	bne.n	8003374 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7fd fff8 	bl	8001364 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2202      	movs	r2, #2
 8003378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	3304      	adds	r3, #4
 8003384:	4619      	mov	r1, r3
 8003386:	4610      	mov	r0, r2
 8003388:	f000 fc62 	bl	8003c50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
	...

080033e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d001      	beq.n	8003400 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e04e      	b.n	800349e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2202      	movs	r2, #2
 8003404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68da      	ldr	r2, [r3, #12]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f042 0201 	orr.w	r2, r2, #1
 8003416:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a23      	ldr	r2, [pc, #140]	@ (80034ac <HAL_TIM_Base_Start_IT+0xc4>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d022      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x80>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800342a:	d01d      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x80>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a1f      	ldr	r2, [pc, #124]	@ (80034b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d018      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x80>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a1e      	ldr	r2, [pc, #120]	@ (80034b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d013      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x80>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a1c      	ldr	r2, [pc, #112]	@ (80034b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d00e      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x80>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a1b      	ldr	r2, [pc, #108]	@ (80034bc <HAL_TIM_Base_Start_IT+0xd4>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d009      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x80>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a19      	ldr	r2, [pc, #100]	@ (80034c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d004      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0x80>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a18      	ldr	r2, [pc, #96]	@ (80034c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d111      	bne.n	800348c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2b06      	cmp	r3, #6
 8003478:	d010      	beq.n	800349c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f042 0201 	orr.w	r2, r2, #1
 8003488:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800348a:	e007      	b.n	800349c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0201 	orr.w	r2, r2, #1
 800349a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40010000 	.word	0x40010000
 80034b0:	40000400 	.word	0x40000400
 80034b4:	40000800 	.word	0x40000800
 80034b8:	40000c00 	.word	0x40000c00
 80034bc:	40010400 	.word	0x40010400
 80034c0:	40014000 	.word	0x40014000
 80034c4:	40001800 	.word	0x40001800

080034c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e041      	b.n	800355e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d106      	bne.n	80034f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 f839 	bl	8003566 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2202      	movs	r2, #2
 80034f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	3304      	adds	r3, #4
 8003504:	4619      	mov	r1, r3
 8003506:	4610      	mov	r0, r2
 8003508:	f000 fba2 	bl	8003c50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003566:	b480      	push	{r7}
 8003568:	b083      	sub	sp, #12
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800356e:	bf00      	nop
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
	...

0800357c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d109      	bne.n	80035a0 <HAL_TIM_PWM_Start+0x24>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2b01      	cmp	r3, #1
 8003596:	bf14      	ite	ne
 8003598:	2301      	movne	r3, #1
 800359a:	2300      	moveq	r3, #0
 800359c:	b2db      	uxtb	r3, r3
 800359e:	e022      	b.n	80035e6 <HAL_TIM_PWM_Start+0x6a>
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	2b04      	cmp	r3, #4
 80035a4:	d109      	bne.n	80035ba <HAL_TIM_PWM_Start+0x3e>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	bf14      	ite	ne
 80035b2:	2301      	movne	r3, #1
 80035b4:	2300      	moveq	r3, #0
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	e015      	b.n	80035e6 <HAL_TIM_PWM_Start+0x6a>
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	2b08      	cmp	r3, #8
 80035be:	d109      	bne.n	80035d4 <HAL_TIM_PWM_Start+0x58>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	bf14      	ite	ne
 80035cc:	2301      	movne	r3, #1
 80035ce:	2300      	moveq	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	e008      	b.n	80035e6 <HAL_TIM_PWM_Start+0x6a>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	2b01      	cmp	r3, #1
 80035de:	bf14      	ite	ne
 80035e0:	2301      	movne	r3, #1
 80035e2:	2300      	moveq	r3, #0
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e07c      	b.n	80036e8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d104      	bne.n	80035fe <HAL_TIM_PWM_Start+0x82>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2202      	movs	r2, #2
 80035f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035fc:	e013      	b.n	8003626 <HAL_TIM_PWM_Start+0xaa>
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	2b04      	cmp	r3, #4
 8003602:	d104      	bne.n	800360e <HAL_TIM_PWM_Start+0x92>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2202      	movs	r2, #2
 8003608:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800360c:	e00b      	b.n	8003626 <HAL_TIM_PWM_Start+0xaa>
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	2b08      	cmp	r3, #8
 8003612:	d104      	bne.n	800361e <HAL_TIM_PWM_Start+0xa2>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800361c:	e003      	b.n	8003626 <HAL_TIM_PWM_Start+0xaa>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2202      	movs	r2, #2
 8003622:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2201      	movs	r2, #1
 800362c:	6839      	ldr	r1, [r7, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f000 fdfe 	bl	8004230 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a2d      	ldr	r2, [pc, #180]	@ (80036f0 <HAL_TIM_PWM_Start+0x174>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d004      	beq.n	8003648 <HAL_TIM_PWM_Start+0xcc>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a2c      	ldr	r2, [pc, #176]	@ (80036f4 <HAL_TIM_PWM_Start+0x178>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d101      	bne.n	800364c <HAL_TIM_PWM_Start+0xd0>
 8003648:	2301      	movs	r3, #1
 800364a:	e000      	b.n	800364e <HAL_TIM_PWM_Start+0xd2>
 800364c:	2300      	movs	r3, #0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d007      	beq.n	8003662 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003660:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a22      	ldr	r2, [pc, #136]	@ (80036f0 <HAL_TIM_PWM_Start+0x174>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d022      	beq.n	80036b2 <HAL_TIM_PWM_Start+0x136>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003674:	d01d      	beq.n	80036b2 <HAL_TIM_PWM_Start+0x136>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a1f      	ldr	r2, [pc, #124]	@ (80036f8 <HAL_TIM_PWM_Start+0x17c>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d018      	beq.n	80036b2 <HAL_TIM_PWM_Start+0x136>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a1d      	ldr	r2, [pc, #116]	@ (80036fc <HAL_TIM_PWM_Start+0x180>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d013      	beq.n	80036b2 <HAL_TIM_PWM_Start+0x136>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a1c      	ldr	r2, [pc, #112]	@ (8003700 <HAL_TIM_PWM_Start+0x184>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d00e      	beq.n	80036b2 <HAL_TIM_PWM_Start+0x136>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a16      	ldr	r2, [pc, #88]	@ (80036f4 <HAL_TIM_PWM_Start+0x178>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d009      	beq.n	80036b2 <HAL_TIM_PWM_Start+0x136>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a18      	ldr	r2, [pc, #96]	@ (8003704 <HAL_TIM_PWM_Start+0x188>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d004      	beq.n	80036b2 <HAL_TIM_PWM_Start+0x136>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a16      	ldr	r2, [pc, #88]	@ (8003708 <HAL_TIM_PWM_Start+0x18c>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d111      	bne.n	80036d6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2b06      	cmp	r3, #6
 80036c2:	d010      	beq.n	80036e6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f042 0201 	orr.w	r2, r2, #1
 80036d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036d4:	e007      	b.n	80036e6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f042 0201 	orr.w	r2, r2, #1
 80036e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	40010000 	.word	0x40010000
 80036f4:	40010400 	.word	0x40010400
 80036f8:	40000400 	.word	0x40000400
 80036fc:	40000800 	.word	0x40000800
 8003700:	40000c00 	.word	0x40000c00
 8003704:	40014000 	.word	0x40014000
 8003708:	40001800 	.word	0x40001800

0800370c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d020      	beq.n	8003770 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d01b      	beq.n	8003770 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f06f 0202 	mvn.w	r2, #2
 8003740:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2201      	movs	r2, #1
 8003746:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	f003 0303 	and.w	r3, r3, #3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 fa5b 	bl	8003c12 <HAL_TIM_IC_CaptureCallback>
 800375c:	e005      	b.n	800376a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 fa4d 	bl	8003bfe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 fa5e 	bl	8003c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f003 0304 	and.w	r3, r3, #4
 8003776:	2b00      	cmp	r3, #0
 8003778:	d020      	beq.n	80037bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f003 0304 	and.w	r3, r3, #4
 8003780:	2b00      	cmp	r3, #0
 8003782:	d01b      	beq.n	80037bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f06f 0204 	mvn.w	r2, #4
 800378c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2202      	movs	r2, #2
 8003792:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 fa35 	bl	8003c12 <HAL_TIM_IC_CaptureCallback>
 80037a8:	e005      	b.n	80037b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 fa27 	bl	8003bfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f000 fa38 	bl	8003c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d020      	beq.n	8003808 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	f003 0308 	and.w	r3, r3, #8
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d01b      	beq.n	8003808 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f06f 0208 	mvn.w	r2, #8
 80037d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2204      	movs	r2, #4
 80037de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	69db      	ldr	r3, [r3, #28]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 fa0f 	bl	8003c12 <HAL_TIM_IC_CaptureCallback>
 80037f4:	e005      	b.n	8003802 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 fa01 	bl	8003bfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 fa12 	bl	8003c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	f003 0310 	and.w	r3, r3, #16
 800380e:	2b00      	cmp	r3, #0
 8003810:	d020      	beq.n	8003854 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f003 0310 	and.w	r3, r3, #16
 8003818:	2b00      	cmp	r3, #0
 800381a:	d01b      	beq.n	8003854 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f06f 0210 	mvn.w	r2, #16
 8003824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2208      	movs	r2, #8
 800382a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003836:	2b00      	cmp	r3, #0
 8003838:	d003      	beq.n	8003842 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 f9e9 	bl	8003c12 <HAL_TIM_IC_CaptureCallback>
 8003840:	e005      	b.n	800384e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f000 f9db 	bl	8003bfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f000 f9ec 	bl	8003c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00c      	beq.n	8003878 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	2b00      	cmp	r3, #0
 8003866:	d007      	beq.n	8003878 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f06f 0201 	mvn.w	r2, #1
 8003870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f7fd f9f2 	bl	8000c5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00c      	beq.n	800389c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003888:	2b00      	cmp	r3, #0
 800388a:	d007      	beq.n	800389c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 fdc8 	bl	800442c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00c      	beq.n	80038c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d007      	beq.n	80038c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80038b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 f9bd 	bl	8003c3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	f003 0320 	and.w	r3, r3, #32
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00c      	beq.n	80038e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f003 0320 	and.w	r3, r3, #32
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d007      	beq.n	80038e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f06f 0220 	mvn.w	r2, #32
 80038dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 fd9a 	bl	8004418 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80038e4:	bf00      	nop
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038f8:	2300      	movs	r3, #0
 80038fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003902:	2b01      	cmp	r3, #1
 8003904:	d101      	bne.n	800390a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003906:	2302      	movs	r3, #2
 8003908:	e0ae      	b.n	8003a68 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b0c      	cmp	r3, #12
 8003916:	f200 809f 	bhi.w	8003a58 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800391a:	a201      	add	r2, pc, #4	@ (adr r2, 8003920 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800391c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003920:	08003955 	.word	0x08003955
 8003924:	08003a59 	.word	0x08003a59
 8003928:	08003a59 	.word	0x08003a59
 800392c:	08003a59 	.word	0x08003a59
 8003930:	08003995 	.word	0x08003995
 8003934:	08003a59 	.word	0x08003a59
 8003938:	08003a59 	.word	0x08003a59
 800393c:	08003a59 	.word	0x08003a59
 8003940:	080039d7 	.word	0x080039d7
 8003944:	08003a59 	.word	0x08003a59
 8003948:	08003a59 	.word	0x08003a59
 800394c:	08003a59 	.word	0x08003a59
 8003950:	08003a17 	.word	0x08003a17
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68b9      	ldr	r1, [r7, #8]
 800395a:	4618      	mov	r0, r3
 800395c:	f000 fa1e 	bl	8003d9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	699a      	ldr	r2, [r3, #24]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0208 	orr.w	r2, r2, #8
 800396e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699a      	ldr	r2, [r3, #24]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0204 	bic.w	r2, r2, #4
 800397e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	6999      	ldr	r1, [r3, #24]
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	691a      	ldr	r2, [r3, #16]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	430a      	orrs	r2, r1
 8003990:	619a      	str	r2, [r3, #24]
      break;
 8003992:	e064      	b.n	8003a5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68b9      	ldr	r1, [r7, #8]
 800399a:	4618      	mov	r0, r3
 800399c:	f000 fa6e 	bl	8003e7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	699a      	ldr	r2, [r3, #24]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	699a      	ldr	r2, [r3, #24]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6999      	ldr	r1, [r3, #24]
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	021a      	lsls	r2, r3, #8
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	430a      	orrs	r2, r1
 80039d2:	619a      	str	r2, [r3, #24]
      break;
 80039d4:	e043      	b.n	8003a5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	68b9      	ldr	r1, [r7, #8]
 80039dc:	4618      	mov	r0, r3
 80039de:	f000 fac3 	bl	8003f68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	69da      	ldr	r2, [r3, #28]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f042 0208 	orr.w	r2, r2, #8
 80039f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	69da      	ldr	r2, [r3, #28]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f022 0204 	bic.w	r2, r2, #4
 8003a00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	69d9      	ldr	r1, [r3, #28]
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	691a      	ldr	r2, [r3, #16]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	430a      	orrs	r2, r1
 8003a12:	61da      	str	r2, [r3, #28]
      break;
 8003a14:	e023      	b.n	8003a5e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68b9      	ldr	r1, [r7, #8]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f000 fb17 	bl	8004050 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	69da      	ldr	r2, [r3, #28]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	69da      	ldr	r2, [r3, #28]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	69d9      	ldr	r1, [r3, #28]
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	021a      	lsls	r2, r3, #8
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	430a      	orrs	r2, r1
 8003a54:	61da      	str	r2, [r3, #28]
      break;
 8003a56:	e002      	b.n	8003a5e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	75fb      	strb	r3, [r7, #23]
      break;
 8003a5c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3718      	adds	r7, #24
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d101      	bne.n	8003a8c <HAL_TIM_ConfigClockSource+0x1c>
 8003a88:	2302      	movs	r3, #2
 8003a8a:	e0b4      	b.n	8003bf6 <HAL_TIM_ConfigClockSource+0x186>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2202      	movs	r2, #2
 8003a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003aaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ab2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ac4:	d03e      	beq.n	8003b44 <HAL_TIM_ConfigClockSource+0xd4>
 8003ac6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003aca:	f200 8087 	bhi.w	8003bdc <HAL_TIM_ConfigClockSource+0x16c>
 8003ace:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ad2:	f000 8086 	beq.w	8003be2 <HAL_TIM_ConfigClockSource+0x172>
 8003ad6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ada:	d87f      	bhi.n	8003bdc <HAL_TIM_ConfigClockSource+0x16c>
 8003adc:	2b70      	cmp	r3, #112	@ 0x70
 8003ade:	d01a      	beq.n	8003b16 <HAL_TIM_ConfigClockSource+0xa6>
 8003ae0:	2b70      	cmp	r3, #112	@ 0x70
 8003ae2:	d87b      	bhi.n	8003bdc <HAL_TIM_ConfigClockSource+0x16c>
 8003ae4:	2b60      	cmp	r3, #96	@ 0x60
 8003ae6:	d050      	beq.n	8003b8a <HAL_TIM_ConfigClockSource+0x11a>
 8003ae8:	2b60      	cmp	r3, #96	@ 0x60
 8003aea:	d877      	bhi.n	8003bdc <HAL_TIM_ConfigClockSource+0x16c>
 8003aec:	2b50      	cmp	r3, #80	@ 0x50
 8003aee:	d03c      	beq.n	8003b6a <HAL_TIM_ConfigClockSource+0xfa>
 8003af0:	2b50      	cmp	r3, #80	@ 0x50
 8003af2:	d873      	bhi.n	8003bdc <HAL_TIM_ConfigClockSource+0x16c>
 8003af4:	2b40      	cmp	r3, #64	@ 0x40
 8003af6:	d058      	beq.n	8003baa <HAL_TIM_ConfigClockSource+0x13a>
 8003af8:	2b40      	cmp	r3, #64	@ 0x40
 8003afa:	d86f      	bhi.n	8003bdc <HAL_TIM_ConfigClockSource+0x16c>
 8003afc:	2b30      	cmp	r3, #48	@ 0x30
 8003afe:	d064      	beq.n	8003bca <HAL_TIM_ConfigClockSource+0x15a>
 8003b00:	2b30      	cmp	r3, #48	@ 0x30
 8003b02:	d86b      	bhi.n	8003bdc <HAL_TIM_ConfigClockSource+0x16c>
 8003b04:	2b20      	cmp	r3, #32
 8003b06:	d060      	beq.n	8003bca <HAL_TIM_ConfigClockSource+0x15a>
 8003b08:	2b20      	cmp	r3, #32
 8003b0a:	d867      	bhi.n	8003bdc <HAL_TIM_ConfigClockSource+0x16c>
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d05c      	beq.n	8003bca <HAL_TIM_ConfigClockSource+0x15a>
 8003b10:	2b10      	cmp	r3, #16
 8003b12:	d05a      	beq.n	8003bca <HAL_TIM_ConfigClockSource+0x15a>
 8003b14:	e062      	b.n	8003bdc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b26:	f000 fb63 	bl	80041f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003b38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68ba      	ldr	r2, [r7, #8]
 8003b40:	609a      	str	r2, [r3, #8]
      break;
 8003b42:	e04f      	b.n	8003be4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b54:	f000 fb4c 	bl	80041f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b66:	609a      	str	r2, [r3, #8]
      break;
 8003b68:	e03c      	b.n	8003be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b76:	461a      	mov	r2, r3
 8003b78:	f000 fac0 	bl	80040fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2150      	movs	r1, #80	@ 0x50
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 fb19 	bl	80041ba <TIM_ITRx_SetConfig>
      break;
 8003b88:	e02c      	b.n	8003be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b96:	461a      	mov	r2, r3
 8003b98:	f000 fadf 	bl	800415a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2160      	movs	r1, #96	@ 0x60
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 fb09 	bl	80041ba <TIM_ITRx_SetConfig>
      break;
 8003ba8:	e01c      	b.n	8003be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	f000 faa0 	bl	80040fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2140      	movs	r1, #64	@ 0x40
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f000 faf9 	bl	80041ba <TIM_ITRx_SetConfig>
      break;
 8003bc8:	e00c      	b.n	8003be4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	4610      	mov	r0, r2
 8003bd6:	f000 faf0 	bl	80041ba <TIM_ITRx_SetConfig>
      break;
 8003bda:	e003      	b.n	8003be4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
      break;
 8003be0:	e000      	b.n	8003be4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003be2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bfe:	b480      	push	{r7}
 8003c00:	b083      	sub	sp, #12
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c06:	bf00      	nop
 8003c08:	370c      	adds	r7, #12
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr

08003c12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c12:	b480      	push	{r7}
 8003c14:	b083      	sub	sp, #12
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr

08003c26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c26:	b480      	push	{r7}
 8003c28:	b083      	sub	sp, #12
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr

08003c3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
	...

08003c50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a43      	ldr	r2, [pc, #268]	@ (8003d70 <TIM_Base_SetConfig+0x120>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d013      	beq.n	8003c90 <TIM_Base_SetConfig+0x40>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c6e:	d00f      	beq.n	8003c90 <TIM_Base_SetConfig+0x40>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a40      	ldr	r2, [pc, #256]	@ (8003d74 <TIM_Base_SetConfig+0x124>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d00b      	beq.n	8003c90 <TIM_Base_SetConfig+0x40>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a3f      	ldr	r2, [pc, #252]	@ (8003d78 <TIM_Base_SetConfig+0x128>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d007      	beq.n	8003c90 <TIM_Base_SetConfig+0x40>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a3e      	ldr	r2, [pc, #248]	@ (8003d7c <TIM_Base_SetConfig+0x12c>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d003      	beq.n	8003c90 <TIM_Base_SetConfig+0x40>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a3d      	ldr	r2, [pc, #244]	@ (8003d80 <TIM_Base_SetConfig+0x130>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d108      	bne.n	8003ca2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	68fa      	ldr	r2, [r7, #12]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a32      	ldr	r2, [pc, #200]	@ (8003d70 <TIM_Base_SetConfig+0x120>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d02b      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cb0:	d027      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a2f      	ldr	r2, [pc, #188]	@ (8003d74 <TIM_Base_SetConfig+0x124>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d023      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a2e      	ldr	r2, [pc, #184]	@ (8003d78 <TIM_Base_SetConfig+0x128>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d01f      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a2d      	ldr	r2, [pc, #180]	@ (8003d7c <TIM_Base_SetConfig+0x12c>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d01b      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a2c      	ldr	r2, [pc, #176]	@ (8003d80 <TIM_Base_SetConfig+0x130>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d017      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a2b      	ldr	r2, [pc, #172]	@ (8003d84 <TIM_Base_SetConfig+0x134>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d013      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a2a      	ldr	r2, [pc, #168]	@ (8003d88 <TIM_Base_SetConfig+0x138>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d00f      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a29      	ldr	r2, [pc, #164]	@ (8003d8c <TIM_Base_SetConfig+0x13c>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d00b      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a28      	ldr	r2, [pc, #160]	@ (8003d90 <TIM_Base_SetConfig+0x140>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d007      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a27      	ldr	r2, [pc, #156]	@ (8003d94 <TIM_Base_SetConfig+0x144>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d003      	beq.n	8003d02 <TIM_Base_SetConfig+0xb2>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a26      	ldr	r2, [pc, #152]	@ (8003d98 <TIM_Base_SetConfig+0x148>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d108      	bne.n	8003d14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	689a      	ldr	r2, [r3, #8]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a0e      	ldr	r2, [pc, #56]	@ (8003d70 <TIM_Base_SetConfig+0x120>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d003      	beq.n	8003d42 <TIM_Base_SetConfig+0xf2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a10      	ldr	r2, [pc, #64]	@ (8003d80 <TIM_Base_SetConfig+0x130>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d103      	bne.n	8003d4a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	691a      	ldr	r2, [r3, #16]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f043 0204 	orr.w	r2, r3, #4
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	601a      	str	r2, [r3, #0]
}
 8003d62:	bf00      	nop
 8003d64:	3714      	adds	r7, #20
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	40010000 	.word	0x40010000
 8003d74:	40000400 	.word	0x40000400
 8003d78:	40000800 	.word	0x40000800
 8003d7c:	40000c00 	.word	0x40000c00
 8003d80:	40010400 	.word	0x40010400
 8003d84:	40014000 	.word	0x40014000
 8003d88:	40014400 	.word	0x40014400
 8003d8c:	40014800 	.word	0x40014800
 8003d90:	40001800 	.word	0x40001800
 8003d94:	40001c00 	.word	0x40001c00
 8003d98:	40002000 	.word	0x40002000

08003d9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b087      	sub	sp, #28
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6a1b      	ldr	r3, [r3, #32]
 8003db0:	f023 0201 	bic.w	r2, r3, #1
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f023 0303 	bic.w	r3, r3, #3
 8003dd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f023 0302 	bic.w	r3, r3, #2
 8003de4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a20      	ldr	r2, [pc, #128]	@ (8003e74 <TIM_OC1_SetConfig+0xd8>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d003      	beq.n	8003e00 <TIM_OC1_SetConfig+0x64>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8003e78 <TIM_OC1_SetConfig+0xdc>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d10c      	bne.n	8003e1a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	f023 0308 	bic.w	r3, r3, #8
 8003e06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	697a      	ldr	r2, [r7, #20]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f023 0304 	bic.w	r3, r3, #4
 8003e18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a15      	ldr	r2, [pc, #84]	@ (8003e74 <TIM_OC1_SetConfig+0xd8>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d003      	beq.n	8003e2a <TIM_OC1_SetConfig+0x8e>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a14      	ldr	r2, [pc, #80]	@ (8003e78 <TIM_OC1_SetConfig+0xdc>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d111      	bne.n	8003e4e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	695b      	ldr	r3, [r3, #20]
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685a      	ldr	r2, [r3, #4]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	697a      	ldr	r2, [r7, #20]
 8003e66:	621a      	str	r2, [r3, #32]
}
 8003e68:	bf00      	nop
 8003e6a:	371c      	adds	r7, #28
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr
 8003e74:	40010000 	.word	0x40010000
 8003e78:	40010400 	.word	0x40010400

08003e7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b087      	sub	sp, #28
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	f023 0210 	bic.w	r2, r3, #16
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	021b      	lsls	r3, r3, #8
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f023 0320 	bic.w	r3, r3, #32
 8003ec6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	011b      	lsls	r3, r3, #4
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a22      	ldr	r2, [pc, #136]	@ (8003f60 <TIM_OC2_SetConfig+0xe4>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d003      	beq.n	8003ee4 <TIM_OC2_SetConfig+0x68>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a21      	ldr	r2, [pc, #132]	@ (8003f64 <TIM_OC2_SetConfig+0xe8>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d10d      	bne.n	8003f00 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003eea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003efe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a17      	ldr	r2, [pc, #92]	@ (8003f60 <TIM_OC2_SetConfig+0xe4>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d003      	beq.n	8003f10 <TIM_OC2_SetConfig+0x94>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a16      	ldr	r2, [pc, #88]	@ (8003f64 <TIM_OC2_SetConfig+0xe8>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d113      	bne.n	8003f38 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	693a      	ldr	r2, [r7, #16]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	693a      	ldr	r2, [r7, #16]
 8003f3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	68fa      	ldr	r2, [r7, #12]
 8003f42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685a      	ldr	r2, [r3, #4]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	621a      	str	r2, [r3, #32]
}
 8003f52:	bf00      	nop
 8003f54:	371c      	adds	r7, #28
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40010000 	.word	0x40010000
 8003f64:	40010400 	.word	0x40010400

08003f68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b087      	sub	sp, #28
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a1b      	ldr	r3, [r3, #32]
 8003f76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	69db      	ldr	r3, [r3, #28]
 8003f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f023 0303 	bic.w	r3, r3, #3
 8003f9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003fb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	021b      	lsls	r3, r3, #8
 8003fb8:	697a      	ldr	r2, [r7, #20]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a21      	ldr	r2, [pc, #132]	@ (8004048 <TIM_OC3_SetConfig+0xe0>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d003      	beq.n	8003fce <TIM_OC3_SetConfig+0x66>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a20      	ldr	r2, [pc, #128]	@ (800404c <TIM_OC3_SetConfig+0xe4>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d10d      	bne.n	8003fea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003fd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	021b      	lsls	r3, r3, #8
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003fe8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a16      	ldr	r2, [pc, #88]	@ (8004048 <TIM_OC3_SetConfig+0xe0>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d003      	beq.n	8003ffa <TIM_OC3_SetConfig+0x92>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a15      	ldr	r2, [pc, #84]	@ (800404c <TIM_OC3_SetConfig+0xe4>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d113      	bne.n	8004022 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004000:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004008:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	4313      	orrs	r3, r2
 8004014:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	011b      	lsls	r3, r3, #4
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	4313      	orrs	r3, r2
 8004020:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	621a      	str	r2, [r3, #32]
}
 800403c:	bf00      	nop
 800403e:	371c      	adds	r7, #28
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	40010000 	.word	0x40010000
 800404c:	40010400 	.word	0x40010400

08004050 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004050:	b480      	push	{r7}
 8004052:	b087      	sub	sp, #28
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a1b      	ldr	r3, [r3, #32]
 800405e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800407e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004086:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	021b      	lsls	r3, r3, #8
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	4313      	orrs	r3, r2
 8004092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800409a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	031b      	lsls	r3, r3, #12
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a12      	ldr	r2, [pc, #72]	@ (80040f4 <TIM_OC4_SetConfig+0xa4>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d003      	beq.n	80040b8 <TIM_OC4_SetConfig+0x68>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a11      	ldr	r2, [pc, #68]	@ (80040f8 <TIM_OC4_SetConfig+0xa8>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d109      	bne.n	80040cc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80040be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	695b      	ldr	r3, [r3, #20]
 80040c4:	019b      	lsls	r3, r3, #6
 80040c6:	697a      	ldr	r2, [r7, #20]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68fa      	ldr	r2, [r7, #12]
 80040d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	621a      	str	r2, [r3, #32]
}
 80040e6:	bf00      	nop
 80040e8:	371c      	adds	r7, #28
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	40010000 	.word	0x40010000
 80040f8:	40010400 	.word	0x40010400

080040fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b087      	sub	sp, #28
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6a1b      	ldr	r3, [r3, #32]
 800410c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	f023 0201 	bic.w	r2, r3, #1
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004126:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	4313      	orrs	r3, r2
 8004130:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f023 030a 	bic.w	r3, r3, #10
 8004138:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	4313      	orrs	r3, r2
 8004140:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	621a      	str	r2, [r3, #32]
}
 800414e:	bf00      	nop
 8004150:	371c      	adds	r7, #28
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr

0800415a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800415a:	b480      	push	{r7}
 800415c:	b087      	sub	sp, #28
 800415e:	af00      	add	r7, sp, #0
 8004160:	60f8      	str	r0, [r7, #12]
 8004162:	60b9      	str	r1, [r7, #8]
 8004164:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a1b      	ldr	r3, [r3, #32]
 800416a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6a1b      	ldr	r3, [r3, #32]
 8004170:	f023 0210 	bic.w	r2, r3, #16
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004184:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	031b      	lsls	r3, r3, #12
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	4313      	orrs	r3, r2
 800418e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004196:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	697a      	ldr	r2, [r7, #20]
 800419e:	4313      	orrs	r3, r2
 80041a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	621a      	str	r2, [r3, #32]
}
 80041ae:	bf00      	nop
 80041b0:	371c      	adds	r7, #28
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr

080041ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041ba:	b480      	push	{r7}
 80041bc:	b085      	sub	sp, #20
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
 80041c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	f043 0307 	orr.w	r3, r3, #7
 80041dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	609a      	str	r2, [r3, #8]
}
 80041e4:	bf00      	nop
 80041e6:	3714      	adds	r7, #20
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b087      	sub	sp, #28
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
 80041fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800420a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	021a      	lsls	r2, r3, #8
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	431a      	orrs	r2, r3
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	4313      	orrs	r3, r2
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	4313      	orrs	r3, r2
 800421c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	697a      	ldr	r2, [r7, #20]
 8004222:	609a      	str	r2, [r3, #8]
}
 8004224:	bf00      	nop
 8004226:	371c      	adds	r7, #28
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f003 031f 	and.w	r3, r3, #31
 8004242:	2201      	movs	r2, #1
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6a1a      	ldr	r2, [r3, #32]
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	43db      	mvns	r3, r3
 8004252:	401a      	ands	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6a1a      	ldr	r2, [r3, #32]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	f003 031f 	and.w	r3, r3, #31
 8004262:	6879      	ldr	r1, [r7, #4]
 8004264:	fa01 f303 	lsl.w	r3, r1, r3
 8004268:	431a      	orrs	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	621a      	str	r2, [r3, #32]
}
 800426e:	bf00      	nop
 8004270:	371c      	adds	r7, #28
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
	...

0800427c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800428c:	2b01      	cmp	r3, #1
 800428e:	d101      	bne.n	8004294 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004290:	2302      	movs	r3, #2
 8004292:	e05a      	b.n	800434a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2202      	movs	r2, #2
 80042a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68fa      	ldr	r2, [r7, #12]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a21      	ldr	r2, [pc, #132]	@ (8004358 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d022      	beq.n	800431e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042e0:	d01d      	beq.n	800431e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a1d      	ldr	r2, [pc, #116]	@ (800435c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d018      	beq.n	800431e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a1b      	ldr	r2, [pc, #108]	@ (8004360 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d013      	beq.n	800431e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a1a      	ldr	r2, [pc, #104]	@ (8004364 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d00e      	beq.n	800431e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a18      	ldr	r2, [pc, #96]	@ (8004368 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d009      	beq.n	800431e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a17      	ldr	r2, [pc, #92]	@ (800436c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d004      	beq.n	800431e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a15      	ldr	r2, [pc, #84]	@ (8004370 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d10c      	bne.n	8004338 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004324:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	68ba      	ldr	r2, [r7, #8]
 800432c:	4313      	orrs	r3, r2
 800432e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68ba      	ldr	r2, [r7, #8]
 8004336:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3714      	adds	r7, #20
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	40010000 	.word	0x40010000
 800435c:	40000400 	.word	0x40000400
 8004360:	40000800 	.word	0x40000800
 8004364:	40000c00 	.word	0x40000c00
 8004368:	40010400 	.word	0x40010400
 800436c:	40014000 	.word	0x40014000
 8004370:	40001800 	.word	0x40001800

08004374 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004388:	2b01      	cmp	r3, #1
 800438a:	d101      	bne.n	8004390 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800438c:	2302      	movs	r3, #2
 800438e:	e03d      	b.n	800440c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	4313      	orrs	r3, r2
 80043c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	4313      	orrs	r3, r2
 80043dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	695b      	ldr	r3, [r3, #20]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	69db      	ldr	r3, [r3, #28]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68fa      	ldr	r2, [r7, #12]
 8004400:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f103 0208 	add.w	r2, r3, #8
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004458:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f103 0208 	add.w	r2, r3, #8
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f103 0208 	add.w	r2, r3, #8
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8004474:	f240 1019 	movw	r0, #281	@ 0x119
 8004478:	f004 f9ec 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
}
 800447c:	bf00      	nop
 800447e:	3708      	adds	r7, #8
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8004492:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8004496:	f004 f9dd 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
}
 800449a:	bf00      	nop
 800449c:	3708      	adds	r7, #8
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b084      	sub	sp, #16
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
 80044aa:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044b8:	d103      	bne.n	80044c2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	60fb      	str	r3, [r7, #12]
 80044c0:	e00c      	b.n	80044dc <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	3308      	adds	r3, #8
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	e002      	b.n	80044d0 <vListInsert+0x2e>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68ba      	ldr	r2, [r7, #8]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d2f6      	bcs.n	80044ca <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	683a      	ldr	r2, [r7, #0]
 80044ea:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	683a      	ldr	r2, [r7, #0]
 80044f6:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	1c5a      	adds	r2, r3, #1
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8004508:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 800450c:	f004 f9a2 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
}
 8004510:	bf00      	nop
 8004512:	3710      	adds	r7, #16
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	6892      	ldr	r2, [r2, #8]
 800452e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	6852      	ldr	r2, [r2, #4]
 8004538:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	429a      	cmp	r2, r3
 8004542:	d103      	bne.n	800454c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	1e5a      	subs	r2, r3, #1
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4619      	mov	r1, r3
 8004562:	f240 101d 	movw	r0, #285	@ 0x11d
 8004566:	f004 f9b1 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
}
 800456e:	4618      	mov	r0, r3
 8004570:	3710      	adds	r7, #16
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
	...

08004578 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b086      	sub	sp, #24
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8004582:	2301      	movs	r3, #1
 8004584:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10b      	bne.n	80045a8 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8004590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004594:	f383 8811 	msr	BASEPRI, r3
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	f3bf 8f4f 	dsb	sy
 80045a0:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80045a2:	bf00      	nop
 80045a4:	bf00      	nop
 80045a6:	e7fd      	b.n	80045a4 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d05d      	beq.n	800466a <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d059      	beq.n	800466a <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045be:	2100      	movs	r1, #0
 80045c0:	fba3 2302 	umull	r2, r3, r3, r2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d000      	beq.n	80045ca <xQueueGenericReset+0x52>
 80045c8:	2101      	movs	r1, #1
 80045ca:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d14c      	bne.n	800466a <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80045d0:	f002 fbc0 	bl	8006d54 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045dc:	6939      	ldr	r1, [r7, #16]
 80045de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80045e0:	fb01 f303 	mul.w	r3, r1, r3
 80045e4:	441a      	add	r2, r3
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	2200      	movs	r2, #0
 80045ee:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004600:	3b01      	subs	r3, #1
 8004602:	6939      	ldr	r1, [r7, #16]
 8004604:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004606:	fb01 f303 	mul.w	r3, r1, r3
 800460a:	441a      	add	r2, r3
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	22ff      	movs	r2, #255	@ 0xff
 8004614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	22ff      	movs	r2, #255	@ 0xff
 800461c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d114      	bne.n	8004650 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d01a      	beq.n	8004664 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	3310      	adds	r3, #16
 8004632:	4618      	mov	r0, r3
 8004634:	f001 fb9a 	bl	8005d6c <xTaskRemoveFromEventList>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d012      	beq.n	8004664 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800463e:	4b18      	ldr	r3, [pc, #96]	@ (80046a0 <xQueueGenericReset+0x128>)
 8004640:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004644:	601a      	str	r2, [r3, #0]
 8004646:	f3bf 8f4f 	dsb	sy
 800464a:	f3bf 8f6f 	isb	sy
 800464e:	e009      	b.n	8004664 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	3310      	adds	r3, #16
 8004654:	4618      	mov	r0, r3
 8004656:	f7ff fef3 	bl	8004440 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	3324      	adds	r3, #36	@ 0x24
 800465e:	4618      	mov	r0, r3
 8004660:	f7ff feee 	bl	8004440 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8004664:	f002 fba8 	bl	8006db8 <vPortExitCritical>
 8004668:	e001      	b.n	800466e <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d10b      	bne.n	800468c <xQueueGenericReset+0x114>
    __asm volatile
 8004674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004678:	f383 8811 	msr	BASEPRI, r3
 800467c:	f3bf 8f6f 	isb	sy
 8004680:	f3bf 8f4f 	dsb	sy
 8004684:	60bb      	str	r3, [r7, #8]
}
 8004686:	bf00      	nop
 8004688:	bf00      	nop
 800468a:	e7fd      	b.n	8004688 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	4619      	mov	r1, r3
 8004690:	2096      	movs	r0, #150	@ 0x96
 8004692:	f004 f91b 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8004696:	697b      	ldr	r3, [r7, #20]
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	e000ed04 	.word	0xe000ed04

080046a4 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b08c      	sub	sp, #48	@ 0x30
 80046a8:	af02      	add	r7, sp, #8
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	607a      	str	r2, [r7, #4]
 80046b0:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80046b2:	2300      	movs	r3, #0
 80046b4:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d10b      	bne.n	80046d4 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 80046bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046c0:	f383 8811 	msr	BASEPRI, r3
 80046c4:	f3bf 8f6f 	isb	sy
 80046c8:	f3bf 8f4f 	dsb	sy
 80046cc:	623b      	str	r3, [r7, #32]
}
 80046ce:	bf00      	nop
 80046d0:	bf00      	nop
 80046d2:	e7fd      	b.n	80046d0 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d031      	beq.n	800473e <xQueueGenericCreateStatic+0x9a>
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d02e      	beq.n	800473e <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d002      	beq.n	80046ec <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d028      	beq.n	800473e <xQueueGenericCreateStatic+0x9a>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d102      	bne.n	80046f8 <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d122      	bne.n	800473e <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 80046f8:	2350      	movs	r3, #80	@ 0x50
 80046fa:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	2b50      	cmp	r3, #80	@ 0x50
 8004700:	d00b      	beq.n	800471a <xQueueGenericCreateStatic+0x76>
    __asm volatile
 8004702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004706:	f383 8811 	msr	BASEPRI, r3
 800470a:	f3bf 8f6f 	isb	sy
 800470e:	f3bf 8f4f 	dsb	sy
 8004712:	61fb      	str	r3, [r7, #28]
}
 8004714:	bf00      	nop
 8004716:	bf00      	nop
 8004718:	e7fd      	b.n	8004716 <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 800471a:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004728:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800472c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472e:	9300      	str	r3, [sp, #0]
 8004730:	4613      	mov	r3, r2
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	68b9      	ldr	r1, [r7, #8]
 8004736:	68f8      	ldr	r0, [r7, #12]
 8004738:	f000 f87a 	bl	8004830 <prvInitialiseNewQueue>
 800473c:	e00e      	b.n	800475c <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 800473e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10b      	bne.n	800475c <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8004744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004748:	f383 8811 	msr	BASEPRI, r3
 800474c:	f3bf 8f6f 	isb	sy
 8004750:	f3bf 8f4f 	dsb	sy
 8004754:	61bb      	str	r3, [r7, #24]
}
 8004756:	bf00      	nop
 8004758:	bf00      	nop
 800475a:	e7fd      	b.n	8004758 <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 800475c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475e:	4618      	mov	r0, r3
 8004760:	f004 fa4e 	bl	8008c00 <SEGGER_SYSVIEW_ShrinkId>
 8004764:	4603      	mov	r3, r0
 8004766:	4619      	mov	r1, r3
 8004768:	2097      	movs	r0, #151	@ 0x97
 800476a:	f004 f8af 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 800476e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8004770:	4618      	mov	r0, r3
 8004772:	3728      	adds	r7, #40	@ 0x28
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8004778:	b580      	push	{r7, lr}
 800477a:	b08a      	sub	sp, #40	@ 0x28
 800477c:	af02      	add	r7, sp, #8
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	4613      	mov	r3, r2
 8004784:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8004786:	2300      	movs	r3, #0
 8004788:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d032      	beq.n	80047f6 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8004790:	2100      	movs	r1, #0
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	fba3 2302 	umull	r2, r3, r3, r2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d000      	beq.n	80047a0 <xQueueGenericCreate+0x28>
 800479e:	2101      	movs	r1, #1
 80047a0:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d127      	bne.n	80047f6 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	68ba      	ldr	r2, [r7, #8]
 80047aa:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80047ae:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80047b2:	d820      	bhi.n	80047f6 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	68ba      	ldr	r2, [r7, #8]
 80047b8:	fb02 f303 	mul.w	r3, r2, r3
 80047bc:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	3350      	adds	r3, #80	@ 0x50
 80047c2:	4618      	mov	r0, r3
 80047c4:	f002 fbf4 	bl	8006fb0 <pvPortMalloc>
 80047c8:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d021      	beq.n	8004814 <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	3350      	adds	r3, #80	@ 0x50
 80047d8:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80047e2:	79fa      	ldrb	r2, [r7, #7]
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	4613      	mov	r3, r2
 80047ea:	697a      	ldr	r2, [r7, #20]
 80047ec:	68b9      	ldr	r1, [r7, #8]
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f000 f81e 	bl	8004830 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80047f4:	e00e      	b.n	8004814 <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d10b      	bne.n	8004814 <xQueueGenericCreate+0x9c>
    __asm volatile
 80047fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004800:	f383 8811 	msr	BASEPRI, r3
 8004804:	f3bf 8f6f 	isb	sy
 8004808:	f3bf 8f4f 	dsb	sy
 800480c:	613b      	str	r3, [r7, #16]
}
 800480e:	bf00      	nop
 8004810:	bf00      	nop
 8004812:	e7fd      	b.n	8004810 <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	4618      	mov	r0, r3
 8004818:	f004 f9f2 	bl	8008c00 <SEGGER_SYSVIEW_ShrinkId>
 800481c:	4603      	mov	r3, r0
 800481e:	4619      	mov	r1, r3
 8004820:	2098      	movs	r0, #152	@ 0x98
 8004822:	f004 f853 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8004826:	69fb      	ldr	r3, [r7, #28]
    }
 8004828:	4618      	mov	r0, r3
 800482a:	3720      	adds	r7, #32
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]
 800483c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d103      	bne.n	800484c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	69ba      	ldr	r2, [r7, #24]
 8004848:	601a      	str	r2, [r3, #0]
 800484a:	e002      	b.n	8004852 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	68ba      	ldr	r2, [r7, #8]
 800485c:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800485e:	2101      	movs	r1, #1
 8004860:	69b8      	ldr	r0, [r7, #24]
 8004862:	f7ff fe89 	bl	8004578 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	78fa      	ldrb	r2, [r7, #3]
 800486a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800486e:	bf00      	nop
 8004870:	3710      	adds	r7, #16
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
	...

08004878 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b08e      	sub	sp, #56	@ 0x38
 800487c:	af00      	add	r7, sp, #0
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	60b9      	str	r1, [r7, #8]
 8004882:	607a      	str	r2, [r7, #4]
 8004884:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004886:	2300      	movs	r3, #0
 8004888:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 800488e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004890:	2b00      	cmp	r3, #0
 8004892:	d10b      	bne.n	80048ac <xQueueGenericSend+0x34>
    __asm volatile
 8004894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004898:	f383 8811 	msr	BASEPRI, r3
 800489c:	f3bf 8f6f 	isb	sy
 80048a0:	f3bf 8f4f 	dsb	sy
 80048a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048a6:	bf00      	nop
 80048a8:	bf00      	nop
 80048aa:	e7fd      	b.n	80048a8 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d103      	bne.n	80048ba <xQueueGenericSend+0x42>
 80048b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <xQueueGenericSend+0x46>
 80048ba:	2301      	movs	r3, #1
 80048bc:	e000      	b.n	80048c0 <xQueueGenericSend+0x48>
 80048be:	2300      	movs	r3, #0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d10b      	bne.n	80048dc <xQueueGenericSend+0x64>
    __asm volatile
 80048c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048c8:	f383 8811 	msr	BASEPRI, r3
 80048cc:	f3bf 8f6f 	isb	sy
 80048d0:	f3bf 8f4f 	dsb	sy
 80048d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80048d6:	bf00      	nop
 80048d8:	bf00      	nop
 80048da:	e7fd      	b.n	80048d8 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d103      	bne.n	80048ea <xQueueGenericSend+0x72>
 80048e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d101      	bne.n	80048ee <xQueueGenericSend+0x76>
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <xQueueGenericSend+0x78>
 80048ee:	2300      	movs	r3, #0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10b      	bne.n	800490c <xQueueGenericSend+0x94>
    __asm volatile
 80048f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f8:	f383 8811 	msr	BASEPRI, r3
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	f3bf 8f4f 	dsb	sy
 8004904:	623b      	str	r3, [r7, #32]
}
 8004906:	bf00      	nop
 8004908:	bf00      	nop
 800490a:	e7fd      	b.n	8004908 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800490c:	f001 fc78 	bl	8006200 <xTaskGetSchedulerState>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d102      	bne.n	800491c <xQueueGenericSend+0xa4>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <xQueueGenericSend+0xa8>
 800491c:	2301      	movs	r3, #1
 800491e:	e000      	b.n	8004922 <xQueueGenericSend+0xaa>
 8004920:	2300      	movs	r3, #0
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10b      	bne.n	800493e <xQueueGenericSend+0xc6>
    __asm volatile
 8004926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800492a:	f383 8811 	msr	BASEPRI, r3
 800492e:	f3bf 8f6f 	isb	sy
 8004932:	f3bf 8f4f 	dsb	sy
 8004936:	61fb      	str	r3, [r7, #28]
}
 8004938:	bf00      	nop
 800493a:	bf00      	nop
 800493c:	e7fd      	b.n	800493a <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800493e:	f002 fa09 	bl	8006d54 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004944:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800494a:	429a      	cmp	r2, r3
 800494c:	d302      	bcc.n	8004954 <xQueueGenericSend+0xdc>
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	2b02      	cmp	r3, #2
 8004952:	d12d      	bne.n	80049b0 <xQueueGenericSend+0x138>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004954:	683a      	ldr	r2, [r7, #0]
 8004956:	68b9      	ldr	r1, [r7, #8]
 8004958:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800495a:	f000 f989 	bl	8004c70 <prvCopyDataToQueue>
 800495e:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004964:	2b00      	cmp	r3, #0
 8004966:	d010      	beq.n	800498a <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496a:	3324      	adds	r3, #36	@ 0x24
 800496c:	4618      	mov	r0, r3
 800496e:	f001 f9fd 	bl	8005d6c <xTaskRemoveFromEventList>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d013      	beq.n	80049a0 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8004978:	4b45      	ldr	r3, [pc, #276]	@ (8004a90 <xQueueGenericSend+0x218>)
 800497a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800497e:	601a      	str	r2, [r3, #0]
 8004980:	f3bf 8f4f 	dsb	sy
 8004984:	f3bf 8f6f 	isb	sy
 8004988:	e00a      	b.n	80049a0 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800498a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800498c:	2b00      	cmp	r3, #0
 800498e:	d007      	beq.n	80049a0 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8004990:	4b3f      	ldr	r3, [pc, #252]	@ (8004a90 <xQueueGenericSend+0x218>)
 8004992:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	f3bf 8f4f 	dsb	sy
 800499c:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80049a0:	f002 fa0a 	bl	8006db8 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );
 80049a4:	2101      	movs	r1, #1
 80049a6:	20a1      	movs	r0, #161	@ 0xa1
 80049a8:	f003 ff90 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e06b      	b.n	8004a88 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d107      	bne.n	80049c6 <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80049b6:	f002 f9ff 	bl	8006db8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 80049ba:	2100      	movs	r1, #0
 80049bc:	20a1      	movs	r0, #161	@ 0xa1
 80049be:	f003 ff85 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_FULL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	e060      	b.n	8004a88 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 80049c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d106      	bne.n	80049da <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80049cc:	f107 0314 	add.w	r3, r7, #20
 80049d0:	4618      	mov	r0, r3
 80049d2:	f001 faad 	bl	8005f30 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80049d6:	2301      	movs	r3, #1
 80049d8:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80049da:	f002 f9ed 	bl	8006db8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80049de:	f000 fe81 	bl	80056e4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80049e2:	f002 f9b7 	bl	8006d54 <vPortEnterCritical>
 80049e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049ec:	b25b      	sxtb	r3, r3
 80049ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049f2:	d103      	bne.n	80049fc <xQueueGenericSend+0x184>
 80049f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a02:	b25b      	sxtb	r3, r3
 8004a04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a08:	d103      	bne.n	8004a12 <xQueueGenericSend+0x19a>
 8004a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a12:	f002 f9d1 	bl	8006db8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a16:	1d3a      	adds	r2, r7, #4
 8004a18:	f107 0314 	add.w	r3, r7, #20
 8004a1c:	4611      	mov	r1, r2
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f001 fa9e 	bl	8005f60 <xTaskCheckForTimeOut>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d124      	bne.n	8004a74 <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a2c:	f000 fa18 	bl	8004e60 <prvIsQueueFull>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d018      	beq.n	8004a68 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a38:	3310      	adds	r3, #16
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	4611      	mov	r1, r2
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f001 f922 	bl	8005c88 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8004a44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a46:	f000 f9a3 	bl	8004d90 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8004a4a:	f000 fe59 	bl	8005700 <xTaskResumeAll>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f47f af74 	bne.w	800493e <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 8004a56:	4b0e      	ldr	r3, [pc, #56]	@ (8004a90 <xQueueGenericSend+0x218>)
 8004a58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a5c:	601a      	str	r2, [r3, #0]
 8004a5e:	f3bf 8f4f 	dsb	sy
 8004a62:	f3bf 8f6f 	isb	sy
 8004a66:	e76a      	b.n	800493e <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8004a68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a6a:	f000 f991 	bl	8004d90 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004a6e:	f000 fe47 	bl	8005700 <xTaskResumeAll>
 8004a72:	e764      	b.n	800493e <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8004a74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a76:	f000 f98b 	bl	8004d90 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004a7a:	f000 fe41 	bl	8005700 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 8004a7e:	2100      	movs	r1, #0
 8004a80:	20a1      	movs	r0, #161	@ 0xa1
 8004a82:	f003 ff23 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

            return errQUEUE_FULL;
 8004a86:	2300      	movs	r3, #0
        }
    }
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3738      	adds	r7, #56	@ 0x38
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	e000ed04 	.word	0xe000ed04

08004a94 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b08c      	sub	sp, #48	@ 0x30
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8004aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10b      	bne.n	8004ac6 <xQueueReceive+0x32>
    __asm volatile
 8004aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab2:	f383 8811 	msr	BASEPRI, r3
 8004ab6:	f3bf 8f6f 	isb	sy
 8004aba:	f3bf 8f4f 	dsb	sy
 8004abe:	623b      	str	r3, [r7, #32]
}
 8004ac0:	bf00      	nop
 8004ac2:	bf00      	nop
 8004ac4:	e7fd      	b.n	8004ac2 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d103      	bne.n	8004ad4 <xQueueReceive+0x40>
 8004acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <xQueueReceive+0x44>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e000      	b.n	8004ada <xQueueReceive+0x46>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10b      	bne.n	8004af6 <xQueueReceive+0x62>
    __asm volatile
 8004ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae2:	f383 8811 	msr	BASEPRI, r3
 8004ae6:	f3bf 8f6f 	isb	sy
 8004aea:	f3bf 8f4f 	dsb	sy
 8004aee:	61fb      	str	r3, [r7, #28]
}
 8004af0:	bf00      	nop
 8004af2:	bf00      	nop
 8004af4:	e7fd      	b.n	8004af2 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004af6:	f001 fb83 	bl	8006200 <xTaskGetSchedulerState>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d102      	bne.n	8004b06 <xQueueReceive+0x72>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <xQueueReceive+0x76>
 8004b06:	2301      	movs	r3, #1
 8004b08:	e000      	b.n	8004b0c <xQueueReceive+0x78>
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10b      	bne.n	8004b28 <xQueueReceive+0x94>
    __asm volatile
 8004b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	61bb      	str	r3, [r7, #24]
}
 8004b22:	bf00      	nop
 8004b24:	bf00      	nop
 8004b26:	e7fd      	b.n	8004b24 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004b28:	f002 f914 	bl	8006d54 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b30:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d023      	beq.n	8004b80 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004b38:	68b9      	ldr	r1, [r7, #8]
 8004b3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b3c:	f000 f902 	bl	8004d44 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8004b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b42:	1e5a      	subs	r2, r3, #1
 8004b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b46:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00f      	beq.n	8004b70 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b52:	3310      	adds	r3, #16
 8004b54:	4618      	mov	r0, r3
 8004b56:	f001 f909 	bl	8005d6c <xTaskRemoveFromEventList>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d007      	beq.n	8004b70 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004b60:	4b42      	ldr	r3, [pc, #264]	@ (8004c6c <xQueueReceive+0x1d8>)
 8004b62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b66:	601a      	str	r2, [r3, #0]
 8004b68:	f3bf 8f4f 	dsb	sy
 8004b6c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004b70:	f002 f922 	bl	8006db8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 8004b74:	2101      	movs	r1, #1
 8004b76:	20a4      	movs	r0, #164	@ 0xa4
 8004b78:	f003 fea8 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e071      	b.n	8004c64 <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d107      	bne.n	8004b96 <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004b86:	f002 f917 	bl	8006db8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	20a4      	movs	r0, #164	@ 0xa4
 8004b8e:	f003 fe9d 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 8004b92:	2300      	movs	r3, #0
 8004b94:	e066      	b.n	8004c64 <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d106      	bne.n	8004baa <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004b9c:	f107 0310 	add.w	r3, r7, #16
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f001 f9c5 	bl	8005f30 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004baa:	f002 f905 	bl	8006db8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004bae:	f000 fd99 	bl	80056e4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004bb2:	f002 f8cf 	bl	8006d54 <vPortEnterCritical>
 8004bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004bbc:	b25b      	sxtb	r3, r3
 8004bbe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bc2:	d103      	bne.n	8004bcc <xQueueReceive+0x138>
 8004bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004bd2:	b25b      	sxtb	r3, r3
 8004bd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bd8:	d103      	bne.n	8004be2 <xQueueReceive+0x14e>
 8004bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004be2:	f002 f8e9 	bl	8006db8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004be6:	1d3a      	adds	r2, r7, #4
 8004be8:	f107 0310 	add.w	r3, r7, #16
 8004bec:	4611      	mov	r1, r2
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f001 f9b6 	bl	8005f60 <xTaskCheckForTimeOut>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d123      	bne.n	8004c42 <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bfc:	f000 f91a 	bl	8004e34 <prvIsQueueEmpty>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d017      	beq.n	8004c36 <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c08:	3324      	adds	r3, #36	@ 0x24
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	4611      	mov	r1, r2
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f001 f83a 	bl	8005c88 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004c14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c16:	f000 f8bb 	bl	8004d90 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004c1a:	f000 fd71 	bl	8005700 <xTaskResumeAll>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d181      	bne.n	8004b28 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8004c24:	4b11      	ldr	r3, [pc, #68]	@ (8004c6c <xQueueReceive+0x1d8>)
 8004c26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	f3bf 8f4f 	dsb	sy
 8004c30:	f3bf 8f6f 	isb	sy
 8004c34:	e778      	b.n	8004b28 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8004c36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c38:	f000 f8aa 	bl	8004d90 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004c3c:	f000 fd60 	bl	8005700 <xTaskResumeAll>
 8004c40:	e772      	b.n	8004b28 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8004c42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c44:	f000 f8a4 	bl	8004d90 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004c48:	f000 fd5a 	bl	8005700 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c4e:	f000 f8f1 	bl	8004e34 <prvIsQueueEmpty>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	f43f af67 	beq.w	8004b28 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 8004c5a:	2100      	movs	r1, #0
 8004c5c:	20a4      	movs	r0, #164	@ 0xa4
 8004c5e:	f003 fe35 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8004c62:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3730      	adds	r7, #48	@ 0x30
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	e000ed04 	.word	0xe000ed04

08004c70 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c84:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d10d      	bne.n	8004caa <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d14d      	bne.n	8004d32 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f001 fad2 	bl	8006244 <xTaskPriorityDisinherit>
 8004ca0:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	609a      	str	r2, [r3, #8]
 8004ca8:	e043      	b.n	8004d32 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d119      	bne.n	8004ce4 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6858      	ldr	r0, [r3, #4]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb8:	461a      	mov	r2, r3
 8004cba:	68b9      	ldr	r1, [r7, #8]
 8004cbc:	f004 f98e 	bl	8008fdc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	685a      	ldr	r2, [r3, #4]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc8:	441a      	add	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d32b      	bcc.n	8004d32 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	605a      	str	r2, [r3, #4]
 8004ce2:	e026      	b.n	8004d32 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	68d8      	ldr	r0, [r3, #12]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cec:	461a      	mov	r2, r3
 8004cee:	68b9      	ldr	r1, [r7, #8]
 8004cf0:	f004 f974 	bl	8008fdc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	68da      	ldr	r2, [r3, #12]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfc:	425b      	negs	r3, r3
 8004cfe:	441a      	add	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	68da      	ldr	r2, [r3, #12]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d207      	bcs.n	8004d20 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	689a      	ldr	r2, [r3, #8]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d18:	425b      	negs	r3, r3
 8004d1a:	441a      	add	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d105      	bne.n	8004d32 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d002      	beq.n	8004d32 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	3b01      	subs	r3, #1
 8004d30:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8004d3a:	697b      	ldr	r3, [r7, #20]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3718      	adds	r7, #24
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d018      	beq.n	8004d88 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	68da      	ldr	r2, [r3, #12]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5e:	441a      	add	r2, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d303      	bcc.n	8004d78 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68d9      	ldr	r1, [r3, #12]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d80:	461a      	mov	r2, r3
 8004d82:	6838      	ldr	r0, [r7, #0]
 8004d84:	f004 f92a 	bl	8008fdc <memcpy>
    }
}
 8004d88:	bf00      	nop
 8004d8a:	3708      	adds	r7, #8
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8004d98:	f001 ffdc 	bl	8006d54 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004da2:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004da4:	e011      	b.n	8004dca <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d012      	beq.n	8004dd4 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	3324      	adds	r3, #36	@ 0x24
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 ffda 	bl	8005d6c <xTaskRemoveFromEventList>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8004dbe:	f001 f93b 	bl	8006038 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004dc2:	7bfb      	ldrb	r3, [r7, #15]
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	dce9      	bgt.n	8004da6 <prvUnlockQueue+0x16>
 8004dd2:	e000      	b.n	8004dd6 <prvUnlockQueue+0x46>
                    break;
 8004dd4:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	22ff      	movs	r2, #255	@ 0xff
 8004dda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8004dde:	f001 ffeb 	bl	8006db8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004de2:	f001 ffb7 	bl	8006d54 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004dec:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004dee:	e011      	b.n	8004e14 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	691b      	ldr	r3, [r3, #16]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d012      	beq.n	8004e1e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	3310      	adds	r3, #16
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f000 ffb5 	bl	8005d6c <xTaskRemoveFromEventList>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d001      	beq.n	8004e0c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004e08:	f001 f916 	bl	8006038 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004e0c:	7bbb      	ldrb	r3, [r7, #14]
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	dce9      	bgt.n	8004df0 <prvUnlockQueue+0x60>
 8004e1c:	e000      	b.n	8004e20 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004e1e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	22ff      	movs	r2, #255	@ 0xff
 8004e24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8004e28:	f001 ffc6 	bl	8006db8 <vPortExitCritical>
}
 8004e2c:	bf00      	nop
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004e3c:	f001 ff8a 	bl	8006d54 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d102      	bne.n	8004e4e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	60fb      	str	r3, [r7, #12]
 8004e4c:	e001      	b.n	8004e52 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004e52:	f001 ffb1 	bl	8006db8 <vPortExitCritical>

    return xReturn;
 8004e56:	68fb      	ldr	r3, [r7, #12]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3710      	adds	r7, #16
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004e68:	f001 ff74 	bl	8006d54 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d102      	bne.n	8004e7e <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	e001      	b.n	8004e82 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004e82:	f001 ff99 	bl	8006db8 <vPortExitCritical>

    return xReturn;
 8004e86:	68fb      	ldr	r3, [r7, #12]
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3710      	adds	r7, #16
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10b      	bne.n	8004ebc <vQueueAddToRegistry+0x2c>
    __asm volatile
 8004ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea8:	f383 8811 	msr	BASEPRI, r3
 8004eac:	f3bf 8f6f 	isb	sy
 8004eb0:	f3bf 8f4f 	dsb	sy
 8004eb4:	60fb      	str	r3, [r7, #12]
}
 8004eb6:	bf00      	nop
 8004eb8:	bf00      	nop
 8004eba:	e7fd      	b.n	8004eb8 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d024      	beq.n	8004f0c <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	617b      	str	r3, [r7, #20]
 8004ec6:	e01e      	b.n	8004f06 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8004ec8:	4a18      	ldr	r2, [pc, #96]	@ (8004f2c <vQueueAddToRegistry+0x9c>)
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	00db      	lsls	r3, r3, #3
 8004ece:	4413      	add	r3, r2
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d105      	bne.n	8004ee4 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	00db      	lsls	r3, r3, #3
 8004edc:	4a13      	ldr	r2, [pc, #76]	@ (8004f2c <vQueueAddToRegistry+0x9c>)
 8004ede:	4413      	add	r3, r2
 8004ee0:	613b      	str	r3, [r7, #16]
                    break;
 8004ee2:	e013      	b.n	8004f0c <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10a      	bne.n	8004f00 <vQueueAddToRegistry+0x70>
 8004eea:	4a10      	ldr	r2, [pc, #64]	@ (8004f2c <vQueueAddToRegistry+0x9c>)
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d104      	bne.n	8004f00 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	00db      	lsls	r3, r3, #3
 8004efa:	4a0c      	ldr	r2, [pc, #48]	@ (8004f2c <vQueueAddToRegistry+0x9c>)
 8004efc:	4413      	add	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	3301      	adds	r3, #1
 8004f04:	617b      	str	r3, [r7, #20]
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	2b07      	cmp	r3, #7
 8004f0a:	d9dd      	bls.n	8004ec8 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d005      	beq.n	8004f1e <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	683a      	ldr	r2, [r7, #0]
 8004f16:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8004f1e:	20b6      	movs	r0, #182	@ 0xb6
 8004f20:	f003 fc98 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8004f24:	bf00      	nop
 8004f26:	3718      	adds	r7, #24
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	20000208 	.word	0x20000208

08004f30 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004f40:	f001 ff08 	bl	8006d54 <vPortEnterCritical>
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f4a:	b25b      	sxtb	r3, r3
 8004f4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f50:	d103      	bne.n	8004f5a <vQueueWaitForMessageRestricted+0x2a>
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f60:	b25b      	sxtb	r3, r3
 8004f62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f66:	d103      	bne.n	8004f70 <vQueueWaitForMessageRestricted+0x40>
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f70:	f001 ff22 	bl	8006db8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d106      	bne.n	8004f8a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	3324      	adds	r3, #36	@ 0x24
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	68b9      	ldr	r1, [r7, #8]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f000 fea7 	bl	8005cd8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8004f8a:	6978      	ldr	r0, [r7, #20]
 8004f8c:	f7ff ff00 	bl	8004d90 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 8004f90:	20b9      	movs	r0, #185	@ 0xb9
 8004f92:	f003 fc5f 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8004f96:	bf00      	nop
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 8004f9e:	b580      	push	{r7, lr}
 8004fa0:	b08e      	sub	sp, #56	@ 0x38
 8004fa2:	af04      	add	r7, sp, #16
 8004fa4:	60f8      	str	r0, [r7, #12]
 8004fa6:	60b9      	str	r1, [r7, #8]
 8004fa8:	607a      	str	r2, [r7, #4]
 8004faa:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 8004fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d10b      	bne.n	8004fca <prvCreateStaticTask+0x2c>
    __asm volatile
 8004fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb6:	f383 8811 	msr	BASEPRI, r3
 8004fba:	f3bf 8f6f 	isb	sy
 8004fbe:	f3bf 8f4f 	dsb	sy
 8004fc2:	623b      	str	r3, [r7, #32]
}
 8004fc4:	bf00      	nop
 8004fc6:	bf00      	nop
 8004fc8:	e7fd      	b.n	8004fc6 <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8004fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10b      	bne.n	8004fe8 <prvCreateStaticTask+0x4a>
    __asm volatile
 8004fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd4:	f383 8811 	msr	BASEPRI, r3
 8004fd8:	f3bf 8f6f 	isb	sy
 8004fdc:	f3bf 8f4f 	dsb	sy
 8004fe0:	61fb      	str	r3, [r7, #28]
}
 8004fe2:	bf00      	nop
 8004fe4:	bf00      	nop
 8004fe6:	e7fd      	b.n	8004fe4 <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8004fe8:	23a8      	movs	r3, #168	@ 0xa8
 8004fea:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	2ba8      	cmp	r3, #168	@ 0xa8
 8004ff0:	d00b      	beq.n	800500a <prvCreateStaticTask+0x6c>
    __asm volatile
 8004ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff6:	f383 8811 	msr	BASEPRI, r3
 8004ffa:	f3bf 8f6f 	isb	sy
 8004ffe:	f3bf 8f4f 	dsb	sy
 8005002:	61bb      	str	r3, [r7, #24]
}
 8005004:	bf00      	nop
 8005006:	bf00      	nop
 8005008:	e7fd      	b.n	8005006 <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 800500a:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800500c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800500e:	2b00      	cmp	r3, #0
 8005010:	d01f      	beq.n	8005052 <prvCreateStaticTask+0xb4>
 8005012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005014:	2b00      	cmp	r3, #0
 8005016:	d01c      	beq.n	8005052 <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8005018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800501a:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800501c:	22a8      	movs	r2, #168	@ 0xa8
 800501e:	2100      	movs	r1, #0
 8005020:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005022:	f003 ff4f 	bl	8008ec4 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005028:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800502a:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800502c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502e:	2202      	movs	r2, #2
 8005030:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005034:	2300      	movs	r3, #0
 8005036:	9303      	str	r3, [sp, #12]
 8005038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503a:	9302      	str	r3, [sp, #8]
 800503c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800503e:	9301      	str	r3, [sp, #4]
 8005040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	68b9      	ldr	r1, [r7, #8]
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	f000 f89e 	bl	800518c <prvInitialiseNewTask>
 8005050:	e001      	b.n	8005056 <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 8005052:	2300      	movs	r3, #0
 8005054:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8005056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8005058:	4618      	mov	r0, r3
 800505a:	3728      	adds	r7, #40	@ 0x28
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8005060:	b580      	push	{r7, lr}
 8005062:	b08a      	sub	sp, #40	@ 0x28
 8005064:	af04      	add	r7, sp, #16
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
 800506c:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 800506e:	2300      	movs	r3, #0
 8005070:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8005072:	f107 0310 	add.w	r3, r7, #16
 8005076:	9303      	str	r3, [sp, #12]
 8005078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800507a:	9302      	str	r3, [sp, #8]
 800507c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507e:	9301      	str	r3, [sp, #4]
 8005080:	6a3b      	ldr	r3, [r7, #32]
 8005082:	9300      	str	r3, [sp, #0]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	68f8      	ldr	r0, [r7, #12]
 800508c:	f7ff ff87 	bl	8004f9e <prvCreateStaticTask>
 8005090:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8005098:	6978      	ldr	r0, [r7, #20]
 800509a:	f000 f91d 	bl	80052d8 <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	4618      	mov	r0, r3
 80050a2:	f003 fdad 	bl	8008c00 <SEGGER_SYSVIEW_ShrinkId>
 80050a6:	4603      	mov	r3, r0
 80050a8:	4619      	mov	r1, r3
 80050aa:	20bf      	movs	r0, #191	@ 0xbf
 80050ac:	f003 fc0e 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80050b0:	693b      	ldr	r3, [r7, #16]
    }
 80050b2:	4618      	mov	r0, r3
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80050ba:	b580      	push	{r7, lr}
 80050bc:	b08a      	sub	sp, #40	@ 0x28
 80050be:	af04      	add	r7, sp, #16
 80050c0:	60f8      	str	r0, [r7, #12]
 80050c2:	60b9      	str	r1, [r7, #8]
 80050c4:	607a      	str	r2, [r7, #4]
 80050c6:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	4618      	mov	r0, r3
 80050ce:	f001 ff6f 	bl	8006fb0 <pvPortMalloc>
 80050d2:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d013      	beq.n	8005102 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80050da:	20a8      	movs	r0, #168	@ 0xa8
 80050dc:	f001 ff68 	bl	8006fb0 <pvPortMalloc>
 80050e0:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d008      	beq.n	80050fa <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80050e8:	22a8      	movs	r2, #168	@ 0xa8
 80050ea:	2100      	movs	r1, #0
 80050ec:	6978      	ldr	r0, [r7, #20]
 80050ee:	f003 fee9 	bl	8008ec4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80050f8:	e005      	b.n	8005106 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80050fa:	6938      	ldr	r0, [r7, #16]
 80050fc:	f002 f88a 	bl	8007214 <vPortFree>
 8005100:	e001      	b.n	8005106 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8005102:	2300      	movs	r3, #0
 8005104:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d011      	beq.n	8005130 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005114:	2300      	movs	r3, #0
 8005116:	9303      	str	r3, [sp, #12]
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	9302      	str	r3, [sp, #8]
 800511c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800511e:	9301      	str	r3, [sp, #4]
 8005120:	6a3b      	ldr	r3, [r7, #32]
 8005122:	9300      	str	r3, [sp, #0]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	68b9      	ldr	r1, [r7, #8]
 800512a:	68f8      	ldr	r0, [r7, #12]
 800512c:	f000 f82e 	bl	800518c <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8005130:	697b      	ldr	r3, [r7, #20]
    }
 8005132:	4618      	mov	r0, r3
 8005134:	3718      	adds	r7, #24
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800513a:	b580      	push	{r7, lr}
 800513c:	b088      	sub	sp, #32
 800513e:	af02      	add	r7, sp, #8
 8005140:	60f8      	str	r0, [r7, #12]
 8005142:	60b9      	str	r1, [r7, #8]
 8005144:	607a      	str	r2, [r7, #4]
 8005146:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8005148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514a:	9301      	str	r3, [sp, #4]
 800514c:	6a3b      	ldr	r3, [r7, #32]
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	68b9      	ldr	r1, [r7, #8]
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	f7ff ffaf 	bl	80050ba <prvCreateTask>
 800515c:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d005      	beq.n	8005170 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8005164:	6938      	ldr	r0, [r7, #16]
 8005166:	f000 f8b7 	bl	80052d8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800516a:	2301      	movs	r3, #1
 800516c:	617b      	str	r3, [r7, #20]
 800516e:	e002      	b.n	8005176 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005170:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005174:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	4619      	mov	r1, r3
 800517a:	20c2      	movs	r0, #194	@ 0xc2
 800517c:	f003 fba6 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8005180:	697b      	ldr	r3, [r7, #20]
    }
 8005182:	4618      	mov	r0, r3
 8005184:	3718      	adds	r7, #24
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
	...

0800518c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b088      	sub	sp, #32
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
 8005198:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800519a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	461a      	mov	r2, r3
 80051a4:	21a5      	movs	r1, #165	@ 0xa5
 80051a6:	f003 fe8d 	bl	8008ec4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80051aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80051b4:	3b01      	subs	r3, #1
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	4413      	add	r3, r2
 80051ba:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	f023 0307 	bic.w	r3, r3, #7
 80051c2:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	f003 0307 	and.w	r3, r3, #7
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00b      	beq.n	80051e6 <prvInitialiseNewTask+0x5a>
    __asm volatile
 80051ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d2:	f383 8811 	msr	BASEPRI, r3
 80051d6:	f3bf 8f6f 	isb	sy
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	617b      	str	r3, [r7, #20]
}
 80051e0:	bf00      	nop
 80051e2:	bf00      	nop
 80051e4:	e7fd      	b.n	80051e2 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d01e      	beq.n	800522a <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051ec:	2300      	movs	r3, #0
 80051ee:	61fb      	str	r3, [r7, #28]
 80051f0:	e012      	b.n	8005218 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	4413      	add	r3, r2
 80051f8:	7819      	ldrb	r1, [r3, #0]
 80051fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	4413      	add	r3, r2
 8005200:	3334      	adds	r3, #52	@ 0x34
 8005202:	460a      	mov	r2, r1
 8005204:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	4413      	add	r3, r2
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d006      	beq.n	8005220 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	3301      	adds	r3, #1
 8005216:	61fb      	str	r3, [r7, #28]
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	2b0f      	cmp	r3, #15
 800521c:	d9e9      	bls.n	80051f2 <prvInitialiseNewTask+0x66>
 800521e:	e000      	b.n	8005222 <prvInitialiseNewTask+0x96>
            {
                break;
 8005220:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8005222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005224:	2200      	movs	r2, #0
 8005226:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800522a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522c:	2b07      	cmp	r3, #7
 800522e:	d90b      	bls.n	8005248 <prvInitialiseNewTask+0xbc>
    __asm volatile
 8005230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005234:	f383 8811 	msr	BASEPRI, r3
 8005238:	f3bf 8f6f 	isb	sy
 800523c:	f3bf 8f4f 	dsb	sy
 8005240:	613b      	str	r3, [r7, #16]
}
 8005242:	bf00      	nop
 8005244:	bf00      	nop
 8005246:	e7fd      	b.n	8005244 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524a:	2b07      	cmp	r3, #7
 800524c:	d901      	bls.n	8005252 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800524e:	2307      	movs	r3, #7
 8005250:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005254:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005256:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8005258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800525c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800525e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005260:	3304      	adds	r3, #4
 8005262:	4618      	mov	r0, r3
 8005264:	f7ff f90e 	bl	8004484 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526a:	3318      	adds	r3, #24
 800526c:	4618      	mov	r0, r3
 800526e:	f7ff f909 	bl	8004484 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005274:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005276:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8005278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800527a:	f1c3 0208 	rsb	r2, r3, #8
 800527e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005280:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005284:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005286:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 8005288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528a:	3354      	adds	r3, #84	@ 0x54
 800528c:	224c      	movs	r2, #76	@ 0x4c
 800528e:	2100      	movs	r1, #0
 8005290:	4618      	mov	r0, r3
 8005292:	f003 fe17 	bl	8008ec4 <memset>
 8005296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005298:	4a0c      	ldr	r2, [pc, #48]	@ (80052cc <prvInitialiseNewTask+0x140>)
 800529a:	659a      	str	r2, [r3, #88]	@ 0x58
 800529c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529e:	4a0c      	ldr	r2, [pc, #48]	@ (80052d0 <prvInitialiseNewTask+0x144>)
 80052a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80052a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a4:	4a0b      	ldr	r2, [pc, #44]	@ (80052d4 <prvInitialiseNewTask+0x148>)
 80052a6:	661a      	str	r2, [r3, #96]	@ 0x60
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80052a8:	683a      	ldr	r2, [r7, #0]
 80052aa:	68f9      	ldr	r1, [r7, #12]
 80052ac:	69b8      	ldr	r0, [r7, #24]
 80052ae:	f001 fbd5 	bl	8006a5c <pxPortInitialiseStack>
 80052b2:	4602      	mov	r2, r0
 80052b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b6:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80052b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d002      	beq.n	80052c4 <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80052be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052c2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80052c4:	bf00      	nop
 80052c6:	3720      	adds	r7, #32
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	20005278 	.word	0x20005278
 80052d0:	200052e0 	.word	0x200052e0
 80052d4:	20005348 	.word	0x20005348

080052d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80052d8:	b5b0      	push	{r4, r5, r7, lr}
 80052da:	b086      	sub	sp, #24
 80052dc:	af02      	add	r7, sp, #8
 80052de:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80052e0:	f001 fd38 	bl	8006d54 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80052e4:	4b51      	ldr	r3, [pc, #324]	@ (800542c <prvAddNewTaskToReadyList+0x154>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	3301      	adds	r3, #1
 80052ea:	4a50      	ldr	r2, [pc, #320]	@ (800542c <prvAddNewTaskToReadyList+0x154>)
 80052ec:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80052ee:	4b50      	ldr	r3, [pc, #320]	@ (8005430 <prvAddNewTaskToReadyList+0x158>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d109      	bne.n	800530a <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80052f6:	4a4e      	ldr	r2, [pc, #312]	@ (8005430 <prvAddNewTaskToReadyList+0x158>)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80052fc:	4b4b      	ldr	r3, [pc, #300]	@ (800542c <prvAddNewTaskToReadyList+0x154>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d110      	bne.n	8005326 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8005304:	f000 febc 	bl	8006080 <prvInitialiseTaskLists>
 8005308:	e00d      	b.n	8005326 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800530a:	4b4a      	ldr	r3, [pc, #296]	@ (8005434 <prvAddNewTaskToReadyList+0x15c>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d109      	bne.n	8005326 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005312:	4b47      	ldr	r3, [pc, #284]	@ (8005430 <prvAddNewTaskToReadyList+0x158>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531c:	429a      	cmp	r2, r3
 800531e:	d802      	bhi.n	8005326 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8005320:	4a43      	ldr	r2, [pc, #268]	@ (8005430 <prvAddNewTaskToReadyList+0x158>)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8005326:	4b44      	ldr	r3, [pc, #272]	@ (8005438 <prvAddNewTaskToReadyList+0x160>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	3301      	adds	r3, #1
 800532c:	4a42      	ldr	r2, [pc, #264]	@ (8005438 <prvAddNewTaskToReadyList+0x160>)
 800532e:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005330:	4b41      	ldr	r3, [pc, #260]	@ (8005438 <prvAddNewTaskToReadyList+0x160>)
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d016      	beq.n	800536c <prvAddNewTaskToReadyList+0x94>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4618      	mov	r0, r3
 8005342:	f003 fb37 	bl	80089b4 <SEGGER_SYSVIEW_OnTaskCreate>
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005356:	461d      	mov	r5, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	461c      	mov	r4, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005362:	1ae3      	subs	r3, r4, r3
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	462b      	mov	r3, r5
 8005368:	f002 fb0e 	bl	8007988 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4618      	mov	r0, r3
 8005370:	f003 fba4 	bl	8008abc <SEGGER_SYSVIEW_OnTaskStartReady>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005378:	4b30      	ldr	r3, [pc, #192]	@ (800543c <prvAddNewTaskToReadyList+0x164>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	429a      	cmp	r2, r3
 800537e:	d903      	bls.n	8005388 <prvAddNewTaskToReadyList+0xb0>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005384:	4a2d      	ldr	r2, [pc, #180]	@ (800543c <prvAddNewTaskToReadyList+0x164>)
 8005386:	6013      	str	r3, [r2, #0]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800538c:	492c      	ldr	r1, [pc, #176]	@ (8005440 <prvAddNewTaskToReadyList+0x168>)
 800538e:	4613      	mov	r3, r2
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4413      	add	r3, r2
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	440b      	add	r3, r1
 8005398:	3304      	adds	r3, #4
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	60fb      	str	r3, [r7, #12]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	609a      	str	r2, [r3, #8]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	689a      	ldr	r2, [r3, #8]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	60da      	str	r2, [r3, #12]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	3204      	adds	r2, #4
 80053b4:	605a      	str	r2, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	1d1a      	adds	r2, r3, #4
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	609a      	str	r2, [r3, #8]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053c2:	4613      	mov	r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	4413      	add	r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4a1d      	ldr	r2, [pc, #116]	@ (8005440 <prvAddNewTaskToReadyList+0x168>)
 80053cc:	441a      	add	r2, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	615a      	str	r2, [r3, #20]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053d6:	491a      	ldr	r1, [pc, #104]	@ (8005440 <prvAddNewTaskToReadyList+0x168>)
 80053d8:	4613      	mov	r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	4413      	add	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	440b      	add	r3, r1
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80053e8:	1c59      	adds	r1, r3, #1
 80053ea:	4815      	ldr	r0, [pc, #84]	@ (8005440 <prvAddNewTaskToReadyList+0x168>)
 80053ec:	4613      	mov	r3, r2
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	4413      	add	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4403      	add	r3, r0
 80053f6:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80053f8:	f001 fcde 	bl	8006db8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80053fc:	4b0d      	ldr	r3, [pc, #52]	@ (8005434 <prvAddNewTaskToReadyList+0x15c>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00e      	beq.n	8005422 <prvAddNewTaskToReadyList+0x14a>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8005404:	4b0a      	ldr	r3, [pc, #40]	@ (8005430 <prvAddNewTaskToReadyList+0x158>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800540e:	429a      	cmp	r2, r3
 8005410:	d207      	bcs.n	8005422 <prvAddNewTaskToReadyList+0x14a>
 8005412:	4b0c      	ldr	r3, [pc, #48]	@ (8005444 <prvAddNewTaskToReadyList+0x16c>)
 8005414:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005418:	601a      	str	r2, [r3, #0]
 800541a:	f3bf 8f4f 	dsb	sy
 800541e:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005422:	bf00      	nop
 8005424:	3710      	adds	r7, #16
 8005426:	46bd      	mov	sp, r7
 8005428:	bdb0      	pop	{r4, r5, r7, pc}
 800542a:	bf00      	nop
 800542c:	2000035c 	.word	0x2000035c
 8005430:	20000248 	.word	0x20000248
 8005434:	20000368 	.word	0x20000368
 8005438:	20000378 	.word	0x20000378
 800543c:	20000364 	.word	0x20000364
 8005440:	2000024c 	.word	0x2000024c
 8005444:	e000ed04 	.word	0xe000ed04

08005448 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8005448:	b580      	push	{r7, lr}
 800544a:	b08a      	sub	sp, #40	@ 0x28
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005452:	2300      	movs	r3, #0
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );

        configASSERT( pxPreviousWakeTime );
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10b      	bne.n	8005474 <xTaskDelayUntil+0x2c>
    __asm volatile
 800545c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005460:	f383 8811 	msr	BASEPRI, r3
 8005464:	f3bf 8f6f 	isb	sy
 8005468:	f3bf 8f4f 	dsb	sy
 800546c:	617b      	str	r3, [r7, #20]
}
 800546e:	bf00      	nop
 8005470:	bf00      	nop
 8005472:	e7fd      	b.n	8005470 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d10b      	bne.n	8005492 <xTaskDelayUntil+0x4a>
    __asm volatile
 800547a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547e:	f383 8811 	msr	BASEPRI, r3
 8005482:	f3bf 8f6f 	isb	sy
 8005486:	f3bf 8f4f 	dsb	sy
 800548a:	613b      	str	r3, [r7, #16]
}
 800548c:	bf00      	nop
 800548e:	bf00      	nop
 8005490:	e7fd      	b.n	800548e <xTaskDelayUntil+0x46>

        vTaskSuspendAll();
 8005492:	f000 f927 	bl	80056e4 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8005496:	4b2c      	ldr	r3, [pc, #176]	@ (8005548 <xTaskDelayUntil+0x100>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	623b      	str	r3, [r7, #32]

            configASSERT( uxSchedulerSuspended == 1U );
 800549c:	4b2b      	ldr	r3, [pc, #172]	@ (800554c <xTaskDelayUntil+0x104>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d00b      	beq.n	80054bc <xTaskDelayUntil+0x74>
    __asm volatile
 80054a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a8:	f383 8811 	msr	BASEPRI, r3
 80054ac:	f3bf 8f6f 	isb	sy
 80054b0:	f3bf 8f4f 	dsb	sy
 80054b4:	60fb      	str	r3, [r7, #12]
}
 80054b6:	bf00      	nop
 80054b8:	bf00      	nop
 80054ba:	e7fd      	b.n	80054b8 <xTaskDelayUntil+0x70>

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	683a      	ldr	r2, [r7, #0]
 80054c2:	4413      	add	r3, r2
 80054c4:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6a3a      	ldr	r2, [r7, #32]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d20b      	bcs.n	80054e8 <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	69fa      	ldr	r2, [r7, #28]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d211      	bcs.n	80054fe <xTaskDelayUntil+0xb6>
 80054da:	69fa      	ldr	r2, [r7, #28]
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d90d      	bls.n	80054fe <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 80054e2:	2301      	movs	r3, #1
 80054e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80054e6:	e00a      	b.n	80054fe <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	69fa      	ldr	r2, [r7, #28]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d303      	bcc.n	80054fa <xTaskDelayUntil+0xb2>
 80054f2:	69fa      	ldr	r2, [r7, #28]
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d901      	bls.n	80054fe <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 80054fa:	2301      	movs	r3, #1
 80054fc:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	69fa      	ldr	r2, [r7, #28]
 8005502:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8005504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005506:	2b00      	cmp	r3, #0
 8005508:	d006      	beq.n	8005518 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800550a:	69fa      	ldr	r2, [r7, #28]
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	2100      	movs	r1, #0
 8005512:	4618      	mov	r0, r3
 8005514:	f000 ff3a 	bl	800638c <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8005518:	f000 f8f2 	bl	8005700 <xTaskResumeAll>
 800551c:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d107      	bne.n	8005534 <xTaskDelayUntil+0xec>
        {
            taskYIELD_WITHIN_API();
 8005524:	4b0a      	ldr	r3, [pc, #40]	@ (8005550 <xTaskDelayUntil+0x108>)
 8005526:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskDelayUntil( xShouldDelay );
 8005534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005536:	4619      	mov	r1, r3
 8005538:	20c4      	movs	r0, #196	@ 0xc4
 800553a:	f003 f9c7 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xShouldDelay;
 800553e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8005540:	4618      	mov	r0, r3
 8005542:	3728      	adds	r7, #40	@ 0x28
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	20000360 	.word	0x20000360
 800554c:	20000384 	.word	0x20000384
 8005550:	e000ed04 	.word	0xe000ed04

08005554 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b090      	sub	sp, #64	@ 0x40
 8005558:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 800555a:	2301      	movs	r3, #1
 800555c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800555e:	2300      	movs	r3, #0
 8005560:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8005562:	2300      	movs	r3, #0
 8005564:	627b      	str	r3, [r7, #36]	@ 0x24
 8005566:	e013      	b.n	8005590 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8005568:	4a2b      	ldr	r2, [pc, #172]	@ (8005618 <prvCreateIdleTasks+0xc4>)
 800556a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556c:	4413      	add	r3, r2
 800556e:	7819      	ldrb	r1, [r3, #0]
 8005570:	f107 0210 	add.w	r2, r7, #16
 8005574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005576:	4413      	add	r3, r2
 8005578:	460a      	mov	r2, r1
 800557a:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800557c:	f107 0210 	add.w	r2, r7, #16
 8005580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005582:	4413      	add	r3, r2
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d006      	beq.n	8005598 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800558a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800558c:	3301      	adds	r3, #1
 800558e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005592:	2b0f      	cmp	r3, #15
 8005594:	dde8      	ble.n	8005568 <prvCreateIdleTasks+0x14>
 8005596:	e000      	b.n	800559a <prvCreateIdleTasks+0x46>
        {
            break;
 8005598:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800559a:	2300      	movs	r3, #0
 800559c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800559e:	e031      	b.n	8005604 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 80055a0:	4b1e      	ldr	r3, [pc, #120]	@ (800561c <prvCreateIdleTasks+0xc8>)
 80055a2:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 80055a4:	2300      	movs	r3, #0
 80055a6:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 80055a8:	2300      	movs	r3, #0
 80055aa:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 80055ac:	1d3a      	adds	r2, r7, #4
 80055ae:	f107 0108 	add.w	r1, r7, #8
 80055b2:	f107 030c 	add.w	r3, r7, #12
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 ff64 	bl	8006484 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	68fa      	ldr	r2, [r7, #12]
 80055c2:	f107 0110 	add.w	r1, r7, #16
 80055c6:	9202      	str	r2, [sp, #8]
 80055c8:	9301      	str	r3, [sp, #4]
 80055ca:	2300      	movs	r3, #0
 80055cc:	9300      	str	r3, [sp, #0]
 80055ce:	2300      	movs	r3, #0
 80055d0:	4602      	mov	r2, r0
 80055d2:	6a38      	ldr	r0, [r7, #32]
 80055d4:	f7ff fd44 	bl	8005060 <xTaskCreateStatic>
 80055d8:	4602      	mov	r2, r0
 80055da:	4911      	ldr	r1, [pc, #68]	@ (8005620 <prvCreateIdleTasks+0xcc>)
 80055dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 80055e2:	4a0f      	ldr	r2, [pc, #60]	@ (8005620 <prvCreateIdleTasks+0xcc>)
 80055e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d002      	beq.n	80055f4 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 80055ee:	2301      	movs	r3, #1
 80055f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055f2:	e001      	b.n	80055f8 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 80055f4:	2300      	movs	r3, #0
 80055f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 80055f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d006      	beq.n	800560c <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80055fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005600:	3301      	adds	r3, #1
 8005602:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005606:	2b00      	cmp	r3, #0
 8005608:	ddca      	ble.n	80055a0 <prvCreateIdleTasks+0x4c>
 800560a:	e000      	b.n	800560e <prvCreateIdleTasks+0xba>
        {
            break;
 800560c:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800560e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005610:	4618      	mov	r0, r3
 8005612:	3730      	adds	r7, #48	@ 0x30
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	08009194 	.word	0x08009194
 800561c:	08006051 	.word	0x08006051
 8005620:	20000380 	.word	0x20000380

08005624 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800562a:	f7ff ff93 	bl	8005554 <prvCreateIdleTasks>
 800562e:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2b01      	cmp	r3, #1
 8005634:	d102      	bne.n	800563c <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8005636:	f000 ff59 	bl	80064ec <xTimerCreateTimerTask>
 800563a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d129      	bne.n	8005696 <vTaskStartScheduler+0x72>
    __asm volatile
 8005642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005646:	f383 8811 	msr	BASEPRI, r3
 800564a:	f3bf 8f6f 	isb	sy
 800564e:	f3bf 8f4f 	dsb	sy
 8005652:	60bb      	str	r3, [r7, #8]
}
 8005654:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8005656:	4b1c      	ldr	r3, [pc, #112]	@ (80056c8 <vTaskStartScheduler+0xa4>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	3354      	adds	r3, #84	@ 0x54
 800565c:	4a1b      	ldr	r2, [pc, #108]	@ (80056cc <vTaskStartScheduler+0xa8>)
 800565e:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8005660:	4b1b      	ldr	r3, [pc, #108]	@ (80056d0 <vTaskStartScheduler+0xac>)
 8005662:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005666:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8005668:	4b1a      	ldr	r3, [pc, #104]	@ (80056d4 <vTaskStartScheduler+0xb0>)
 800566a:	2201      	movs	r2, #1
 800566c:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800566e:	4b1a      	ldr	r3, [pc, #104]	@ (80056d8 <vTaskStartScheduler+0xb4>)
 8005670:	2200      	movs	r2, #0
 8005672:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8005674:	4b19      	ldr	r3, [pc, #100]	@ (80056dc <vTaskStartScheduler+0xb8>)
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	4b13      	ldr	r3, [pc, #76]	@ (80056c8 <vTaskStartScheduler+0xa4>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	429a      	cmp	r2, r3
 800567e:	d102      	bne.n	8005686 <vTaskStartScheduler+0x62>
 8005680:	f003 f97c 	bl	800897c <SEGGER_SYSVIEW_OnIdle>
 8005684:	e004      	b.n	8005690 <vTaskStartScheduler+0x6c>
 8005686:	4b10      	ldr	r3, [pc, #64]	@ (80056c8 <vTaskStartScheduler+0xa4>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4618      	mov	r0, r3
 800568c:	f003 f9d4 	bl	8008a38 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8005690:	f001 fa70 	bl	8006b74 <xPortStartScheduler>
 8005694:	e00f      	b.n	80056b6 <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800569c:	d10b      	bne.n	80056b6 <vTaskStartScheduler+0x92>
    __asm volatile
 800569e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a2:	f383 8811 	msr	BASEPRI, r3
 80056a6:	f3bf 8f6f 	isb	sy
 80056aa:	f3bf 8f4f 	dsb	sy
 80056ae:	607b      	str	r3, [r7, #4]
}
 80056b0:	bf00      	nop
 80056b2:	bf00      	nop
 80056b4:	e7fd      	b.n	80056b2 <vTaskStartScheduler+0x8e>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80056b6:	4b0a      	ldr	r3, [pc, #40]	@ (80056e0 <vTaskStartScheduler+0xbc>)
 80056b8:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 80056ba:	20cd      	movs	r0, #205	@ 0xcd
 80056bc:	f003 f8ca 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
}
 80056c0:	bf00      	nop
 80056c2:	3710      	adds	r7, #16
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	20000248 	.word	0x20000248
 80056cc:	20000010 	.word	0x20000010
 80056d0:	2000037c 	.word	0x2000037c
 80056d4:	20000368 	.word	0x20000368
 80056d8:	20000360 	.word	0x20000360
 80056dc:	20000380 	.word	0x20000380
 80056e0:	08009274 	.word	0x08009274

080056e4 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80056e8:	4b04      	ldr	r3, [pc, #16]	@ (80056fc <vTaskSuspendAll+0x18>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	3301      	adds	r3, #1
 80056ee:	4a03      	ldr	r2, [pc, #12]	@ (80056fc <vTaskSuspendAll+0x18>)
 80056f0:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 80056f2:	20cf      	movs	r0, #207	@ 0xcf
 80056f4:	f003 f8ae 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
}
 80056f8:	bf00      	nop
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	20000384 	.word	0x20000384

08005700 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b088      	sub	sp, #32
 8005704:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8005706:	2300      	movs	r3, #0
 8005708:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800570a:	2300      	movs	r3, #0
 800570c:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800570e:	f001 fb21 	bl	8006d54 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8005712:	2300      	movs	r3, #0
 8005714:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8005716:	4b7a      	ldr	r3, [pc, #488]	@ (8005900 <xTaskResumeAll+0x200>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d10b      	bne.n	8005736 <xTaskResumeAll+0x36>
    __asm volatile
 800571e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005722:	f383 8811 	msr	BASEPRI, r3
 8005726:	f3bf 8f6f 	isb	sy
 800572a:	f3bf 8f4f 	dsb	sy
 800572e:	603b      	str	r3, [r7, #0]
}
 8005730:	bf00      	nop
 8005732:	bf00      	nop
 8005734:	e7fd      	b.n	8005732 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8005736:	4b72      	ldr	r3, [pc, #456]	@ (8005900 <xTaskResumeAll+0x200>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	3b01      	subs	r3, #1
 800573c:	4a70      	ldr	r2, [pc, #448]	@ (8005900 <xTaskResumeAll+0x200>)
 800573e:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005740:	4b6f      	ldr	r3, [pc, #444]	@ (8005900 <xTaskResumeAll+0x200>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	f040 80cf 	bne.w	80058e8 <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800574a:	4b6e      	ldr	r3, [pc, #440]	@ (8005904 <xTaskResumeAll+0x204>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	f000 80ca 	beq.w	80058e8 <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005754:	e093      	b.n	800587e <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005756:	4b6c      	ldr	r3, [pc, #432]	@ (8005908 <xTaskResumeAll+0x208>)
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005762:	60fb      	str	r3, [r7, #12]
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	69db      	ldr	r3, [r3, #28]
 8005768:	69fa      	ldr	r2, [r7, #28]
 800576a:	6a12      	ldr	r2, [r2, #32]
 800576c:	609a      	str	r2, [r3, #8]
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	69fa      	ldr	r2, [r7, #28]
 8005774:	69d2      	ldr	r2, [r2, #28]
 8005776:	605a      	str	r2, [r3, #4]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	685a      	ldr	r2, [r3, #4]
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	3318      	adds	r3, #24
 8005780:	429a      	cmp	r2, r3
 8005782:	d103      	bne.n	800578c <xTaskResumeAll+0x8c>
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	6a1a      	ldr	r2, [r3, #32]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	605a      	str	r2, [r3, #4]
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	2200      	movs	r2, #0
 8005790:	629a      	str	r2, [r3, #40]	@ 0x28
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	1e5a      	subs	r2, r3, #1
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	695b      	ldr	r3, [r3, #20]
 80057a0:	60bb      	str	r3, [r7, #8]
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	69fa      	ldr	r2, [r7, #28]
 80057a8:	68d2      	ldr	r2, [r2, #12]
 80057aa:	609a      	str	r2, [r3, #8]
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	69fa      	ldr	r2, [r7, #28]
 80057b2:	6892      	ldr	r2, [r2, #8]
 80057b4:	605a      	str	r2, [r3, #4]
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	685a      	ldr	r2, [r3, #4]
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	3304      	adds	r3, #4
 80057be:	429a      	cmp	r2, r3
 80057c0:	d103      	bne.n	80057ca <xTaskResumeAll+0xca>
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	68da      	ldr	r2, [r3, #12]
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	605a      	str	r2, [r3, #4]
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	2200      	movs	r2, #0
 80057ce:	615a      	str	r2, [r3, #20]
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	1e5a      	subs	r2, r3, #1
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	4618      	mov	r0, r3
 80057de:	f003 f96d 	bl	8008abc <SEGGER_SYSVIEW_OnTaskStartReady>
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057e6:	4b49      	ldr	r3, [pc, #292]	@ (800590c <xTaskResumeAll+0x20c>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d903      	bls.n	80057f6 <xTaskResumeAll+0xf6>
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f2:	4a46      	ldr	r2, [pc, #280]	@ (800590c <xTaskResumeAll+0x20c>)
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057fa:	4945      	ldr	r1, [pc, #276]	@ (8005910 <xTaskResumeAll+0x210>)
 80057fc:	4613      	mov	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	440b      	add	r3, r1
 8005806:	3304      	adds	r3, #4
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	607b      	str	r3, [r7, #4]
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	609a      	str	r2, [r3, #8]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	689a      	ldr	r2, [r3, #8]
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	60da      	str	r2, [r3, #12]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	69fa      	ldr	r2, [r7, #28]
 8005820:	3204      	adds	r2, #4
 8005822:	605a      	str	r2, [r3, #4]
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	1d1a      	adds	r2, r3, #4
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	609a      	str	r2, [r3, #8]
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005830:	4613      	mov	r3, r2
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	4413      	add	r3, r2
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	4a35      	ldr	r2, [pc, #212]	@ (8005910 <xTaskResumeAll+0x210>)
 800583a:	441a      	add	r2, r3
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	615a      	str	r2, [r3, #20]
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005844:	4932      	ldr	r1, [pc, #200]	@ (8005910 <xTaskResumeAll+0x210>)
 8005846:	4613      	mov	r3, r2
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	4413      	add	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	440b      	add	r3, r1
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	69fa      	ldr	r2, [r7, #28]
 8005854:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005856:	1c59      	adds	r1, r3, #1
 8005858:	482d      	ldr	r0, [pc, #180]	@ (8005910 <xTaskResumeAll+0x210>)
 800585a:	4613      	mov	r3, r2
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	4403      	add	r3, r0
 8005864:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800586a:	4b2a      	ldr	r3, [pc, #168]	@ (8005914 <xTaskResumeAll+0x214>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005870:	429a      	cmp	r2, r3
 8005872:	d904      	bls.n	800587e <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8005874:	4a28      	ldr	r2, [pc, #160]	@ (8005918 <xTaskResumeAll+0x218>)
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	2101      	movs	r1, #1
 800587a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800587e:	4b22      	ldr	r3, [pc, #136]	@ (8005908 <xTaskResumeAll+0x208>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	f47f af67 	bne.w	8005756 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800588e:	f000 fc9b 	bl	80061c8 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005892:	4b22      	ldr	r3, [pc, #136]	@ (800591c <xTaskResumeAll+0x21c>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d012      	beq.n	80058c4 <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800589e:	f000 f869 	bl	8005974 <xTaskIncrementTick>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d004      	beq.n	80058b2 <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80058a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005918 <xTaskResumeAll+0x218>)
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	2101      	movs	r1, #1
 80058ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	3b01      	subs	r3, #1
 80058b6:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1ef      	bne.n	800589e <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 80058be:	4b17      	ldr	r3, [pc, #92]	@ (800591c <xTaskResumeAll+0x21c>)
 80058c0:	2200      	movs	r2, #0
 80058c2:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80058c4:	4a14      	ldr	r2, [pc, #80]	@ (8005918 <xTaskResumeAll+0x218>)
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d00b      	beq.n	80058e8 <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80058d0:	2301      	movs	r3, #1
 80058d2:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80058d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005914 <xTaskResumeAll+0x214>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4b11      	ldr	r3, [pc, #68]	@ (8005920 <xTaskResumeAll+0x220>)
 80058da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058de:	601a      	str	r2, [r3, #0]
 80058e0:	f3bf 8f4f 	dsb	sy
 80058e4:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80058e8:	f001 fa66 	bl	8006db8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	4619      	mov	r1, r3
 80058f0:	20d0      	movs	r0, #208	@ 0xd0
 80058f2:	f002 ffeb 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 80058f6:	69bb      	ldr	r3, [r7, #24]
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3720      	adds	r7, #32
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	20000384 	.word	0x20000384
 8005904:	2000035c 	.word	0x2000035c
 8005908:	2000031c 	.word	0x2000031c
 800590c:	20000364 	.word	0x20000364
 8005910:	2000024c 	.word	0x2000024c
 8005914:	20000248 	.word	0x20000248
 8005918:	20000370 	.word	0x20000370
 800591c:	2000036c 	.word	0x2000036c
 8005920:	e000ed04 	.word	0xe000ed04

08005924 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b082      	sub	sp, #8
 8005928:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800592a:	4b06      	ldr	r3, [pc, #24]	@ (8005944 <xTaskGetTickCount+0x20>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 8005930:	6879      	ldr	r1, [r7, #4]
 8005932:	20d1      	movs	r0, #209	@ 0xd1
 8005934:	f002 ffca 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 8005938:	687b      	ldr	r3, [r7, #4]
}
 800593a:	4618      	mov	r0, r3
 800593c:	3708      	adds	r7, #8
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	20000360 	.word	0x20000360

08005948 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800594e:	f001 faed 	bl	8006f2c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005952:	2300      	movs	r3, #0
 8005954:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8005956:	4b06      	ldr	r3, [pc, #24]	@ (8005970 <xTaskGetTickCountFromISR+0x28>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 800595c:	6839      	ldr	r1, [r7, #0]
 800595e:	20d2      	movs	r0, #210	@ 0xd2
 8005960:	f002 ffb4 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8005964:	683b      	ldr	r3, [r7, #0]
}
 8005966:	4618      	mov	r0, r3
 8005968:	3708      	adds	r7, #8
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	20000360 	.word	0x20000360

08005974 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b08a      	sub	sp, #40	@ 0x28
 8005978:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800597a:	2300      	movs	r3, #0
 800597c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800597e:	4b7d      	ldr	r3, [pc, #500]	@ (8005b74 <xTaskIncrementTick+0x200>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2b00      	cmp	r3, #0
 8005984:	f040 80e6 	bne.w	8005b54 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005988:	4b7b      	ldr	r3, [pc, #492]	@ (8005b78 <xTaskIncrementTick+0x204>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	3301      	adds	r3, #1
 800598e:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005990:	4a79      	ldr	r2, [pc, #484]	@ (8005b78 <xTaskIncrementTick+0x204>)
 8005992:	6a3b      	ldr	r3, [r7, #32]
 8005994:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8005996:	6a3b      	ldr	r3, [r7, #32]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d121      	bne.n	80059e0 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800599c:	4b77      	ldr	r3, [pc, #476]	@ (8005b7c <xTaskIncrementTick+0x208>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00b      	beq.n	80059be <xTaskIncrementTick+0x4a>
    __asm volatile
 80059a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059aa:	f383 8811 	msr	BASEPRI, r3
 80059ae:	f3bf 8f6f 	isb	sy
 80059b2:	f3bf 8f4f 	dsb	sy
 80059b6:	607b      	str	r3, [r7, #4]
}
 80059b8:	bf00      	nop
 80059ba:	bf00      	nop
 80059bc:	e7fd      	b.n	80059ba <xTaskIncrementTick+0x46>
 80059be:	4b6f      	ldr	r3, [pc, #444]	@ (8005b7c <xTaskIncrementTick+0x208>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	61fb      	str	r3, [r7, #28]
 80059c4:	4b6e      	ldr	r3, [pc, #440]	@ (8005b80 <xTaskIncrementTick+0x20c>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a6c      	ldr	r2, [pc, #432]	@ (8005b7c <xTaskIncrementTick+0x208>)
 80059ca:	6013      	str	r3, [r2, #0]
 80059cc:	4a6c      	ldr	r2, [pc, #432]	@ (8005b80 <xTaskIncrementTick+0x20c>)
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	6013      	str	r3, [r2, #0]
 80059d2:	4b6c      	ldr	r3, [pc, #432]	@ (8005b84 <xTaskIncrementTick+0x210>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	3301      	adds	r3, #1
 80059d8:	4a6a      	ldr	r2, [pc, #424]	@ (8005b84 <xTaskIncrementTick+0x210>)
 80059da:	6013      	str	r3, [r2, #0]
 80059dc:	f000 fbf4 	bl	80061c8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80059e0:	4b69      	ldr	r3, [pc, #420]	@ (8005b88 <xTaskIncrementTick+0x214>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	6a3a      	ldr	r2, [r7, #32]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	f0c0 80ad 	bcc.w	8005b46 <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059ec:	4b63      	ldr	r3, [pc, #396]	@ (8005b7c <xTaskIncrementTick+0x208>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d104      	bne.n	8005a00 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80059f6:	4b64      	ldr	r3, [pc, #400]	@ (8005b88 <xTaskIncrementTick+0x214>)
 80059f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80059fc:	601a      	str	r2, [r3, #0]
                    break;
 80059fe:	e0a2      	b.n	8005b46 <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005a00:	4b5e      	ldr	r3, [pc, #376]	@ (8005b7c <xTaskIncrementTick+0x208>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8005a10:	6a3a      	ldr	r2, [r7, #32]
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d203      	bcs.n	8005a20 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8005a18:	4a5b      	ldr	r2, [pc, #364]	@ (8005b88 <xTaskIncrementTick+0x214>)
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	6013      	str	r3, [r2, #0]
                        break;
 8005a1e:	e092      	b.n	8005b46 <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	613b      	str	r3, [r7, #16]
 8005a26:	69bb      	ldr	r3, [r7, #24]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	69ba      	ldr	r2, [r7, #24]
 8005a2c:	68d2      	ldr	r2, [r2, #12]
 8005a2e:	609a      	str	r2, [r3, #8]
 8005a30:	69bb      	ldr	r3, [r7, #24]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	6892      	ldr	r2, [r2, #8]
 8005a38:	605a      	str	r2, [r3, #4]
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	685a      	ldr	r2, [r3, #4]
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	3304      	adds	r3, #4
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d103      	bne.n	8005a4e <xTaskIncrementTick+0xda>
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	68da      	ldr	r2, [r3, #12]
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	605a      	str	r2, [r3, #4]
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	2200      	movs	r2, #0
 8005a52:	615a      	str	r2, [r3, #20]
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	1e5a      	subs	r2, r3, #1
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d01e      	beq.n	8005aa4 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	69db      	ldr	r3, [r3, #28]
 8005a70:	69ba      	ldr	r2, [r7, #24]
 8005a72:	6a12      	ldr	r2, [r2, #32]
 8005a74:	609a      	str	r2, [r3, #8]
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	69ba      	ldr	r2, [r7, #24]
 8005a7c:	69d2      	ldr	r2, [r2, #28]
 8005a7e:	605a      	str	r2, [r3, #4]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	685a      	ldr	r2, [r3, #4]
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	3318      	adds	r3, #24
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d103      	bne.n	8005a94 <xTaskIncrementTick+0x120>
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	6a1a      	ldr	r2, [r3, #32]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	605a      	str	r2, [r3, #4]
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	2200      	movs	r2, #0
 8005a98:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	1e5a      	subs	r2, r3, #1
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f003 f808 	bl	8008abc <SEGGER_SYSVIEW_OnTaskStartReady>
 8005aac:	69bb      	ldr	r3, [r7, #24]
 8005aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ab0:	4b36      	ldr	r3, [pc, #216]	@ (8005b8c <xTaskIncrementTick+0x218>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d903      	bls.n	8005ac0 <xTaskIncrementTick+0x14c>
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abc:	4a33      	ldr	r2, [pc, #204]	@ (8005b8c <xTaskIncrementTick+0x218>)
 8005abe:	6013      	str	r3, [r2, #0]
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ac4:	4932      	ldr	r1, [pc, #200]	@ (8005b90 <xTaskIncrementTick+0x21c>)
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	4413      	add	r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	440b      	add	r3, r1
 8005ad0:	3304      	adds	r3, #4
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	60bb      	str	r3, [r7, #8]
 8005ad6:	69bb      	ldr	r3, [r7, #24]
 8005ad8:	68ba      	ldr	r2, [r7, #8]
 8005ada:	609a      	str	r2, [r3, #8]
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	60da      	str	r2, [r3, #12]
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	3204      	adds	r2, #4
 8005aec:	605a      	str	r2, [r3, #4]
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	1d1a      	adds	r2, r3, #4
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	609a      	str	r2, [r3, #8]
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005afa:	4613      	mov	r3, r2
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	4413      	add	r3, r2
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	4a23      	ldr	r2, [pc, #140]	@ (8005b90 <xTaskIncrementTick+0x21c>)
 8005b04:	441a      	add	r2, r3
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	615a      	str	r2, [r3, #20]
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b0e:	4920      	ldr	r1, [pc, #128]	@ (8005b90 <xTaskIncrementTick+0x21c>)
 8005b10:	4613      	mov	r3, r2
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	4413      	add	r3, r2
 8005b16:	009b      	lsls	r3, r3, #2
 8005b18:	440b      	add	r3, r1
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005b20:	1c59      	adds	r1, r3, #1
 8005b22:	481b      	ldr	r0, [pc, #108]	@ (8005b90 <xTaskIncrementTick+0x21c>)
 8005b24:	4613      	mov	r3, r2
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	4413      	add	r3, r2
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	4403      	add	r3, r0
 8005b2e:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b34:	4b17      	ldr	r3, [pc, #92]	@ (8005b94 <xTaskIncrementTick+0x220>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	f67f af56 	bls.w	80059ec <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8005b40:	2301      	movs	r3, #1
 8005b42:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b44:	e752      	b.n	80059ec <xTaskIncrementTick+0x78>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8005b46:	4b14      	ldr	r3, [pc, #80]	@ (8005b98 <xTaskIncrementTick+0x224>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d007      	beq.n	8005b5e <xTaskIncrementTick+0x1ea>
                {
                    xSwitchRequired = pdTRUE;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b52:	e004      	b.n	8005b5e <xTaskIncrementTick+0x1ea>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8005b54:	4b11      	ldr	r3, [pc, #68]	@ (8005b9c <xTaskIncrementTick+0x228>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	3301      	adds	r3, #1
 8005b5a:	4a10      	ldr	r2, [pc, #64]	@ (8005b9c <xTaskIncrementTick+0x228>)
 8005b5c:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 8005b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b60:	4619      	mov	r1, r3
 8005b62:	20db      	movs	r0, #219	@ 0xdb
 8005b64:	f002 feb2 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 8005b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3728      	adds	r7, #40	@ 0x28
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	20000384 	.word	0x20000384
 8005b78:	20000360 	.word	0x20000360
 8005b7c:	20000314 	.word	0x20000314
 8005b80:	20000318 	.word	0x20000318
 8005b84:	20000374 	.word	0x20000374
 8005b88:	2000037c 	.word	0x2000037c
 8005b8c:	20000364 	.word	0x20000364
 8005b90:	2000024c 	.word	0x2000024c
 8005b94:	20000248 	.word	0x20000248
 8005b98:	20000370 	.word	0x20000370
 8005b9c:	2000036c 	.word	0x2000036c

08005ba0 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b084      	sub	sp, #16
 8005ba4:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8005ba6:	4b31      	ldr	r3, [pc, #196]	@ (8005c6c <vTaskSwitchContext+0xcc>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d003      	beq.n	8005bb6 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8005bae:	4b30      	ldr	r3, [pc, #192]	@ (8005c70 <vTaskSwitchContext+0xd0>)
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8005bb4:	e056      	b.n	8005c64 <vTaskSwitchContext+0xc4>
            xYieldPendings[ 0 ] = pdFALSE;
 8005bb6:	4b2e      	ldr	r3, [pc, #184]	@ (8005c70 <vTaskSwitchContext+0xd0>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8005bbc:	4b2d      	ldr	r3, [pc, #180]	@ (8005c74 <vTaskSwitchContext+0xd4>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	60fb      	str	r3, [r7, #12]
 8005bc2:	e011      	b.n	8005be8 <vTaskSwitchContext+0x48>
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d10b      	bne.n	8005be2 <vTaskSwitchContext+0x42>
    __asm volatile
 8005bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bce:	f383 8811 	msr	BASEPRI, r3
 8005bd2:	f3bf 8f6f 	isb	sy
 8005bd6:	f3bf 8f4f 	dsb	sy
 8005bda:	607b      	str	r3, [r7, #4]
}
 8005bdc:	bf00      	nop
 8005bde:	bf00      	nop
 8005be0:	e7fd      	b.n	8005bde <vTaskSwitchContext+0x3e>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	3b01      	subs	r3, #1
 8005be6:	60fb      	str	r3, [r7, #12]
 8005be8:	4923      	ldr	r1, [pc, #140]	@ (8005c78 <vTaskSwitchContext+0xd8>)
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	4613      	mov	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4413      	add	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	440b      	add	r3, r1
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d0e3      	beq.n	8005bc4 <vTaskSwitchContext+0x24>
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	4413      	add	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4a1c      	ldr	r2, [pc, #112]	@ (8005c78 <vTaskSwitchContext+0xd8>)
 8005c08:	4413      	add	r3, r2
 8005c0a:	60bb      	str	r3, [r7, #8]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	685a      	ldr	r2, [r3, #4]
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	605a      	str	r2, [r3, #4]
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	685a      	ldr	r2, [r3, #4]
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	3308      	adds	r3, #8
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d103      	bne.n	8005c2a <vTaskSwitchContext+0x8a>
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	68da      	ldr	r2, [r3, #12]
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	605a      	str	r2, [r3, #4]
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	4a12      	ldr	r2, [pc, #72]	@ (8005c7c <vTaskSwitchContext+0xdc>)
 8005c32:	6013      	str	r3, [r2, #0]
 8005c34:	4a0f      	ldr	r2, [pc, #60]	@ (8005c74 <vTaskSwitchContext+0xd4>)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 8005c3a:	4b11      	ldr	r3, [pc, #68]	@ (8005c80 <vTaskSwitchContext+0xe0>)
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8005c7c <vTaskSwitchContext+0xdc>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d102      	bne.n	8005c4c <vTaskSwitchContext+0xac>
 8005c46:	f002 fe99 	bl	800897c <SEGGER_SYSVIEW_OnIdle>
 8005c4a:	e004      	b.n	8005c56 <vTaskSwitchContext+0xb6>
 8005c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c7c <vTaskSwitchContext+0xdc>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4618      	mov	r0, r3
 8005c52:	f002 fef1 	bl	8008a38 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8005c56:	4b09      	ldr	r3, [pc, #36]	@ (8005c7c <vTaskSwitchContext+0xdc>)
 8005c58:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8005c5a:	4b08      	ldr	r3, [pc, #32]	@ (8005c7c <vTaskSwitchContext+0xdc>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	3354      	adds	r3, #84	@ 0x54
 8005c60:	4a08      	ldr	r2, [pc, #32]	@ (8005c84 <vTaskSwitchContext+0xe4>)
 8005c62:	6013      	str	r3, [r2, #0]
    }
 8005c64:	bf00      	nop
 8005c66:	3710      	adds	r7, #16
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	20000384 	.word	0x20000384
 8005c70:	20000370 	.word	0x20000370
 8005c74:	20000364 	.word	0x20000364
 8005c78:	2000024c 	.word	0x2000024c
 8005c7c:	20000248 	.word	0x20000248
 8005c80:	20000380 	.word	0x20000380
 8005c84:	20000010 	.word	0x20000010

08005c88 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d10b      	bne.n	8005cb0 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8005c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c9c:	f383 8811 	msr	BASEPRI, r3
 8005ca0:	f3bf 8f6f 	isb	sy
 8005ca4:	f3bf 8f4f 	dsb	sy
 8005ca8:	60fb      	str	r3, [r7, #12]
}
 8005caa:	bf00      	nop
 8005cac:	bf00      	nop
 8005cae:	e7fd      	b.n	8005cac <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005cb0:	4b08      	ldr	r3, [pc, #32]	@ (8005cd4 <vTaskPlaceOnEventList+0x4c>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	3318      	adds	r3, #24
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f7fe fbf2 	bl	80044a2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	6838      	ldr	r0, [r7, #0]
 8005cc2:	f000 fb63 	bl	800638c <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 8005cc6:	20e1      	movs	r0, #225	@ 0xe1
 8005cc8:	f002 fdc4 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005ccc:	bf00      	nop
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	20000248 	.word	0x20000248

08005cd8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d10b      	bne.n	8005d02 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8005cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cee:	f383 8811 	msr	BASEPRI, r3
 8005cf2:	f3bf 8f6f 	isb	sy
 8005cf6:	f3bf 8f4f 	dsb	sy
 8005cfa:	613b      	str	r3, [r7, #16]
}
 8005cfc:	bf00      	nop
 8005cfe:	bf00      	nop
 8005d00:	e7fd      	b.n	8005cfe <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	617b      	str	r3, [r7, #20]
 8005d08:	4b17      	ldr	r3, [pc, #92]	@ (8005d68 <vTaskPlaceOnEventListRestricted+0x90>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	61da      	str	r2, [r3, #28]
 8005d10:	4b15      	ldr	r3, [pc, #84]	@ (8005d68 <vTaskPlaceOnEventListRestricted+0x90>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	6892      	ldr	r2, [r2, #8]
 8005d18:	621a      	str	r2, [r3, #32]
 8005d1a:	4b13      	ldr	r3, [pc, #76]	@ (8005d68 <vTaskPlaceOnEventListRestricted+0x90>)
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	3218      	adds	r2, #24
 8005d24:	605a      	str	r2, [r3, #4]
 8005d26:	4b10      	ldr	r3, [pc, #64]	@ (8005d68 <vTaskPlaceOnEventListRestricted+0x90>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f103 0218 	add.w	r2, r3, #24
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	609a      	str	r2, [r3, #8]
 8005d32:	4b0d      	ldr	r3, [pc, #52]	@ (8005d68 <vTaskPlaceOnEventListRestricted+0x90>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	1c5a      	adds	r2, r3, #1
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d002      	beq.n	8005d50 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8005d4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005d4e:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005d50:	6879      	ldr	r1, [r7, #4]
 8005d52:	68b8      	ldr	r0, [r7, #8]
 8005d54:	f000 fb1a 	bl	800638c <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 8005d58:	20e3      	movs	r0, #227	@ 0xe3
 8005d5a:	f002 fd7b 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8005d5e:	bf00      	nop
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	20000248 	.word	0x20000248

08005d6c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b08a      	sub	sp, #40	@ 0x28
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10b      	bne.n	8005d9a <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8005d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	60fb      	str	r3, [r7, #12]
}
 8005d94:	bf00      	nop
 8005d96:	bf00      	nop
 8005d98:	e7fd      	b.n	8005d96 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8005d9a:	6a3b      	ldr	r3, [r7, #32]
 8005d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d9e:	61fb      	str	r3, [r7, #28]
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	69db      	ldr	r3, [r3, #28]
 8005da4:	6a3a      	ldr	r2, [r7, #32]
 8005da6:	6a12      	ldr	r2, [r2, #32]
 8005da8:	609a      	str	r2, [r3, #8]
 8005daa:	6a3b      	ldr	r3, [r7, #32]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	6a3a      	ldr	r2, [r7, #32]
 8005db0:	69d2      	ldr	r2, [r2, #28]
 8005db2:	605a      	str	r2, [r3, #4]
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	685a      	ldr	r2, [r3, #4]
 8005db8:	6a3b      	ldr	r3, [r7, #32]
 8005dba:	3318      	adds	r3, #24
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d103      	bne.n	8005dc8 <xTaskRemoveFromEventList+0x5c>
 8005dc0:	6a3b      	ldr	r3, [r7, #32]
 8005dc2:	6a1a      	ldr	r2, [r3, #32]
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	605a      	str	r2, [r3, #4]
 8005dc8:	6a3b      	ldr	r3, [r7, #32]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	629a      	str	r2, [r3, #40]	@ 0x28
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	1e5a      	subs	r2, r3, #1
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005dd8:	4b4f      	ldr	r3, [pc, #316]	@ (8005f18 <xTaskRemoveFromEventList+0x1ac>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d165      	bne.n	8005eac <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8005de0:	6a3b      	ldr	r3, [r7, #32]
 8005de2:	695b      	ldr	r3, [r3, #20]
 8005de4:	617b      	str	r3, [r7, #20]
 8005de6:	6a3b      	ldr	r3, [r7, #32]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	6a3a      	ldr	r2, [r7, #32]
 8005dec:	68d2      	ldr	r2, [r2, #12]
 8005dee:	609a      	str	r2, [r3, #8]
 8005df0:	6a3b      	ldr	r3, [r7, #32]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	6a3a      	ldr	r2, [r7, #32]
 8005df6:	6892      	ldr	r2, [r2, #8]
 8005df8:	605a      	str	r2, [r3, #4]
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	685a      	ldr	r2, [r3, #4]
 8005dfe:	6a3b      	ldr	r3, [r7, #32]
 8005e00:	3304      	adds	r3, #4
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d103      	bne.n	8005e0e <xTaskRemoveFromEventList+0xa2>
 8005e06:	6a3b      	ldr	r3, [r7, #32]
 8005e08:	68da      	ldr	r2, [r3, #12]
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	605a      	str	r2, [r3, #4]
 8005e0e:	6a3b      	ldr	r3, [r7, #32]
 8005e10:	2200      	movs	r2, #0
 8005e12:	615a      	str	r2, [r3, #20]
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	1e5a      	subs	r2, r3, #1
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8005e1e:	6a3b      	ldr	r3, [r7, #32]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f002 fe4b 	bl	8008abc <SEGGER_SYSVIEW_OnTaskStartReady>
 8005e26:	6a3b      	ldr	r3, [r7, #32]
 8005e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e2a:	4b3c      	ldr	r3, [pc, #240]	@ (8005f1c <xTaskRemoveFromEventList+0x1b0>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d903      	bls.n	8005e3a <xTaskRemoveFromEventList+0xce>
 8005e32:	6a3b      	ldr	r3, [r7, #32]
 8005e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e36:	4a39      	ldr	r2, [pc, #228]	@ (8005f1c <xTaskRemoveFromEventList+0x1b0>)
 8005e38:	6013      	str	r3, [r2, #0]
 8005e3a:	6a3b      	ldr	r3, [r7, #32]
 8005e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e3e:	4938      	ldr	r1, [pc, #224]	@ (8005f20 <xTaskRemoveFromEventList+0x1b4>)
 8005e40:	4613      	mov	r3, r2
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	4413      	add	r3, r2
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	440b      	add	r3, r1
 8005e4a:	3304      	adds	r3, #4
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	613b      	str	r3, [r7, #16]
 8005e50:	6a3b      	ldr	r3, [r7, #32]
 8005e52:	693a      	ldr	r2, [r7, #16]
 8005e54:	609a      	str	r2, [r3, #8]
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	689a      	ldr	r2, [r3, #8]
 8005e5a:	6a3b      	ldr	r3, [r7, #32]
 8005e5c:	60da      	str	r2, [r3, #12]
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	6a3a      	ldr	r2, [r7, #32]
 8005e64:	3204      	adds	r2, #4
 8005e66:	605a      	str	r2, [r3, #4]
 8005e68:	6a3b      	ldr	r3, [r7, #32]
 8005e6a:	1d1a      	adds	r2, r3, #4
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	609a      	str	r2, [r3, #8]
 8005e70:	6a3b      	ldr	r3, [r7, #32]
 8005e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e74:	4613      	mov	r3, r2
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	4413      	add	r3, r2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	4a28      	ldr	r2, [pc, #160]	@ (8005f20 <xTaskRemoveFromEventList+0x1b4>)
 8005e7e:	441a      	add	r2, r3
 8005e80:	6a3b      	ldr	r3, [r7, #32]
 8005e82:	615a      	str	r2, [r3, #20]
 8005e84:	6a3b      	ldr	r3, [r7, #32]
 8005e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e88:	4925      	ldr	r1, [pc, #148]	@ (8005f20 <xTaskRemoveFromEventList+0x1b4>)
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4413      	add	r3, r2
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	440b      	add	r3, r1
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	6a3a      	ldr	r2, [r7, #32]
 8005e98:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005e9a:	1c59      	adds	r1, r3, #1
 8005e9c:	4820      	ldr	r0, [pc, #128]	@ (8005f20 <xTaskRemoveFromEventList+0x1b4>)
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	4413      	add	r3, r2
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	4403      	add	r3, r0
 8005ea8:	6019      	str	r1, [r3, #0]
 8005eaa:	e01b      	b.n	8005ee4 <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005eac:	4b1d      	ldr	r3, [pc, #116]	@ (8005f24 <xTaskRemoveFromEventList+0x1b8>)
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	61bb      	str	r3, [r7, #24]
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	69ba      	ldr	r2, [r7, #24]
 8005eb6:	61da      	str	r2, [r3, #28]
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	689a      	ldr	r2, [r3, #8]
 8005ebc:	6a3b      	ldr	r3, [r7, #32]
 8005ebe:	621a      	str	r2, [r3, #32]
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	6a3a      	ldr	r2, [r7, #32]
 8005ec6:	3218      	adds	r2, #24
 8005ec8:	605a      	str	r2, [r3, #4]
 8005eca:	6a3b      	ldr	r3, [r7, #32]
 8005ecc:	f103 0218 	add.w	r2, r3, #24
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	609a      	str	r2, [r3, #8]
 8005ed4:	6a3b      	ldr	r3, [r7, #32]
 8005ed6:	4a13      	ldr	r2, [pc, #76]	@ (8005f24 <xTaskRemoveFromEventList+0x1b8>)
 8005ed8:	629a      	str	r2, [r3, #40]	@ 0x28
 8005eda:	4b12      	ldr	r3, [pc, #72]	@ (8005f24 <xTaskRemoveFromEventList+0x1b8>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	3301      	adds	r3, #1
 8005ee0:	4a10      	ldr	r2, [pc, #64]	@ (8005f24 <xTaskRemoveFromEventList+0x1b8>)
 8005ee2:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005ee4:	6a3b      	ldr	r3, [r7, #32]
 8005ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8005f28 <xTaskRemoveFromEventList+0x1bc>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d905      	bls.n	8005efe <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8005ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f2c <xTaskRemoveFromEventList+0x1c0>)
 8005ef8:	2201      	movs	r2, #1
 8005efa:	601a      	str	r2, [r3, #0]
 8005efc:	e001      	b.n	8005f02 <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 8005efe:	2300      	movs	r3, #0
 8005f00:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 8005f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f04:	4619      	mov	r1, r3
 8005f06:	20e4      	movs	r0, #228	@ 0xe4
 8005f08:	f002 fce0 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 8005f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3728      	adds	r7, #40	@ 0x28
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	20000384 	.word	0x20000384
 8005f1c:	20000364 	.word	0x20000364
 8005f20:	2000024c 	.word	0x2000024c
 8005f24:	2000031c 	.word	0x2000031c
 8005f28:	20000248 	.word	0x20000248
 8005f2c:	20000370 	.word	0x20000370

08005f30 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b082      	sub	sp, #8
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005f38:	4b07      	ldr	r3, [pc, #28]	@ (8005f58 <vTaskInternalSetTimeOutState+0x28>)
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8005f40:	4b06      	ldr	r3, [pc, #24]	@ (8005f5c <vTaskInternalSetTimeOutState+0x2c>)
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 8005f48:	20e7      	movs	r0, #231	@ 0xe7
 8005f4a:	f002 fc83 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005f4e:	bf00      	nop
 8005f50:	3708      	adds	r7, #8
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	20000374 	.word	0x20000374
 8005f5c:	20000360 	.word	0x20000360

08005f60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b088      	sub	sp, #32
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10b      	bne.n	8005f88 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f74:	f383 8811 	msr	BASEPRI, r3
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	613b      	str	r3, [r7, #16]
}
 8005f82:	bf00      	nop
 8005f84:	bf00      	nop
 8005f86:	e7fd      	b.n	8005f84 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10b      	bne.n	8005fa6 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8005f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	60fb      	str	r3, [r7, #12]
}
 8005fa0:	bf00      	nop
 8005fa2:	bf00      	nop
 8005fa4:	e7fd      	b.n	8005fa2 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8005fa6:	f000 fed5 	bl	8006d54 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8005faa:	4b21      	ldr	r3, [pc, #132]	@ (8006030 <xTaskCheckForTimeOut+0xd0>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	69ba      	ldr	r2, [r7, #24]
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fc2:	d102      	bne.n	8005fca <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	61fb      	str	r3, [r7, #28]
 8005fc8:	e026      	b.n	8006018 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	4b19      	ldr	r3, [pc, #100]	@ (8006034 <xTaskCheckForTimeOut+0xd4>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d00a      	beq.n	8005fec <xTaskCheckForTimeOut+0x8c>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	69ba      	ldr	r2, [r7, #24]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d305      	bcc.n	8005fec <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	601a      	str	r2, [r3, #0]
 8005fea:	e015      	b.n	8006018 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d20b      	bcs.n	800600e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	1ad2      	subs	r2, r2, r3
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7ff ff94 	bl	8005f30 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8006008:	2300      	movs	r3, #0
 800600a:	61fb      	str	r3, [r7, #28]
 800600c:	e004      	b.n	8006018 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2200      	movs	r2, #0
 8006012:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8006014:	2301      	movs	r3, #1
 8006016:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8006018:	f000 fece 	bl	8006db8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	4619      	mov	r1, r3
 8006020:	20e8      	movs	r0, #232	@ 0xe8
 8006022:	f002 fc53 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8006026:	69fb      	ldr	r3, [r7, #28]
}
 8006028:	4618      	mov	r0, r3
 800602a:	3720      	adds	r7, #32
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}
 8006030:	20000360 	.word	0x20000360
 8006034:	20000374 	.word	0x20000374

08006038 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006038:	b580      	push	{r7, lr}
 800603a:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800603c:	4b03      	ldr	r3, [pc, #12]	@ (800604c <vTaskMissedYield+0x14>)
 800603e:	2201      	movs	r2, #1
 8006040:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 8006042:	20e9      	movs	r0, #233	@ 0xe9
 8006044:	f002 fc06 	bl	8008854 <SEGGER_SYSVIEW_RecordEndCall>
}
 8006048:	bf00      	nop
 800604a:	bd80      	pop	{r7, pc}
 800604c:	20000370 	.word	0x20000370

08006050 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b082      	sub	sp, #8
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8006058:	f000 f852 	bl	8006100 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 800605c:	4b06      	ldr	r3, [pc, #24]	@ (8006078 <prvIdleTask+0x28>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2b01      	cmp	r3, #1
 8006062:	d9f9      	bls.n	8006058 <prvIdleTask+0x8>
            {
                taskYIELD();
 8006064:	4b05      	ldr	r3, [pc, #20]	@ (800607c <prvIdleTask+0x2c>)
 8006066:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800606a:	601a      	str	r2, [r3, #0]
 800606c:	f3bf 8f4f 	dsb	sy
 8006070:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8006074:	e7f0      	b.n	8006058 <prvIdleTask+0x8>
 8006076:	bf00      	nop
 8006078:	2000024c 	.word	0x2000024c
 800607c:	e000ed04 	.word	0xe000ed04

08006080 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b082      	sub	sp, #8
 8006084:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006086:	2300      	movs	r3, #0
 8006088:	607b      	str	r3, [r7, #4]
 800608a:	e00c      	b.n	80060a6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	4613      	mov	r3, r2
 8006090:	009b      	lsls	r3, r3, #2
 8006092:	4413      	add	r3, r2
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	4a12      	ldr	r2, [pc, #72]	@ (80060e0 <prvInitialiseTaskLists+0x60>)
 8006098:	4413      	add	r3, r2
 800609a:	4618      	mov	r0, r3
 800609c:	f7fe f9d0 	bl	8004440 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	3301      	adds	r3, #1
 80060a4:	607b      	str	r3, [r7, #4]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2b07      	cmp	r3, #7
 80060aa:	d9ef      	bls.n	800608c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80060ac:	480d      	ldr	r0, [pc, #52]	@ (80060e4 <prvInitialiseTaskLists+0x64>)
 80060ae:	f7fe f9c7 	bl	8004440 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80060b2:	480d      	ldr	r0, [pc, #52]	@ (80060e8 <prvInitialiseTaskLists+0x68>)
 80060b4:	f7fe f9c4 	bl	8004440 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80060b8:	480c      	ldr	r0, [pc, #48]	@ (80060ec <prvInitialiseTaskLists+0x6c>)
 80060ba:	f7fe f9c1 	bl	8004440 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80060be:	480c      	ldr	r0, [pc, #48]	@ (80060f0 <prvInitialiseTaskLists+0x70>)
 80060c0:	f7fe f9be 	bl	8004440 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80060c4:	480b      	ldr	r0, [pc, #44]	@ (80060f4 <prvInitialiseTaskLists+0x74>)
 80060c6:	f7fe f9bb 	bl	8004440 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80060ca:	4b0b      	ldr	r3, [pc, #44]	@ (80060f8 <prvInitialiseTaskLists+0x78>)
 80060cc:	4a05      	ldr	r2, [pc, #20]	@ (80060e4 <prvInitialiseTaskLists+0x64>)
 80060ce:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80060d0:	4b0a      	ldr	r3, [pc, #40]	@ (80060fc <prvInitialiseTaskLists+0x7c>)
 80060d2:	4a05      	ldr	r2, [pc, #20]	@ (80060e8 <prvInitialiseTaskLists+0x68>)
 80060d4:	601a      	str	r2, [r3, #0]
}
 80060d6:	bf00      	nop
 80060d8:	3708      	adds	r7, #8
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	2000024c 	.word	0x2000024c
 80060e4:	200002ec 	.word	0x200002ec
 80060e8:	20000300 	.word	0x20000300
 80060ec:	2000031c 	.word	0x2000031c
 80060f0:	20000330 	.word	0x20000330
 80060f4:	20000348 	.word	0x20000348
 80060f8:	20000314 	.word	0x20000314
 80060fc:	20000318 	.word	0x20000318

08006100 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b082      	sub	sp, #8
 8006104:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006106:	e019      	b.n	800613c <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8006108:	f000 fe24 	bl	8006d54 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800610c:	4b10      	ldr	r3, [pc, #64]	@ (8006150 <prvCheckTasksWaitingTermination+0x50>)
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	3304      	adds	r3, #4
 8006118:	4618      	mov	r0, r3
 800611a:	f7fe f9fd 	bl	8004518 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800611e:	4b0d      	ldr	r3, [pc, #52]	@ (8006154 <prvCheckTasksWaitingTermination+0x54>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	3b01      	subs	r3, #1
 8006124:	4a0b      	ldr	r2, [pc, #44]	@ (8006154 <prvCheckTasksWaitingTermination+0x54>)
 8006126:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8006128:	4b0b      	ldr	r3, [pc, #44]	@ (8006158 <prvCheckTasksWaitingTermination+0x58>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	3b01      	subs	r3, #1
 800612e:	4a0a      	ldr	r2, [pc, #40]	@ (8006158 <prvCheckTasksWaitingTermination+0x58>)
 8006130:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8006132:	f000 fe41 	bl	8006db8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f810 	bl	800615c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800613c:	4b06      	ldr	r3, [pc, #24]	@ (8006158 <prvCheckTasksWaitingTermination+0x58>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d1e1      	bne.n	8006108 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8006144:	bf00      	nop
 8006146:	bf00      	nop
 8006148:	3708      	adds	r7, #8
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	20000330 	.word	0x20000330
 8006154:	2000035c 	.word	0x2000035c
 8006158:	20000344 	.word	0x20000344

0800615c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	3354      	adds	r3, #84	@ 0x54
 8006168:	4618      	mov	r0, r3
 800616a:	f002 feb3 	bl	8008ed4 <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006174:	2b00      	cmp	r3, #0
 8006176:	d108      	bne.n	800618a <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800617c:	4618      	mov	r0, r3
 800617e:	f001 f849 	bl	8007214 <vPortFree>
                vPortFree( pxTCB );
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f001 f846 	bl	8007214 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8006188:	e019      	b.n	80061be <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006190:	2b01      	cmp	r3, #1
 8006192:	d103      	bne.n	800619c <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f001 f83d 	bl	8007214 <vPortFree>
    }
 800619a:	e010      	b.n	80061be <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d00b      	beq.n	80061be <prvDeleteTCB+0x62>
    __asm volatile
 80061a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061aa:	f383 8811 	msr	BASEPRI, r3
 80061ae:	f3bf 8f6f 	isb	sy
 80061b2:	f3bf 8f4f 	dsb	sy
 80061b6:	60fb      	str	r3, [r7, #12]
}
 80061b8:	bf00      	nop
 80061ba:	bf00      	nop
 80061bc:	e7fd      	b.n	80061ba <prvDeleteTCB+0x5e>
    }
 80061be:	bf00      	nop
 80061c0:	3710      	adds	r7, #16
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
	...

080061c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80061c8:	b480      	push	{r7}
 80061ca:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061cc:	4b0a      	ldr	r3, [pc, #40]	@ (80061f8 <prvResetNextTaskUnblockTime+0x30>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d104      	bne.n	80061e0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80061d6:	4b09      	ldr	r3, [pc, #36]	@ (80061fc <prvResetNextTaskUnblockTime+0x34>)
 80061d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80061dc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80061de:	e005      	b.n	80061ec <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80061e0:	4b05      	ldr	r3, [pc, #20]	@ (80061f8 <prvResetNextTaskUnblockTime+0x30>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a04      	ldr	r2, [pc, #16]	@ (80061fc <prvResetNextTaskUnblockTime+0x34>)
 80061ea:	6013      	str	r3, [r2, #0]
}
 80061ec:	bf00      	nop
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
 80061f6:	bf00      	nop
 80061f8:	20000314 	.word	0x20000314
 80061fc:	2000037c 	.word	0x2000037c

08006200 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8006200:	b580      	push	{r7, lr}
 8006202:	b082      	sub	sp, #8
 8006204:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8006206:	4b0d      	ldr	r3, [pc, #52]	@ (800623c <xTaskGetSchedulerState+0x3c>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d102      	bne.n	8006214 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800620e:	2301      	movs	r3, #1
 8006210:	607b      	str	r3, [r7, #4]
 8006212:	e008      	b.n	8006226 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006214:	4b0a      	ldr	r3, [pc, #40]	@ (8006240 <xTaskGetSchedulerState+0x40>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d102      	bne.n	8006222 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 800621c:	2302      	movs	r3, #2
 800621e:	607b      	str	r3, [r7, #4]
 8006220:	e001      	b.n	8006226 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8006222:	2300      	movs	r3, #0
 8006224:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4619      	mov	r1, r3
 800622a:	20f5      	movs	r0, #245	@ 0xf5
 800622c:	f002 fb4e 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8006230:	687b      	ldr	r3, [r7, #4]
    }
 8006232:	4618      	mov	r0, r3
 8006234:	3708      	adds	r7, #8
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	20000368 	.word	0x20000368
 8006240:	20000384 	.word	0x20000384

08006244 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8006244:	b580      	push	{r7, lr}
 8006246:	b088      	sub	sp, #32
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8006250:	2300      	movs	r3, #0
 8006252:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	f000 8087 	beq.w	800636a <xTaskPriorityDisinherit+0x126>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800625c:	4b48      	ldr	r3, [pc, #288]	@ (8006380 <xTaskPriorityDisinherit+0x13c>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	69ba      	ldr	r2, [r7, #24]
 8006262:	429a      	cmp	r2, r3
 8006264:	d00b      	beq.n	800627e <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 8006266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626a:	f383 8811 	msr	BASEPRI, r3
 800626e:	f3bf 8f6f 	isb	sy
 8006272:	f3bf 8f4f 	dsb	sy
 8006276:	613b      	str	r3, [r7, #16]
}
 8006278:	bf00      	nop
 800627a:	bf00      	nop
 800627c:	e7fd      	b.n	800627a <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006282:	2b00      	cmp	r3, #0
 8006284:	d10b      	bne.n	800629e <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 8006286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800628a:	f383 8811 	msr	BASEPRI, r3
 800628e:	f3bf 8f6f 	isb	sy
 8006292:	f3bf 8f4f 	dsb	sy
 8006296:	60fb      	str	r3, [r7, #12]
}
 8006298:	bf00      	nop
 800629a:	bf00      	nop
 800629c:	e7fd      	b.n	800629a <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 800629e:	69bb      	ldr	r3, [r7, #24]
 80062a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062a2:	1e5a      	subs	r2, r3, #1
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d05a      	beq.n	800636a <xTaskPriorityDisinherit+0x126>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80062b4:	69bb      	ldr	r3, [r7, #24]
 80062b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d156      	bne.n	800636a <xTaskPriorityDisinherit+0x126>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	3304      	adds	r3, #4
 80062c0:	4618      	mov	r0, r3
 80062c2:	f7fe f929 	bl	8004518 <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80062c6:	69bb      	ldr	r3, [r7, #24]
 80062c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80062ca:	69bb      	ldr	r3, [r7, #24]
 80062cc:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062d2:	f1c3 0208 	rsb	r2, r3, #8
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80062da:	69bb      	ldr	r3, [r7, #24]
 80062dc:	4618      	mov	r0, r3
 80062de:	f002 fbed 	bl	8008abc <SEGGER_SYSVIEW_OnTaskStartReady>
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062e6:	4b27      	ldr	r3, [pc, #156]	@ (8006384 <xTaskPriorityDisinherit+0x140>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	d903      	bls.n	80062f6 <xTaskPriorityDisinherit+0xb2>
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f2:	4a24      	ldr	r2, [pc, #144]	@ (8006384 <xTaskPriorityDisinherit+0x140>)
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062fa:	4923      	ldr	r1, [pc, #140]	@ (8006388 <xTaskPriorityDisinherit+0x144>)
 80062fc:	4613      	mov	r3, r2
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	4413      	add	r3, r2
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	440b      	add	r3, r1
 8006306:	3304      	adds	r3, #4
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	617b      	str	r3, [r7, #20]
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	609a      	str	r2, [r3, #8]
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	689a      	ldr	r2, [r3, #8]
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	60da      	str	r2, [r3, #12]
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	69ba      	ldr	r2, [r7, #24]
 8006320:	3204      	adds	r2, #4
 8006322:	605a      	str	r2, [r3, #4]
 8006324:	69bb      	ldr	r3, [r7, #24]
 8006326:	1d1a      	adds	r2, r3, #4
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	609a      	str	r2, [r3, #8]
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006330:	4613      	mov	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4413      	add	r3, r2
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	4a13      	ldr	r2, [pc, #76]	@ (8006388 <xTaskPriorityDisinherit+0x144>)
 800633a:	441a      	add	r2, r3
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	615a      	str	r2, [r3, #20]
 8006340:	69bb      	ldr	r3, [r7, #24]
 8006342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006344:	4910      	ldr	r1, [pc, #64]	@ (8006388 <xTaskPriorityDisinherit+0x144>)
 8006346:	4613      	mov	r3, r2
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	4413      	add	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	440b      	add	r3, r1
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	69ba      	ldr	r2, [r7, #24]
 8006354:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006356:	1c59      	adds	r1, r3, #1
 8006358:	480b      	ldr	r0, [pc, #44]	@ (8006388 <xTaskPriorityDisinherit+0x144>)
 800635a:	4613      	mov	r3, r2
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	4413      	add	r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	4403      	add	r3, r0
 8006364:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8006366:	2301      	movs	r3, #1
 8006368:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	4619      	mov	r1, r3
 800636e:	20f7      	movs	r0, #247	@ 0xf7
 8006370:	f002 faac 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8006374:	69fb      	ldr	r3, [r7, #28]
    }
 8006376:	4618      	mov	r0, r3
 8006378:	3720      	adds	r7, #32
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	20000248 	.word	0x20000248
 8006384:	20000364 	.word	0x20000364
 8006388:	2000024c 	.word	0x2000024c

0800638c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b088      	sub	sp, #32
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8006396:	4b35      	ldr	r3, [pc, #212]	@ (800646c <prvAddCurrentTaskToDelayedList+0xe0>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800639c:	4b34      	ldr	r3, [pc, #208]	@ (8006470 <prvAddCurrentTaskToDelayedList+0xe4>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 80063a2:	4b34      	ldr	r3, [pc, #208]	@ (8006474 <prvAddCurrentTaskToDelayedList+0xe8>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80063a8:	4b33      	ldr	r3, [pc, #204]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	3304      	adds	r3, #4
 80063ae:	4618      	mov	r0, r3
 80063b0:	f7fe f8b2 	bl	8004518 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063ba:	d124      	bne.n	8006406 <prvAddCurrentTaskToDelayedList+0x7a>
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d021      	beq.n	8006406 <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063c2:	4b2e      	ldr	r3, [pc, #184]	@ (800647c <prvAddCurrentTaskToDelayedList+0xf0>)
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	613b      	str	r3, [r7, #16]
 80063c8:	4b2b      	ldr	r3, [pc, #172]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	609a      	str	r2, [r3, #8]
 80063d0:	4b29      	ldr	r3, [pc, #164]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	6892      	ldr	r2, [r2, #8]
 80063d8:	60da      	str	r2, [r3, #12]
 80063da:	4b27      	ldr	r3, [pc, #156]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	3204      	adds	r2, #4
 80063e4:	605a      	str	r2, [r3, #4]
 80063e6:	4b24      	ldr	r3, [pc, #144]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	1d1a      	adds	r2, r3, #4
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	609a      	str	r2, [r3, #8]
 80063f0:	4b21      	ldr	r3, [pc, #132]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a21      	ldr	r2, [pc, #132]	@ (800647c <prvAddCurrentTaskToDelayedList+0xf0>)
 80063f6:	615a      	str	r2, [r3, #20]
 80063f8:	4b20      	ldr	r3, [pc, #128]	@ (800647c <prvAddCurrentTaskToDelayedList+0xf0>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	3301      	adds	r3, #1
 80063fe:	4a1f      	ldr	r2, [pc, #124]	@ (800647c <prvAddCurrentTaskToDelayedList+0xf0>)
 8006400:	6013      	str	r3, [r2, #0]
 8006402:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8006404:	e02e      	b.n	8006464 <prvAddCurrentTaskToDelayedList+0xd8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8006406:	69fa      	ldr	r2, [r7, #28]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	4413      	add	r3, r2
 800640c:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800640e:	4b1a      	ldr	r3, [pc, #104]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	429a      	cmp	r2, r3
 800641c:	d20d      	bcs.n	800643a <prvAddCurrentTaskToDelayedList+0xae>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800641e:	4b16      	ldr	r3, [pc, #88]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	2104      	movs	r1, #4
 8006424:	4618      	mov	r0, r3
 8006426:	f002 fb8b 	bl	8008b40 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800642a:	4b13      	ldr	r3, [pc, #76]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	3304      	adds	r3, #4
 8006430:	4619      	mov	r1, r3
 8006432:	6978      	ldr	r0, [r7, #20]
 8006434:	f7fe f835 	bl	80044a2 <vListInsert>
}
 8006438:	e014      	b.n	8006464 <prvAddCurrentTaskToDelayedList+0xd8>
                traceMOVED_TASK_TO_DELAYED_LIST();
 800643a:	4b0f      	ldr	r3, [pc, #60]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	2104      	movs	r1, #4
 8006440:	4618      	mov	r0, r3
 8006442:	f002 fb7d 	bl	8008b40 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8006446:	4b0c      	ldr	r3, [pc, #48]	@ (8006478 <prvAddCurrentTaskToDelayedList+0xec>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	3304      	adds	r3, #4
 800644c:	4619      	mov	r1, r3
 800644e:	69b8      	ldr	r0, [r7, #24]
 8006450:	f7fe f827 	bl	80044a2 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8006454:	4b0a      	ldr	r3, [pc, #40]	@ (8006480 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	429a      	cmp	r2, r3
 800645c:	d202      	bcs.n	8006464 <prvAddCurrentTaskToDelayedList+0xd8>
                    xNextTaskUnblockTime = xTimeToWake;
 800645e:	4a08      	ldr	r2, [pc, #32]	@ (8006480 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6013      	str	r3, [r2, #0]
}
 8006464:	bf00      	nop
 8006466:	3720      	adds	r7, #32
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	20000360 	.word	0x20000360
 8006470:	20000314 	.word	0x20000314
 8006474:	20000318 	.word	0x20000318
 8006478:	20000248 	.word	0x20000248
 800647c:	20000348 	.word	0x20000348
 8006480:	2000037c 	.word	0x2000037c

08006484 <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	4a07      	ldr	r2, [pc, #28]	@ (80064b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8006494:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	4a06      	ldr	r2, [pc, #24]	@ (80064b4 <vApplicationGetIdleTaskMemory+0x30>)
 800649a:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2280      	movs	r2, #128	@ 0x80
 80064a0:	601a      	str	r2, [r3, #0]
    }
 80064a2:	bf00      	nop
 80064a4:	3714      	adds	r7, #20
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	20000388 	.word	0x20000388
 80064b4:	20000430 	.word	0x20000430

080064b8 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 80064b8:	b480      	push	{r7}
 80064ba:	b085      	sub	sp, #20
 80064bc:	af00      	add	r7, sp, #0
 80064be:	60f8      	str	r0, [r7, #12]
 80064c0:	60b9      	str	r1, [r7, #8]
 80064c2:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	4a07      	ldr	r2, [pc, #28]	@ (80064e4 <vApplicationGetTimerTaskMemory+0x2c>)
 80064c8:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	4a06      	ldr	r2, [pc, #24]	@ (80064e8 <vApplicationGetTimerTaskMemory+0x30>)
 80064ce:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80064d6:	601a      	str	r2, [r3, #0]
    }
 80064d8:	bf00      	nop
 80064da:	3714      	adds	r7, #20
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr
 80064e4:	20000630 	.word	0x20000630
 80064e8:	200006d8 	.word	0x200006d8

080064ec <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b08a      	sub	sp, #40	@ 0x28
 80064f0:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 80064f2:	2300      	movs	r3, #0
 80064f4:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80064f6:	f000 fa71 	bl	80069dc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80064fa:	4b20      	ldr	r3, [pc, #128]	@ (800657c <xTimerCreateTimerTask+0x90>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d021      	beq.n	8006546 <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8006502:	2300      	movs	r3, #0
 8006504:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 8006506:	2300      	movs	r3, #0
 8006508:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 800650a:	1d3a      	adds	r2, r7, #4
 800650c:	f107 0108 	add.w	r1, r7, #8
 8006510:	f107 030c 	add.w	r3, r7, #12
 8006514:	4618      	mov	r0, r3
 8006516:	f7ff ffcf 	bl	80064b8 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800651a:	6879      	ldr	r1, [r7, #4]
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	9202      	str	r2, [sp, #8]
 8006522:	9301      	str	r3, [sp, #4]
 8006524:	2302      	movs	r3, #2
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	2300      	movs	r3, #0
 800652a:	460a      	mov	r2, r1
 800652c:	4914      	ldr	r1, [pc, #80]	@ (8006580 <xTimerCreateTimerTask+0x94>)
 800652e:	4815      	ldr	r0, [pc, #84]	@ (8006584 <xTimerCreateTimerTask+0x98>)
 8006530:	f7fe fd96 	bl	8005060 <xTaskCreateStatic>
 8006534:	4603      	mov	r3, r0
 8006536:	4a14      	ldr	r2, [pc, #80]	@ (8006588 <xTimerCreateTimerTask+0x9c>)
 8006538:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 800653a:	4b13      	ldr	r3, [pc, #76]	@ (8006588 <xTimerCreateTimerTask+0x9c>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d001      	beq.n	8006546 <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8006542:	2301      	movs	r3, #1
 8006544:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10b      	bne.n	8006564 <xTimerCreateTimerTask+0x78>
    __asm volatile
 800654c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006550:	f383 8811 	msr	BASEPRI, r3
 8006554:	f3bf 8f6f 	isb	sy
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	613b      	str	r3, [r7, #16]
}
 800655e:	bf00      	nop
 8006560:	bf00      	nop
 8006562:	e7fd      	b.n	8006560 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	4619      	mov	r1, r3
 8006568:	f44f 7084 	mov.w	r0, #264	@ 0x108
 800656c:	f002 f9ae 	bl	80088cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8006570:	697b      	ldr	r3, [r7, #20]
    }
 8006572:	4618      	mov	r0, r3
 8006574:	3718      	adds	r7, #24
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	20000b08 	.word	0x20000b08
 8006580:	0800919c 	.word	0x0800919c
 8006584:	08006631 	.word	0x08006631
 8006588:	20000b0c 	.word	0x20000b0c

0800658c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800658c:	b580      	push	{r7, lr}
 800658e:	b084      	sub	sp, #16
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8006598:	e008      	b.n	80065ac <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	68ba      	ldr	r2, [r7, #8]
 80065a0:	4413      	add	r3, r2
 80065a2:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6a1b      	ldr	r3, [r3, #32]
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	699a      	ldr	r2, [r3, #24]
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	18d1      	adds	r1, r2, r3
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	687a      	ldr	r2, [r7, #4]
 80065b8:	68f8      	ldr	r0, [r7, #12]
 80065ba:	f000 f8df 	bl	800677c <prvInsertTimerInActiveList>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1ea      	bne.n	800659a <prvReloadTimer+0xe>
        }
    }
 80065c4:	bf00      	nop
 80065c6:	bf00      	nop
 80065c8:	3710      	adds	r7, #16
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
	...

080065d0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065da:	4b14      	ldr	r3, [pc, #80]	@ (800662c <prvProcessExpiredTimer+0x5c>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	3304      	adds	r3, #4
 80065e8:	4618      	mov	r0, r3
 80065ea:	f7fd ff95 	bl	8004518 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065f4:	f003 0304 	and.w	r3, r3, #4
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d005      	beq.n	8006608 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80065fc:	683a      	ldr	r2, [r7, #0]
 80065fe:	6879      	ldr	r1, [r7, #4]
 8006600:	68f8      	ldr	r0, [r7, #12]
 8006602:	f7ff ffc3 	bl	800658c <prvReloadTimer>
 8006606:	e008      	b.n	800661a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800660e:	f023 0301 	bic.w	r3, r3, #1
 8006612:	b2da      	uxtb	r2, r3
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	4798      	blx	r3
    }
 8006622:	bf00      	nop
 8006624:	3710      	adds	r7, #16
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	20000b00 	.word	0x20000b00

08006630 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006638:	f107 0308 	add.w	r3, r7, #8
 800663c:	4618      	mov	r0, r3
 800663e:	f000 f859 	bl	80066f4 <prvGetNextExpireTime>
 8006642:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	4619      	mov	r1, r3
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f000 f805 	bl	8006658 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800664e:	f000 f8d7 	bl	8006800 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006652:	bf00      	nop
 8006654:	e7f0      	b.n	8006638 <prvTimerTask+0x8>
	...

08006658 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8006662:	f7ff f83f 	bl	80056e4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006666:	f107 0308 	add.w	r3, r7, #8
 800666a:	4618      	mov	r0, r3
 800666c:	f000 f866 	bl	800673c <prvSampleTimeNow>
 8006670:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d130      	bne.n	80066da <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10a      	bne.n	8006694 <prvProcessTimerOrBlockTask+0x3c>
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	429a      	cmp	r2, r3
 8006684:	d806      	bhi.n	8006694 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8006686:	f7ff f83b 	bl	8005700 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800668a:	68f9      	ldr	r1, [r7, #12]
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f7ff ff9f 	bl	80065d0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8006692:	e024      	b.n	80066de <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d008      	beq.n	80066ac <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800669a:	4b13      	ldr	r3, [pc, #76]	@ (80066e8 <prvProcessTimerOrBlockTask+0x90>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d101      	bne.n	80066a8 <prvProcessTimerOrBlockTask+0x50>
 80066a4:	2301      	movs	r3, #1
 80066a6:	e000      	b.n	80066aa <prvProcessTimerOrBlockTask+0x52>
 80066a8:	2300      	movs	r3, #0
 80066aa:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80066ac:	4b0f      	ldr	r3, [pc, #60]	@ (80066ec <prvProcessTimerOrBlockTask+0x94>)
 80066ae:	6818      	ldr	r0, [r3, #0]
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	683a      	ldr	r2, [r7, #0]
 80066b8:	4619      	mov	r1, r3
 80066ba:	f7fe fc39 	bl	8004f30 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80066be:	f7ff f81f 	bl	8005700 <xTaskResumeAll>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d10a      	bne.n	80066de <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 80066c8:	4b09      	ldr	r3, [pc, #36]	@ (80066f0 <prvProcessTimerOrBlockTask+0x98>)
 80066ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066ce:	601a      	str	r2, [r3, #0]
 80066d0:	f3bf 8f4f 	dsb	sy
 80066d4:	f3bf 8f6f 	isb	sy
    }
 80066d8:	e001      	b.n	80066de <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80066da:	f7ff f811 	bl	8005700 <xTaskResumeAll>
    }
 80066de:	bf00      	nop
 80066e0:	3710      	adds	r7, #16
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	20000b04 	.word	0x20000b04
 80066ec:	20000b08 	.word	0x20000b08
 80066f0:	e000ed04 	.word	0xe000ed04

080066f4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80066fc:	4b0e      	ldr	r3, [pc, #56]	@ (8006738 <prvGetNextExpireTime+0x44>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d101      	bne.n	800670a <prvGetNextExpireTime+0x16>
 8006706:	2201      	movs	r2, #1
 8006708:	e000      	b.n	800670c <prvGetNextExpireTime+0x18>
 800670a:	2200      	movs	r2, #0
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d105      	bne.n	8006724 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006718:	4b07      	ldr	r3, [pc, #28]	@ (8006738 <prvGetNextExpireTime+0x44>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	60fb      	str	r3, [r7, #12]
 8006722:	e001      	b.n	8006728 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8006724:	2300      	movs	r3, #0
 8006726:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8006728:	68fb      	ldr	r3, [r7, #12]
    }
 800672a:	4618      	mov	r0, r3
 800672c:	3714      	adds	r7, #20
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr
 8006736:	bf00      	nop
 8006738:	20000b00 	.word	0x20000b00

0800673c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8006744:	f7ff f8ee 	bl	8005924 <xTaskGetTickCount>
 8006748:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800674a:	4b0b      	ldr	r3, [pc, #44]	@ (8006778 <prvSampleTimeNow+0x3c>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	429a      	cmp	r2, r3
 8006752:	d205      	bcs.n	8006760 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8006754:	f000 f91c 	bl	8006990 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	601a      	str	r2, [r3, #0]
 800675e:	e002      	b.n	8006766 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8006766:	4a04      	ldr	r2, [pc, #16]	@ (8006778 <prvSampleTimeNow+0x3c>)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800676c:	68fb      	ldr	r3, [r7, #12]
    }
 800676e:	4618      	mov	r0, r3
 8006770:	3710      	adds	r7, #16
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	20000b10 	.word	0x20000b10

0800677c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800677c:	b580      	push	{r7, lr}
 800677e:	b086      	sub	sp, #24
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
 8006788:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800678a:	2300      	movs	r3, #0
 800678c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	68ba      	ldr	r2, [r7, #8]
 8006792:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	68fa      	ldr	r2, [r7, #12]
 8006798:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800679a:	68ba      	ldr	r2, [r7, #8]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	429a      	cmp	r2, r3
 80067a0:	d812      	bhi.n	80067c8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 80067a2:	687a      	ldr	r2, [r7, #4]
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	1ad2      	subs	r2, r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d302      	bcc.n	80067b6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80067b0:	2301      	movs	r3, #1
 80067b2:	617b      	str	r3, [r7, #20]
 80067b4:	e01b      	b.n	80067ee <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80067b6:	4b10      	ldr	r3, [pc, #64]	@ (80067f8 <prvInsertTimerInActiveList+0x7c>)
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	3304      	adds	r3, #4
 80067be:	4619      	mov	r1, r3
 80067c0:	4610      	mov	r0, r2
 80067c2:	f7fd fe6e 	bl	80044a2 <vListInsert>
 80067c6:	e012      	b.n	80067ee <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d206      	bcs.n	80067de <prvInsertTimerInActiveList+0x62>
 80067d0:	68ba      	ldr	r2, [r7, #8]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d302      	bcc.n	80067de <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80067d8:	2301      	movs	r3, #1
 80067da:	617b      	str	r3, [r7, #20]
 80067dc:	e007      	b.n	80067ee <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80067de:	4b07      	ldr	r3, [pc, #28]	@ (80067fc <prvInsertTimerInActiveList+0x80>)
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	3304      	adds	r3, #4
 80067e6:	4619      	mov	r1, r3
 80067e8:	4610      	mov	r0, r2
 80067ea:	f7fd fe5a 	bl	80044a2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80067ee:	697b      	ldr	r3, [r7, #20]
    }
 80067f0:	4618      	mov	r0, r3
 80067f2:	3718      	adds	r7, #24
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	20000b04 	.word	0x20000b04
 80067fc:	20000b00 	.word	0x20000b00

08006800 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8006800:	b580      	push	{r7, lr}
 8006802:	b088      	sub	sp, #32
 8006804:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8006806:	f107 0308 	add.w	r3, r7, #8
 800680a:	2200      	movs	r2, #0
 800680c:	601a      	str	r2, [r3, #0]
 800680e:	605a      	str	r2, [r3, #4]
 8006810:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8006812:	e0a9      	b.n	8006968 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	f2c0 80a6 	blt.w	8006968 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d004      	beq.n	8006832 <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	3304      	adds	r3, #4
 800682c:	4618      	mov	r0, r3
 800682e:	f7fd fe73 	bl	8004518 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006832:	1d3b      	adds	r3, r7, #4
 8006834:	4618      	mov	r0, r3
 8006836:	f7ff ff81 	bl	800673c <prvSampleTimeNow>
 800683a:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	3b01      	subs	r3, #1
 8006840:	2b08      	cmp	r3, #8
 8006842:	f200 808e 	bhi.w	8006962 <prvProcessReceivedCommands+0x162>
 8006846:	a201      	add	r2, pc, #4	@ (adr r2, 800684c <prvProcessReceivedCommands+0x4c>)
 8006848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684c:	08006871 	.word	0x08006871
 8006850:	08006871 	.word	0x08006871
 8006854:	080068d9 	.word	0x080068d9
 8006858:	080068ed 	.word	0x080068ed
 800685c:	08006939 	.word	0x08006939
 8006860:	08006871 	.word	0x08006871
 8006864:	08006871 	.word	0x08006871
 8006868:	080068d9 	.word	0x080068d9
 800686c:	080068ed 	.word	0x080068ed
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006876:	f043 0301 	orr.w	r3, r3, #1
 800687a:	b2da      	uxtb	r2, r3
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	699b      	ldr	r3, [r3, #24]
 8006888:	18d1      	adds	r1, r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	69ba      	ldr	r2, [r7, #24]
 800688e:	69f8      	ldr	r0, [r7, #28]
 8006890:	f7ff ff74 	bl	800677c <prvInsertTimerInActiveList>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d065      	beq.n	8006966 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068a0:	f003 0304 	and.w	r3, r3, #4
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d009      	beq.n	80068bc <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80068a8:	68fa      	ldr	r2, [r7, #12]
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	699b      	ldr	r3, [r3, #24]
 80068ae:	4413      	add	r3, r2
 80068b0:	69ba      	ldr	r2, [r7, #24]
 80068b2:	4619      	mov	r1, r3
 80068b4:	69f8      	ldr	r0, [r7, #28]
 80068b6:	f7ff fe69 	bl	800658c <prvReloadTimer>
 80068ba:	e008      	b.n	80068ce <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068c2:	f023 0301 	bic.w	r3, r3, #1
 80068c6:	b2da      	uxtb	r2, r3
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	69f8      	ldr	r0, [r7, #28]
 80068d4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80068d6:	e046      	b.n	8006966 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068de:	f023 0301 	bic.w	r3, r3, #1
 80068e2:	b2da      	uxtb	r2, r3
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80068ea:	e03d      	b.n	8006968 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068f2:	f043 0301 	orr.w	r3, r3, #1
 80068f6:	b2da      	uxtb	r2, r3
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80068fe:	68fa      	ldr	r2, [r7, #12]
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	699b      	ldr	r3, [r3, #24]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10b      	bne.n	8006924 <prvProcessReceivedCommands+0x124>
    __asm volatile
 800690c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006910:	f383 8811 	msr	BASEPRI, r3
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	617b      	str	r3, [r7, #20]
}
 800691e:	bf00      	nop
 8006920:	bf00      	nop
 8006922:	e7fd      	b.n	8006920 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006924:	69fb      	ldr	r3, [r7, #28]
 8006926:	699a      	ldr	r2, [r3, #24]
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	18d1      	adds	r1, r2, r3
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	69ba      	ldr	r2, [r7, #24]
 8006930:	69f8      	ldr	r0, [r7, #28]
 8006932:	f7ff ff23 	bl	800677c <prvInsertTimerInActiveList>
                        break;
 8006936:	e017      	b.n	8006968 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800693e:	f003 0302 	and.w	r3, r3, #2
 8006942:	2b00      	cmp	r3, #0
 8006944:	d103      	bne.n	800694e <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 8006946:	69f8      	ldr	r0, [r7, #28]
 8006948:	f000 fc64 	bl	8007214 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800694c:	e00c      	b.n	8006968 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006954:	f023 0301 	bic.w	r3, r3, #1
 8006958:	b2da      	uxtb	r2, r3
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006960:	e002      	b.n	8006968 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 8006962:	bf00      	nop
 8006964:	e000      	b.n	8006968 <prvProcessReceivedCommands+0x168>
                        break;
 8006966:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8006968:	4b08      	ldr	r3, [pc, #32]	@ (800698c <prvProcessReceivedCommands+0x18c>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f107 0108 	add.w	r1, r7, #8
 8006970:	2200      	movs	r2, #0
 8006972:	4618      	mov	r0, r3
 8006974:	f7fe f88e 	bl	8004a94 <xQueueReceive>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	f47f af4a 	bne.w	8006814 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8006980:	bf00      	nop
 8006982:	bf00      	nop
 8006984:	3720      	adds	r7, #32
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	20000b08 	.word	0x20000b08

08006990 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8006990:	b580      	push	{r7, lr}
 8006992:	b082      	sub	sp, #8
 8006994:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006996:	e009      	b.n	80069ac <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006998:	4b0e      	ldr	r3, [pc, #56]	@ (80069d4 <prvSwitchTimerLists+0x44>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80069a2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80069a6:	6838      	ldr	r0, [r7, #0]
 80069a8:	f7ff fe12 	bl	80065d0 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80069ac:	4b09      	ldr	r3, [pc, #36]	@ (80069d4 <prvSwitchTimerLists+0x44>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1f0      	bne.n	8006998 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80069b6:	4b07      	ldr	r3, [pc, #28]	@ (80069d4 <prvSwitchTimerLists+0x44>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80069bc:	4b06      	ldr	r3, [pc, #24]	@ (80069d8 <prvSwitchTimerLists+0x48>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a04      	ldr	r2, [pc, #16]	@ (80069d4 <prvSwitchTimerLists+0x44>)
 80069c2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80069c4:	4a04      	ldr	r2, [pc, #16]	@ (80069d8 <prvSwitchTimerLists+0x48>)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6013      	str	r3, [r2, #0]
    }
 80069ca:	bf00      	nop
 80069cc:	3708      	adds	r7, #8
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop
 80069d4:	20000b00 	.word	0x20000b00
 80069d8:	20000b04 	.word	0x20000b04

080069dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80069dc:	b580      	push	{r7, lr}
 80069de:	b082      	sub	sp, #8
 80069e0:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80069e2:	f000 f9b7 	bl	8006d54 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80069e6:	4b15      	ldr	r3, [pc, #84]	@ (8006a3c <prvCheckForValidListAndQueue+0x60>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d120      	bne.n	8006a30 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 80069ee:	4814      	ldr	r0, [pc, #80]	@ (8006a40 <prvCheckForValidListAndQueue+0x64>)
 80069f0:	f7fd fd26 	bl	8004440 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80069f4:	4813      	ldr	r0, [pc, #76]	@ (8006a44 <prvCheckForValidListAndQueue+0x68>)
 80069f6:	f7fd fd23 	bl	8004440 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80069fa:	4b13      	ldr	r3, [pc, #76]	@ (8006a48 <prvCheckForValidListAndQueue+0x6c>)
 80069fc:	4a10      	ldr	r2, [pc, #64]	@ (8006a40 <prvCheckForValidListAndQueue+0x64>)
 80069fe:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8006a00:	4b12      	ldr	r3, [pc, #72]	@ (8006a4c <prvCheckForValidListAndQueue+0x70>)
 8006a02:	4a10      	ldr	r2, [pc, #64]	@ (8006a44 <prvCheckForValidListAndQueue+0x68>)
 8006a04:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006a06:	2300      	movs	r3, #0
 8006a08:	9300      	str	r3, [sp, #0]
 8006a0a:	4b11      	ldr	r3, [pc, #68]	@ (8006a50 <prvCheckForValidListAndQueue+0x74>)
 8006a0c:	4a11      	ldr	r2, [pc, #68]	@ (8006a54 <prvCheckForValidListAndQueue+0x78>)
 8006a0e:	210c      	movs	r1, #12
 8006a10:	200a      	movs	r0, #10
 8006a12:	f7fd fe47 	bl	80046a4 <xQueueGenericCreateStatic>
 8006a16:	4603      	mov	r3, r0
 8006a18:	4a08      	ldr	r2, [pc, #32]	@ (8006a3c <prvCheckForValidListAndQueue+0x60>)
 8006a1a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8006a1c:	4b07      	ldr	r3, [pc, #28]	@ (8006a3c <prvCheckForValidListAndQueue+0x60>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d005      	beq.n	8006a30 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006a24:	4b05      	ldr	r3, [pc, #20]	@ (8006a3c <prvCheckForValidListAndQueue+0x60>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	490b      	ldr	r1, [pc, #44]	@ (8006a58 <prvCheckForValidListAndQueue+0x7c>)
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7fe fa30 	bl	8004e90 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006a30:	f000 f9c2 	bl	8006db8 <vPortExitCritical>
    }
 8006a34:	bf00      	nop
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	20000b08 	.word	0x20000b08
 8006a40:	20000ad8 	.word	0x20000ad8
 8006a44:	20000aec 	.word	0x20000aec
 8006a48:	20000b00 	.word	0x20000b00
 8006a4c:	20000b04 	.word	0x20000b04
 8006a50:	20000b8c 	.word	0x20000b8c
 8006a54:	20000b14 	.word	0x20000b14
 8006a58:	080091a4 	.word	0x080091a4

08006a5c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b085      	sub	sp, #20
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	3b04      	subs	r3, #4
 8006a6c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006a74:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	3b04      	subs	r3, #4
 8006a7a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	f023 0201 	bic.w	r2, r3, #1
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	3b04      	subs	r3, #4
 8006a8a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8006a8c:	4a0c      	ldr	r2, [pc, #48]	@ (8006ac0 <pxPortInitialiseStack+0x64>)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	3b14      	subs	r3, #20
 8006a96:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	3b04      	subs	r3, #4
 8006aa2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f06f 0202 	mvn.w	r2, #2
 8006aaa:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	3b20      	subs	r3, #32
 8006ab0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3714      	adds	r7, #20
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr
 8006ac0:	08006ac5 	.word	0x08006ac5

08006ac4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b085      	sub	sp, #20
 8006ac8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8006aca:	2300      	movs	r3, #0
 8006acc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8006ace:	4b13      	ldr	r3, [pc, #76]	@ (8006b1c <prvTaskExitError+0x58>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ad6:	d00b      	beq.n	8006af0 <prvTaskExitError+0x2c>
    __asm volatile
 8006ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006adc:	f383 8811 	msr	BASEPRI, r3
 8006ae0:	f3bf 8f6f 	isb	sy
 8006ae4:	f3bf 8f4f 	dsb	sy
 8006ae8:	60fb      	str	r3, [r7, #12]
}
 8006aea:	bf00      	nop
 8006aec:	bf00      	nop
 8006aee:	e7fd      	b.n	8006aec <prvTaskExitError+0x28>
    __asm volatile
 8006af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af4:	f383 8811 	msr	BASEPRI, r3
 8006af8:	f3bf 8f6f 	isb	sy
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	60bb      	str	r3, [r7, #8]
}
 8006b02:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8006b04:	bf00      	nop
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d0fc      	beq.n	8006b06 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8006b0c:	bf00      	nop
 8006b0e:	bf00      	nop
 8006b10:	3714      	adds	r7, #20
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr
 8006b1a:	bf00      	nop
 8006b1c:	2000000c 	.word	0x2000000c

08006b20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8006b20:	4b07      	ldr	r3, [pc, #28]	@ (8006b40 <pxCurrentTCBConst2>)
 8006b22:	6819      	ldr	r1, [r3, #0]
 8006b24:	6808      	ldr	r0, [r1, #0]
 8006b26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b2a:	f380 8809 	msr	PSP, r0
 8006b2e:	f3bf 8f6f 	isb	sy
 8006b32:	f04f 0000 	mov.w	r0, #0
 8006b36:	f380 8811 	msr	BASEPRI, r0
 8006b3a:	4770      	bx	lr
 8006b3c:	f3af 8000 	nop.w

08006b40 <pxCurrentTCBConst2>:
 8006b40:	20000248 	.word	0x20000248
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8006b44:	bf00      	nop
 8006b46:	bf00      	nop

08006b48 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8006b48:	4808      	ldr	r0, [pc, #32]	@ (8006b6c <prvPortStartFirstTask+0x24>)
 8006b4a:	6800      	ldr	r0, [r0, #0]
 8006b4c:	6800      	ldr	r0, [r0, #0]
 8006b4e:	f380 8808 	msr	MSP, r0
 8006b52:	f04f 0000 	mov.w	r0, #0
 8006b56:	f380 8814 	msr	CONTROL, r0
 8006b5a:	b662      	cpsie	i
 8006b5c:	b661      	cpsie	f
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	f3bf 8f6f 	isb	sy
 8006b66:	df00      	svc	0
 8006b68:	bf00      	nop
 8006b6a:	0000      	.short	0x0000
 8006b6c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8006b70:	bf00      	nop
 8006b72:	bf00      	nop

08006b74 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b08c      	sub	sp, #48	@ 0x30
 8006b78:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006b7a:	4b69      	ldr	r3, [pc, #420]	@ (8006d20 <xPortStartScheduler+0x1ac>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a69      	ldr	r2, [pc, #420]	@ (8006d24 <xPortStartScheduler+0x1b0>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d10b      	bne.n	8006b9c <xPortStartScheduler+0x28>
    __asm volatile
 8006b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b88:	f383 8811 	msr	BASEPRI, r3
 8006b8c:	f3bf 8f6f 	isb	sy
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	623b      	str	r3, [r7, #32]
}
 8006b96:	bf00      	nop
 8006b98:	bf00      	nop
 8006b9a:	e7fd      	b.n	8006b98 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006b9c:	4b60      	ldr	r3, [pc, #384]	@ (8006d20 <xPortStartScheduler+0x1ac>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a61      	ldr	r2, [pc, #388]	@ (8006d28 <xPortStartScheduler+0x1b4>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d10b      	bne.n	8006bbe <xPortStartScheduler+0x4a>
    __asm volatile
 8006ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006baa:	f383 8811 	msr	BASEPRI, r3
 8006bae:	f3bf 8f6f 	isb	sy
 8006bb2:	f3bf 8f4f 	dsb	sy
 8006bb6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006bb8:	bf00      	nop
 8006bba:	bf00      	nop
 8006bbc:	e7fd      	b.n	8006bba <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8006bbe:	4b5b      	ldr	r3, [pc, #364]	@ (8006d2c <xPortStartScheduler+0x1b8>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8006bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc6:	332c      	adds	r3, #44	@ 0x2c
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a59      	ldr	r2, [pc, #356]	@ (8006d30 <xPortStartScheduler+0x1bc>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d00b      	beq.n	8006be8 <xPortStartScheduler+0x74>
    __asm volatile
 8006bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd4:	f383 8811 	msr	BASEPRI, r3
 8006bd8:	f3bf 8f6f 	isb	sy
 8006bdc:	f3bf 8f4f 	dsb	sy
 8006be0:	61fb      	str	r3, [r7, #28]
}
 8006be2:	bf00      	nop
 8006be4:	bf00      	nop
 8006be6:	e7fd      	b.n	8006be4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8006be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bea:	3338      	adds	r3, #56	@ 0x38
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a51      	ldr	r2, [pc, #324]	@ (8006d34 <xPortStartScheduler+0x1c0>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d00b      	beq.n	8006c0c <xPortStartScheduler+0x98>
    __asm volatile
 8006bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf8:	f383 8811 	msr	BASEPRI, r3
 8006bfc:	f3bf 8f6f 	isb	sy
 8006c00:	f3bf 8f4f 	dsb	sy
 8006c04:	61bb      	str	r3, [r7, #24]
}
 8006c06:	bf00      	nop
 8006c08:	bf00      	nop
 8006c0a:	e7fd      	b.n	8006c08 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006c10:	4b49      	ldr	r3, [pc, #292]	@ (8006d38 <xPortStartScheduler+0x1c4>)
 8006c12:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8006c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1e:	22ff      	movs	r2, #255	@ 0xff
 8006c20:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006c2a:	79fb      	ldrb	r3, [r7, #7]
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006c32:	b2da      	uxtb	r2, r3
 8006c34:	4b41      	ldr	r3, [pc, #260]	@ (8006d3c <xPortStartScheduler+0x1c8>)
 8006c36:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8006c38:	4b40      	ldr	r3, [pc, #256]	@ (8006d3c <xPortStartScheduler+0x1c8>)
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10b      	bne.n	8006c58 <xPortStartScheduler+0xe4>
    __asm volatile
 8006c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c44:	f383 8811 	msr	BASEPRI, r3
 8006c48:	f3bf 8f6f 	isb	sy
 8006c4c:	f3bf 8f4f 	dsb	sy
 8006c50:	617b      	str	r3, [r7, #20]
}
 8006c52:	bf00      	nop
 8006c54:	bf00      	nop
 8006c56:	e7fd      	b.n	8006c54 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8006c58:	79fb      	ldrb	r3, [r7, #7]
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	43db      	mvns	r3, r3
 8006c5e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d013      	beq.n	8006c8e <xPortStartScheduler+0x11a>
    __asm volatile
 8006c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c6a:	f383 8811 	msr	BASEPRI, r3
 8006c6e:	f3bf 8f6f 	isb	sy
 8006c72:	f3bf 8f4f 	dsb	sy
 8006c76:	613b      	str	r3, [r7, #16]
}
 8006c78:	bf00      	nop
 8006c7a:	bf00      	nop
 8006c7c:	e7fd      	b.n	8006c7a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	3301      	adds	r3, #1
 8006c82:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006c84:	79fb      	ldrb	r3, [r7, #7]
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	005b      	lsls	r3, r3, #1
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006c8e:	79fb      	ldrb	r3, [r7, #7]
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c96:	2b80      	cmp	r3, #128	@ 0x80
 8006c98:	d0f1      	beq.n	8006c7e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	2b08      	cmp	r3, #8
 8006c9e:	d103      	bne.n	8006ca8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8006ca0:	4b27      	ldr	r3, [pc, #156]	@ (8006d40 <xPortStartScheduler+0x1cc>)
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	601a      	str	r2, [r3, #0]
 8006ca6:	e004      	b.n	8006cb2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	f1c3 0307 	rsb	r3, r3, #7
 8006cae:	4a24      	ldr	r2, [pc, #144]	@ (8006d40 <xPortStartScheduler+0x1cc>)
 8006cb0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006cb2:	4b23      	ldr	r3, [pc, #140]	@ (8006d40 <xPortStartScheduler+0x1cc>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	021b      	lsls	r3, r3, #8
 8006cb8:	4a21      	ldr	r2, [pc, #132]	@ (8006d40 <xPortStartScheduler+0x1cc>)
 8006cba:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006cbc:	4b20      	ldr	r3, [pc, #128]	@ (8006d40 <xPortStartScheduler+0x1cc>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006cc4:	4a1e      	ldr	r2, [pc, #120]	@ (8006d40 <xPortStartScheduler+0x1cc>)
 8006cc6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8006cc8:	7bfb      	ldrb	r3, [r7, #15]
 8006cca:	b2da      	uxtb	r2, r3
 8006ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cce:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8006cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8006d44 <xPortStartScheduler+0x1d0>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a1b      	ldr	r2, [pc, #108]	@ (8006d44 <xPortStartScheduler+0x1d0>)
 8006cd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cda:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8006cdc:	4b19      	ldr	r3, [pc, #100]	@ (8006d44 <xPortStartScheduler+0x1d0>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a18      	ldr	r2, [pc, #96]	@ (8006d44 <xPortStartScheduler+0x1d0>)
 8006ce2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ce6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8006ce8:	4b17      	ldr	r3, [pc, #92]	@ (8006d48 <xPortStartScheduler+0x1d4>)
 8006cea:	2200      	movs	r2, #0
 8006cec:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8006cee:	f000 f8ed 	bl	8006ecc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8006cf2:	4b16      	ldr	r3, [pc, #88]	@ (8006d4c <xPortStartScheduler+0x1d8>)
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8006cf8:	f000 f90c 	bl	8006f14 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006cfc:	4b14      	ldr	r3, [pc, #80]	@ (8006d50 <xPortStartScheduler+0x1dc>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a13      	ldr	r2, [pc, #76]	@ (8006d50 <xPortStartScheduler+0x1dc>)
 8006d02:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006d06:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8006d08:	f7ff ff1e 	bl	8006b48 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8006d0c:	f7fe ff48 	bl	8005ba0 <vTaskSwitchContext>
    prvTaskExitError();
 8006d10:	f7ff fed8 	bl	8006ac4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3730      	adds	r7, #48	@ 0x30
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	e000ed00 	.word	0xe000ed00
 8006d24:	410fc271 	.word	0x410fc271
 8006d28:	410fc270 	.word	0x410fc270
 8006d2c:	e000ed08 	.word	0xe000ed08
 8006d30:	08006b21 	.word	0x08006b21
 8006d34:	08006e11 	.word	0x08006e11
 8006d38:	e000e400 	.word	0xe000e400
 8006d3c:	20000bdc 	.word	0x20000bdc
 8006d40:	20000be0 	.word	0x20000be0
 8006d44:	e000ed20 	.word	0xe000ed20
 8006d48:	e000ed1c 	.word	0xe000ed1c
 8006d4c:	2000000c 	.word	0x2000000c
 8006d50:	e000ef34 	.word	0xe000ef34

08006d54 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
    __asm volatile
 8006d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5e:	f383 8811 	msr	BASEPRI, r3
 8006d62:	f3bf 8f6f 	isb	sy
 8006d66:	f3bf 8f4f 	dsb	sy
 8006d6a:	607b      	str	r3, [r7, #4]
}
 8006d6c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8006d6e:	4b10      	ldr	r3, [pc, #64]	@ (8006db0 <vPortEnterCritical+0x5c>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	3301      	adds	r3, #1
 8006d74:	4a0e      	ldr	r2, [pc, #56]	@ (8006db0 <vPortEnterCritical+0x5c>)
 8006d76:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8006d78:	4b0d      	ldr	r3, [pc, #52]	@ (8006db0 <vPortEnterCritical+0x5c>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d110      	bne.n	8006da2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006d80:	4b0c      	ldr	r3, [pc, #48]	@ (8006db4 <vPortEnterCritical+0x60>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00b      	beq.n	8006da2 <vPortEnterCritical+0x4e>
    __asm volatile
 8006d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8e:	f383 8811 	msr	BASEPRI, r3
 8006d92:	f3bf 8f6f 	isb	sy
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	603b      	str	r3, [r7, #0]
}
 8006d9c:	bf00      	nop
 8006d9e:	bf00      	nop
 8006da0:	e7fd      	b.n	8006d9e <vPortEnterCritical+0x4a>
    }
}
 8006da2:	bf00      	nop
 8006da4:	370c      	adds	r7, #12
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	2000000c 	.word	0x2000000c
 8006db4:	e000ed04 	.word	0xe000ed04

08006db8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8006dbe:	4b12      	ldr	r3, [pc, #72]	@ (8006e08 <vPortExitCritical+0x50>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10b      	bne.n	8006dde <vPortExitCritical+0x26>
    __asm volatile
 8006dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dca:	f383 8811 	msr	BASEPRI, r3
 8006dce:	f3bf 8f6f 	isb	sy
 8006dd2:	f3bf 8f4f 	dsb	sy
 8006dd6:	607b      	str	r3, [r7, #4]
}
 8006dd8:	bf00      	nop
 8006dda:	bf00      	nop
 8006ddc:	e7fd      	b.n	8006dda <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8006dde:	4b0a      	ldr	r3, [pc, #40]	@ (8006e08 <vPortExitCritical+0x50>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3b01      	subs	r3, #1
 8006de4:	4a08      	ldr	r2, [pc, #32]	@ (8006e08 <vPortExitCritical+0x50>)
 8006de6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8006de8:	4b07      	ldr	r3, [pc, #28]	@ (8006e08 <vPortExitCritical+0x50>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d105      	bne.n	8006dfc <vPortExitCritical+0x44>
 8006df0:	2300      	movs	r3, #0
 8006df2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8006dfa:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8006dfc:	bf00      	nop
 8006dfe:	370c      	adds	r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr
 8006e08:	2000000c 	.word	0x2000000c
 8006e0c:	00000000 	.word	0x00000000

08006e10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8006e10:	f3ef 8009 	mrs	r0, PSP
 8006e14:	f3bf 8f6f 	isb	sy
 8006e18:	4b15      	ldr	r3, [pc, #84]	@ (8006e70 <pxCurrentTCBConst>)
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	f01e 0f10 	tst.w	lr, #16
 8006e20:	bf08      	it	eq
 8006e22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006e26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e2a:	6010      	str	r0, [r2, #0]
 8006e2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006e30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006e34:	f380 8811 	msr	BASEPRI, r0
 8006e38:	f3bf 8f4f 	dsb	sy
 8006e3c:	f3bf 8f6f 	isb	sy
 8006e40:	f7fe feae 	bl	8005ba0 <vTaskSwitchContext>
 8006e44:	f04f 0000 	mov.w	r0, #0
 8006e48:	f380 8811 	msr	BASEPRI, r0
 8006e4c:	bc09      	pop	{r0, r3}
 8006e4e:	6819      	ldr	r1, [r3, #0]
 8006e50:	6808      	ldr	r0, [r1, #0]
 8006e52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e56:	f01e 0f10 	tst.w	lr, #16
 8006e5a:	bf08      	it	eq
 8006e5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006e60:	f380 8809 	msr	PSP, r0
 8006e64:	f3bf 8f6f 	isb	sy
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	f3af 8000 	nop.w

08006e70 <pxCurrentTCBConst>:
 8006e70:	20000248 	.word	0x20000248
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006e74:	bf00      	nop
 8006e76:	bf00      	nop

08006e78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af00      	add	r7, sp, #0
    __asm volatile
 8006e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e82:	f383 8811 	msr	BASEPRI, r3
 8006e86:	f3bf 8f6f 	isb	sy
 8006e8a:	f3bf 8f4f 	dsb	sy
 8006e8e:	607b      	str	r3, [r7, #4]
}
 8006e90:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8006e92:	f001 fc65 	bl	8008760 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006e96:	f7fe fd6d 	bl	8005974 <xTaskIncrementTick>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d006      	beq.n	8006eae <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8006ea0:	f001 fcbc 	bl	800881c <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006ea4:	4b08      	ldr	r3, [pc, #32]	@ (8006ec8 <SysTick_Handler+0x50>)
 8006ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eaa:	601a      	str	r2, [r3, #0]
 8006eac:	e001      	b.n	8006eb2 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 8006eae:	f001 fc99 	bl	80087e4 <SEGGER_SYSVIEW_RecordExitISR>
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	603b      	str	r3, [r7, #0]
    __asm volatile
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	f383 8811 	msr	BASEPRI, r3
}
 8006ebc:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8006ebe:	bf00      	nop
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	e000ed04 	.word	0xe000ed04

08006ecc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8006ecc:	b480      	push	{r7}
 8006ece:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8006f00 <vPortSetupTimerInterrupt+0x34>)
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8006f04 <vPortSetupTimerInterrupt+0x38>)
 8006ed8:	2200      	movs	r2, #0
 8006eda:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006edc:	4b0a      	ldr	r3, [pc, #40]	@ (8006f08 <vPortSetupTimerInterrupt+0x3c>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8006f0c <vPortSetupTimerInterrupt+0x40>)
 8006ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ee6:	099b      	lsrs	r3, r3, #6
 8006ee8:	4a09      	ldr	r2, [pc, #36]	@ (8006f10 <vPortSetupTimerInterrupt+0x44>)
 8006eea:	3b01      	subs	r3, #1
 8006eec:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006eee:	4b04      	ldr	r3, [pc, #16]	@ (8006f00 <vPortSetupTimerInterrupt+0x34>)
 8006ef0:	2207      	movs	r2, #7
 8006ef2:	601a      	str	r2, [r3, #0]
}
 8006ef4:	bf00      	nop
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	e000e010 	.word	0xe000e010
 8006f04:	e000e018 	.word	0xe000e018
 8006f08:	20000000 	.word	0x20000000
 8006f0c:	10624dd3 	.word	0x10624dd3
 8006f10:	e000e014 	.word	0xe000e014

08006f14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006f14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006f24 <vPortEnableVFP+0x10>
 8006f18:	6801      	ldr	r1, [r0, #0]
 8006f1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006f1e:	6001      	str	r1, [r0, #0]
 8006f20:	4770      	bx	lr
 8006f22:	0000      	.short	0x0000
 8006f24:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8006f28:	bf00      	nop
 8006f2a:	bf00      	nop

08006f2c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8006f2c:	b480      	push	{r7}
 8006f2e:	b085      	sub	sp, #20
 8006f30:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8006f32:	f3ef 8305 	mrs	r3, IPSR
 8006f36:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2b0f      	cmp	r3, #15
 8006f3c:	d915      	bls.n	8006f6a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006f3e:	4a18      	ldr	r2, [pc, #96]	@ (8006fa0 <vPortValidateInterruptPriority+0x74>)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	4413      	add	r3, r2
 8006f44:	781b      	ldrb	r3, [r3, #0]
 8006f46:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006f48:	4b16      	ldr	r3, [pc, #88]	@ (8006fa4 <vPortValidateInterruptPriority+0x78>)
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	7afa      	ldrb	r2, [r7, #11]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d20b      	bcs.n	8006f6a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8006f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	607b      	str	r3, [r7, #4]
}
 8006f64:	bf00      	nop
 8006f66:	bf00      	nop
 8006f68:	e7fd      	b.n	8006f66 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8006fa8 <vPortValidateInterruptPriority+0x7c>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f72:	4b0e      	ldr	r3, [pc, #56]	@ (8006fac <vPortValidateInterruptPriority+0x80>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d90b      	bls.n	8006f92 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 8006f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f7e:	f383 8811 	msr	BASEPRI, r3
 8006f82:	f3bf 8f6f 	isb	sy
 8006f86:	f3bf 8f4f 	dsb	sy
 8006f8a:	603b      	str	r3, [r7, #0]
}
 8006f8c:	bf00      	nop
 8006f8e:	bf00      	nop
 8006f90:	e7fd      	b.n	8006f8e <vPortValidateInterruptPriority+0x62>
    }
 8006f92:	bf00      	nop
 8006f94:	3714      	adds	r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	e000e3f0 	.word	0xe000e3f0
 8006fa4:	20000bdc 	.word	0x20000bdc
 8006fa8:	e000ed0c 	.word	0xe000ed0c
 8006fac:	20000be0 	.word	0x20000be0

08006fb0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b08e      	sub	sp, #56	@ 0x38
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d022      	beq.n	8007008 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8006fc2:	2308      	movs	r3, #8
 8006fc4:	43db      	mvns	r3, r3
 8006fc6:	687a      	ldr	r2, [r7, #4]
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d81b      	bhi.n	8007004 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8006fcc:	2208      	movs	r2, #8
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	4413      	add	r3, r2
 8006fd2:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f003 0307 	and.w	r3, r3, #7
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d014      	beq.n	8007008 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f003 0307 	and.w	r3, r3, #7
 8006fe4:	f1c3 0308 	rsb	r3, r3, #8
 8006fe8:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8006fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fec:	43db      	mvns	r3, r3
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d804      	bhi.n	8006ffe <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ff8:	4413      	add	r3, r2
 8006ffa:	607b      	str	r3, [r7, #4]
 8006ffc:	e004      	b.n	8007008 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8006ffe:	2300      	movs	r3, #0
 8007000:	607b      	str	r3, [r7, #4]
 8007002:	e001      	b.n	8007008 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8007004:	2300      	movs	r3, #0
 8007006:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8007008:	f7fe fb6c 	bl	80056e4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800700c:	4b7a      	ldr	r3, [pc, #488]	@ (80071f8 <pvPortMalloc+0x248>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d101      	bne.n	8007018 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8007014:	f000 f984 	bl	8007320 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2b00      	cmp	r3, #0
 800701c:	f2c0 80d3 	blt.w	80071c6 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2b00      	cmp	r3, #0
 8007024:	f000 80cf 	beq.w	80071c6 <pvPortMalloc+0x216>
 8007028:	4b74      	ldr	r3, [pc, #464]	@ (80071fc <pvPortMalloc+0x24c>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	429a      	cmp	r2, r3
 8007030:	f200 80c9 	bhi.w	80071c6 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007034:	4b72      	ldr	r3, [pc, #456]	@ (8007200 <pvPortMalloc+0x250>)
 8007036:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8007038:	4b71      	ldr	r3, [pc, #452]	@ (8007200 <pvPortMalloc+0x250>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800703e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007040:	4a70      	ldr	r2, [pc, #448]	@ (8007204 <pvPortMalloc+0x254>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d305      	bcc.n	8007052 <pvPortMalloc+0xa2>
 8007046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007048:	4a6f      	ldr	r2, [pc, #444]	@ (8007208 <pvPortMalloc+0x258>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d801      	bhi.n	8007052 <pvPortMalloc+0xa2>
 800704e:	2301      	movs	r3, #1
 8007050:	e000      	b.n	8007054 <pvPortMalloc+0xa4>
 8007052:	2300      	movs	r3, #0
 8007054:	2b00      	cmp	r3, #0
 8007056:	d129      	bne.n	80070ac <pvPortMalloc+0xfc>
    __asm volatile
 8007058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800705c:	f383 8811 	msr	BASEPRI, r3
 8007060:	f3bf 8f6f 	isb	sy
 8007064:	f3bf 8f4f 	dsb	sy
 8007068:	623b      	str	r3, [r7, #32]
}
 800706a:	bf00      	nop
 800706c:	bf00      	nop
 800706e:	e7fd      	b.n	800706c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8007070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007072:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8007074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800707a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800707c:	4a61      	ldr	r2, [pc, #388]	@ (8007204 <pvPortMalloc+0x254>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d305      	bcc.n	800708e <pvPortMalloc+0xde>
 8007082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007084:	4a60      	ldr	r2, [pc, #384]	@ (8007208 <pvPortMalloc+0x258>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d801      	bhi.n	800708e <pvPortMalloc+0xde>
 800708a:	2301      	movs	r3, #1
 800708c:	e000      	b.n	8007090 <pvPortMalloc+0xe0>
 800708e:	2300      	movs	r3, #0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d10b      	bne.n	80070ac <pvPortMalloc+0xfc>
    __asm volatile
 8007094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007098:	f383 8811 	msr	BASEPRI, r3
 800709c:	f3bf 8f6f 	isb	sy
 80070a0:	f3bf 8f4f 	dsb	sy
 80070a4:	61fb      	str	r3, [r7, #28]
}
 80070a6:	bf00      	nop
 80070a8:	bf00      	nop
 80070aa:	e7fd      	b.n	80070a8 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 80070ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d903      	bls.n	80070be <pvPortMalloc+0x10e>
 80070b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d1d8      	bne.n	8007070 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80070be:	4b4e      	ldr	r3, [pc, #312]	@ (80071f8 <pvPortMalloc+0x248>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d07e      	beq.n	80071c6 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 80070c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2208      	movs	r2, #8
 80070ce:	4413      	add	r3, r2
 80070d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 80070d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d4:	4a4b      	ldr	r2, [pc, #300]	@ (8007204 <pvPortMalloc+0x254>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d305      	bcc.n	80070e6 <pvPortMalloc+0x136>
 80070da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070dc:	4a4a      	ldr	r2, [pc, #296]	@ (8007208 <pvPortMalloc+0x258>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d801      	bhi.n	80070e6 <pvPortMalloc+0x136>
 80070e2:	2301      	movs	r3, #1
 80070e4:	e000      	b.n	80070e8 <pvPortMalloc+0x138>
 80070e6:	2300      	movs	r3, #0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10b      	bne.n	8007104 <pvPortMalloc+0x154>
    __asm volatile
 80070ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f0:	f383 8811 	msr	BASEPRI, r3
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	f3bf 8f4f 	dsb	sy
 80070fc:	61bb      	str	r3, [r7, #24]
}
 80070fe:	bf00      	nop
 8007100:	bf00      	nop
 8007102:	e7fd      	b.n	8007100 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800710a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800710c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	429a      	cmp	r2, r3
 8007114:	d90b      	bls.n	800712e <pvPortMalloc+0x17e>
    __asm volatile
 8007116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711a:	f383 8811 	msr	BASEPRI, r3
 800711e:	f3bf 8f6f 	isb	sy
 8007122:	f3bf 8f4f 	dsb	sy
 8007126:	617b      	str	r3, [r7, #20]
}
 8007128:	bf00      	nop
 800712a:	bf00      	nop
 800712c:	e7fd      	b.n	800712a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800712e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007130:	685a      	ldr	r2, [r3, #4]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	1ad2      	subs	r2, r2, r3
 8007136:	2308      	movs	r3, #8
 8007138:	005b      	lsls	r3, r3, #1
 800713a:	429a      	cmp	r2, r3
 800713c:	d924      	bls.n	8007188 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800713e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4413      	add	r3, r2
 8007144:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007148:	f003 0307 	and.w	r3, r3, #7
 800714c:	2b00      	cmp	r3, #0
 800714e:	d00b      	beq.n	8007168 <pvPortMalloc+0x1b8>
    __asm volatile
 8007150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007154:	f383 8811 	msr	BASEPRI, r3
 8007158:	f3bf 8f6f 	isb	sy
 800715c:	f3bf 8f4f 	dsb	sy
 8007160:	613b      	str	r3, [r7, #16]
}
 8007162:	bf00      	nop
 8007164:	bf00      	nop
 8007166:	e7fd      	b.n	8007164 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800716a:	685a      	ldr	r2, [r3, #4]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	1ad2      	subs	r2, r2, r3
 8007170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007172:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8007174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800717a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007180:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8007182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007186:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007188:	4b1c      	ldr	r3, [pc, #112]	@ (80071fc <pvPortMalloc+0x24c>)
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	1ad3      	subs	r3, r2, r3
 8007192:	4a1a      	ldr	r2, [pc, #104]	@ (80071fc <pvPortMalloc+0x24c>)
 8007194:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007196:	4b19      	ldr	r3, [pc, #100]	@ (80071fc <pvPortMalloc+0x24c>)
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	4b1c      	ldr	r3, [pc, #112]	@ (800720c <pvPortMalloc+0x25c>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d203      	bcs.n	80071aa <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071a2:	4b16      	ldr	r3, [pc, #88]	@ (80071fc <pvPortMalloc+0x24c>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a19      	ldr	r2, [pc, #100]	@ (800720c <pvPortMalloc+0x25c>)
 80071a8:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80071aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80071b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071b4:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80071b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071b8:	2200      	movs	r2, #0
 80071ba:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80071bc:	4b14      	ldr	r3, [pc, #80]	@ (8007210 <pvPortMalloc+0x260>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	3301      	adds	r3, #1
 80071c2:	4a13      	ldr	r2, [pc, #76]	@ (8007210 <pvPortMalloc+0x260>)
 80071c4:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80071c6:	f7fe fa9b 	bl	8005700 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80071ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071cc:	f003 0307 	and.w	r3, r3, #7
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00b      	beq.n	80071ec <pvPortMalloc+0x23c>
    __asm volatile
 80071d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d8:	f383 8811 	msr	BASEPRI, r3
 80071dc:	f3bf 8f6f 	isb	sy
 80071e0:	f3bf 8f4f 	dsb	sy
 80071e4:	60fb      	str	r3, [r7, #12]
}
 80071e6:	bf00      	nop
 80071e8:	bf00      	nop
 80071ea:	e7fd      	b.n	80071e8 <pvPortMalloc+0x238>
    return pvReturn;
 80071ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3738      	adds	r7, #56	@ 0x38
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	200047ec 	.word	0x200047ec
 80071fc:	200047f0 	.word	0x200047f0
 8007200:	200047e4 	.word	0x200047e4
 8007204:	20000be4 	.word	0x20000be4
 8007208:	200047e3 	.word	0x200047e3
 800720c:	200047f4 	.word	0x200047f4
 8007210:	200047f8 	.word	0x200047f8

08007214 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b088      	sub	sp, #32
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d070      	beq.n	8007308 <vPortFree+0xf4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8007226:	2308      	movs	r3, #8
 8007228:	425b      	negs	r3, r3
 800722a:	69fa      	ldr	r2, [r7, #28]
 800722c:	4413      	add	r3, r2
 800722e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	4a36      	ldr	r2, [pc, #216]	@ (8007310 <vPortFree+0xfc>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d305      	bcc.n	8007248 <vPortFree+0x34>
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	4a35      	ldr	r2, [pc, #212]	@ (8007314 <vPortFree+0x100>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d801      	bhi.n	8007248 <vPortFree+0x34>
 8007244:	2301      	movs	r3, #1
 8007246:	e000      	b.n	800724a <vPortFree+0x36>
 8007248:	2300      	movs	r3, #0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d10b      	bne.n	8007266 <vPortFree+0x52>
    __asm volatile
 800724e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007252:	f383 8811 	msr	BASEPRI, r3
 8007256:	f3bf 8f6f 	isb	sy
 800725a:	f3bf 8f4f 	dsb	sy
 800725e:	617b      	str	r3, [r7, #20]
}
 8007260:	bf00      	nop
 8007262:	bf00      	nop
 8007264:	e7fd      	b.n	8007262 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	db0b      	blt.n	8007286 <vPortFree+0x72>
    __asm volatile
 800726e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007272:	f383 8811 	msr	BASEPRI, r3
 8007276:	f3bf 8f6f 	isb	sy
 800727a:	f3bf 8f4f 	dsb	sy
 800727e:	613b      	str	r3, [r7, #16]
}
 8007280:	bf00      	nop
 8007282:	bf00      	nop
 8007284:	e7fd      	b.n	8007282 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d00b      	beq.n	80072a6 <vPortFree+0x92>
    __asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	60fb      	str	r3, [r7, #12]
}
 80072a0:	bf00      	nop
 80072a2:	bf00      	nop
 80072a4:	e7fd      	b.n	80072a2 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80072a6:	69bb      	ldr	r3, [r7, #24]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	da2c      	bge.n	8007308 <vPortFree+0xf4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80072ae:	69bb      	ldr	r3, [r7, #24]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d128      	bne.n	8007308 <vPortFree+0xf4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80072b6:	69bb      	ldr	r3, [r7, #24]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80072be:	69bb      	ldr	r3, [r7, #24]
 80072c0:	605a      	str	r2, [r3, #4]
                #if ( configHEAP_CLEAR_MEMORY_ON_FREE == 1 )
                {
                    /* Check for underflow as this can occur if xBlockSize is
                     * overwritten in a heap block. */
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	2208      	movs	r2, #8
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d30a      	bcc.n	80072e2 <vPortFree+0xce>
                    {
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 80072cc:	2208      	movs	r2, #8
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	1898      	adds	r0, r3, r2
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	2208      	movs	r2, #8
 80072d8:	1a9b      	subs	r3, r3, r2
 80072da:	461a      	mov	r2, r3
 80072dc:	2100      	movs	r1, #0
 80072de:	f001 fdf1 	bl	8008ec4 <memset>
                    }
                }
                #endif

                vTaskSuspendAll();
 80072e2:	f7fe f9ff 	bl	80056e4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	685a      	ldr	r2, [r3, #4]
 80072ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007318 <vPortFree+0x104>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4413      	add	r3, r2
 80072f0:	4a09      	ldr	r2, [pc, #36]	@ (8007318 <vPortFree+0x104>)
 80072f2:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80072f4:	69b8      	ldr	r0, [r7, #24]
 80072f6:	f000 f86d 	bl	80073d4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80072fa:	4b08      	ldr	r3, [pc, #32]	@ (800731c <vPortFree+0x108>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	3301      	adds	r3, #1
 8007300:	4a06      	ldr	r2, [pc, #24]	@ (800731c <vPortFree+0x108>)
 8007302:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8007304:	f7fe f9fc 	bl	8005700 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8007308:	bf00      	nop
 800730a:	3720      	adds	r7, #32
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}
 8007310:	20000be4 	.word	0x20000be4
 8007314:	200047e3 	.word	0x200047e3
 8007318:	200047f0 	.word	0x200047f0
 800731c:	200047fc 	.word	0x200047fc

08007320 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8007320:	b480      	push	{r7}
 8007322:	b085      	sub	sp, #20
 8007324:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007326:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800732a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800732c:	4b24      	ldr	r3, [pc, #144]	@ (80073c0 <prvHeapInit+0xa0>)
 800732e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f003 0307 	and.w	r3, r3, #7
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00c      	beq.n	8007354 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	3307      	adds	r3, #7
 800733e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f023 0307 	bic.w	r3, r3, #7
 8007346:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8007348:	68ba      	ldr	r2, [r7, #8]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	4a1c      	ldr	r2, [pc, #112]	@ (80073c0 <prvHeapInit+0xa0>)
 8007350:	4413      	add	r3, r2
 8007352:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4a1b      	ldr	r2, [pc, #108]	@ (80073c4 <prvHeapInit+0xa4>)
 8007358:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800735a:	4b1a      	ldr	r3, [pc, #104]	@ (80073c4 <prvHeapInit+0xa4>)
 800735c:	2200      	movs	r2, #0
 800735e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8007360:	68fa      	ldr	r2, [r7, #12]
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	4413      	add	r3, r2
 8007366:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8007368:	2208      	movs	r2, #8
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	1a9b      	subs	r3, r3, r2
 800736e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f023 0307 	bic.w	r3, r3, #7
 8007376:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	4a13      	ldr	r2, [pc, #76]	@ (80073c8 <prvHeapInit+0xa8>)
 800737c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800737e:	4b12      	ldr	r3, [pc, #72]	@ (80073c8 <prvHeapInit+0xa8>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	2200      	movs	r2, #0
 8007384:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8007386:	4b10      	ldr	r3, [pc, #64]	@ (80073c8 <prvHeapInit+0xa8>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	2200      	movs	r2, #0
 800738c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	687a      	ldr	r2, [r7, #4]
 8007396:	1ad2      	subs	r2, r2, r3
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800739c:	4b0a      	ldr	r3, [pc, #40]	@ (80073c8 <prvHeapInit+0xa8>)
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	4a08      	ldr	r2, [pc, #32]	@ (80073cc <prvHeapInit+0xac>)
 80073aa:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	4a07      	ldr	r2, [pc, #28]	@ (80073d0 <prvHeapInit+0xb0>)
 80073b2:	6013      	str	r3, [r2, #0]
}
 80073b4:	bf00      	nop
 80073b6:	3714      	adds	r7, #20
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr
 80073c0:	20000be4 	.word	0x20000be4
 80073c4:	200047e4 	.word	0x200047e4
 80073c8:	200047ec 	.word	0x200047ec
 80073cc:	200047f4 	.word	0x200047f4
 80073d0:	200047f0 	.word	0x200047f0

080073d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80073d4:	b480      	push	{r7}
 80073d6:	b087      	sub	sp, #28
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80073dc:	4b36      	ldr	r3, [pc, #216]	@ (80074b8 <prvInsertBlockIntoFreeList+0xe4>)
 80073de:	617b      	str	r3, [r7, #20]
 80073e0:	e002      	b.n	80073e8 <prvInsertBlockIntoFreeList+0x14>
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	617b      	str	r3, [r7, #20]
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d8f7      	bhi.n	80073e2 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	4a30      	ldr	r2, [pc, #192]	@ (80074b8 <prvInsertBlockIntoFreeList+0xe4>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d018      	beq.n	800742c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	4a2f      	ldr	r2, [pc, #188]	@ (80074bc <prvInsertBlockIntoFreeList+0xe8>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d305      	bcc.n	800740e <prvInsertBlockIntoFreeList+0x3a>
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	4a2e      	ldr	r2, [pc, #184]	@ (80074c0 <prvInsertBlockIntoFreeList+0xec>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d801      	bhi.n	800740e <prvInsertBlockIntoFreeList+0x3a>
 800740a:	2301      	movs	r3, #1
 800740c:	e000      	b.n	8007410 <prvInsertBlockIntoFreeList+0x3c>
 800740e:	2300      	movs	r3, #0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d10b      	bne.n	800742c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8007414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007418:	f383 8811 	msr	BASEPRI, r3
 800741c:	f3bf 8f6f 	isb	sy
 8007420:	f3bf 8f4f 	dsb	sy
 8007424:	60fb      	str	r3, [r7, #12]
}
 8007426:	bf00      	nop
 8007428:	bf00      	nop
 800742a:	e7fd      	b.n	8007428 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	693a      	ldr	r2, [r7, #16]
 8007436:	4413      	add	r3, r2
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	429a      	cmp	r2, r3
 800743c:	d108      	bne.n	8007450 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	685a      	ldr	r2, [r3, #4]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	441a      	add	r2, r3
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	693a      	ldr	r2, [r7, #16]
 800745a:	441a      	add	r2, r3
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	429a      	cmp	r2, r3
 8007462:	d118      	bne.n	8007496 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	4b16      	ldr	r3, [pc, #88]	@ (80074c4 <prvInsertBlockIntoFreeList+0xf0>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	429a      	cmp	r2, r3
 800746e:	d00d      	beq.n	800748c <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	685a      	ldr	r2, [r3, #4]
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	441a      	add	r2, r3
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	601a      	str	r2, [r3, #0]
 800748a:	e008      	b.n	800749e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800748c:	4b0d      	ldr	r3, [pc, #52]	@ (80074c4 <prvInsertBlockIntoFreeList+0xf0>)
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	601a      	str	r2, [r3, #0]
 8007494:	e003      	b.n	800749e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800749e:	697a      	ldr	r2, [r7, #20]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d002      	beq.n	80074ac <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80074ac:	bf00      	nop
 80074ae:	371c      	adds	r7, #28
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr
 80074b8:	200047e4 	.word	0x200047e4
 80074bc:	20000be4 	.word	0x20000be4
 80074c0:	200047e3 	.word	0x200047e3
 80074c4:	200047ec 	.word	0x200047ec

080074c8 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b082      	sub	sp, #8
 80074cc:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80074ce:	4b26      	ldr	r3, [pc, #152]	@ (8007568 <_DoInit+0xa0>)
 80074d0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80074d2:	22a8      	movs	r2, #168	@ 0xa8
 80074d4:	2100      	movs	r1, #0
 80074d6:	6838      	ldr	r0, [r7, #0]
 80074d8:	f001 fcf4 	bl	8008ec4 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	2203      	movs	r2, #3
 80074e0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	2203      	movs	r2, #3
 80074e6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	4a20      	ldr	r2, [pc, #128]	@ (800756c <_DoInit+0xa4>)
 80074ec:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007570 <_DoInit+0xa8>)
 80074f2:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80074fa:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	2200      	movs	r2, #0
 8007500:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	2200      	movs	r2, #0
 8007506:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	2200      	movs	r2, #0
 800750c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	4a16      	ldr	r2, [pc, #88]	@ (800756c <_DoInit+0xa4>)
 8007512:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	4a17      	ldr	r2, [pc, #92]	@ (8007574 <_DoInit+0xac>)
 8007518:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	2210      	movs	r2, #16
 800751e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	2200      	movs	r2, #0
 8007524:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	2200      	movs	r2, #0
 800752a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	2200      	movs	r2, #0
 8007530:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8007532:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8007536:	2300      	movs	r3, #0
 8007538:	607b      	str	r3, [r7, #4]
 800753a:	e00c      	b.n	8007556 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f1c3 030f 	rsb	r3, r3, #15
 8007542:	4a0d      	ldr	r2, [pc, #52]	@ (8007578 <_DoInit+0xb0>)
 8007544:	5cd1      	ldrb	r1, [r2, r3]
 8007546:	683a      	ldr	r2, [r7, #0]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4413      	add	r3, r2
 800754c:	460a      	mov	r2, r1
 800754e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	3301      	adds	r3, #1
 8007554:	607b      	str	r3, [r7, #4]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2b0f      	cmp	r3, #15
 800755a:	d9ef      	bls.n	800753c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800755c:	f3bf 8f5f 	dmb	sy
}
 8007560:	bf00      	nop
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	20004800 	.word	0x20004800
 800756c:	080091ac 	.word	0x080091ac
 8007570:	200048a8 	.word	0x200048a8
 8007574:	20004ca8 	.word	0x20004ca8
 8007578:	08009278 	.word	0x08009278

0800757c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800757c:	b580      	push	{r7, lr}
 800757e:	b08c      	sub	sp, #48	@ 0x30
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8007588:	4b3e      	ldr	r3, [pc, #248]	@ (8007684 <SEGGER_RTT_ReadNoLock+0x108>)
 800758a:	623b      	str	r3, [r7, #32]
 800758c:	6a3b      	ldr	r3, [r7, #32]
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	b2db      	uxtb	r3, r3
 8007592:	2b53      	cmp	r3, #83	@ 0x53
 8007594:	d001      	beq.n	800759a <SEGGER_RTT_ReadNoLock+0x1e>
 8007596:	f7ff ff97 	bl	80074c8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800759a:	68fa      	ldr	r2, [r7, #12]
 800759c:	4613      	mov	r3, r2
 800759e:	005b      	lsls	r3, r3, #1
 80075a0:	4413      	add	r3, r2
 80075a2:	00db      	lsls	r3, r3, #3
 80075a4:	3360      	adds	r3, #96	@ 0x60
 80075a6:	4a37      	ldr	r2, [pc, #220]	@ (8007684 <SEGGER_RTT_ReadNoLock+0x108>)
 80075a8:	4413      	add	r3, r2
 80075aa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	691b      	ldr	r3, [r3, #16]
 80075b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	68db      	ldr	r3, [r3, #12]
 80075ba:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80075bc:	2300      	movs	r3, #0
 80075be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80075c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d92b      	bls.n	8007620 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80075c8:	69fb      	ldr	r3, [r7, #28]
 80075ca:	689a      	ldr	r2, [r3, #8]
 80075cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80075d2:	697a      	ldr	r2, [r7, #20]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	4293      	cmp	r3, r2
 80075d8:	bf28      	it	cs
 80075da:	4613      	movcs	r3, r2
 80075dc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	685a      	ldr	r2, [r3, #4]
 80075e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075e4:	4413      	add	r3, r2
 80075e6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80075e8:	697a      	ldr	r2, [r7, #20]
 80075ea:	6939      	ldr	r1, [r7, #16]
 80075ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80075ee:	f001 fcf5 	bl	8008fdc <memcpy>
    NumBytesRead += NumBytesRem;
 80075f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	4413      	add	r3, r2
 80075f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80075fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	4413      	add	r3, r2
 8007600:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	1ad3      	subs	r3, r2, r3
 8007608:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800760a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	4413      	add	r3, r2
 8007610:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007618:	429a      	cmp	r2, r3
 800761a:	d101      	bne.n	8007620 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800761c:	2300      	movs	r3, #0
 800761e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8007620:	69ba      	ldr	r2, [r7, #24]
 8007622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007624:	1ad3      	subs	r3, r2, r3
 8007626:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8007628:	697a      	ldr	r2, [r7, #20]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	4293      	cmp	r3, r2
 800762e:	bf28      	it	cs
 8007630:	4613      	movcs	r3, r2
 8007632:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d019      	beq.n	800766e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800763a:	69fb      	ldr	r3, [r7, #28]
 800763c:	685a      	ldr	r2, [r3, #4]
 800763e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007640:	4413      	add	r3, r2
 8007642:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8007644:	697a      	ldr	r2, [r7, #20]
 8007646:	6939      	ldr	r1, [r7, #16]
 8007648:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800764a:	f001 fcc7 	bl	8008fdc <memcpy>
    NumBytesRead += NumBytesRem;
 800764e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	4413      	add	r3, r2
 8007654:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8007656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	4413      	add	r3, r2
 800765c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800765e:	687a      	ldr	r2, [r7, #4]
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8007666:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	4413      	add	r3, r2
 800766c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800766e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007670:	2b00      	cmp	r3, #0
 8007672:	d002      	beq.n	800767a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007678:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800767a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800767c:	4618      	mov	r0, r3
 800767e:	3730      	adds	r7, #48	@ 0x30
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	20004800 	.word	0x20004800

08007688 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007688:	b580      	push	{r7, lr}
 800768a:	b088      	sub	sp, #32
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	607a      	str	r2, [r7, #4]
 8007694:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8007696:	4b3d      	ldr	r3, [pc, #244]	@ (800778c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8007698:	61bb      	str	r3, [r7, #24]
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	781b      	ldrb	r3, [r3, #0]
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	2b53      	cmp	r3, #83	@ 0x53
 80076a2:	d001      	beq.n	80076a8 <SEGGER_RTT_AllocUpBuffer+0x20>
 80076a4:	f7ff ff10 	bl	80074c8 <_DoInit>
  SEGGER_RTT_LOCK();
 80076a8:	f3ef 8311 	mrs	r3, BASEPRI
 80076ac:	f04f 0120 	mov.w	r1, #32
 80076b0:	f381 8811 	msr	BASEPRI, r1
 80076b4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80076b6:	4b35      	ldr	r3, [pc, #212]	@ (800778c <SEGGER_RTT_AllocUpBuffer+0x104>)
 80076b8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80076ba:	2300      	movs	r3, #0
 80076bc:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80076be:	6939      	ldr	r1, [r7, #16]
 80076c0:	69fb      	ldr	r3, [r7, #28]
 80076c2:	1c5a      	adds	r2, r3, #1
 80076c4:	4613      	mov	r3, r2
 80076c6:	005b      	lsls	r3, r3, #1
 80076c8:	4413      	add	r3, r2
 80076ca:	00db      	lsls	r3, r3, #3
 80076cc:	440b      	add	r3, r1
 80076ce:	3304      	adds	r3, #4
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d008      	beq.n	80076e8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	3301      	adds	r3, #1
 80076da:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	691b      	ldr	r3, [r3, #16]
 80076e0:	69fa      	ldr	r2, [r7, #28]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	dbeb      	blt.n	80076be <SEGGER_RTT_AllocUpBuffer+0x36>
 80076e6:	e000      	b.n	80076ea <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80076e8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	69fa      	ldr	r2, [r7, #28]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	da3f      	bge.n	8007774 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80076f4:	6939      	ldr	r1, [r7, #16]
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	1c5a      	adds	r2, r3, #1
 80076fa:	4613      	mov	r3, r2
 80076fc:	005b      	lsls	r3, r3, #1
 80076fe:	4413      	add	r3, r2
 8007700:	00db      	lsls	r3, r3, #3
 8007702:	440b      	add	r3, r1
 8007704:	68fa      	ldr	r2, [r7, #12]
 8007706:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8007708:	6939      	ldr	r1, [r7, #16]
 800770a:	69fb      	ldr	r3, [r7, #28]
 800770c:	1c5a      	adds	r2, r3, #1
 800770e:	4613      	mov	r3, r2
 8007710:	005b      	lsls	r3, r3, #1
 8007712:	4413      	add	r3, r2
 8007714:	00db      	lsls	r3, r3, #3
 8007716:	440b      	add	r3, r1
 8007718:	3304      	adds	r3, #4
 800771a:	68ba      	ldr	r2, [r7, #8]
 800771c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800771e:	6939      	ldr	r1, [r7, #16]
 8007720:	69fa      	ldr	r2, [r7, #28]
 8007722:	4613      	mov	r3, r2
 8007724:	005b      	lsls	r3, r3, #1
 8007726:	4413      	add	r3, r2
 8007728:	00db      	lsls	r3, r3, #3
 800772a:	440b      	add	r3, r1
 800772c:	3320      	adds	r3, #32
 800772e:	687a      	ldr	r2, [r7, #4]
 8007730:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8007732:	6939      	ldr	r1, [r7, #16]
 8007734:	69fa      	ldr	r2, [r7, #28]
 8007736:	4613      	mov	r3, r2
 8007738:	005b      	lsls	r3, r3, #1
 800773a:	4413      	add	r3, r2
 800773c:	00db      	lsls	r3, r3, #3
 800773e:	440b      	add	r3, r1
 8007740:	3328      	adds	r3, #40	@ 0x28
 8007742:	2200      	movs	r2, #0
 8007744:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8007746:	6939      	ldr	r1, [r7, #16]
 8007748:	69fa      	ldr	r2, [r7, #28]
 800774a:	4613      	mov	r3, r2
 800774c:	005b      	lsls	r3, r3, #1
 800774e:	4413      	add	r3, r2
 8007750:	00db      	lsls	r3, r3, #3
 8007752:	440b      	add	r3, r1
 8007754:	3324      	adds	r3, #36	@ 0x24
 8007756:	2200      	movs	r2, #0
 8007758:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800775a:	6939      	ldr	r1, [r7, #16]
 800775c:	69fa      	ldr	r2, [r7, #28]
 800775e:	4613      	mov	r3, r2
 8007760:	005b      	lsls	r3, r3, #1
 8007762:	4413      	add	r3, r2
 8007764:	00db      	lsls	r3, r3, #3
 8007766:	440b      	add	r3, r1
 8007768:	332c      	adds	r3, #44	@ 0x2c
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800776e:	f3bf 8f5f 	dmb	sy
 8007772:	e002      	b.n	800777a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8007774:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007778:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8007780:	69fb      	ldr	r3, [r7, #28]
}
 8007782:	4618      	mov	r0, r3
 8007784:	3720      	adds	r7, #32
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	20004800 	.word	0x20004800

08007790 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007790:	b580      	push	{r7, lr}
 8007792:	b08a      	sub	sp, #40	@ 0x28
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	607a      	str	r2, [r7, #4]
 800779c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800779e:	4b21      	ldr	r3, [pc, #132]	@ (8007824 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80077a0:	623b      	str	r3, [r7, #32]
 80077a2:	6a3b      	ldr	r3, [r7, #32]
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	2b53      	cmp	r3, #83	@ 0x53
 80077aa:	d001      	beq.n	80077b0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80077ac:	f7ff fe8c 	bl	80074c8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80077b0:	4b1c      	ldr	r3, [pc, #112]	@ (8007824 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80077b2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d82c      	bhi.n	8007814 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80077ba:	f3ef 8311 	mrs	r3, BASEPRI
 80077be:	f04f 0120 	mov.w	r1, #32
 80077c2:	f381 8811 	msr	BASEPRI, r1
 80077c6:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	4613      	mov	r3, r2
 80077cc:	005b      	lsls	r3, r3, #1
 80077ce:	4413      	add	r3, r2
 80077d0:	00db      	lsls	r3, r3, #3
 80077d2:	3360      	adds	r3, #96	@ 0x60
 80077d4:	69fa      	ldr	r2, [r7, #28]
 80077d6:	4413      	add	r3, r2
 80077d8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d00e      	beq.n	80077fe <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	68ba      	ldr	r2, [r7, #8]
 80077e4:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	687a      	ldr	r2, [r7, #4]
 80077ea:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	683a      	ldr	r2, [r7, #0]
 80077f0:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	2200      	movs	r2, #0
 80077f6:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	2200      	movs	r2, #0
 80077fc:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007802:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8007804:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800780e:	2300      	movs	r3, #0
 8007810:	627b      	str	r3, [r7, #36]	@ 0x24
 8007812:	e002      	b.n	800781a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8007814:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007818:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800781a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800781c:	4618      	mov	r0, r3
 800781e:	3728      	adds	r7, #40	@ 0x28
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}
 8007824:	20004800 	.word	0x20004800

08007828 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8007828:	b580      	push	{r7, lr}
 800782a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800782c:	4803      	ldr	r0, [pc, #12]	@ (800783c <_cbSendSystemDesc+0x14>)
 800782e:	f000 ff41 	bl	80086b4 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8007832:	4803      	ldr	r0, [pc, #12]	@ (8007840 <_cbSendSystemDesc+0x18>)
 8007834:	f000 ff3e 	bl	80086b4 <SEGGER_SYSVIEW_SendSysDesc>
}
 8007838:	bf00      	nop
 800783a:	bd80      	pop	{r7, pc}
 800783c:	080091b8 	.word	0x080091b8
 8007840:	080091e4 	.word	0x080091e4

08007844 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8007844:	b580      	push	{r7, lr}
 8007846:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8007848:	4b06      	ldr	r3, [pc, #24]	@ (8007864 <SEGGER_SYSVIEW_Conf+0x20>)
 800784a:	6818      	ldr	r0, [r3, #0]
 800784c:	4b05      	ldr	r3, [pc, #20]	@ (8007864 <SEGGER_SYSVIEW_Conf+0x20>)
 800784e:	6819      	ldr	r1, [r3, #0]
 8007850:	4b05      	ldr	r3, [pc, #20]	@ (8007868 <SEGGER_SYSVIEW_Conf+0x24>)
 8007852:	4a06      	ldr	r2, [pc, #24]	@ (800786c <SEGGER_SYSVIEW_Conf+0x28>)
 8007854:	f000 fbb4 	bl	8007fc0 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8007858:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800785c:	f000 fbf4 	bl	8008048 <SEGGER_SYSVIEW_SetRAMBase>
}
 8007860:	bf00      	nop
 8007862:	bd80      	pop	{r7, pc}
 8007864:	20000000 	.word	0x20000000
 8007868:	08007829 	.word	0x08007829
 800786c:	0800928c 	.word	0x0800928c

08007870 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8007870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007872:	b085      	sub	sp, #20
 8007874:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8007876:	2300      	movs	r3, #0
 8007878:	607b      	str	r3, [r7, #4]
 800787a:	e033      	b.n	80078e4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800787c:	491e      	ldr	r1, [pc, #120]	@ (80078f8 <_cbSendTaskList+0x88>)
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	4613      	mov	r3, r2
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	4413      	add	r3, r2
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	440b      	add	r3, r1
 800788a:	6818      	ldr	r0, [r3, #0]
 800788c:	491a      	ldr	r1, [pc, #104]	@ (80078f8 <_cbSendTaskList+0x88>)
 800788e:	687a      	ldr	r2, [r7, #4]
 8007890:	4613      	mov	r3, r2
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	4413      	add	r3, r2
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	440b      	add	r3, r1
 800789a:	3304      	adds	r3, #4
 800789c:	6819      	ldr	r1, [r3, #0]
 800789e:	4c16      	ldr	r4, [pc, #88]	@ (80078f8 <_cbSendTaskList+0x88>)
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	4613      	mov	r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	4413      	add	r3, r2
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	4423      	add	r3, r4
 80078ac:	3308      	adds	r3, #8
 80078ae:	681c      	ldr	r4, [r3, #0]
 80078b0:	4d11      	ldr	r5, [pc, #68]	@ (80078f8 <_cbSendTaskList+0x88>)
 80078b2:	687a      	ldr	r2, [r7, #4]
 80078b4:	4613      	mov	r3, r2
 80078b6:	009b      	lsls	r3, r3, #2
 80078b8:	4413      	add	r3, r2
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	442b      	add	r3, r5
 80078be:	330c      	adds	r3, #12
 80078c0:	681d      	ldr	r5, [r3, #0]
 80078c2:	4e0d      	ldr	r6, [pc, #52]	@ (80078f8 <_cbSendTaskList+0x88>)
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	4613      	mov	r3, r2
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	4413      	add	r3, r2
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	4433      	add	r3, r6
 80078d0:	3310      	adds	r3, #16
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	9300      	str	r3, [sp, #0]
 80078d6:	462b      	mov	r3, r5
 80078d8:	4622      	mov	r2, r4
 80078da:	f000 f8bd 	bl	8007a58 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	3301      	adds	r3, #1
 80078e2:	607b      	str	r3, [r7, #4]
 80078e4:	4b05      	ldr	r3, [pc, #20]	@ (80078fc <_cbSendTaskList+0x8c>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	687a      	ldr	r2, [r7, #4]
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d3c6      	bcc.n	800787c <_cbSendTaskList+0xc>
  }
}
 80078ee:	bf00      	nop
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078f8:	20004cb8 	.word	0x20004cb8
 80078fc:	20004d58 	.word	0x20004d58

08007900 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8007900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007904:	b082      	sub	sp, #8
 8007906:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8007908:	f7fe f81e 	bl	8005948 <xTaskGetTickCountFromISR>
 800790c:	4603      	mov	r3, r0
 800790e:	2200      	movs	r2, #0
 8007910:	469a      	mov	sl, r3
 8007912:	4693      	mov	fp, r2
 8007914:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8007918:	e9d7 0100 	ldrd	r0, r1, [r7]
 800791c:	4602      	mov	r2, r0
 800791e:	460b      	mov	r3, r1
 8007920:	f04f 0a00 	mov.w	sl, #0
 8007924:	f04f 0b00 	mov.w	fp, #0
 8007928:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800792c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8007930:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8007934:	4652      	mov	r2, sl
 8007936:	465b      	mov	r3, fp
 8007938:	1a14      	subs	r4, r2, r0
 800793a:	eb63 0501 	sbc.w	r5, r3, r1
 800793e:	f04f 0200 	mov.w	r2, #0
 8007942:	f04f 0300 	mov.w	r3, #0
 8007946:	00ab      	lsls	r3, r5, #2
 8007948:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800794c:	00a2      	lsls	r2, r4, #2
 800794e:	4614      	mov	r4, r2
 8007950:	461d      	mov	r5, r3
 8007952:	eb14 0800 	adds.w	r8, r4, r0
 8007956:	eb45 0901 	adc.w	r9, r5, r1
 800795a:	f04f 0200 	mov.w	r2, #0
 800795e:	f04f 0300 	mov.w	r3, #0
 8007962:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007966:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800796a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800796e:	4690      	mov	r8, r2
 8007970:	4699      	mov	r9, r3
 8007972:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8007976:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800797a:	4610      	mov	r0, r2
 800797c:	4619      	mov	r1, r3
 800797e:	3708      	adds	r7, #8
 8007980:	46bd      	mov	sp, r7
 8007982:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08007988 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af02      	add	r7, sp, #8
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
 8007994:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8007996:	2205      	movs	r2, #5
 8007998:	492b      	ldr	r1, [pc, #172]	@ (8007a48 <SYSVIEW_AddTask+0xc0>)
 800799a:	68b8      	ldr	r0, [r7, #8]
 800799c:	f001 fa82 	bl	8008ea4 <memcmp>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d04b      	beq.n	8007a3e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80079a6:	4b29      	ldr	r3, [pc, #164]	@ (8007a4c <SYSVIEW_AddTask+0xc4>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	2b07      	cmp	r3, #7
 80079ac:	d903      	bls.n	80079b6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80079ae:	4828      	ldr	r0, [pc, #160]	@ (8007a50 <SYSVIEW_AddTask+0xc8>)
 80079b0:	f001 fa1c 	bl	8008dec <SEGGER_SYSVIEW_Warn>
    return;
 80079b4:	e044      	b.n	8007a40 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80079b6:	4b25      	ldr	r3, [pc, #148]	@ (8007a4c <SYSVIEW_AddTask+0xc4>)
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	4926      	ldr	r1, [pc, #152]	@ (8007a54 <SYSVIEW_AddTask+0xcc>)
 80079bc:	4613      	mov	r3, r2
 80079be:	009b      	lsls	r3, r3, #2
 80079c0:	4413      	add	r3, r2
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	440b      	add	r3, r1
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80079ca:	4b20      	ldr	r3, [pc, #128]	@ (8007a4c <SYSVIEW_AddTask+0xc4>)
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	4921      	ldr	r1, [pc, #132]	@ (8007a54 <SYSVIEW_AddTask+0xcc>)
 80079d0:	4613      	mov	r3, r2
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	4413      	add	r3, r2
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	440b      	add	r3, r1
 80079da:	3304      	adds	r3, #4
 80079dc:	68ba      	ldr	r2, [r7, #8]
 80079de:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80079e0:	4b1a      	ldr	r3, [pc, #104]	@ (8007a4c <SYSVIEW_AddTask+0xc4>)
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	491b      	ldr	r1, [pc, #108]	@ (8007a54 <SYSVIEW_AddTask+0xcc>)
 80079e6:	4613      	mov	r3, r2
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	4413      	add	r3, r2
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	440b      	add	r3, r1
 80079f0:	3308      	adds	r3, #8
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 80079f6:	4b15      	ldr	r3, [pc, #84]	@ (8007a4c <SYSVIEW_AddTask+0xc4>)
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	4916      	ldr	r1, [pc, #88]	@ (8007a54 <SYSVIEW_AddTask+0xcc>)
 80079fc:	4613      	mov	r3, r2
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	4413      	add	r3, r2
 8007a02:	009b      	lsls	r3, r3, #2
 8007a04:	440b      	add	r3, r1
 8007a06:	330c      	adds	r3, #12
 8007a08:	683a      	ldr	r2, [r7, #0]
 8007a0a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8007a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8007a4c <SYSVIEW_AddTask+0xc4>)
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	4910      	ldr	r1, [pc, #64]	@ (8007a54 <SYSVIEW_AddTask+0xcc>)
 8007a12:	4613      	mov	r3, r2
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	4413      	add	r3, r2
 8007a18:	009b      	lsls	r3, r3, #2
 8007a1a:	440b      	add	r3, r1
 8007a1c:	3310      	adds	r3, #16
 8007a1e:	69ba      	ldr	r2, [r7, #24]
 8007a20:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8007a22:	4b0a      	ldr	r3, [pc, #40]	@ (8007a4c <SYSVIEW_AddTask+0xc4>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	3301      	adds	r3, #1
 8007a28:	4a08      	ldr	r2, [pc, #32]	@ (8007a4c <SYSVIEW_AddTask+0xc4>)
 8007a2a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	9300      	str	r3, [sp, #0]
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	68b9      	ldr	r1, [r7, #8]
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f000 f80e 	bl	8007a58 <SYSVIEW_SendTaskInfo>
 8007a3c:	e000      	b.n	8007a40 <SYSVIEW_AddTask+0xb8>
    return;
 8007a3e:	bf00      	nop

}
 8007a40:	3710      	adds	r7, #16
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}
 8007a46:	bf00      	nop
 8007a48:	080091f4 	.word	0x080091f4
 8007a4c:	20004d58 	.word	0x20004d58
 8007a50:	080091fc 	.word	0x080091fc
 8007a54:	20004cb8 	.word	0x20004cb8

08007a58 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b08a      	sub	sp, #40	@ 0x28
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	60f8      	str	r0, [r7, #12]
 8007a60:	60b9      	str	r1, [r7, #8]
 8007a62:	607a      	str	r2, [r7, #4]
 8007a64:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8007a66:	f107 0310 	add.w	r3, r7, #16
 8007a6a:	2218      	movs	r2, #24
 8007a6c:	2100      	movs	r1, #0
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f001 fa28 	bl	8008ec4 <memset>
  TaskInfo.TaskID     = TaskID;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8007a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a86:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8007a88:	f107 0310 	add.w	r3, r7, #16
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f000 fd19 	bl	80084c4 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8007a92:	bf00      	nop
 8007a94:	3728      	adds	r7, #40	@ 0x28
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8007a9a:	b480      	push	{r7}
 8007a9c:	b087      	sub	sp, #28
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	60f8      	str	r0, [r7, #12]
 8007aa2:	60b9      	str	r1, [r7, #8]
 8007aa4:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d105      	bne.n	8007ab8 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	1c5a      	adds	r2, r3, #1
 8007ab0:	60fa      	str	r2, [r7, #12]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	701a      	strb	r2, [r3, #0]
 8007ab6:	e022      	b.n	8007afe <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	1c5a      	adds	r2, r3, #1
 8007ac0:	60fa      	str	r2, [r7, #12]
 8007ac2:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b80      	cmp	r3, #128	@ 0x80
 8007ac8:	d90a      	bls.n	8007ae0 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8007aca:	2380      	movs	r3, #128	@ 0x80
 8007acc:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 8007ace:	e007      	b.n	8007ae0 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	1c53      	adds	r3, r2, #1
 8007ad4:	60bb      	str	r3, [r7, #8]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	1c59      	adds	r1, r3, #1
 8007ada:	60f9      	str	r1, [r7, #12]
 8007adc:	7812      	ldrb	r2, [r2, #0]
 8007ade:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	1e5a      	subs	r2, r3, #1
 8007ae4:	607a      	str	r2, [r7, #4]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d003      	beq.n	8007af2 <_EncodeStr+0x58>
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d1ee      	bne.n	8007ad0 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8007af2:	68ba      	ldr	r2, [r7, #8]
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	1ad3      	subs	r3, r2, r3
 8007af8:	b2da      	uxtb	r2, r3
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8007afe:	68fb      	ldr	r3, [r7, #12]
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	371c      	adds	r7, #28
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr

08007b0c <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8007b0c:	b480      	push	{r7}
 8007b0e:	b083      	sub	sp, #12
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	3307      	adds	r3, #7
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	370c      	adds	r7, #12
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007b2a:	4b34      	ldr	r3, [pc, #208]	@ (8007bfc <_HandleIncomingPacket+0xd8>)
 8007b2c:	7e1b      	ldrb	r3, [r3, #24]
 8007b2e:	4618      	mov	r0, r3
 8007b30:	1cfb      	adds	r3, r7, #3
 8007b32:	2201      	movs	r2, #1
 8007b34:	4619      	mov	r1, r3
 8007b36:	f7ff fd21 	bl	800757c <SEGGER_RTT_ReadNoLock>
 8007b3a:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d057      	beq.n	8007bf2 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8007b42:	78fb      	ldrb	r3, [r7, #3]
 8007b44:	2b80      	cmp	r3, #128	@ 0x80
 8007b46:	d031      	beq.n	8007bac <_HandleIncomingPacket+0x88>
 8007b48:	2b80      	cmp	r3, #128	@ 0x80
 8007b4a:	dc40      	bgt.n	8007bce <_HandleIncomingPacket+0xaa>
 8007b4c:	2b07      	cmp	r3, #7
 8007b4e:	dc15      	bgt.n	8007b7c <_HandleIncomingPacket+0x58>
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	dd3c      	ble.n	8007bce <_HandleIncomingPacket+0xaa>
 8007b54:	3b01      	subs	r3, #1
 8007b56:	2b06      	cmp	r3, #6
 8007b58:	d839      	bhi.n	8007bce <_HandleIncomingPacket+0xaa>
 8007b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b60 <_HandleIncomingPacket+0x3c>)
 8007b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b60:	08007b83 	.word	0x08007b83
 8007b64:	08007b89 	.word	0x08007b89
 8007b68:	08007b8f 	.word	0x08007b8f
 8007b6c:	08007b95 	.word	0x08007b95
 8007b70:	08007b9b 	.word	0x08007b9b
 8007b74:	08007ba1 	.word	0x08007ba1
 8007b78:	08007ba7 	.word	0x08007ba7
 8007b7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8007b7e:	d033      	beq.n	8007be8 <_HandleIncomingPacket+0xc4>
 8007b80:	e025      	b.n	8007bce <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8007b82:	f000 fb25 	bl	80081d0 <SEGGER_SYSVIEW_Start>
      break;
 8007b86:	e034      	b.n	8007bf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8007b88:	f000 fbdc 	bl	8008344 <SEGGER_SYSVIEW_Stop>
      break;
 8007b8c:	e031      	b.n	8007bf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8007b8e:	f000 fdb5 	bl	80086fc <SEGGER_SYSVIEW_RecordSystime>
      break;
 8007b92:	e02e      	b.n	8007bf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8007b94:	f000 fd7a 	bl	800868c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8007b98:	e02b      	b.n	8007bf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8007b9a:	f000 fbf9 	bl	8008390 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8007b9e:	e028      	b.n	8007bf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8007ba0:	f001 f8e6 	bl	8008d70 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8007ba4:	e025      	b.n	8007bf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8007ba6:	f001 f8c5 	bl	8008d34 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8007baa:	e022      	b.n	8007bf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007bac:	4b13      	ldr	r3, [pc, #76]	@ (8007bfc <_HandleIncomingPacket+0xd8>)
 8007bae:	7e1b      	ldrb	r3, [r3, #24]
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	1cfb      	adds	r3, r7, #3
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	4619      	mov	r1, r3
 8007bb8:	f7ff fce0 	bl	800757c <SEGGER_RTT_ReadNoLock>
 8007bbc:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d013      	beq.n	8007bec <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8007bc4:	78fb      	ldrb	r3, [r7, #3]
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f001 f82a 	bl	8008c20 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8007bcc:	e00e      	b.n	8007bec <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8007bce:	78fb      	ldrb	r3, [r7, #3]
 8007bd0:	b25b      	sxtb	r3, r3
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	da0c      	bge.n	8007bf0 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007bd6:	4b09      	ldr	r3, [pc, #36]	@ (8007bfc <_HandleIncomingPacket+0xd8>)
 8007bd8:	7e1b      	ldrb	r3, [r3, #24]
 8007bda:	4618      	mov	r0, r3
 8007bdc:	1cfb      	adds	r3, r7, #3
 8007bde:	2201      	movs	r2, #1
 8007be0:	4619      	mov	r1, r3
 8007be2:	f7ff fccb 	bl	800757c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8007be6:	e003      	b.n	8007bf0 <_HandleIncomingPacket+0xcc>
      break;
 8007be8:	bf00      	nop
 8007bea:	e002      	b.n	8007bf2 <_HandleIncomingPacket+0xce>
      break;
 8007bec:	bf00      	nop
 8007bee:	e000      	b.n	8007bf2 <_HandleIncomingPacket+0xce>
      break;
 8007bf0:	bf00      	nop
    }
  }
}
 8007bf2:	bf00      	nop
 8007bf4:	3708      	adds	r7, #8
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	20005164 	.word	0x20005164

08007c00 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b08c      	sub	sp, #48	@ 0x30
 8007c04:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8007c06:	2301      	movs	r3, #1
 8007c08:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8007c0a:	1d3b      	adds	r3, r7, #4
 8007c0c:	3301      	adds	r3, #1
 8007c0e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8007c10:	69fb      	ldr	r3, [r7, #28]
 8007c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c14:	4b31      	ldr	r3, [pc, #196]	@ (8007cdc <_TrySendOverflowPacket+0xdc>)
 8007c16:	695b      	ldr	r3, [r3, #20]
 8007c18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c1a:	e00b      	b.n	8007c34 <_TrySendOverflowPacket+0x34>
 8007c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c1e:	b2da      	uxtb	r2, r3
 8007c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c22:	1c59      	adds	r1, r3, #1
 8007c24:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8007c26:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007c2a:	b2d2      	uxtb	r2, r2
 8007c2c:	701a      	strb	r2, [r3, #0]
 8007c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c30:	09db      	lsrs	r3, r3, #7
 8007c32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c36:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c38:	d8f0      	bhi.n	8007c1c <_TrySendOverflowPacket+0x1c>
 8007c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c3c:	1c5a      	adds	r2, r3, #1
 8007c3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c42:	b2d2      	uxtb	r2, r2
 8007c44:	701a      	strb	r2, [r3, #0]
 8007c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c48:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007c4a:	4b25      	ldr	r3, [pc, #148]	@ (8007ce0 <_TrySendOverflowPacket+0xe0>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8007c50:	4b22      	ldr	r3, [pc, #136]	@ (8007cdc <_TrySendOverflowPacket+0xdc>)
 8007c52:	68db      	ldr	r3, [r3, #12]
 8007c54:	69ba      	ldr	r2, [r7, #24]
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8007c5a:	69fb      	ldr	r3, [r7, #28]
 8007c5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	623b      	str	r3, [r7, #32]
 8007c62:	e00b      	b.n	8007c7c <_TrySendOverflowPacket+0x7c>
 8007c64:	6a3b      	ldr	r3, [r7, #32]
 8007c66:	b2da      	uxtb	r2, r3
 8007c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6a:	1c59      	adds	r1, r3, #1
 8007c6c:	6279      	str	r1, [r7, #36]	@ 0x24
 8007c6e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007c72:	b2d2      	uxtb	r2, r2
 8007c74:	701a      	strb	r2, [r3, #0]
 8007c76:	6a3b      	ldr	r3, [r7, #32]
 8007c78:	09db      	lsrs	r3, r3, #7
 8007c7a:	623b      	str	r3, [r7, #32]
 8007c7c:	6a3b      	ldr	r3, [r7, #32]
 8007c7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c80:	d8f0      	bhi.n	8007c64 <_TrySendOverflowPacket+0x64>
 8007c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c84:	1c5a      	adds	r2, r3, #1
 8007c86:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c88:	6a3a      	ldr	r2, [r7, #32]
 8007c8a:	b2d2      	uxtb	r2, r2
 8007c8c:	701a      	strb	r2, [r3, #0]
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c90:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8007c92:	4b12      	ldr	r3, [pc, #72]	@ (8007cdc <_TrySendOverflowPacket+0xdc>)
 8007c94:	785b      	ldrb	r3, [r3, #1]
 8007c96:	4618      	mov	r0, r3
 8007c98:	1d3b      	adds	r3, r7, #4
 8007c9a:	69fa      	ldr	r2, [r7, #28]
 8007c9c:	1ad3      	subs	r3, r2, r3
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	1d3b      	adds	r3, r7, #4
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	f7f8 fab4 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d009      	beq.n	8007cc6 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8007cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8007cdc <_TrySendOverflowPacket+0xdc>)
 8007cb4:	69bb      	ldr	r3, [r7, #24]
 8007cb6:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8007cb8:	4b08      	ldr	r3, [pc, #32]	@ (8007cdc <_TrySendOverflowPacket+0xdc>)
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	3b01      	subs	r3, #1
 8007cbe:	b2da      	uxtb	r2, r3
 8007cc0:	4b06      	ldr	r3, [pc, #24]	@ (8007cdc <_TrySendOverflowPacket+0xdc>)
 8007cc2:	701a      	strb	r2, [r3, #0]
 8007cc4:	e004      	b.n	8007cd0 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8007cc6:	4b05      	ldr	r3, [pc, #20]	@ (8007cdc <_TrySendOverflowPacket+0xdc>)
 8007cc8:	695b      	ldr	r3, [r3, #20]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	4a03      	ldr	r2, [pc, #12]	@ (8007cdc <_TrySendOverflowPacket+0xdc>)
 8007cce:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8007cd0:	693b      	ldr	r3, [r7, #16]
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3730      	adds	r7, #48	@ 0x30
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop
 8007cdc:	20005164 	.word	0x20005164
 8007ce0:	e0001004 	.word	0xe0001004

08007ce4 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b08a      	sub	sp, #40	@ 0x28
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8007cf0:	4b98      	ldr	r3, [pc, #608]	@ (8007f54 <_SendPacket+0x270>)
 8007cf2:	781b      	ldrb	r3, [r3, #0]
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d010      	beq.n	8007d1a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8007cf8:	4b96      	ldr	r3, [pc, #600]	@ (8007f54 <_SendPacket+0x270>)
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f000 812d 	beq.w	8007f5c <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8007d02:	4b94      	ldr	r3, [pc, #592]	@ (8007f54 <_SendPacket+0x270>)
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	d109      	bne.n	8007d1e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8007d0a:	f7ff ff79 	bl	8007c00 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8007d0e:	4b91      	ldr	r3, [pc, #580]	@ (8007f54 <_SendPacket+0x270>)
 8007d10:	781b      	ldrb	r3, [r3, #0]
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	f040 8124 	bne.w	8007f60 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8007d18:	e001      	b.n	8007d1e <_SendPacket+0x3a>
    goto Send;
 8007d1a:	bf00      	nop
 8007d1c:	e000      	b.n	8007d20 <_SendPacket+0x3c>
Send:
 8007d1e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2b1f      	cmp	r3, #31
 8007d24:	d809      	bhi.n	8007d3a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8007d26:	4b8b      	ldr	r3, [pc, #556]	@ (8007f54 <_SendPacket+0x270>)
 8007d28:	69da      	ldr	r2, [r3, #28]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d30:	f003 0301 	and.w	r3, r3, #1
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	f040 8115 	bne.w	8007f64 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2b17      	cmp	r3, #23
 8007d3e:	d807      	bhi.n	8007d50 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	3b01      	subs	r3, #1
 8007d44:	60fb      	str	r3, [r7, #12]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	b2da      	uxtb	r2, r3
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	701a      	strb	r2, [r3, #0]
 8007d4e:	e0c4      	b.n	8007eda <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8007d50:	68ba      	ldr	r2, [r7, #8]
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	1ad3      	subs	r3, r2, r3
 8007d56:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8007d5c:	d912      	bls.n	8007d84 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	09da      	lsrs	r2, r3, #7
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	3b01      	subs	r3, #1
 8007d66:	60fb      	str	r3, [r7, #12]
 8007d68:	b2d2      	uxtb	r2, r2
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8007d6e:	69fb      	ldr	r3, [r7, #28]
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	68fa      	ldr	r2, [r7, #12]
 8007d74:	3a01      	subs	r2, #1
 8007d76:	60fa      	str	r2, [r7, #12]
 8007d78:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007d7c:	b2da      	uxtb	r2, r3
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	701a      	strb	r2, [r3, #0]
 8007d82:	e006      	b.n	8007d92 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	3b01      	subs	r3, #1
 8007d88:	60fb      	str	r3, [r7, #12]
 8007d8a:	69fb      	ldr	r3, [r7, #28]
 8007d8c:	b2da      	uxtb	r2, r3
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2b7e      	cmp	r3, #126	@ 0x7e
 8007d96:	d807      	bhi.n	8007da8 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	3b01      	subs	r3, #1
 8007d9c:	60fb      	str	r3, [r7, #12]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	b2da      	uxtb	r2, r3
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	701a      	strb	r2, [r3, #0]
 8007da6:	e098      	b.n	8007eda <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007dae:	d212      	bcs.n	8007dd6 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	09da      	lsrs	r2, r3, #7
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	3b01      	subs	r3, #1
 8007db8:	60fb      	str	r3, [r7, #12]
 8007dba:	b2d2      	uxtb	r2, r2
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	3a01      	subs	r2, #1
 8007dc8:	60fa      	str	r2, [r7, #12]
 8007dca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007dce:	b2da      	uxtb	r2, r3
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	701a      	strb	r2, [r3, #0]
 8007dd4:	e081      	b.n	8007eda <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ddc:	d21d      	bcs.n	8007e1a <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	0b9a      	lsrs	r2, r3, #14
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	3b01      	subs	r3, #1
 8007de6:	60fb      	str	r3, [r7, #12]
 8007de8:	b2d2      	uxtb	r2, r2
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	09db      	lsrs	r3, r3, #7
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	3a01      	subs	r2, #1
 8007df8:	60fa      	str	r2, [r7, #12]
 8007dfa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007dfe:	b2da      	uxtb	r2, r3
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	3a01      	subs	r2, #1
 8007e0c:	60fa      	str	r2, [r7, #12]
 8007e0e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007e12:	b2da      	uxtb	r2, r3
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	701a      	strb	r2, [r3, #0]
 8007e18:	e05f      	b.n	8007eda <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e20:	d228      	bcs.n	8007e74 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	0d5a      	lsrs	r2, r3, #21
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	3b01      	subs	r3, #1
 8007e2a:	60fb      	str	r3, [r7, #12]
 8007e2c:	b2d2      	uxtb	r2, r2
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	0b9b      	lsrs	r3, r3, #14
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	68fa      	ldr	r2, [r7, #12]
 8007e3a:	3a01      	subs	r2, #1
 8007e3c:	60fa      	str	r2, [r7, #12]
 8007e3e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007e42:	b2da      	uxtb	r2, r3
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	09db      	lsrs	r3, r3, #7
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	3a01      	subs	r2, #1
 8007e52:	60fa      	str	r2, [r7, #12]
 8007e54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007e58:	b2da      	uxtb	r2, r3
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	3a01      	subs	r2, #1
 8007e66:	60fa      	str	r2, [r7, #12]
 8007e68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007e6c:	b2da      	uxtb	r2, r3
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	701a      	strb	r2, [r3, #0]
 8007e72:	e032      	b.n	8007eda <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	0f1a      	lsrs	r2, r3, #28
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	60fb      	str	r3, [r7, #12]
 8007e7e:	b2d2      	uxtb	r2, r2
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	0d5b      	lsrs	r3, r3, #21
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	68fa      	ldr	r2, [r7, #12]
 8007e8c:	3a01      	subs	r2, #1
 8007e8e:	60fa      	str	r2, [r7, #12]
 8007e90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007e94:	b2da      	uxtb	r2, r3
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	0b9b      	lsrs	r3, r3, #14
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	68fa      	ldr	r2, [r7, #12]
 8007ea2:	3a01      	subs	r2, #1
 8007ea4:	60fa      	str	r2, [r7, #12]
 8007ea6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007eaa:	b2da      	uxtb	r2, r3
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	09db      	lsrs	r3, r3, #7
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	68fa      	ldr	r2, [r7, #12]
 8007eb8:	3a01      	subs	r2, #1
 8007eba:	60fa      	str	r2, [r7, #12]
 8007ebc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007ec0:	b2da      	uxtb	r2, r3
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	3a01      	subs	r2, #1
 8007ece:	60fa      	str	r2, [r7, #12]
 8007ed0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007ed4:	b2da      	uxtb	r2, r3
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007eda:	4b1f      	ldr	r3, [pc, #124]	@ (8007f58 <_SendPacket+0x274>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8007ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8007f54 <_SendPacket+0x270>)
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	69ba      	ldr	r2, [r7, #24]
 8007ee6:	1ad3      	subs	r3, r2, r3
 8007ee8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	627b      	str	r3, [r7, #36]	@ 0x24
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	623b      	str	r3, [r7, #32]
 8007ef2:	e00b      	b.n	8007f0c <_SendPacket+0x228>
 8007ef4:	6a3b      	ldr	r3, [r7, #32]
 8007ef6:	b2da      	uxtb	r2, r3
 8007ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efa:	1c59      	adds	r1, r3, #1
 8007efc:	6279      	str	r1, [r7, #36]	@ 0x24
 8007efe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007f02:	b2d2      	uxtb	r2, r2
 8007f04:	701a      	strb	r2, [r3, #0]
 8007f06:	6a3b      	ldr	r3, [r7, #32]
 8007f08:	09db      	lsrs	r3, r3, #7
 8007f0a:	623b      	str	r3, [r7, #32]
 8007f0c:	6a3b      	ldr	r3, [r7, #32]
 8007f0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007f10:	d8f0      	bhi.n	8007ef4 <_SendPacket+0x210>
 8007f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f14:	1c5a      	adds	r2, r3, #1
 8007f16:	627a      	str	r2, [r7, #36]	@ 0x24
 8007f18:	6a3a      	ldr	r2, [r7, #32]
 8007f1a:	b2d2      	uxtb	r2, r2
 8007f1c:	701a      	strb	r2, [r3, #0]
 8007f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f20:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8007f22:	4b0c      	ldr	r3, [pc, #48]	@ (8007f54 <_SendPacket+0x270>)
 8007f24:	785b      	ldrb	r3, [r3, #1]
 8007f26:	4618      	mov	r0, r3
 8007f28:	68ba      	ldr	r2, [r7, #8]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	1ad3      	subs	r3, r2, r3
 8007f2e:	461a      	mov	r2, r3
 8007f30:	68f9      	ldr	r1, [r7, #12]
 8007f32:	f7f8 f96d 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8007f36:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d003      	beq.n	8007f46 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8007f3e:	4a05      	ldr	r2, [pc, #20]	@ (8007f54 <_SendPacket+0x270>)
 8007f40:	69bb      	ldr	r3, [r7, #24]
 8007f42:	60d3      	str	r3, [r2, #12]
 8007f44:	e00f      	b.n	8007f66 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8007f46:	4b03      	ldr	r3, [pc, #12]	@ (8007f54 <_SendPacket+0x270>)
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	b2da      	uxtb	r2, r3
 8007f4e:	4b01      	ldr	r3, [pc, #4]	@ (8007f54 <_SendPacket+0x270>)
 8007f50:	701a      	strb	r2, [r3, #0]
 8007f52:	e008      	b.n	8007f66 <_SendPacket+0x282>
 8007f54:	20005164 	.word	0x20005164
 8007f58:	e0001004 	.word	0xe0001004
    goto SendDone;
 8007f5c:	bf00      	nop
 8007f5e:	e002      	b.n	8007f66 <_SendPacket+0x282>
      goto SendDone;
 8007f60:	bf00      	nop
 8007f62:	e000      	b.n	8007f66 <_SendPacket+0x282>
      goto SendDone;
 8007f64:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8007f66:	4b14      	ldr	r3, [pc, #80]	@ (8007fb8 <_SendPacket+0x2d4>)
 8007f68:	7e1b      	ldrb	r3, [r3, #24]
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	4a13      	ldr	r2, [pc, #76]	@ (8007fbc <_SendPacket+0x2d8>)
 8007f6e:	460b      	mov	r3, r1
 8007f70:	005b      	lsls	r3, r3, #1
 8007f72:	440b      	add	r3, r1
 8007f74:	00db      	lsls	r3, r3, #3
 8007f76:	4413      	add	r3, r2
 8007f78:	336c      	adds	r3, #108	@ 0x6c
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8007fb8 <_SendPacket+0x2d4>)
 8007f7e:	7e1b      	ldrb	r3, [r3, #24]
 8007f80:	4618      	mov	r0, r3
 8007f82:	490e      	ldr	r1, [pc, #56]	@ (8007fbc <_SendPacket+0x2d8>)
 8007f84:	4603      	mov	r3, r0
 8007f86:	005b      	lsls	r3, r3, #1
 8007f88:	4403      	add	r3, r0
 8007f8a:	00db      	lsls	r3, r3, #3
 8007f8c:	440b      	add	r3, r1
 8007f8e:	3370      	adds	r3, #112	@ 0x70
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	429a      	cmp	r2, r3
 8007f94:	d00b      	beq.n	8007fae <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8007f96:	4b08      	ldr	r3, [pc, #32]	@ (8007fb8 <_SendPacket+0x2d4>)
 8007f98:	789b      	ldrb	r3, [r3, #2]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d107      	bne.n	8007fae <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8007f9e:	4b06      	ldr	r3, [pc, #24]	@ (8007fb8 <_SendPacket+0x2d4>)
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8007fa4:	f7ff fdbe 	bl	8007b24 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8007fa8:	4b03      	ldr	r3, [pc, #12]	@ (8007fb8 <_SendPacket+0x2d4>)
 8007faa:	2200      	movs	r2, #0
 8007fac:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8007fae:	bf00      	nop
 8007fb0:	3728      	adds	r7, #40	@ 0x28
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	20005164 	.word	0x20005164
 8007fbc:	20004800 	.word	0x20004800

08007fc0 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b086      	sub	sp, #24
 8007fc4:	af02      	add	r7, sp, #8
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	607a      	str	r2, [r7, #4]
 8007fcc:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007fce:	2300      	movs	r3, #0
 8007fd0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007fd4:	4917      	ldr	r1, [pc, #92]	@ (8008034 <SEGGER_SYSVIEW_Init+0x74>)
 8007fd6:	4818      	ldr	r0, [pc, #96]	@ (8008038 <SEGGER_SYSVIEW_Init+0x78>)
 8007fd8:	f7ff fb56 	bl	8007688 <SEGGER_RTT_AllocUpBuffer>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	b2da      	uxtb	r2, r3
 8007fe0:	4b16      	ldr	r3, [pc, #88]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 8007fe2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8007fe4:	4b15      	ldr	r3, [pc, #84]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 8007fe6:	785a      	ldrb	r2, [r3, #1]
 8007fe8:	4b14      	ldr	r3, [pc, #80]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 8007fea:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007fec:	4b13      	ldr	r3, [pc, #76]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 8007fee:	7e1b      	ldrb	r3, [r3, #24]
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	9300      	str	r3, [sp, #0]
 8007ff6:	2308      	movs	r3, #8
 8007ff8:	4a11      	ldr	r2, [pc, #68]	@ (8008040 <SEGGER_SYSVIEW_Init+0x80>)
 8007ffa:	490f      	ldr	r1, [pc, #60]	@ (8008038 <SEGGER_SYSVIEW_Init+0x78>)
 8007ffc:	f7ff fbc8 	bl	8007790 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8008000:	4b0e      	ldr	r3, [pc, #56]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 8008002:	2200      	movs	r2, #0
 8008004:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8008006:	4b0f      	ldr	r3, [pc, #60]	@ (8008044 <SEGGER_SYSVIEW_Init+0x84>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a0c      	ldr	r2, [pc, #48]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 800800c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800800e:	4a0b      	ldr	r2, [pc, #44]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8008014:	4a09      	ldr	r2, [pc, #36]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800801a:	4a08      	ldr	r2, [pc, #32]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8008020:	4a06      	ldr	r2, [pc, #24]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8008026:	4b05      	ldr	r3, [pc, #20]	@ (800803c <SEGGER_SYSVIEW_Init+0x7c>)
 8008028:	2200      	movs	r2, #0
 800802a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800802c:	bf00      	nop
 800802e:	3710      	adds	r7, #16
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}
 8008034:	20004d5c 	.word	0x20004d5c
 8008038:	08009254 	.word	0x08009254
 800803c:	20005164 	.word	0x20005164
 8008040:	2000515c 	.word	0x2000515c
 8008044:	e0001004 	.word	0xe0001004

08008048 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8008050:	4a04      	ldr	r2, [pc, #16]	@ (8008064 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6113      	str	r3, [r2, #16]
}
 8008056:	bf00      	nop
 8008058:	370c      	adds	r7, #12
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	20005164 	.word	0x20005164

08008068 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8008068:	b580      	push	{r7, lr}
 800806a:	b084      	sub	sp, #16
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008070:	f3ef 8311 	mrs	r3, BASEPRI
 8008074:	f04f 0120 	mov.w	r1, #32
 8008078:	f381 8811 	msr	BASEPRI, r1
 800807c:	60fb      	str	r3, [r7, #12]
 800807e:	4808      	ldr	r0, [pc, #32]	@ (80080a0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8008080:	f7ff fd44 	bl	8007b0c <_PreparePacket>
 8008084:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	68b9      	ldr	r1, [r7, #8]
 800808a:	68b8      	ldr	r0, [r7, #8]
 800808c:	f7ff fe2a 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f383 8811 	msr	BASEPRI, r3
}
 8008096:	bf00      	nop
 8008098:	3710      	adds	r7, #16
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
 800809e:	bf00      	nop
 80080a0:	20005194 	.word	0x20005194

080080a4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b088      	sub	sp, #32
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80080ae:	f3ef 8311 	mrs	r3, BASEPRI
 80080b2:	f04f 0120 	mov.w	r1, #32
 80080b6:	f381 8811 	msr	BASEPRI, r1
 80080ba:	617b      	str	r3, [r7, #20]
 80080bc:	4816      	ldr	r0, [pc, #88]	@ (8008118 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80080be:	f7ff fd25 	bl	8007b0c <_PreparePacket>
 80080c2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	61fb      	str	r3, [r7, #28]
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	61bb      	str	r3, [r7, #24]
 80080d0:	e00b      	b.n	80080ea <SEGGER_SYSVIEW_RecordU32+0x46>
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	b2da      	uxtb	r2, r3
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	1c59      	adds	r1, r3, #1
 80080da:	61f9      	str	r1, [r7, #28]
 80080dc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80080e0:	b2d2      	uxtb	r2, r2
 80080e2:	701a      	strb	r2, [r3, #0]
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	09db      	lsrs	r3, r3, #7
 80080e8:	61bb      	str	r3, [r7, #24]
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80080ee:	d8f0      	bhi.n	80080d2 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80080f0:	69fb      	ldr	r3, [r7, #28]
 80080f2:	1c5a      	adds	r2, r3, #1
 80080f4:	61fa      	str	r2, [r7, #28]
 80080f6:	69ba      	ldr	r2, [r7, #24]
 80080f8:	b2d2      	uxtb	r2, r2
 80080fa:	701a      	strb	r2, [r3, #0]
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	68f9      	ldr	r1, [r7, #12]
 8008104:	6938      	ldr	r0, [r7, #16]
 8008106:	f7ff fded 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	f383 8811 	msr	BASEPRI, r3
}
 8008110:	bf00      	nop
 8008112:	3720      	adds	r7, #32
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}
 8008118:	20005194 	.word	0x20005194

0800811c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800811c:	b580      	push	{r7, lr}
 800811e:	b08c      	sub	sp, #48	@ 0x30
 8008120:	af00      	add	r7, sp, #0
 8008122:	60f8      	str	r0, [r7, #12]
 8008124:	60b9      	str	r1, [r7, #8]
 8008126:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8008128:	f3ef 8311 	mrs	r3, BASEPRI
 800812c:	f04f 0120 	mov.w	r1, #32
 8008130:	f381 8811 	msr	BASEPRI, r1
 8008134:	61fb      	str	r3, [r7, #28]
 8008136:	4825      	ldr	r0, [pc, #148]	@ (80081cc <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8008138:	f7ff fce8 	bl	8007b0c <_PreparePacket>
 800813c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	62bb      	str	r3, [r7, #40]	@ 0x28
 800814a:	e00b      	b.n	8008164 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800814c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800814e:	b2da      	uxtb	r2, r3
 8008150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008152:	1c59      	adds	r1, r3, #1
 8008154:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8008156:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800815a:	b2d2      	uxtb	r2, r2
 800815c:	701a      	strb	r2, [r3, #0]
 800815e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008160:	09db      	lsrs	r3, r3, #7
 8008162:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008166:	2b7f      	cmp	r3, #127	@ 0x7f
 8008168:	d8f0      	bhi.n	800814c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800816a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800816c:	1c5a      	adds	r2, r3, #1
 800816e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008170:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008172:	b2d2      	uxtb	r2, r2
 8008174:	701a      	strb	r2, [r3, #0]
 8008176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008178:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	627b      	str	r3, [r7, #36]	@ 0x24
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	623b      	str	r3, [r7, #32]
 8008182:	e00b      	b.n	800819c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8008184:	6a3b      	ldr	r3, [r7, #32]
 8008186:	b2da      	uxtb	r2, r3
 8008188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800818a:	1c59      	adds	r1, r3, #1
 800818c:	6279      	str	r1, [r7, #36]	@ 0x24
 800818e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008192:	b2d2      	uxtb	r2, r2
 8008194:	701a      	strb	r2, [r3, #0]
 8008196:	6a3b      	ldr	r3, [r7, #32]
 8008198:	09db      	lsrs	r3, r3, #7
 800819a:	623b      	str	r3, [r7, #32]
 800819c:	6a3b      	ldr	r3, [r7, #32]
 800819e:	2b7f      	cmp	r3, #127	@ 0x7f
 80081a0:	d8f0      	bhi.n	8008184 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80081a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a4:	1c5a      	adds	r2, r3, #1
 80081a6:	627a      	str	r2, [r7, #36]	@ 0x24
 80081a8:	6a3a      	ldr	r2, [r7, #32]
 80081aa:	b2d2      	uxtb	r2, r2
 80081ac:	701a      	strb	r2, [r3, #0]
 80081ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80081b2:	68fa      	ldr	r2, [r7, #12]
 80081b4:	6979      	ldr	r1, [r7, #20]
 80081b6:	69b8      	ldr	r0, [r7, #24]
 80081b8:	f7ff fd94 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	f383 8811 	msr	BASEPRI, r3
}
 80081c2:	bf00      	nop
 80081c4:	3730      	adds	r7, #48	@ 0x30
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	20005194 	.word	0x20005194

080081d0 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b08c      	sub	sp, #48	@ 0x30
 80081d4:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80081d6:	4b58      	ldr	r3, [pc, #352]	@ (8008338 <SEGGER_SYSVIEW_Start+0x168>)
 80081d8:	2201      	movs	r2, #1
 80081da:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80081dc:	f3ef 8311 	mrs	r3, BASEPRI
 80081e0:	f04f 0120 	mov.w	r1, #32
 80081e4:	f381 8811 	msr	BASEPRI, r1
 80081e8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80081ea:	4b53      	ldr	r3, [pc, #332]	@ (8008338 <SEGGER_SYSVIEW_Start+0x168>)
 80081ec:	785b      	ldrb	r3, [r3, #1]
 80081ee:	220a      	movs	r2, #10
 80081f0:	4952      	ldr	r1, [pc, #328]	@ (800833c <SEGGER_SYSVIEW_Start+0x16c>)
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7f8 f80c 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80081fe:	200a      	movs	r0, #10
 8008200:	f7ff ff32 	bl	8008068 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8008204:	f3ef 8311 	mrs	r3, BASEPRI
 8008208:	f04f 0120 	mov.w	r1, #32
 800820c:	f381 8811 	msr	BASEPRI, r1
 8008210:	60bb      	str	r3, [r7, #8]
 8008212:	484b      	ldr	r0, [pc, #300]	@ (8008340 <SEGGER_SYSVIEW_Start+0x170>)
 8008214:	f7ff fc7a 	bl	8007b0c <_PreparePacket>
 8008218:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008222:	4b45      	ldr	r3, [pc, #276]	@ (8008338 <SEGGER_SYSVIEW_Start+0x168>)
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008228:	e00b      	b.n	8008242 <SEGGER_SYSVIEW_Start+0x72>
 800822a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800822c:	b2da      	uxtb	r2, r3
 800822e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008230:	1c59      	adds	r1, r3, #1
 8008232:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8008234:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008238:	b2d2      	uxtb	r2, r2
 800823a:	701a      	strb	r2, [r3, #0]
 800823c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800823e:	09db      	lsrs	r3, r3, #7
 8008240:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008244:	2b7f      	cmp	r3, #127	@ 0x7f
 8008246:	d8f0      	bhi.n	800822a <SEGGER_SYSVIEW_Start+0x5a>
 8008248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800824a:	1c5a      	adds	r2, r3, #1
 800824c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800824e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008250:	b2d2      	uxtb	r2, r2
 8008252:	701a      	strb	r2, [r3, #0]
 8008254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008256:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	627b      	str	r3, [r7, #36]	@ 0x24
 800825c:	4b36      	ldr	r3, [pc, #216]	@ (8008338 <SEGGER_SYSVIEW_Start+0x168>)
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	623b      	str	r3, [r7, #32]
 8008262:	e00b      	b.n	800827c <SEGGER_SYSVIEW_Start+0xac>
 8008264:	6a3b      	ldr	r3, [r7, #32]
 8008266:	b2da      	uxtb	r2, r3
 8008268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826a:	1c59      	adds	r1, r3, #1
 800826c:	6279      	str	r1, [r7, #36]	@ 0x24
 800826e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008272:	b2d2      	uxtb	r2, r2
 8008274:	701a      	strb	r2, [r3, #0]
 8008276:	6a3b      	ldr	r3, [r7, #32]
 8008278:	09db      	lsrs	r3, r3, #7
 800827a:	623b      	str	r3, [r7, #32]
 800827c:	6a3b      	ldr	r3, [r7, #32]
 800827e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008280:	d8f0      	bhi.n	8008264 <SEGGER_SYSVIEW_Start+0x94>
 8008282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008284:	1c5a      	adds	r2, r3, #1
 8008286:	627a      	str	r2, [r7, #36]	@ 0x24
 8008288:	6a3a      	ldr	r2, [r7, #32]
 800828a:	b2d2      	uxtb	r2, r2
 800828c:	701a      	strb	r2, [r3, #0]
 800828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008290:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	61fb      	str	r3, [r7, #28]
 8008296:	4b28      	ldr	r3, [pc, #160]	@ (8008338 <SEGGER_SYSVIEW_Start+0x168>)
 8008298:	691b      	ldr	r3, [r3, #16]
 800829a:	61bb      	str	r3, [r7, #24]
 800829c:	e00b      	b.n	80082b6 <SEGGER_SYSVIEW_Start+0xe6>
 800829e:	69bb      	ldr	r3, [r7, #24]
 80082a0:	b2da      	uxtb	r2, r3
 80082a2:	69fb      	ldr	r3, [r7, #28]
 80082a4:	1c59      	adds	r1, r3, #1
 80082a6:	61f9      	str	r1, [r7, #28]
 80082a8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80082ac:	b2d2      	uxtb	r2, r2
 80082ae:	701a      	strb	r2, [r3, #0]
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	09db      	lsrs	r3, r3, #7
 80082b4:	61bb      	str	r3, [r7, #24]
 80082b6:	69bb      	ldr	r3, [r7, #24]
 80082b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80082ba:	d8f0      	bhi.n	800829e <SEGGER_SYSVIEW_Start+0xce>
 80082bc:	69fb      	ldr	r3, [r7, #28]
 80082be:	1c5a      	adds	r2, r3, #1
 80082c0:	61fa      	str	r2, [r7, #28]
 80082c2:	69ba      	ldr	r2, [r7, #24]
 80082c4:	b2d2      	uxtb	r2, r2
 80082c6:	701a      	strb	r2, [r3, #0]
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	617b      	str	r3, [r7, #20]
 80082d0:	2300      	movs	r3, #0
 80082d2:	613b      	str	r3, [r7, #16]
 80082d4:	e00b      	b.n	80082ee <SEGGER_SYSVIEW_Start+0x11e>
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	b2da      	uxtb	r2, r3
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	1c59      	adds	r1, r3, #1
 80082de:	6179      	str	r1, [r7, #20]
 80082e0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80082e4:	b2d2      	uxtb	r2, r2
 80082e6:	701a      	strb	r2, [r3, #0]
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	09db      	lsrs	r3, r3, #7
 80082ec:	613b      	str	r3, [r7, #16]
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80082f2:	d8f0      	bhi.n	80082d6 <SEGGER_SYSVIEW_Start+0x106>
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	1c5a      	adds	r2, r3, #1
 80082f8:	617a      	str	r2, [r7, #20]
 80082fa:	693a      	ldr	r2, [r7, #16]
 80082fc:	b2d2      	uxtb	r2, r2
 80082fe:	701a      	strb	r2, [r3, #0]
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8008304:	2218      	movs	r2, #24
 8008306:	6839      	ldr	r1, [r7, #0]
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f7ff fceb 	bl	8007ce4 <_SendPacket>
      RECORD_END();
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8008314:	4b08      	ldr	r3, [pc, #32]	@ (8008338 <SEGGER_SYSVIEW_Start+0x168>)
 8008316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008318:	2b00      	cmp	r3, #0
 800831a:	d002      	beq.n	8008322 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800831c:	4b06      	ldr	r3, [pc, #24]	@ (8008338 <SEGGER_SYSVIEW_Start+0x168>)
 800831e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008320:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8008322:	f000 f9eb 	bl	80086fc <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8008326:	f000 f9b1 	bl	800868c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800832a:	f000 fd21 	bl	8008d70 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800832e:	bf00      	nop
 8008330:	3730      	adds	r7, #48	@ 0x30
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
 8008336:	bf00      	nop
 8008338:	20005164 	.word	0x20005164
 800833c:	08009294 	.word	0x08009294
 8008340:	20005194 	.word	0x20005194

08008344 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8008344:	b580      	push	{r7, lr}
 8008346:	b082      	sub	sp, #8
 8008348:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800834a:	f3ef 8311 	mrs	r3, BASEPRI
 800834e:	f04f 0120 	mov.w	r1, #32
 8008352:	f381 8811 	msr	BASEPRI, r1
 8008356:	607b      	str	r3, [r7, #4]
 8008358:	480b      	ldr	r0, [pc, #44]	@ (8008388 <SEGGER_SYSVIEW_Stop+0x44>)
 800835a:	f7ff fbd7 	bl	8007b0c <_PreparePacket>
 800835e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8008360:	4b0a      	ldr	r3, [pc, #40]	@ (800838c <SEGGER_SYSVIEW_Stop+0x48>)
 8008362:	781b      	ldrb	r3, [r3, #0]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d007      	beq.n	8008378 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8008368:	220b      	movs	r2, #11
 800836a:	6839      	ldr	r1, [r7, #0]
 800836c:	6838      	ldr	r0, [r7, #0]
 800836e:	f7ff fcb9 	bl	8007ce4 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8008372:	4b06      	ldr	r3, [pc, #24]	@ (800838c <SEGGER_SYSVIEW_Stop+0x48>)
 8008374:	2200      	movs	r2, #0
 8008376:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f383 8811 	msr	BASEPRI, r3
}
 800837e:	bf00      	nop
 8008380:	3708      	adds	r7, #8
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	20005194 	.word	0x20005194
 800838c:	20005164 	.word	0x20005164

08008390 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8008390:	b580      	push	{r7, lr}
 8008392:	b08c      	sub	sp, #48	@ 0x30
 8008394:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8008396:	f3ef 8311 	mrs	r3, BASEPRI
 800839a:	f04f 0120 	mov.w	r1, #32
 800839e:	f381 8811 	msr	BASEPRI, r1
 80083a2:	60fb      	str	r3, [r7, #12]
 80083a4:	4845      	ldr	r0, [pc, #276]	@ (80084bc <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80083a6:	f7ff fbb1 	bl	8007b0c <_PreparePacket>
 80083aa:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083b4:	4b42      	ldr	r3, [pc, #264]	@ (80084c0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083ba:	e00b      	b.n	80083d4 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80083bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083be:	b2da      	uxtb	r2, r3
 80083c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083c2:	1c59      	adds	r1, r3, #1
 80083c4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80083c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80083ca:	b2d2      	uxtb	r2, r2
 80083cc:	701a      	strb	r2, [r3, #0]
 80083ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083d0:	09db      	lsrs	r3, r3, #7
 80083d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80083d8:	d8f0      	bhi.n	80083bc <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80083da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083dc:	1c5a      	adds	r2, r3, #1
 80083de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80083e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083e2:	b2d2      	uxtb	r2, r2
 80083e4:	701a      	strb	r2, [r3, #0]
 80083e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083e8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80083ee:	4b34      	ldr	r3, [pc, #208]	@ (80084c0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	623b      	str	r3, [r7, #32]
 80083f4:	e00b      	b.n	800840e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80083f6:	6a3b      	ldr	r3, [r7, #32]
 80083f8:	b2da      	uxtb	r2, r3
 80083fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083fc:	1c59      	adds	r1, r3, #1
 80083fe:	6279      	str	r1, [r7, #36]	@ 0x24
 8008400:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008404:	b2d2      	uxtb	r2, r2
 8008406:	701a      	strb	r2, [r3, #0]
 8008408:	6a3b      	ldr	r3, [r7, #32]
 800840a:	09db      	lsrs	r3, r3, #7
 800840c:	623b      	str	r3, [r7, #32]
 800840e:	6a3b      	ldr	r3, [r7, #32]
 8008410:	2b7f      	cmp	r3, #127	@ 0x7f
 8008412:	d8f0      	bhi.n	80083f6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8008414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008416:	1c5a      	adds	r2, r3, #1
 8008418:	627a      	str	r2, [r7, #36]	@ 0x24
 800841a:	6a3a      	ldr	r2, [r7, #32]
 800841c:	b2d2      	uxtb	r2, r2
 800841e:	701a      	strb	r2, [r3, #0]
 8008420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008422:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	61fb      	str	r3, [r7, #28]
 8008428:	4b25      	ldr	r3, [pc, #148]	@ (80084c0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	61bb      	str	r3, [r7, #24]
 800842e:	e00b      	b.n	8008448 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	b2da      	uxtb	r2, r3
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	1c59      	adds	r1, r3, #1
 8008438:	61f9      	str	r1, [r7, #28]
 800843a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800843e:	b2d2      	uxtb	r2, r2
 8008440:	701a      	strb	r2, [r3, #0]
 8008442:	69bb      	ldr	r3, [r7, #24]
 8008444:	09db      	lsrs	r3, r3, #7
 8008446:	61bb      	str	r3, [r7, #24]
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	2b7f      	cmp	r3, #127	@ 0x7f
 800844c:	d8f0      	bhi.n	8008430 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800844e:	69fb      	ldr	r3, [r7, #28]
 8008450:	1c5a      	adds	r2, r3, #1
 8008452:	61fa      	str	r2, [r7, #28]
 8008454:	69ba      	ldr	r2, [r7, #24]
 8008456:	b2d2      	uxtb	r2, r2
 8008458:	701a      	strb	r2, [r3, #0]
 800845a:	69fb      	ldr	r3, [r7, #28]
 800845c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	617b      	str	r3, [r7, #20]
 8008462:	2300      	movs	r3, #0
 8008464:	613b      	str	r3, [r7, #16]
 8008466:	e00b      	b.n	8008480 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	b2da      	uxtb	r2, r3
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	1c59      	adds	r1, r3, #1
 8008470:	6179      	str	r1, [r7, #20]
 8008472:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008476:	b2d2      	uxtb	r2, r2
 8008478:	701a      	strb	r2, [r3, #0]
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	09db      	lsrs	r3, r3, #7
 800847e:	613b      	str	r3, [r7, #16]
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	2b7f      	cmp	r3, #127	@ 0x7f
 8008484:	d8f0      	bhi.n	8008468 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	1c5a      	adds	r2, r3, #1
 800848a:	617a      	str	r2, [r7, #20]
 800848c:	693a      	ldr	r2, [r7, #16]
 800848e:	b2d2      	uxtb	r2, r2
 8008490:	701a      	strb	r2, [r3, #0]
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8008496:	2218      	movs	r2, #24
 8008498:	6879      	ldr	r1, [r7, #4]
 800849a:	68b8      	ldr	r0, [r7, #8]
 800849c:	f7ff fc22 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80084a6:	4b06      	ldr	r3, [pc, #24]	@ (80084c0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80084a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d002      	beq.n	80084b4 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80084ae:	4b04      	ldr	r3, [pc, #16]	@ (80084c0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80084b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b2:	4798      	blx	r3
  }
}
 80084b4:	bf00      	nop
 80084b6:	3730      	adds	r7, #48	@ 0x30
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}
 80084bc:	20005194 	.word	0x20005194
 80084c0:	20005164 	.word	0x20005164

080084c4 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b092      	sub	sp, #72	@ 0x48
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80084cc:	f3ef 8311 	mrs	r3, BASEPRI
 80084d0:	f04f 0120 	mov.w	r1, #32
 80084d4:	f381 8811 	msr	BASEPRI, r1
 80084d8:	617b      	str	r3, [r7, #20]
 80084da:	486a      	ldr	r0, [pc, #424]	@ (8008684 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80084dc:	f7ff fb16 	bl	8007b0c <_PreparePacket>
 80084e0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	4b66      	ldr	r3, [pc, #408]	@ (8008688 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80084f0:	691b      	ldr	r3, [r3, #16]
 80084f2:	1ad3      	subs	r3, r2, r3
 80084f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80084f6:	e00b      	b.n	8008510 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80084f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084fa:	b2da      	uxtb	r2, r3
 80084fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084fe:	1c59      	adds	r1, r3, #1
 8008500:	6479      	str	r1, [r7, #68]	@ 0x44
 8008502:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008506:	b2d2      	uxtb	r2, r2
 8008508:	701a      	strb	r2, [r3, #0]
 800850a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800850c:	09db      	lsrs	r3, r3, #7
 800850e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008510:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008512:	2b7f      	cmp	r3, #127	@ 0x7f
 8008514:	d8f0      	bhi.n	80084f8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8008516:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008518:	1c5a      	adds	r2, r3, #1
 800851a:	647a      	str	r2, [r7, #68]	@ 0x44
 800851c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800851e:	b2d2      	uxtb	r2, r2
 8008520:	701a      	strb	r2, [r3, #0]
 8008522:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008524:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008530:	e00b      	b.n	800854a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8008532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008534:	b2da      	uxtb	r2, r3
 8008536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008538:	1c59      	adds	r1, r3, #1
 800853a:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800853c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008540:	b2d2      	uxtb	r2, r2
 8008542:	701a      	strb	r2, [r3, #0]
 8008544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008546:	09db      	lsrs	r3, r3, #7
 8008548:	63bb      	str	r3, [r7, #56]	@ 0x38
 800854a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800854c:	2b7f      	cmp	r3, #127	@ 0x7f
 800854e:	d8f0      	bhi.n	8008532 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8008550:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008552:	1c5a      	adds	r2, r3, #1
 8008554:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008556:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008558:	b2d2      	uxtb	r2, r2
 800855a:	701a      	strb	r2, [r3, #0]
 800855c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800855e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	2220      	movs	r2, #32
 8008566:	4619      	mov	r1, r3
 8008568:	68f8      	ldr	r0, [r7, #12]
 800856a:	f7ff fa96 	bl	8007a9a <_EncodeStr>
 800856e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8008570:	2209      	movs	r2, #9
 8008572:	68f9      	ldr	r1, [r7, #12]
 8008574:	6938      	ldr	r0, [r7, #16]
 8008576:	f7ff fbb5 	bl	8007ce4 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	637b      	str	r3, [r7, #52]	@ 0x34
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	4b40      	ldr	r3, [pc, #256]	@ (8008688 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8008588:	691b      	ldr	r3, [r3, #16]
 800858a:	1ad3      	subs	r3, r2, r3
 800858c:	633b      	str	r3, [r7, #48]	@ 0x30
 800858e:	e00b      	b.n	80085a8 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8008590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008592:	b2da      	uxtb	r2, r3
 8008594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008596:	1c59      	adds	r1, r3, #1
 8008598:	6379      	str	r1, [r7, #52]	@ 0x34
 800859a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800859e:	b2d2      	uxtb	r2, r2
 80085a0:	701a      	strb	r2, [r3, #0]
 80085a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a4:	09db      	lsrs	r3, r3, #7
 80085a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80085a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80085ac:	d8f0      	bhi.n	8008590 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80085ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085b0:	1c5a      	adds	r2, r3, #1
 80085b2:	637a      	str	r2, [r7, #52]	@ 0x34
 80085b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085b6:	b2d2      	uxtb	r2, r2
 80085b8:	701a      	strb	r2, [r3, #0]
 80085ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085bc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	68db      	ldr	r3, [r3, #12]
 80085c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085c8:	e00b      	b.n	80085e2 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80085ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085cc:	b2da      	uxtb	r2, r3
 80085ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085d0:	1c59      	adds	r1, r3, #1
 80085d2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80085d4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80085d8:	b2d2      	uxtb	r2, r2
 80085da:	701a      	strb	r2, [r3, #0]
 80085dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085de:	09db      	lsrs	r3, r3, #7
 80085e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80085e6:	d8f0      	bhi.n	80085ca <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80085e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ea:	1c5a      	adds	r2, r3, #1
 80085ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80085ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085f0:	b2d2      	uxtb	r2, r2
 80085f2:	701a      	strb	r2, [r3, #0]
 80085f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085f6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	691b      	ldr	r3, [r3, #16]
 8008600:	623b      	str	r3, [r7, #32]
 8008602:	e00b      	b.n	800861c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8008604:	6a3b      	ldr	r3, [r7, #32]
 8008606:	b2da      	uxtb	r2, r3
 8008608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860a:	1c59      	adds	r1, r3, #1
 800860c:	6279      	str	r1, [r7, #36]	@ 0x24
 800860e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008612:	b2d2      	uxtb	r2, r2
 8008614:	701a      	strb	r2, [r3, #0]
 8008616:	6a3b      	ldr	r3, [r7, #32]
 8008618:	09db      	lsrs	r3, r3, #7
 800861a:	623b      	str	r3, [r7, #32]
 800861c:	6a3b      	ldr	r3, [r7, #32]
 800861e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008620:	d8f0      	bhi.n	8008604 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8008622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008624:	1c5a      	adds	r2, r3, #1
 8008626:	627a      	str	r2, [r7, #36]	@ 0x24
 8008628:	6a3a      	ldr	r2, [r7, #32]
 800862a:	b2d2      	uxtb	r2, r2
 800862c:	701a      	strb	r2, [r3, #0]
 800862e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008630:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	61fb      	str	r3, [r7, #28]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	695b      	ldr	r3, [r3, #20]
 800863a:	61bb      	str	r3, [r7, #24]
 800863c:	e00b      	b.n	8008656 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800863e:	69bb      	ldr	r3, [r7, #24]
 8008640:	b2da      	uxtb	r2, r3
 8008642:	69fb      	ldr	r3, [r7, #28]
 8008644:	1c59      	adds	r1, r3, #1
 8008646:	61f9      	str	r1, [r7, #28]
 8008648:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800864c:	b2d2      	uxtb	r2, r2
 800864e:	701a      	strb	r2, [r3, #0]
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	09db      	lsrs	r3, r3, #7
 8008654:	61bb      	str	r3, [r7, #24]
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	2b7f      	cmp	r3, #127	@ 0x7f
 800865a:	d8f0      	bhi.n	800863e <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800865c:	69fb      	ldr	r3, [r7, #28]
 800865e:	1c5a      	adds	r2, r3, #1
 8008660:	61fa      	str	r2, [r7, #28]
 8008662:	69ba      	ldr	r2, [r7, #24]
 8008664:	b2d2      	uxtb	r2, r2
 8008666:	701a      	strb	r2, [r3, #0]
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800866c:	2215      	movs	r2, #21
 800866e:	68f9      	ldr	r1, [r7, #12]
 8008670:	6938      	ldr	r0, [r7, #16]
 8008672:	f7ff fb37 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	f383 8811 	msr	BASEPRI, r3
}
 800867c:	bf00      	nop
 800867e:	3748      	adds	r7, #72	@ 0x48
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}
 8008684:	20005194 	.word	0x20005194
 8008688:	20005164 	.word	0x20005164

0800868c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800868c:	b580      	push	{r7, lr}
 800868e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8008690:	4b07      	ldr	r3, [pc, #28]	@ (80086b0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8008692:	6a1b      	ldr	r3, [r3, #32]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d008      	beq.n	80086aa <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8008698:	4b05      	ldr	r3, [pc, #20]	@ (80086b0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800869a:	6a1b      	ldr	r3, [r3, #32]
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d003      	beq.n	80086aa <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80086a2:	4b03      	ldr	r3, [pc, #12]	@ (80086b0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80086a4:	6a1b      	ldr	r3, [r3, #32]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	4798      	blx	r3
  }
}
 80086aa:	bf00      	nop
 80086ac:	bd80      	pop	{r7, pc}
 80086ae:	bf00      	nop
 80086b0:	20005164 	.word	0x20005164

080086b4 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b086      	sub	sp, #24
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80086bc:	f3ef 8311 	mrs	r3, BASEPRI
 80086c0:	f04f 0120 	mov.w	r1, #32
 80086c4:	f381 8811 	msr	BASEPRI, r1
 80086c8:	617b      	str	r3, [r7, #20]
 80086ca:	480b      	ldr	r0, [pc, #44]	@ (80086f8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80086cc:	f7ff fa1e 	bl	8007b0c <_PreparePacket>
 80086d0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80086d2:	2280      	movs	r2, #128	@ 0x80
 80086d4:	6879      	ldr	r1, [r7, #4]
 80086d6:	6938      	ldr	r0, [r7, #16]
 80086d8:	f7ff f9df 	bl	8007a9a <_EncodeStr>
 80086dc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80086de:	220e      	movs	r2, #14
 80086e0:	68f9      	ldr	r1, [r7, #12]
 80086e2:	6938      	ldr	r0, [r7, #16]
 80086e4:	f7ff fafe 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	f383 8811 	msr	BASEPRI, r3
}
 80086ee:	bf00      	nop
 80086f0:	3718      	adds	r7, #24
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	20005194 	.word	0x20005194

080086fc <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80086fc:	b590      	push	{r4, r7, lr}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8008702:	4b15      	ldr	r3, [pc, #84]	@ (8008758 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008704:	6a1b      	ldr	r3, [r3, #32]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d01a      	beq.n	8008740 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800870a:	4b13      	ldr	r3, [pc, #76]	@ (8008758 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800870c:	6a1b      	ldr	r3, [r3, #32]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d015      	beq.n	8008740 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8008714:	4b10      	ldr	r3, [pc, #64]	@ (8008758 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008716:	6a1b      	ldr	r3, [r3, #32]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4798      	blx	r3
 800871c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8008720:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8008722:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008726:	f04f 0200 	mov.w	r2, #0
 800872a:	f04f 0300 	mov.w	r3, #0
 800872e:	000a      	movs	r2, r1
 8008730:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8008732:	4613      	mov	r3, r2
 8008734:	461a      	mov	r2, r3
 8008736:	4621      	mov	r1, r4
 8008738:	200d      	movs	r0, #13
 800873a:	f7ff fcef 	bl	800811c <SEGGER_SYSVIEW_RecordU32x2>
 800873e:	e006      	b.n	800874e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8008740:	4b06      	ldr	r3, [pc, #24]	@ (800875c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4619      	mov	r1, r3
 8008746:	200c      	movs	r0, #12
 8008748:	f7ff fcac 	bl	80080a4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800874c:	bf00      	nop
 800874e:	bf00      	nop
 8008750:	370c      	adds	r7, #12
 8008752:	46bd      	mov	sp, r7
 8008754:	bd90      	pop	{r4, r7, pc}
 8008756:	bf00      	nop
 8008758:	20005164 	.word	0x20005164
 800875c:	e0001004 	.word	0xe0001004

08008760 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8008760:	b580      	push	{r7, lr}
 8008762:	b086      	sub	sp, #24
 8008764:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008766:	f3ef 8311 	mrs	r3, BASEPRI
 800876a:	f04f 0120 	mov.w	r1, #32
 800876e:	f381 8811 	msr	BASEPRI, r1
 8008772:	60fb      	str	r3, [r7, #12]
 8008774:	4819      	ldr	r0, [pc, #100]	@ (80087dc <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8008776:	f7ff f9c9 	bl	8007b0c <_PreparePacket>
 800877a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8008780:	4b17      	ldr	r3, [pc, #92]	@ (80087e0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008788:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	617b      	str	r3, [r7, #20]
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	613b      	str	r3, [r7, #16]
 8008792:	e00b      	b.n	80087ac <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	b2da      	uxtb	r2, r3
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	1c59      	adds	r1, r3, #1
 800879c:	6179      	str	r1, [r7, #20]
 800879e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80087a2:	b2d2      	uxtb	r2, r2
 80087a4:	701a      	strb	r2, [r3, #0]
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	09db      	lsrs	r3, r3, #7
 80087aa:	613b      	str	r3, [r7, #16]
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80087b0:	d8f0      	bhi.n	8008794 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	1c5a      	adds	r2, r3, #1
 80087b6:	617a      	str	r2, [r7, #20]
 80087b8:	693a      	ldr	r2, [r7, #16]
 80087ba:	b2d2      	uxtb	r2, r2
 80087bc:	701a      	strb	r2, [r3, #0]
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80087c2:	2202      	movs	r2, #2
 80087c4:	6879      	ldr	r1, [r7, #4]
 80087c6:	68b8      	ldr	r0, [r7, #8]
 80087c8:	f7ff fa8c 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f383 8811 	msr	BASEPRI, r3
}
 80087d2:	bf00      	nop
 80087d4:	3718      	adds	r7, #24
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	20005194 	.word	0x20005194
 80087e0:	e000ed04 	.word	0xe000ed04

080087e4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b082      	sub	sp, #8
 80087e8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80087ea:	f3ef 8311 	mrs	r3, BASEPRI
 80087ee:	f04f 0120 	mov.w	r1, #32
 80087f2:	f381 8811 	msr	BASEPRI, r1
 80087f6:	607b      	str	r3, [r7, #4]
 80087f8:	4807      	ldr	r0, [pc, #28]	@ (8008818 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80087fa:	f7ff f987 	bl	8007b0c <_PreparePacket>
 80087fe:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8008800:	2203      	movs	r2, #3
 8008802:	6839      	ldr	r1, [r7, #0]
 8008804:	6838      	ldr	r0, [r7, #0]
 8008806:	f7ff fa6d 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f383 8811 	msr	BASEPRI, r3
}
 8008810:	bf00      	nop
 8008812:	3708      	adds	r7, #8
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}
 8008818:	20005194 	.word	0x20005194

0800881c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800881c:	b580      	push	{r7, lr}
 800881e:	b082      	sub	sp, #8
 8008820:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008822:	f3ef 8311 	mrs	r3, BASEPRI
 8008826:	f04f 0120 	mov.w	r1, #32
 800882a:	f381 8811 	msr	BASEPRI, r1
 800882e:	607b      	str	r3, [r7, #4]
 8008830:	4807      	ldr	r0, [pc, #28]	@ (8008850 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8008832:	f7ff f96b 	bl	8007b0c <_PreparePacket>
 8008836:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8008838:	2212      	movs	r2, #18
 800883a:	6839      	ldr	r1, [r7, #0]
 800883c:	6838      	ldr	r0, [r7, #0]
 800883e:	f7ff fa51 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f383 8811 	msr	BASEPRI, r3
}
 8008848:	bf00      	nop
 800884a:	3708      	adds	r7, #8
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}
 8008850:	20005194 	.word	0x20005194

08008854 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 8008854:	b580      	push	{r7, lr}
 8008856:	b088      	sub	sp, #32
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800885c:	f3ef 8311 	mrs	r3, BASEPRI
 8008860:	f04f 0120 	mov.w	r1, #32
 8008864:	f381 8811 	msr	BASEPRI, r1
 8008868:	617b      	str	r3, [r7, #20]
 800886a:	4817      	ldr	r0, [pc, #92]	@ (80088c8 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 800886c:	f7ff f94e 	bl	8007b0c <_PreparePacket>
 8008870:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	61fb      	str	r3, [r7, #28]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	61bb      	str	r3, [r7, #24]
 800887e:	e00b      	b.n	8008898 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 8008880:	69bb      	ldr	r3, [r7, #24]
 8008882:	b2da      	uxtb	r2, r3
 8008884:	69fb      	ldr	r3, [r7, #28]
 8008886:	1c59      	adds	r1, r3, #1
 8008888:	61f9      	str	r1, [r7, #28]
 800888a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800888e:	b2d2      	uxtb	r2, r2
 8008890:	701a      	strb	r2, [r3, #0]
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	09db      	lsrs	r3, r3, #7
 8008896:	61bb      	str	r3, [r7, #24]
 8008898:	69bb      	ldr	r3, [r7, #24]
 800889a:	2b7f      	cmp	r3, #127	@ 0x7f
 800889c:	d8f0      	bhi.n	8008880 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	1c5a      	adds	r2, r3, #1
 80088a2:	61fa      	str	r2, [r7, #28]
 80088a4:	69ba      	ldr	r2, [r7, #24]
 80088a6:	b2d2      	uxtb	r2, r2
 80088a8:	701a      	strb	r2, [r3, #0]
 80088aa:	69fb      	ldr	r3, [r7, #28]
 80088ac:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 80088ae:	221c      	movs	r2, #28
 80088b0:	68f9      	ldr	r1, [r7, #12]
 80088b2:	6938      	ldr	r0, [r7, #16]
 80088b4:	f7ff fa16 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	f383 8811 	msr	BASEPRI, r3
}
 80088be:	bf00      	nop
 80088c0:	3720      	adds	r7, #32
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	20005194 	.word	0x20005194

080088cc <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b08a      	sub	sp, #40	@ 0x28
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80088d6:	f3ef 8311 	mrs	r3, BASEPRI
 80088da:	f04f 0120 	mov.w	r1, #32
 80088de:	f381 8811 	msr	BASEPRI, r1
 80088e2:	617b      	str	r3, [r7, #20]
 80088e4:	4824      	ldr	r0, [pc, #144]	@ (8008978 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 80088e6:	f7ff f911 	bl	8007b0c <_PreparePacket>
 80088ea:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	623b      	str	r3, [r7, #32]
 80088f8:	e00b      	b.n	8008912 <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 80088fa:	6a3b      	ldr	r3, [r7, #32]
 80088fc:	b2da      	uxtb	r2, r3
 80088fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008900:	1c59      	adds	r1, r3, #1
 8008902:	6279      	str	r1, [r7, #36]	@ 0x24
 8008904:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008908:	b2d2      	uxtb	r2, r2
 800890a:	701a      	strb	r2, [r3, #0]
 800890c:	6a3b      	ldr	r3, [r7, #32]
 800890e:	09db      	lsrs	r3, r3, #7
 8008910:	623b      	str	r3, [r7, #32]
 8008912:	6a3b      	ldr	r3, [r7, #32]
 8008914:	2b7f      	cmp	r3, #127	@ 0x7f
 8008916:	d8f0      	bhi.n	80088fa <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8008918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800891a:	1c5a      	adds	r2, r3, #1
 800891c:	627a      	str	r2, [r7, #36]	@ 0x24
 800891e:	6a3a      	ldr	r2, [r7, #32]
 8008920:	b2d2      	uxtb	r2, r2
 8008922:	701a      	strb	r2, [r3, #0]
 8008924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008926:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	61fb      	str	r3, [r7, #28]
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	61bb      	str	r3, [r7, #24]
 8008930:	e00b      	b.n	800894a <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 8008932:	69bb      	ldr	r3, [r7, #24]
 8008934:	b2da      	uxtb	r2, r3
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	1c59      	adds	r1, r3, #1
 800893a:	61f9      	str	r1, [r7, #28]
 800893c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008940:	b2d2      	uxtb	r2, r2
 8008942:	701a      	strb	r2, [r3, #0]
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	09db      	lsrs	r3, r3, #7
 8008948:	61bb      	str	r3, [r7, #24]
 800894a:	69bb      	ldr	r3, [r7, #24]
 800894c:	2b7f      	cmp	r3, #127	@ 0x7f
 800894e:	d8f0      	bhi.n	8008932 <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 8008950:	69fb      	ldr	r3, [r7, #28]
 8008952:	1c5a      	adds	r2, r3, #1
 8008954:	61fa      	str	r2, [r7, #28]
 8008956:	69ba      	ldr	r2, [r7, #24]
 8008958:	b2d2      	uxtb	r2, r2
 800895a:	701a      	strb	r2, [r3, #0]
 800895c:	69fb      	ldr	r3, [r7, #28]
 800895e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8008960:	221c      	movs	r2, #28
 8008962:	68f9      	ldr	r1, [r7, #12]
 8008964:	6938      	ldr	r0, [r7, #16]
 8008966:	f7ff f9bd 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	f383 8811 	msr	BASEPRI, r3
}
 8008970:	bf00      	nop
 8008972:	3728      	adds	r7, #40	@ 0x28
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}
 8008978:	20005194 	.word	0x20005194

0800897c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800897c:	b580      	push	{r7, lr}
 800897e:	b082      	sub	sp, #8
 8008980:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008982:	f3ef 8311 	mrs	r3, BASEPRI
 8008986:	f04f 0120 	mov.w	r1, #32
 800898a:	f381 8811 	msr	BASEPRI, r1
 800898e:	607b      	str	r3, [r7, #4]
 8008990:	4807      	ldr	r0, [pc, #28]	@ (80089b0 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8008992:	f7ff f8bb 	bl	8007b0c <_PreparePacket>
 8008996:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8008998:	2211      	movs	r2, #17
 800899a:	6839      	ldr	r1, [r7, #0]
 800899c:	6838      	ldr	r0, [r7, #0]
 800899e:	f7ff f9a1 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f383 8811 	msr	BASEPRI, r3
}
 80089a8:	bf00      	nop
 80089aa:	3708      	adds	r7, #8
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}
 80089b0:	20005194 	.word	0x20005194

080089b4 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b088      	sub	sp, #32
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80089bc:	f3ef 8311 	mrs	r3, BASEPRI
 80089c0:	f04f 0120 	mov.w	r1, #32
 80089c4:	f381 8811 	msr	BASEPRI, r1
 80089c8:	617b      	str	r3, [r7, #20]
 80089ca:	4819      	ldr	r0, [pc, #100]	@ (8008a30 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80089cc:	f7ff f89e 	bl	8007b0c <_PreparePacket>
 80089d0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80089d6:	4b17      	ldr	r3, [pc, #92]	@ (8008a34 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80089d8:	691b      	ldr	r3, [r3, #16]
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	1ad3      	subs	r3, r2, r3
 80089de:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	61fb      	str	r3, [r7, #28]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	61bb      	str	r3, [r7, #24]
 80089e8:	e00b      	b.n	8008a02 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	b2da      	uxtb	r2, r3
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	1c59      	adds	r1, r3, #1
 80089f2:	61f9      	str	r1, [r7, #28]
 80089f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80089f8:	b2d2      	uxtb	r2, r2
 80089fa:	701a      	strb	r2, [r3, #0]
 80089fc:	69bb      	ldr	r3, [r7, #24]
 80089fe:	09db      	lsrs	r3, r3, #7
 8008a00:	61bb      	str	r3, [r7, #24]
 8008a02:	69bb      	ldr	r3, [r7, #24]
 8008a04:	2b7f      	cmp	r3, #127	@ 0x7f
 8008a06:	d8f0      	bhi.n	80089ea <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	1c5a      	adds	r2, r3, #1
 8008a0c:	61fa      	str	r2, [r7, #28]
 8008a0e:	69ba      	ldr	r2, [r7, #24]
 8008a10:	b2d2      	uxtb	r2, r2
 8008a12:	701a      	strb	r2, [r3, #0]
 8008a14:	69fb      	ldr	r3, [r7, #28]
 8008a16:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8008a18:	2208      	movs	r2, #8
 8008a1a:	68f9      	ldr	r1, [r7, #12]
 8008a1c:	6938      	ldr	r0, [r7, #16]
 8008a1e:	f7ff f961 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	f383 8811 	msr	BASEPRI, r3
}
 8008a28:	bf00      	nop
 8008a2a:	3720      	adds	r7, #32
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}
 8008a30:	20005194 	.word	0x20005194
 8008a34:	20005164 	.word	0x20005164

08008a38 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b088      	sub	sp, #32
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008a40:	f3ef 8311 	mrs	r3, BASEPRI
 8008a44:	f04f 0120 	mov.w	r1, #32
 8008a48:	f381 8811 	msr	BASEPRI, r1
 8008a4c:	617b      	str	r3, [r7, #20]
 8008a4e:	4819      	ldr	r0, [pc, #100]	@ (8008ab4 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8008a50:	f7ff f85c 	bl	8007b0c <_PreparePacket>
 8008a54:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008a5a:	4b17      	ldr	r3, [pc, #92]	@ (8008ab8 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	687a      	ldr	r2, [r7, #4]
 8008a60:	1ad3      	subs	r3, r2, r3
 8008a62:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	61fb      	str	r3, [r7, #28]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	61bb      	str	r3, [r7, #24]
 8008a6c:	e00b      	b.n	8008a86 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8008a6e:	69bb      	ldr	r3, [r7, #24]
 8008a70:	b2da      	uxtb	r2, r3
 8008a72:	69fb      	ldr	r3, [r7, #28]
 8008a74:	1c59      	adds	r1, r3, #1
 8008a76:	61f9      	str	r1, [r7, #28]
 8008a78:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008a7c:	b2d2      	uxtb	r2, r2
 8008a7e:	701a      	strb	r2, [r3, #0]
 8008a80:	69bb      	ldr	r3, [r7, #24]
 8008a82:	09db      	lsrs	r3, r3, #7
 8008a84:	61bb      	str	r3, [r7, #24]
 8008a86:	69bb      	ldr	r3, [r7, #24]
 8008a88:	2b7f      	cmp	r3, #127	@ 0x7f
 8008a8a:	d8f0      	bhi.n	8008a6e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8008a8c:	69fb      	ldr	r3, [r7, #28]
 8008a8e:	1c5a      	adds	r2, r3, #1
 8008a90:	61fa      	str	r2, [r7, #28]
 8008a92:	69ba      	ldr	r2, [r7, #24]
 8008a94:	b2d2      	uxtb	r2, r2
 8008a96:	701a      	strb	r2, [r3, #0]
 8008a98:	69fb      	ldr	r3, [r7, #28]
 8008a9a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8008a9c:	2204      	movs	r2, #4
 8008a9e:	68f9      	ldr	r1, [r7, #12]
 8008aa0:	6938      	ldr	r0, [r7, #16]
 8008aa2:	f7ff f91f 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	f383 8811 	msr	BASEPRI, r3
}
 8008aac:	bf00      	nop
 8008aae:	3720      	adds	r7, #32
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}
 8008ab4:	20005194 	.word	0x20005194
 8008ab8:	20005164 	.word	0x20005164

08008abc <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b088      	sub	sp, #32
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008ac4:	f3ef 8311 	mrs	r3, BASEPRI
 8008ac8:	f04f 0120 	mov.w	r1, #32
 8008acc:	f381 8811 	msr	BASEPRI, r1
 8008ad0:	617b      	str	r3, [r7, #20]
 8008ad2:	4819      	ldr	r0, [pc, #100]	@ (8008b38 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8008ad4:	f7ff f81a 	bl	8007b0c <_PreparePacket>
 8008ad8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008ade:	4b17      	ldr	r3, [pc, #92]	@ (8008b3c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8008ae0:	691b      	ldr	r3, [r3, #16]
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	61fb      	str	r3, [r7, #28]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	61bb      	str	r3, [r7, #24]
 8008af0:	e00b      	b.n	8008b0a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8008af2:	69bb      	ldr	r3, [r7, #24]
 8008af4:	b2da      	uxtb	r2, r3
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	1c59      	adds	r1, r3, #1
 8008afa:	61f9      	str	r1, [r7, #28]
 8008afc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008b00:	b2d2      	uxtb	r2, r2
 8008b02:	701a      	strb	r2, [r3, #0]
 8008b04:	69bb      	ldr	r3, [r7, #24]
 8008b06:	09db      	lsrs	r3, r3, #7
 8008b08:	61bb      	str	r3, [r7, #24]
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b0e:	d8f0      	bhi.n	8008af2 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8008b10:	69fb      	ldr	r3, [r7, #28]
 8008b12:	1c5a      	adds	r2, r3, #1
 8008b14:	61fa      	str	r2, [r7, #28]
 8008b16:	69ba      	ldr	r2, [r7, #24]
 8008b18:	b2d2      	uxtb	r2, r2
 8008b1a:	701a      	strb	r2, [r3, #0]
 8008b1c:	69fb      	ldr	r3, [r7, #28]
 8008b1e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8008b20:	2206      	movs	r2, #6
 8008b22:	68f9      	ldr	r1, [r7, #12]
 8008b24:	6938      	ldr	r0, [r7, #16]
 8008b26:	f7ff f8dd 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	f383 8811 	msr	BASEPRI, r3
}
 8008b30:	bf00      	nop
 8008b32:	3720      	adds	r7, #32
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}
 8008b38:	20005194 	.word	0x20005194
 8008b3c:	20005164 	.word	0x20005164

08008b40 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b08a      	sub	sp, #40	@ 0x28
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8008b4a:	f3ef 8311 	mrs	r3, BASEPRI
 8008b4e:	f04f 0120 	mov.w	r1, #32
 8008b52:	f381 8811 	msr	BASEPRI, r1
 8008b56:	617b      	str	r3, [r7, #20]
 8008b58:	4827      	ldr	r0, [pc, #156]	@ (8008bf8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8008b5a:	f7fe ffd7 	bl	8007b0c <_PreparePacket>
 8008b5e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008b64:	4b25      	ldr	r3, [pc, #148]	@ (8008bfc <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8008b66:	691b      	ldr	r3, [r3, #16]
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	1ad3      	subs	r3, r2, r3
 8008b6c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	623b      	str	r3, [r7, #32]
 8008b76:	e00b      	b.n	8008b90 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8008b78:	6a3b      	ldr	r3, [r7, #32]
 8008b7a:	b2da      	uxtb	r2, r3
 8008b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7e:	1c59      	adds	r1, r3, #1
 8008b80:	6279      	str	r1, [r7, #36]	@ 0x24
 8008b82:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008b86:	b2d2      	uxtb	r2, r2
 8008b88:	701a      	strb	r2, [r3, #0]
 8008b8a:	6a3b      	ldr	r3, [r7, #32]
 8008b8c:	09db      	lsrs	r3, r3, #7
 8008b8e:	623b      	str	r3, [r7, #32]
 8008b90:	6a3b      	ldr	r3, [r7, #32]
 8008b92:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b94:	d8f0      	bhi.n	8008b78 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8008b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b98:	1c5a      	adds	r2, r3, #1
 8008b9a:	627a      	str	r2, [r7, #36]	@ 0x24
 8008b9c:	6a3a      	ldr	r2, [r7, #32]
 8008b9e:	b2d2      	uxtb	r2, r2
 8008ba0:	701a      	strb	r2, [r3, #0]
 8008ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	61fb      	str	r3, [r7, #28]
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	61bb      	str	r3, [r7, #24]
 8008bae:	e00b      	b.n	8008bc8 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	b2da      	uxtb	r2, r3
 8008bb4:	69fb      	ldr	r3, [r7, #28]
 8008bb6:	1c59      	adds	r1, r3, #1
 8008bb8:	61f9      	str	r1, [r7, #28]
 8008bba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008bbe:	b2d2      	uxtb	r2, r2
 8008bc0:	701a      	strb	r2, [r3, #0]
 8008bc2:	69bb      	ldr	r3, [r7, #24]
 8008bc4:	09db      	lsrs	r3, r3, #7
 8008bc6:	61bb      	str	r3, [r7, #24]
 8008bc8:	69bb      	ldr	r3, [r7, #24]
 8008bca:	2b7f      	cmp	r3, #127	@ 0x7f
 8008bcc:	d8f0      	bhi.n	8008bb0 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8008bce:	69fb      	ldr	r3, [r7, #28]
 8008bd0:	1c5a      	adds	r2, r3, #1
 8008bd2:	61fa      	str	r2, [r7, #28]
 8008bd4:	69ba      	ldr	r2, [r7, #24]
 8008bd6:	b2d2      	uxtb	r2, r2
 8008bd8:	701a      	strb	r2, [r3, #0]
 8008bda:	69fb      	ldr	r3, [r7, #28]
 8008bdc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8008bde:	2207      	movs	r2, #7
 8008be0:	68f9      	ldr	r1, [r7, #12]
 8008be2:	6938      	ldr	r0, [r7, #16]
 8008be4:	f7ff f87e 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	f383 8811 	msr	BASEPRI, r3
}
 8008bee:	bf00      	nop
 8008bf0:	3728      	adds	r7, #40	@ 0x28
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	20005194 	.word	0x20005194
 8008bfc:	20005164 	.word	0x20005164

08008c00 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8008c08:	4b04      	ldr	r3, [pc, #16]	@ (8008c1c <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8008c0a:	691b      	ldr	r3, [r3, #16]
 8008c0c:	687a      	ldr	r2, [r7, #4]
 8008c0e:	1ad3      	subs	r3, r2, r3
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	370c      	adds	r7, #12
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr
 8008c1c:	20005164 	.word	0x20005164

08008c20 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b08c      	sub	sp, #48	@ 0x30
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	4603      	mov	r3, r0
 8008c28:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8008c2a:	4b40      	ldr	r3, [pc, #256]	@ (8008d2c <SEGGER_SYSVIEW_SendModule+0x10c>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d077      	beq.n	8008d22 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8008c32:	4b3e      	ldr	r3, [pc, #248]	@ (8008d2c <SEGGER_SYSVIEW_SendModule+0x10c>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8008c38:	2300      	movs	r3, #0
 8008c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c3c:	e008      	b.n	8008c50 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8008c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c40:	691b      	ldr	r3, [r3, #16]
 8008c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8008c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d007      	beq.n	8008c5a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8008c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c4c:	3301      	adds	r3, #1
 8008c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c50:	79fb      	ldrb	r3, [r7, #7]
 8008c52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d3f2      	bcc.n	8008c3e <SEGGER_SYSVIEW_SendModule+0x1e>
 8008c58:	e000      	b.n	8008c5c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8008c5a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8008c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d055      	beq.n	8008d0e <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008c62:	f3ef 8311 	mrs	r3, BASEPRI
 8008c66:	f04f 0120 	mov.w	r1, #32
 8008c6a:	f381 8811 	msr	BASEPRI, r1
 8008c6e:	617b      	str	r3, [r7, #20]
 8008c70:	482f      	ldr	r0, [pc, #188]	@ (8008d30 <SEGGER_SYSVIEW_SendModule+0x110>)
 8008c72:	f7fe ff4b 	bl	8007b0c <_PreparePacket>
 8008c76:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c80:	79fb      	ldrb	r3, [r7, #7]
 8008c82:	623b      	str	r3, [r7, #32]
 8008c84:	e00b      	b.n	8008c9e <SEGGER_SYSVIEW_SendModule+0x7e>
 8008c86:	6a3b      	ldr	r3, [r7, #32]
 8008c88:	b2da      	uxtb	r2, r3
 8008c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c8c:	1c59      	adds	r1, r3, #1
 8008c8e:	6279      	str	r1, [r7, #36]	@ 0x24
 8008c90:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008c94:	b2d2      	uxtb	r2, r2
 8008c96:	701a      	strb	r2, [r3, #0]
 8008c98:	6a3b      	ldr	r3, [r7, #32]
 8008c9a:	09db      	lsrs	r3, r3, #7
 8008c9c:	623b      	str	r3, [r7, #32]
 8008c9e:	6a3b      	ldr	r3, [r7, #32]
 8008ca0:	2b7f      	cmp	r3, #127	@ 0x7f
 8008ca2:	d8f0      	bhi.n	8008c86 <SEGGER_SYSVIEW_SendModule+0x66>
 8008ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca6:	1c5a      	adds	r2, r3, #1
 8008ca8:	627a      	str	r2, [r7, #36]	@ 0x24
 8008caa:	6a3a      	ldr	r2, [r7, #32]
 8008cac:	b2d2      	uxtb	r2, r2
 8008cae:	701a      	strb	r2, [r3, #0]
 8008cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb2:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	61fb      	str	r3, [r7, #28]
 8008cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cba:	689b      	ldr	r3, [r3, #8]
 8008cbc:	61bb      	str	r3, [r7, #24]
 8008cbe:	e00b      	b.n	8008cd8 <SEGGER_SYSVIEW_SendModule+0xb8>
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	b2da      	uxtb	r2, r3
 8008cc4:	69fb      	ldr	r3, [r7, #28]
 8008cc6:	1c59      	adds	r1, r3, #1
 8008cc8:	61f9      	str	r1, [r7, #28]
 8008cca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008cce:	b2d2      	uxtb	r2, r2
 8008cd0:	701a      	strb	r2, [r3, #0]
 8008cd2:	69bb      	ldr	r3, [r7, #24]
 8008cd4:	09db      	lsrs	r3, r3, #7
 8008cd6:	61bb      	str	r3, [r7, #24]
 8008cd8:	69bb      	ldr	r3, [r7, #24]
 8008cda:	2b7f      	cmp	r3, #127	@ 0x7f
 8008cdc:	d8f0      	bhi.n	8008cc0 <SEGGER_SYSVIEW_SendModule+0xa0>
 8008cde:	69fb      	ldr	r3, [r7, #28]
 8008ce0:	1c5a      	adds	r2, r3, #1
 8008ce2:	61fa      	str	r2, [r7, #28]
 8008ce4:	69ba      	ldr	r2, [r7, #24]
 8008ce6:	b2d2      	uxtb	r2, r2
 8008ce8:	701a      	strb	r2, [r3, #0]
 8008cea:	69fb      	ldr	r3, [r7, #28]
 8008cec:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	2280      	movs	r2, #128	@ 0x80
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	68f8      	ldr	r0, [r7, #12]
 8008cf8:	f7fe fecf 	bl	8007a9a <_EncodeStr>
 8008cfc:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8008cfe:	2216      	movs	r2, #22
 8008d00:	68f9      	ldr	r1, [r7, #12]
 8008d02:	6938      	ldr	r0, [r7, #16]
 8008d04:	f7fe ffee 	bl	8007ce4 <_SendPacket>
      RECORD_END();
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8008d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d006      	beq.n	8008d22 <SEGGER_SYSVIEW_SendModule+0x102>
 8008d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d16:	68db      	ldr	r3, [r3, #12]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d002      	beq.n	8008d22 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8008d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d1e:	68db      	ldr	r3, [r3, #12]
 8008d20:	4798      	blx	r3
    }
  }
}
 8008d22:	bf00      	nop
 8008d24:	3730      	adds	r7, #48	@ 0x30
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	bf00      	nop
 8008d2c:	2000518c 	.word	0x2000518c
 8008d30:	20005194 	.word	0x20005194

08008d34 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b082      	sub	sp, #8
 8008d38:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8008d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d6c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d00f      	beq.n	8008d62 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8008d42:	4b0a      	ldr	r3, [pc, #40]	@ (8008d6c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d002      	beq.n	8008d56 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	691b      	ldr	r3, [r3, #16]
 8008d5a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1f2      	bne.n	8008d48 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8008d62:	bf00      	nop
 8008d64:	3708      	adds	r7, #8
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	bf00      	nop
 8008d6c:	2000518c 	.word	0x2000518c

08008d70 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b086      	sub	sp, #24
 8008d74:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8008d76:	f3ef 8311 	mrs	r3, BASEPRI
 8008d7a:	f04f 0120 	mov.w	r1, #32
 8008d7e:	f381 8811 	msr	BASEPRI, r1
 8008d82:	60fb      	str	r3, [r7, #12]
 8008d84:	4817      	ldr	r0, [pc, #92]	@ (8008de4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8008d86:	f7fe fec1 	bl	8007b0c <_PreparePacket>
 8008d8a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	617b      	str	r3, [r7, #20]
 8008d94:	4b14      	ldr	r3, [pc, #80]	@ (8008de8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8008d96:	781b      	ldrb	r3, [r3, #0]
 8008d98:	613b      	str	r3, [r7, #16]
 8008d9a:	e00b      	b.n	8008db4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	b2da      	uxtb	r2, r3
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	1c59      	adds	r1, r3, #1
 8008da4:	6179      	str	r1, [r7, #20]
 8008da6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008daa:	b2d2      	uxtb	r2, r2
 8008dac:	701a      	strb	r2, [r3, #0]
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	09db      	lsrs	r3, r3, #7
 8008db2:	613b      	str	r3, [r7, #16]
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	2b7f      	cmp	r3, #127	@ 0x7f
 8008db8:	d8f0      	bhi.n	8008d9c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	1c5a      	adds	r2, r3, #1
 8008dbe:	617a      	str	r2, [r7, #20]
 8008dc0:	693a      	ldr	r2, [r7, #16]
 8008dc2:	b2d2      	uxtb	r2, r2
 8008dc4:	701a      	strb	r2, [r3, #0]
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8008dca:	221b      	movs	r2, #27
 8008dcc:	6879      	ldr	r1, [r7, #4]
 8008dce:	68b8      	ldr	r0, [r7, #8]
 8008dd0:	f7fe ff88 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f383 8811 	msr	BASEPRI, r3
}
 8008dda:	bf00      	nop
 8008ddc:	3718      	adds	r7, #24
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	bf00      	nop
 8008de4:	20005194 	.word	0x20005194
 8008de8:	20005190 	.word	0x20005190

08008dec <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b08a      	sub	sp, #40	@ 0x28
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008df4:	f3ef 8311 	mrs	r3, BASEPRI
 8008df8:	f04f 0120 	mov.w	r1, #32
 8008dfc:	f381 8811 	msr	BASEPRI, r1
 8008e00:	617b      	str	r3, [r7, #20]
 8008e02:	4827      	ldr	r0, [pc, #156]	@ (8008ea0 <SEGGER_SYSVIEW_Warn+0xb4>)
 8008e04:	f7fe fe82 	bl	8007b0c <_PreparePacket>
 8008e08:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008e0a:	2280      	movs	r2, #128	@ 0x80
 8008e0c:	6879      	ldr	r1, [r7, #4]
 8008e0e:	6938      	ldr	r0, [r7, #16]
 8008e10:	f7fe fe43 	bl	8007a9a <_EncodeStr>
 8008e14:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	623b      	str	r3, [r7, #32]
 8008e1e:	e00b      	b.n	8008e38 <SEGGER_SYSVIEW_Warn+0x4c>
 8008e20:	6a3b      	ldr	r3, [r7, #32]
 8008e22:	b2da      	uxtb	r2, r3
 8008e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e26:	1c59      	adds	r1, r3, #1
 8008e28:	6279      	str	r1, [r7, #36]	@ 0x24
 8008e2a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008e2e:	b2d2      	uxtb	r2, r2
 8008e30:	701a      	strb	r2, [r3, #0]
 8008e32:	6a3b      	ldr	r3, [r7, #32]
 8008e34:	09db      	lsrs	r3, r3, #7
 8008e36:	623b      	str	r3, [r7, #32]
 8008e38:	6a3b      	ldr	r3, [r7, #32]
 8008e3a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008e3c:	d8f0      	bhi.n	8008e20 <SEGGER_SYSVIEW_Warn+0x34>
 8008e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e40:	1c5a      	adds	r2, r3, #1
 8008e42:	627a      	str	r2, [r7, #36]	@ 0x24
 8008e44:	6a3a      	ldr	r2, [r7, #32]
 8008e46:	b2d2      	uxtb	r2, r2
 8008e48:	701a      	strb	r2, [r3, #0]
 8008e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e4c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	61fb      	str	r3, [r7, #28]
 8008e52:	2300      	movs	r3, #0
 8008e54:	61bb      	str	r3, [r7, #24]
 8008e56:	e00b      	b.n	8008e70 <SEGGER_SYSVIEW_Warn+0x84>
 8008e58:	69bb      	ldr	r3, [r7, #24]
 8008e5a:	b2da      	uxtb	r2, r3
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	1c59      	adds	r1, r3, #1
 8008e60:	61f9      	str	r1, [r7, #28]
 8008e62:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008e66:	b2d2      	uxtb	r2, r2
 8008e68:	701a      	strb	r2, [r3, #0]
 8008e6a:	69bb      	ldr	r3, [r7, #24]
 8008e6c:	09db      	lsrs	r3, r3, #7
 8008e6e:	61bb      	str	r3, [r7, #24]
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	2b7f      	cmp	r3, #127	@ 0x7f
 8008e74:	d8f0      	bhi.n	8008e58 <SEGGER_SYSVIEW_Warn+0x6c>
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	1c5a      	adds	r2, r3, #1
 8008e7a:	61fa      	str	r2, [r7, #28]
 8008e7c:	69ba      	ldr	r2, [r7, #24]
 8008e7e:	b2d2      	uxtb	r2, r2
 8008e80:	701a      	strb	r2, [r3, #0]
 8008e82:	69fb      	ldr	r3, [r7, #28]
 8008e84:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8008e86:	221a      	movs	r2, #26
 8008e88:	68f9      	ldr	r1, [r7, #12]
 8008e8a:	6938      	ldr	r0, [r7, #16]
 8008e8c:	f7fe ff2a 	bl	8007ce4 <_SendPacket>
  RECORD_END();
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	f383 8811 	msr	BASEPRI, r3
}
 8008e96:	bf00      	nop
 8008e98:	3728      	adds	r7, #40	@ 0x28
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}
 8008e9e:	bf00      	nop
 8008ea0:	20005194 	.word	0x20005194

08008ea4 <memcmp>:
 8008ea4:	b510      	push	{r4, lr}
 8008ea6:	3901      	subs	r1, #1
 8008ea8:	4402      	add	r2, r0
 8008eaa:	4290      	cmp	r0, r2
 8008eac:	d101      	bne.n	8008eb2 <memcmp+0xe>
 8008eae:	2000      	movs	r0, #0
 8008eb0:	e005      	b.n	8008ebe <memcmp+0x1a>
 8008eb2:	7803      	ldrb	r3, [r0, #0]
 8008eb4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008eb8:	42a3      	cmp	r3, r4
 8008eba:	d001      	beq.n	8008ec0 <memcmp+0x1c>
 8008ebc:	1b18      	subs	r0, r3, r4
 8008ebe:	bd10      	pop	{r4, pc}
 8008ec0:	3001      	adds	r0, #1
 8008ec2:	e7f2      	b.n	8008eaa <memcmp+0x6>

08008ec4 <memset>:
 8008ec4:	4402      	add	r2, r0
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d100      	bne.n	8008ece <memset+0xa>
 8008ecc:	4770      	bx	lr
 8008ece:	f803 1b01 	strb.w	r1, [r3], #1
 8008ed2:	e7f9      	b.n	8008ec8 <memset+0x4>

08008ed4 <_reclaim_reent>:
 8008ed4:	4b2d      	ldr	r3, [pc, #180]	@ (8008f8c <_reclaim_reent+0xb8>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4283      	cmp	r3, r0
 8008eda:	b570      	push	{r4, r5, r6, lr}
 8008edc:	4604      	mov	r4, r0
 8008ede:	d053      	beq.n	8008f88 <_reclaim_reent+0xb4>
 8008ee0:	69c3      	ldr	r3, [r0, #28]
 8008ee2:	b31b      	cbz	r3, 8008f2c <_reclaim_reent+0x58>
 8008ee4:	68db      	ldr	r3, [r3, #12]
 8008ee6:	b163      	cbz	r3, 8008f02 <_reclaim_reent+0x2e>
 8008ee8:	2500      	movs	r5, #0
 8008eea:	69e3      	ldr	r3, [r4, #28]
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	5959      	ldr	r1, [r3, r5]
 8008ef0:	b9b1      	cbnz	r1, 8008f20 <_reclaim_reent+0x4c>
 8008ef2:	3504      	adds	r5, #4
 8008ef4:	2d80      	cmp	r5, #128	@ 0x80
 8008ef6:	d1f8      	bne.n	8008eea <_reclaim_reent+0x16>
 8008ef8:	69e3      	ldr	r3, [r4, #28]
 8008efa:	4620      	mov	r0, r4
 8008efc:	68d9      	ldr	r1, [r3, #12]
 8008efe:	f000 f87b 	bl	8008ff8 <_free_r>
 8008f02:	69e3      	ldr	r3, [r4, #28]
 8008f04:	6819      	ldr	r1, [r3, #0]
 8008f06:	b111      	cbz	r1, 8008f0e <_reclaim_reent+0x3a>
 8008f08:	4620      	mov	r0, r4
 8008f0a:	f000 f875 	bl	8008ff8 <_free_r>
 8008f0e:	69e3      	ldr	r3, [r4, #28]
 8008f10:	689d      	ldr	r5, [r3, #8]
 8008f12:	b15d      	cbz	r5, 8008f2c <_reclaim_reent+0x58>
 8008f14:	4629      	mov	r1, r5
 8008f16:	4620      	mov	r0, r4
 8008f18:	682d      	ldr	r5, [r5, #0]
 8008f1a:	f000 f86d 	bl	8008ff8 <_free_r>
 8008f1e:	e7f8      	b.n	8008f12 <_reclaim_reent+0x3e>
 8008f20:	680e      	ldr	r6, [r1, #0]
 8008f22:	4620      	mov	r0, r4
 8008f24:	f000 f868 	bl	8008ff8 <_free_r>
 8008f28:	4631      	mov	r1, r6
 8008f2a:	e7e1      	b.n	8008ef0 <_reclaim_reent+0x1c>
 8008f2c:	6961      	ldr	r1, [r4, #20]
 8008f2e:	b111      	cbz	r1, 8008f36 <_reclaim_reent+0x62>
 8008f30:	4620      	mov	r0, r4
 8008f32:	f000 f861 	bl	8008ff8 <_free_r>
 8008f36:	69e1      	ldr	r1, [r4, #28]
 8008f38:	b111      	cbz	r1, 8008f40 <_reclaim_reent+0x6c>
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f000 f85c 	bl	8008ff8 <_free_r>
 8008f40:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008f42:	b111      	cbz	r1, 8008f4a <_reclaim_reent+0x76>
 8008f44:	4620      	mov	r0, r4
 8008f46:	f000 f857 	bl	8008ff8 <_free_r>
 8008f4a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f4c:	b111      	cbz	r1, 8008f54 <_reclaim_reent+0x80>
 8008f4e:	4620      	mov	r0, r4
 8008f50:	f000 f852 	bl	8008ff8 <_free_r>
 8008f54:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008f56:	b111      	cbz	r1, 8008f5e <_reclaim_reent+0x8a>
 8008f58:	4620      	mov	r0, r4
 8008f5a:	f000 f84d 	bl	8008ff8 <_free_r>
 8008f5e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008f60:	b111      	cbz	r1, 8008f68 <_reclaim_reent+0x94>
 8008f62:	4620      	mov	r0, r4
 8008f64:	f000 f848 	bl	8008ff8 <_free_r>
 8008f68:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008f6a:	b111      	cbz	r1, 8008f72 <_reclaim_reent+0x9e>
 8008f6c:	4620      	mov	r0, r4
 8008f6e:	f000 f843 	bl	8008ff8 <_free_r>
 8008f72:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008f74:	b111      	cbz	r1, 8008f7c <_reclaim_reent+0xa8>
 8008f76:	4620      	mov	r0, r4
 8008f78:	f000 f83e 	bl	8008ff8 <_free_r>
 8008f7c:	6a23      	ldr	r3, [r4, #32]
 8008f7e:	b11b      	cbz	r3, 8008f88 <_reclaim_reent+0xb4>
 8008f80:	4620      	mov	r0, r4
 8008f82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008f86:	4718      	bx	r3
 8008f88:	bd70      	pop	{r4, r5, r6, pc}
 8008f8a:	bf00      	nop
 8008f8c:	20000010 	.word	0x20000010

08008f90 <__libc_init_array>:
 8008f90:	b570      	push	{r4, r5, r6, lr}
 8008f92:	4d0d      	ldr	r5, [pc, #52]	@ (8008fc8 <__libc_init_array+0x38>)
 8008f94:	4c0d      	ldr	r4, [pc, #52]	@ (8008fcc <__libc_init_array+0x3c>)
 8008f96:	1b64      	subs	r4, r4, r5
 8008f98:	10a4      	asrs	r4, r4, #2
 8008f9a:	2600      	movs	r6, #0
 8008f9c:	42a6      	cmp	r6, r4
 8008f9e:	d109      	bne.n	8008fb4 <__libc_init_array+0x24>
 8008fa0:	4d0b      	ldr	r5, [pc, #44]	@ (8008fd0 <__libc_init_array+0x40>)
 8008fa2:	4c0c      	ldr	r4, [pc, #48]	@ (8008fd4 <__libc_init_array+0x44>)
 8008fa4:	f000 f87e 	bl	80090a4 <_init>
 8008fa8:	1b64      	subs	r4, r4, r5
 8008faa:	10a4      	asrs	r4, r4, #2
 8008fac:	2600      	movs	r6, #0
 8008fae:	42a6      	cmp	r6, r4
 8008fb0:	d105      	bne.n	8008fbe <__libc_init_array+0x2e>
 8008fb2:	bd70      	pop	{r4, r5, r6, pc}
 8008fb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fb8:	4798      	blx	r3
 8008fba:	3601      	adds	r6, #1
 8008fbc:	e7ee      	b.n	8008f9c <__libc_init_array+0xc>
 8008fbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fc2:	4798      	blx	r3
 8008fc4:	3601      	adds	r6, #1
 8008fc6:	e7f2      	b.n	8008fae <__libc_init_array+0x1e>
 8008fc8:	080092a8 	.word	0x080092a8
 8008fcc:	080092a8 	.word	0x080092a8
 8008fd0:	080092a8 	.word	0x080092a8
 8008fd4:	080092ac 	.word	0x080092ac

08008fd8 <__retarget_lock_acquire_recursive>:
 8008fd8:	4770      	bx	lr

08008fda <__retarget_lock_release_recursive>:
 8008fda:	4770      	bx	lr

08008fdc <memcpy>:
 8008fdc:	440a      	add	r2, r1
 8008fde:	4291      	cmp	r1, r2
 8008fe0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008fe4:	d100      	bne.n	8008fe8 <memcpy+0xc>
 8008fe6:	4770      	bx	lr
 8008fe8:	b510      	push	{r4, lr}
 8008fea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ff2:	4291      	cmp	r1, r2
 8008ff4:	d1f9      	bne.n	8008fea <memcpy+0xe>
 8008ff6:	bd10      	pop	{r4, pc}

08008ff8 <_free_r>:
 8008ff8:	b538      	push	{r3, r4, r5, lr}
 8008ffa:	4605      	mov	r5, r0
 8008ffc:	2900      	cmp	r1, #0
 8008ffe:	d041      	beq.n	8009084 <_free_r+0x8c>
 8009000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009004:	1f0c      	subs	r4, r1, #4
 8009006:	2b00      	cmp	r3, #0
 8009008:	bfb8      	it	lt
 800900a:	18e4      	addlt	r4, r4, r3
 800900c:	f000 f83e 	bl	800908c <__malloc_lock>
 8009010:	4a1d      	ldr	r2, [pc, #116]	@ (8009088 <_free_r+0x90>)
 8009012:	6813      	ldr	r3, [r2, #0]
 8009014:	b933      	cbnz	r3, 8009024 <_free_r+0x2c>
 8009016:	6063      	str	r3, [r4, #4]
 8009018:	6014      	str	r4, [r2, #0]
 800901a:	4628      	mov	r0, r5
 800901c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009020:	f000 b83a 	b.w	8009098 <__malloc_unlock>
 8009024:	42a3      	cmp	r3, r4
 8009026:	d908      	bls.n	800903a <_free_r+0x42>
 8009028:	6820      	ldr	r0, [r4, #0]
 800902a:	1821      	adds	r1, r4, r0
 800902c:	428b      	cmp	r3, r1
 800902e:	bf01      	itttt	eq
 8009030:	6819      	ldreq	r1, [r3, #0]
 8009032:	685b      	ldreq	r3, [r3, #4]
 8009034:	1809      	addeq	r1, r1, r0
 8009036:	6021      	streq	r1, [r4, #0]
 8009038:	e7ed      	b.n	8009016 <_free_r+0x1e>
 800903a:	461a      	mov	r2, r3
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	b10b      	cbz	r3, 8009044 <_free_r+0x4c>
 8009040:	42a3      	cmp	r3, r4
 8009042:	d9fa      	bls.n	800903a <_free_r+0x42>
 8009044:	6811      	ldr	r1, [r2, #0]
 8009046:	1850      	adds	r0, r2, r1
 8009048:	42a0      	cmp	r0, r4
 800904a:	d10b      	bne.n	8009064 <_free_r+0x6c>
 800904c:	6820      	ldr	r0, [r4, #0]
 800904e:	4401      	add	r1, r0
 8009050:	1850      	adds	r0, r2, r1
 8009052:	4283      	cmp	r3, r0
 8009054:	6011      	str	r1, [r2, #0]
 8009056:	d1e0      	bne.n	800901a <_free_r+0x22>
 8009058:	6818      	ldr	r0, [r3, #0]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	6053      	str	r3, [r2, #4]
 800905e:	4408      	add	r0, r1
 8009060:	6010      	str	r0, [r2, #0]
 8009062:	e7da      	b.n	800901a <_free_r+0x22>
 8009064:	d902      	bls.n	800906c <_free_r+0x74>
 8009066:	230c      	movs	r3, #12
 8009068:	602b      	str	r3, [r5, #0]
 800906a:	e7d6      	b.n	800901a <_free_r+0x22>
 800906c:	6820      	ldr	r0, [r4, #0]
 800906e:	1821      	adds	r1, r4, r0
 8009070:	428b      	cmp	r3, r1
 8009072:	bf04      	itt	eq
 8009074:	6819      	ldreq	r1, [r3, #0]
 8009076:	685b      	ldreq	r3, [r3, #4]
 8009078:	6063      	str	r3, [r4, #4]
 800907a:	bf04      	itt	eq
 800907c:	1809      	addeq	r1, r1, r0
 800907e:	6021      	streq	r1, [r4, #0]
 8009080:	6054      	str	r4, [r2, #4]
 8009082:	e7ca      	b.n	800901a <_free_r+0x22>
 8009084:	bd38      	pop	{r3, r4, r5, pc}
 8009086:	bf00      	nop
 8009088:	200053b4 	.word	0x200053b4

0800908c <__malloc_lock>:
 800908c:	4801      	ldr	r0, [pc, #4]	@ (8009094 <__malloc_lock+0x8>)
 800908e:	f7ff bfa3 	b.w	8008fd8 <__retarget_lock_acquire_recursive>
 8009092:	bf00      	nop
 8009094:	200053b0 	.word	0x200053b0

08009098 <__malloc_unlock>:
 8009098:	4801      	ldr	r0, [pc, #4]	@ (80090a0 <__malloc_unlock+0x8>)
 800909a:	f7ff bf9e 	b.w	8008fda <__retarget_lock_release_recursive>
 800909e:	bf00      	nop
 80090a0:	200053b0 	.word	0x200053b0

080090a4 <_init>:
 80090a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090a6:	bf00      	nop
 80090a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090aa:	bc08      	pop	{r3}
 80090ac:	469e      	mov	lr, r3
 80090ae:	4770      	bx	lr

080090b0 <_fini>:
 80090b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b2:	bf00      	nop
 80090b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090b6:	bc08      	pop	{r3}
 80090b8:	469e      	mov	lr, r3
 80090ba:	4770      	bx	lr
