# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sls_mem_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_ram_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:10 on Mar 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_ram_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_ram_vhdl
# -- Compiling architecture SYN of sls_ram_vhdl
# End time: 17:51:10 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:10 on Mar 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 17:51:10 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_rom_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:11 on Mar 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_rom_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_rom_vhdl
# -- Compiling architecture SYN of sls_rom_vhdl
# End time: 17:51:11 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_8bit_upcnt_vhdl/sls_8bit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:11 on Mar 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_8bit_upcnt_vhdl/sls_8bit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_8bit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_8bit_upcnt_vhdl
# End time: 17:51:11 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_4bit_reg_vhdl/sls_4bit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:11 on Mar 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_4bit_reg_vhdl/sls_4bit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_4bit_reg_vhdl
# -- Compiling architecture Behavior of sls_4bit_reg_vhdl
# End time: 17:51:11 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_mem_fpga_emulation_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:11 on Mar 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_mem_fpga_emulation_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_mem_fpga_emulation_vhdl
# -- Compiling architecture emulation of sls_mem_fpga_emulation_vhdl
# End time: 17:51:11 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_mem_cu_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:11 on Mar 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_mem_cu_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_package
# -- Compiling entity sls_mem_cu_vhdl
# -- Compiling architecture behavioral of sls_mem_cu_vhdl
# End time: 17:51:11 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_mem_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:11 on Mar 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_mem_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_package
# -- Compiling entity sls_mem_vhdl
# -- Compiling architecture struc of sls_mem_vhdl
# End time: 17:51:11 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_mem_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:11 on Mar 06,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_vhdl_restored/Lab7/sls_mem_vhdl/sls_mem_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sls_mem_vhdl_tb
# -- Compiling architecture behavior of sls_mem_vhdl_tb
# End time: 17:51:11 on Mar 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  sls_mem_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" sls_mem_vhdl_tb 
# Start time: 17:51:11 on Mar 06,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sls_mem_vhdl_tb(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_package
# Loading work.sls_mem_vhdl(struc)
# Loading work.sls_8bit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_rom_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_4bit_reg_vhdl(behavior)
# Loading work.sls_ram_vhdl(syn)
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/myrom/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/myrom/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/myrom/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/myrom/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/myrom/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/myrom/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/my_ram/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/my_ram/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/my_ram/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/my_ram/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/my_ram/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 2  Instance: /sls_mem_vhdl_tb/uut/my_ram/altsyncram_component
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 18:26:53 on Mar 06,2025, Elapsed time: 0:35:42
# Errors: 31, Warnings: 13
