{"Source Block": ["oh/mio/hdl/mrx_protocol.v@65:79@HdlStmProcess", "   \n   assign transfer_done = (mrx_count[CW-1:0]==1'b1) & (mrx_state[2:0]==`MRX_BUSY);\n   assign shift         = (mrx_state[2:0]==`MRX_BUSY);\n   \n   //pipeline access signal\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       fifo_access <= 'b0;\n     else\n       fifo_access <= transfer_done;\n   \n   //##########################\n   //# SHIFT REGISTER\n   //##########################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[70, "   always @ (posedge clk or negedge nreset)\n"]], "Add": [[70, "   always @ (posedge rx_clk or negedge nreset)\n"]]}}