# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \src "dut.sv:1.1-38.10"
attribute \top 1
module \enum_simple
  wire $procmux$2_CMP
  wire $procmux$3_CMP
  wire $procmux$4_CMP
  wire $procmux$5_CMP
  attribute \src "dut.sv:2.16-2.19"
  wire input 1 \clk
  attribute \enum_type "$enum0"
  attribute \enum_value_00 "\\IDLE"
  attribute \enum_value_01 "\\ACTIVE"
  attribute \enum_value_10 "\\WAIT"
  attribute \enum_value_11 "\\DONE"
  attribute \src "dut.sv:14.13-14.26"
  attribute \wiretype "\\state_t"
  wire width 2 \current_state
  attribute \enum_type "$enum0"
  attribute \enum_value_00 "\\IDLE"
  attribute \enum_value_01 "\\ACTIVE"
  attribute \enum_value_10 "\\WAIT"
  attribute \enum_value_11 "\\DONE"
  attribute \src "dut.sv:14.28-14.38"
  attribute \wiretype "\\state_t"
  wire width 2 \next_state
  attribute \src "dut.sv:3.16-3.21"
  wire input 2 \reset
  attribute \src "dut.sv:4.22-4.31"
  wire width 2 output 3 \state_out
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:17.5-22.8"
  cell $adff $procdff$8
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 2'00
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 2
    connect \ARST \reset
    connect \CLK \clk
    connect \D \next_state
    connect \Q \current_state
  end
  attribute \full_case 1
  attribute \src "dut.sv:30.13-30.37|dut.sv:26.9-32.16"
  cell $pmux $procmux$1
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 8'01101100
    connect \S { $procmux$5_CMP $procmux$4_CMP $procmux$3_CMP $procmux$2_CMP }
    connect \Y \next_state
  end
  attribute \full_case 1
  attribute \src "dut.sv:30.13-30.37|dut.sv:26.9-32.16"
  cell $eq $procmux$2_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'11
    connect \Y $procmux$2_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:29.13-29.37|dut.sv:26.9-32.16"
  cell $eq $procmux$3_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'10
    connect \Y $procmux$3_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:28.13-28.39|dut.sv:26.9-32.16"
  cell $eq $procmux$4_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \B 2'01
    connect \Y $procmux$4_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:27.13-27.39|dut.sv:26.9-32.16"
  cell $logic_not $procmux$5_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \current_state
    connect \Y $procmux$5_CMP
  end
  connect \state_out \current_state
end
