#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 13 10:16:48 2021
# Process ID: 11804
# Current directory: C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11124 C:\Users\OAkun\Desktop\CECS460Micro\ALUMicroBlazeTimer\DetMicroBlazeLec.xpr
# Log file: C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/vivado.log
# Journal file: C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DetMicroBlazeLec.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/DeterminantMicroBlaze.bd}
open_bd_design {C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/DeterminantMicroBlaze.bd}
update_module_reference DeterminantMicroBlaze_DeterminantTopModule_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_10
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_11
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_12
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_13
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_14
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_15
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_16
endgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_10]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_12]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_13]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_14]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_16]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_11]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_15]
connect_bd_net [get_bd_pins axi_gpio_10/gpio_io_i] [get_bd_pins DeterminantTopModule_0/F00]
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_10]
delete_bd_objs [get_bd_nets Net]
endgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_12]
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_13]
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_14]
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_16]
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_15]
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_11]
connect_bd_net [get_bd_pins DeterminantTopModule_0/F00] [get_bd_pins axi_gpio_10/gpio_io_o]
connect_bd_net [get_bd_pins DeterminantTopModule_0/F01] [get_bd_pins axi_gpio_11/gpio_io_o]
connect_bd_net [get_bd_pins DeterminantTopModule_0/F02] [get_bd_pins axi_gpio_12/gpio_io_o]
connect_bd_net [get_bd_pins DeterminantTopModule_0/F10] [get_bd_pins axi_gpio_13/gpio_io_o]
connect_bd_net [get_bd_pins DeterminantTopModule_0/F11] [get_bd_pins axi_gpio_14/gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_15/gpio_io_o] [get_bd_pins DeterminantTopModule_0/F12]
connect_bd_net [get_bd_pins axi_gpio_16/gpio_io_o] [get_bd_pins DeterminantTopModule_0/F20]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_17
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_18
endgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_17]
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_18]
connect_bd_net [get_bd_pins DeterminantTopModule_0/F21] [get_bd_pins axi_gpio_17/gpio_io_o]
connect_bd_net [get_bd_pins DeterminantTopModule_0/F22] [get_bd_pins axi_gpio_18/gpio_io_o]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_19
endgroup
set_property location {7.5 3091 2086} [get_bd_cells axi_gpio_19]
undo
set_property location {7.5 2790 2122} [get_bd_cells axi_gpio_19]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_20
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_21
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_22
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_23
endgroup
startgroup
set_property location {7 2853 2680} [get_bd_cells axi_gpio_20]
set_property location {7 2853 2540} [get_bd_cells axi_gpio_21]
set_property location {7 2853 2260} [get_bd_cells axi_gpio_23]
set_property location {7 2853 2400} [get_bd_cells axi_gpio_22]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_24
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_25
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_26
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_27
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_28
endgroup
startgroup
set_property location {15 4039 2882} [get_bd_cells axi_gpio_24]
set_property location {14 3809 2882} [get_bd_cells axi_gpio_25]
set_property location {13 3579 2882} [get_bd_cells axi_gpio_26]
set_property location {11 3119 2882} [get_bd_cells axi_gpio_28]
set_property location {11 3349 2882} [get_bd_cells axi_gpio_27]
endgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_19]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_23]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_22]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_21]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_20]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_24]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_28]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_27]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_25]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_26]
set_property location {8 3178 2113} [get_bd_cells axi_gpio_20]
set_property location {8 3116 2255} [get_bd_cells axi_gpio_21]
set_property location {8 3149 2382} [get_bd_cells axi_gpio_23]
set_property location {7 2897 2231} [get_bd_cells axi_gpio_21]
set_property location {8 3077 2247} [get_bd_cells axi_gpio_22]
set_property location {7 2889 2373} [get_bd_cells axi_gpio_23]
set_property location {8 3115 2369} [get_bd_cells axi_gpio_24]
set_property location {7 2925 2488} [get_bd_cells axi_gpio_25]
set_property location {8 3118 2489} [get_bd_cells axi_gpio_26]
set_property location {7 2923 2631} [get_bd_cells axi_gpio_27]
delete_bd_objs [get_bd_cells axi_gpio_28]
connect_bd_net [get_bd_pins DeterminantTopModule_0/G00] [get_bd_pins axi_gpio_19/gpio_io_i]
connect_bd_net [get_bd_pins DeterminantTopModule_0/G01] [get_bd_pins axi_gpio_20/gpio_io_i]
connect_bd_net [get_bd_pins DeterminantTopModule_0/G02] [get_bd_pins axi_gpio_21/gpio_io_i]
connect_bd_net [get_bd_pins DeterminantTopModule_0/G10] [get_bd_pins axi_gpio_22/gpio_io_i]
connect_bd_net [get_bd_pins DeterminantTopModule_0/G11] [get_bd_pins axi_gpio_23/gpio_io_i]
connect_bd_net [get_bd_pins DeterminantTopModule_0/G11] [get_bd_pins axi_gpio_21/s_axi_aclk]
undo
connect_bd_net [get_bd_pins DeterminantTopModule_0/G12] [get_bd_pins axi_gpio_24/gpio_io_i]
connect_bd_net [get_bd_pins DeterminantTopModule_0/G20] [get_bd_pins axi_gpio_25/gpio_io_i]
connect_bd_net [get_bd_pins DeterminantTopModule_0/G21] [get_bd_pins axi_gpio_26/gpio_io_i]
connect_bd_net [get_bd_pins DeterminantTopModule_0/G22] [get_bd_pins axi_gpio_27/gpio_io_i]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_10/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_10/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_11/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_11/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_12/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_12/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_13/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_13/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_14/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_14/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_15/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_15/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_16/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_16/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_17/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_17/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_18/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_18/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_19/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_19/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_20/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_20/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_21/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_21/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_22/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_22/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_23/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_23/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_24/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_24/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_25/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_25/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_26/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_26/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_27/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_27/S_AXI]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_28
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_29
endgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_29]
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_28]
connect_bd_net [get_bd_pins axi_gpio_29/gpio_io_o] [get_bd_pins DeterminantTopModule_0/c]
connect_bd_net [get_bd_pins axi_gpio_28/gpio_io_o] [get_bd_pins DeterminantTopModule_0/sel]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_28/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_28/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_29/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_29/S_AXI]
endgroup
regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design
make_wrapper -files [get_files C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/DeterminantMicroBlaze.bd] -top
make_wrapper -files [get_files C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/DeterminantMicroBlaze.bd] -top
reset_run synth_1
reset_run DeterminantMicroBlaze_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DetMicroBlazeLec.runs/impl_1/DeterminantMicroBlaze_wrapper.sysdef C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DeterminantMicroBlaze_wrapper.hdf

launch_sdk -workspace C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer -hwspec C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DeterminantMicroBlaze_wrapper.hdf
file copy -force C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DetMicroBlazeLec.runs/impl_1/DeterminantMicroBlaze_wrapper.sysdef C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DeterminantMicroBlaze_wrapper.hdf

file copy -force C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DetMicroBlazeLec.runs/impl_1/DeterminantMicroBlaze_wrapper.sysdef C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DeterminantMicroBlaze_wrapper.hdf

launch_sdk -workspace C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer -hwspec C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DeterminantMicroBlaze_wrapper.hdf
open_bd_design {C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DetMicroBlazeLec.srcs/sources_1/bd/DeterminantMicroBlaze/DeterminantMicroBlaze.bd}
startgroup
endgroup
launch_sdk -workspace C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer -hwspec C:/Users/OAkun/Desktop/CECS460Micro/ALUMicroBlazeTimer/DeterminantMicroBlaze_wrapper.hdf
