Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 20 13:58:08 2021
| Host         : DESKTOP-026M7H9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FPGA_TOP_timing_summary_routed.rpt -pb FPGA_TOP_timing_summary_routed.pb -rpx FPGA_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_7/inst/DRDY (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     61.876        0.000                      0                  307        0.185        0.000                      0                  307       41.160        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        61.876        0.000                      0                  307        0.185        0.000                      0                  307       41.160        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       61.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.876ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/conv_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.117ns  (logic 11.030ns (52.232%)  route 10.087ns (47.768%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.078    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  XLXI_7/inst/DO[12]
                         net (fo=1, routed)           1.095     7.387    delay_sp_signal/do_out[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.228 r  delay_sp_signal/conv_data2/P[2]
                         net (fo=3, routed)           1.025    12.253    delay_sp_signal/conv_data2_n_103
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  delay_sp_signal/conv_data[4]_i_15/O
                         net (fo=1, routed)           0.000    12.377    delay_sp_signal/conv_data[4]_i_15_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.910 r  delay_sp_signal/conv_data_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.910    delay_sp_signal/conv_data_reg[4]_i_8_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.027 r  delay_sp_signal/conv_data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    delay_sp_signal/conv_data_reg[4]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.144 r  delay_sp_signal/conv_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.144    delay_sp_signal/conv_data_reg[4]_i_2_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.363 r  delay_sp_signal/conv_data_reg[5]_i_2/O[0]
                         net (fo=32, routed)          1.669    15.031    delay_sp_signal/conv_data_reg[5]_0[1]
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.295    15.326 r  delay_sp_signal/conv_data[7]_i_187/O
                         net (fo=1, routed)           0.000    15.326    delay_sp_signal/conv_data[7]_i_187_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.876 r  delay_sp_signal/conv_data_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.876    delay_sp_signal/conv_data_reg[7]_i_156_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.990 r  delay_sp_signal/conv_data_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.990    delay_sp_signal/conv_data_reg[7]_i_125_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.104 r  delay_sp_signal/conv_data_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.104    delay_sp_signal/conv_data_reg[7]_i_136_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.332 r  delay_sp_signal/conv_data_reg[7]_i_148/CO[2]
                         net (fo=2, routed)           1.238    17.571    delay_sp_signal/conv_data_reg[7]_i_148_n_1
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.313    17.884 r  delay_sp_signal/conv_data[7]_i_97/O
                         net (fo=1, routed)           0.000    17.884    delay_sp_signal/conv_data[7]_i_97_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.264 r  delay_sp_signal/conv_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.264    delay_sp_signal/conv_data_reg[7]_i_56_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.483 r  delay_sp_signal/conv_data_reg[7]_i_34/O[0]
                         net (fo=2, routed)           1.035    19.518    delay_sp_signal/conv_data_reg[7]_i_34_n_7
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.323    19.841 r  delay_sp_signal/conv_data[7]_i_26/O
                         net (fo=2, routed)           0.859    20.700    delay_sp_signal/conv_data[7]_i_26_n_0
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.348    21.048 r  delay_sp_signal/conv_data[7]_i_30/O
                         net (fo=1, routed)           0.000    21.048    delay_sp_signal/conv_data[7]_i_30_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.428 r  delay_sp_signal/conv_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.428    delay_sp_signal/conv_data_reg[7]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.751 r  delay_sp_signal/conv_data_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.586    22.337    delay_sp_signal/conv_data_reg[7]_i_3_n_6
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.306    22.643 r  delay_sp_signal/conv_data[7]_i_7/O
                         net (fo=1, routed)           0.000    22.643    delay_sp_signal/conv_data[7]_i_7_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.134 r  delay_sp_signal/conv_data_reg[7]_i_2/CO[1]
                         net (fo=6, routed)           1.068    24.202    delay_sp_signal/conv_data_reg[7]_i_2_n_2
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.329    24.531 r  delay_sp_signal/conv_data[10]_i_6/O
                         net (fo=6, routed)           0.697    25.229    delay_sp_signal/conv_data[10]_i_6_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I0_O)        0.152    25.381 r  delay_sp_signal/conv_data[3]_i_1/O
                         net (fo=1, routed)           0.814    26.195    delay_sp_signal/p_1_in[3]
    SLICE_X10Y82         FDRE                                         r  delay_sp_signal/conv_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.433    88.127    delay_sp_signal/CLK
    SLICE_X10Y82         FDRE                                         r  delay_sp_signal/conv_data_reg[3]/C
                         clock pessimism              0.257    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X10Y82         FDRE (Setup_fdre_C_D)       -0.278    88.071    delay_sp_signal/conv_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.071    
                         arrival time                         -26.195    
  -------------------------------------------------------------------
                         slack                                 61.876    

Slack (MET) :             62.683ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/conv_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.320ns  (logic 10.906ns (53.671%)  route 9.414ns (46.329%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.078    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  XLXI_7/inst/DO[12]
                         net (fo=1, routed)           1.095     7.387    delay_sp_signal/do_out[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.228 r  delay_sp_signal/conv_data2/P[2]
                         net (fo=3, routed)           1.025    12.253    delay_sp_signal/conv_data2_n_103
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  delay_sp_signal/conv_data[4]_i_15/O
                         net (fo=1, routed)           0.000    12.377    delay_sp_signal/conv_data[4]_i_15_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.910 r  delay_sp_signal/conv_data_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.910    delay_sp_signal/conv_data_reg[4]_i_8_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.027 r  delay_sp_signal/conv_data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    delay_sp_signal/conv_data_reg[4]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.144 r  delay_sp_signal/conv_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.144    delay_sp_signal/conv_data_reg[4]_i_2_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.363 r  delay_sp_signal/conv_data_reg[5]_i_2/O[0]
                         net (fo=32, routed)          1.669    15.031    delay_sp_signal/conv_data_reg[5]_0[1]
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.295    15.326 r  delay_sp_signal/conv_data[7]_i_187/O
                         net (fo=1, routed)           0.000    15.326    delay_sp_signal/conv_data[7]_i_187_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.876 r  delay_sp_signal/conv_data_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.876    delay_sp_signal/conv_data_reg[7]_i_156_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.990 r  delay_sp_signal/conv_data_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.990    delay_sp_signal/conv_data_reg[7]_i_125_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.104 r  delay_sp_signal/conv_data_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.104    delay_sp_signal/conv_data_reg[7]_i_136_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.332 r  delay_sp_signal/conv_data_reg[7]_i_148/CO[2]
                         net (fo=2, routed)           1.238    17.571    delay_sp_signal/conv_data_reg[7]_i_148_n_1
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.313    17.884 r  delay_sp_signal/conv_data[7]_i_97/O
                         net (fo=1, routed)           0.000    17.884    delay_sp_signal/conv_data[7]_i_97_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.264 r  delay_sp_signal/conv_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.264    delay_sp_signal/conv_data_reg[7]_i_56_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.483 r  delay_sp_signal/conv_data_reg[7]_i_34/O[0]
                         net (fo=2, routed)           1.035    19.518    delay_sp_signal/conv_data_reg[7]_i_34_n_7
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.323    19.841 r  delay_sp_signal/conv_data[7]_i_26/O
                         net (fo=2, routed)           0.859    20.700    delay_sp_signal/conv_data[7]_i_26_n_0
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.348    21.048 r  delay_sp_signal/conv_data[7]_i_30/O
                         net (fo=1, routed)           0.000    21.048    delay_sp_signal/conv_data[7]_i_30_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.428 r  delay_sp_signal/conv_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.428    delay_sp_signal/conv_data_reg[7]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.751 r  delay_sp_signal/conv_data_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.586    22.337    delay_sp_signal/conv_data_reg[7]_i_3_n_6
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.306    22.643 r  delay_sp_signal/conv_data[7]_i_7/O
                         net (fo=1, routed)           0.000    22.643    delay_sp_signal/conv_data[7]_i_7_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.134 r  delay_sp_signal/conv_data_reg[7]_i_2/CO[1]
                         net (fo=6, routed)           1.068    24.202    delay_sp_signal/conv_data_reg[7]_i_2_n_2
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.357    24.559 r  delay_sp_signal/conv_data[6]_i_1/O
                         net (fo=1, routed)           0.838    25.398    delay_sp_signal/p_1_in[6]
    SLICE_X10Y82         FDRE                                         r  delay_sp_signal/conv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.433    88.127    delay_sp_signal/CLK
    SLICE_X10Y82         FDRE                                         r  delay_sp_signal/conv_data_reg[6]/C
                         clock pessimism              0.257    88.385    
                         clock uncertainty           -0.035    88.349    
    SLICE_X10Y82         FDRE (Setup_fdre_C_D)       -0.269    88.080    delay_sp_signal/conv_data_reg[6]
  -------------------------------------------------------------------
                         required time                         88.080    
                         arrival time                         -25.398    
  -------------------------------------------------------------------
                         slack                                 62.683    

Slack (MET) :             63.033ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/conv_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.268ns  (logic 11.002ns (54.282%)  route 9.266ns (45.718%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.078    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  XLXI_7/inst/DO[12]
                         net (fo=1, routed)           1.095     7.387    delay_sp_signal/do_out[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.228 r  delay_sp_signal/conv_data2/P[2]
                         net (fo=3, routed)           1.025    12.253    delay_sp_signal/conv_data2_n_103
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  delay_sp_signal/conv_data[4]_i_15/O
                         net (fo=1, routed)           0.000    12.377    delay_sp_signal/conv_data[4]_i_15_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.910 r  delay_sp_signal/conv_data_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.910    delay_sp_signal/conv_data_reg[4]_i_8_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.027 r  delay_sp_signal/conv_data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    delay_sp_signal/conv_data_reg[4]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.144 r  delay_sp_signal/conv_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.144    delay_sp_signal/conv_data_reg[4]_i_2_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.363 r  delay_sp_signal/conv_data_reg[5]_i_2/O[0]
                         net (fo=32, routed)          1.669    15.031    delay_sp_signal/conv_data_reg[5]_0[1]
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.295    15.326 r  delay_sp_signal/conv_data[7]_i_187/O
                         net (fo=1, routed)           0.000    15.326    delay_sp_signal/conv_data[7]_i_187_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.876 r  delay_sp_signal/conv_data_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.876    delay_sp_signal/conv_data_reg[7]_i_156_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.990 r  delay_sp_signal/conv_data_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.990    delay_sp_signal/conv_data_reg[7]_i_125_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.104 r  delay_sp_signal/conv_data_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.104    delay_sp_signal/conv_data_reg[7]_i_136_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.332 r  delay_sp_signal/conv_data_reg[7]_i_148/CO[2]
                         net (fo=2, routed)           1.238    17.571    delay_sp_signal/conv_data_reg[7]_i_148_n_1
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.313    17.884 r  delay_sp_signal/conv_data[7]_i_97/O
                         net (fo=1, routed)           0.000    17.884    delay_sp_signal/conv_data[7]_i_97_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.264 r  delay_sp_signal/conv_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.264    delay_sp_signal/conv_data_reg[7]_i_56_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.483 r  delay_sp_signal/conv_data_reg[7]_i_34/O[0]
                         net (fo=2, routed)           1.035    19.518    delay_sp_signal/conv_data_reg[7]_i_34_n_7
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.323    19.841 r  delay_sp_signal/conv_data[7]_i_26/O
                         net (fo=2, routed)           0.859    20.700    delay_sp_signal/conv_data[7]_i_26_n_0
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.348    21.048 r  delay_sp_signal/conv_data[7]_i_30/O
                         net (fo=1, routed)           0.000    21.048    delay_sp_signal/conv_data[7]_i_30_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.428 r  delay_sp_signal/conv_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.428    delay_sp_signal/conv_data_reg[7]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.751 r  delay_sp_signal/conv_data_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.586    22.337    delay_sp_signal/conv_data_reg[7]_i_3_n_6
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.306    22.643 r  delay_sp_signal/conv_data[7]_i_7/O
                         net (fo=1, routed)           0.000    22.643    delay_sp_signal/conv_data[7]_i_7_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.134 f  delay_sp_signal/conv_data_reg[7]_i_2/CO[1]
                         net (fo=6, routed)           1.068    24.202    delay_sp_signal/conv_data_reg[7]_i_2_n_2
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.329    24.531 f  delay_sp_signal/conv_data[10]_i_6/O
                         net (fo=6, routed)           0.690    25.222    delay_sp_signal/conv_data[10]_i_6_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.124    25.346 r  delay_sp_signal/conv_data[10]_i_2/O
                         net (fo=1, routed)           0.000    25.346    delay_sp_signal/conv_data[10]_i_2_n_0
    SLICE_X9Y82          FDRE                                         r  delay_sp_signal/conv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.432    88.126    delay_sp_signal/CLK
    SLICE_X9Y82          FDRE                                         r  delay_sp_signal/conv_data_reg[10]/C
                         clock pessimism              0.257    88.384    
                         clock uncertainty           -0.035    88.348    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.031    88.379    delay_sp_signal/conv_data_reg[10]
  -------------------------------------------------------------------
                         required time                         88.379    
                         arrival time                         -25.346    
  -------------------------------------------------------------------
                         slack                                 63.033    

Slack (MET) :             63.036ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/conv_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.263ns  (logic 11.002ns (54.295%)  route 9.261ns (45.705%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.078    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  XLXI_7/inst/DO[12]
                         net (fo=1, routed)           1.095     7.387    delay_sp_signal/do_out[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.228 r  delay_sp_signal/conv_data2/P[2]
                         net (fo=3, routed)           1.025    12.253    delay_sp_signal/conv_data2_n_103
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  delay_sp_signal/conv_data[4]_i_15/O
                         net (fo=1, routed)           0.000    12.377    delay_sp_signal/conv_data[4]_i_15_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.910 r  delay_sp_signal/conv_data_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.910    delay_sp_signal/conv_data_reg[4]_i_8_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.027 r  delay_sp_signal/conv_data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    delay_sp_signal/conv_data_reg[4]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.144 r  delay_sp_signal/conv_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.144    delay_sp_signal/conv_data_reg[4]_i_2_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.363 r  delay_sp_signal/conv_data_reg[5]_i_2/O[0]
                         net (fo=32, routed)          1.669    15.031    delay_sp_signal/conv_data_reg[5]_0[1]
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.295    15.326 r  delay_sp_signal/conv_data[7]_i_187/O
                         net (fo=1, routed)           0.000    15.326    delay_sp_signal/conv_data[7]_i_187_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.876 r  delay_sp_signal/conv_data_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.876    delay_sp_signal/conv_data_reg[7]_i_156_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.990 r  delay_sp_signal/conv_data_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.990    delay_sp_signal/conv_data_reg[7]_i_125_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.104 r  delay_sp_signal/conv_data_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.104    delay_sp_signal/conv_data_reg[7]_i_136_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.332 r  delay_sp_signal/conv_data_reg[7]_i_148/CO[2]
                         net (fo=2, routed)           1.238    17.571    delay_sp_signal/conv_data_reg[7]_i_148_n_1
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.313    17.884 r  delay_sp_signal/conv_data[7]_i_97/O
                         net (fo=1, routed)           0.000    17.884    delay_sp_signal/conv_data[7]_i_97_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.264 r  delay_sp_signal/conv_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.264    delay_sp_signal/conv_data_reg[7]_i_56_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.483 r  delay_sp_signal/conv_data_reg[7]_i_34/O[0]
                         net (fo=2, routed)           1.035    19.518    delay_sp_signal/conv_data_reg[7]_i_34_n_7
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.323    19.841 r  delay_sp_signal/conv_data[7]_i_26/O
                         net (fo=2, routed)           0.859    20.700    delay_sp_signal/conv_data[7]_i_26_n_0
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.348    21.048 r  delay_sp_signal/conv_data[7]_i_30/O
                         net (fo=1, routed)           0.000    21.048    delay_sp_signal/conv_data[7]_i_30_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.428 r  delay_sp_signal/conv_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.428    delay_sp_signal/conv_data_reg[7]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.751 r  delay_sp_signal/conv_data_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.586    22.337    delay_sp_signal/conv_data_reg[7]_i_3_n_6
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.306    22.643 r  delay_sp_signal/conv_data[7]_i_7/O
                         net (fo=1, routed)           0.000    22.643    delay_sp_signal/conv_data[7]_i_7_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.134 r  delay_sp_signal/conv_data_reg[7]_i_2/CO[1]
                         net (fo=6, routed)           1.068    24.202    delay_sp_signal/conv_data_reg[7]_i_2_n_2
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.329    24.531 r  delay_sp_signal/conv_data[10]_i_6/O
                         net (fo=6, routed)           0.685    25.217    delay_sp_signal/conv_data[10]_i_6_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  delay_sp_signal/conv_data[9]_i_1/O
                         net (fo=1, routed)           0.000    25.341    delay_sp_signal/p_1_in[9]
    SLICE_X9Y82          FDRE                                         r  delay_sp_signal/conv_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.432    88.126    delay_sp_signal/CLK
    SLICE_X9Y82          FDRE                                         r  delay_sp_signal/conv_data_reg[9]/C
                         clock pessimism              0.257    88.384    
                         clock uncertainty           -0.035    88.348    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)        0.029    88.377    delay_sp_signal/conv_data_reg[9]
  -------------------------------------------------------------------
                         required time                         88.377    
                         arrival time                         -25.341    
  -------------------------------------------------------------------
                         slack                                 63.036    

Slack (MET) :             63.259ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/conv_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.087ns  (logic 11.002ns (54.773%)  route 9.085ns (45.227%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.078    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  XLXI_7/inst/DO[12]
                         net (fo=1, routed)           1.095     7.387    delay_sp_signal/do_out[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.228 r  delay_sp_signal/conv_data2/P[2]
                         net (fo=3, routed)           1.025    12.253    delay_sp_signal/conv_data2_n_103
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  delay_sp_signal/conv_data[4]_i_15/O
                         net (fo=1, routed)           0.000    12.377    delay_sp_signal/conv_data[4]_i_15_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.910 r  delay_sp_signal/conv_data_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.910    delay_sp_signal/conv_data_reg[4]_i_8_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.027 r  delay_sp_signal/conv_data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    delay_sp_signal/conv_data_reg[4]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.144 r  delay_sp_signal/conv_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.144    delay_sp_signal/conv_data_reg[4]_i_2_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.363 r  delay_sp_signal/conv_data_reg[5]_i_2/O[0]
                         net (fo=32, routed)          1.669    15.031    delay_sp_signal/conv_data_reg[5]_0[1]
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.295    15.326 r  delay_sp_signal/conv_data[7]_i_187/O
                         net (fo=1, routed)           0.000    15.326    delay_sp_signal/conv_data[7]_i_187_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.876 r  delay_sp_signal/conv_data_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.876    delay_sp_signal/conv_data_reg[7]_i_156_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.990 r  delay_sp_signal/conv_data_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.990    delay_sp_signal/conv_data_reg[7]_i_125_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.104 r  delay_sp_signal/conv_data_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.104    delay_sp_signal/conv_data_reg[7]_i_136_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.332 r  delay_sp_signal/conv_data_reg[7]_i_148/CO[2]
                         net (fo=2, routed)           1.238    17.571    delay_sp_signal/conv_data_reg[7]_i_148_n_1
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.313    17.884 r  delay_sp_signal/conv_data[7]_i_97/O
                         net (fo=1, routed)           0.000    17.884    delay_sp_signal/conv_data[7]_i_97_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.264 r  delay_sp_signal/conv_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.264    delay_sp_signal/conv_data_reg[7]_i_56_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.483 r  delay_sp_signal/conv_data_reg[7]_i_34/O[0]
                         net (fo=2, routed)           1.035    19.518    delay_sp_signal/conv_data_reg[7]_i_34_n_7
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.323    19.841 r  delay_sp_signal/conv_data[7]_i_26/O
                         net (fo=2, routed)           0.859    20.700    delay_sp_signal/conv_data[7]_i_26_n_0
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.348    21.048 r  delay_sp_signal/conv_data[7]_i_30/O
                         net (fo=1, routed)           0.000    21.048    delay_sp_signal/conv_data[7]_i_30_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.428 r  delay_sp_signal/conv_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.428    delay_sp_signal/conv_data_reg[7]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.751 r  delay_sp_signal/conv_data_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.586    22.337    delay_sp_signal/conv_data_reg[7]_i_3_n_6
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.306    22.643 r  delay_sp_signal/conv_data[7]_i_7/O
                         net (fo=1, routed)           0.000    22.643    delay_sp_signal/conv_data[7]_i_7_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.134 r  delay_sp_signal/conv_data_reg[7]_i_2/CO[1]
                         net (fo=6, routed)           1.068    24.202    delay_sp_signal/conv_data_reg[7]_i_2_n_2
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.329    24.531 r  delay_sp_signal/conv_data[10]_i_6/O
                         net (fo=6, routed)           0.509    25.040    delay_sp_signal/conv_data[10]_i_6_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I0_O)        0.124    25.164 r  delay_sp_signal/conv_data[5]_i_1/O
                         net (fo=1, routed)           0.000    25.164    delay_sp_signal/p_1_in[5]
    SLICE_X8Y81          FDRE                                         r  delay_sp_signal/conv_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    88.124    delay_sp_signal/CLK
    SLICE_X8Y81          FDRE                                         r  delay_sp_signal/conv_data_reg[5]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.077    88.423    delay_sp_signal/conv_data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.423    
                         arrival time                         -25.164    
  -------------------------------------------------------------------
                         slack                                 63.259    

Slack (MET) :             63.524ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/conv_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.776ns  (logic 11.002ns (55.633%)  route 8.774ns (44.367%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.078    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  XLXI_7/inst/DO[12]
                         net (fo=1, routed)           1.095     7.387    delay_sp_signal/do_out[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.228 r  delay_sp_signal/conv_data2/P[2]
                         net (fo=3, routed)           1.025    12.253    delay_sp_signal/conv_data2_n_103
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  delay_sp_signal/conv_data[4]_i_15/O
                         net (fo=1, routed)           0.000    12.377    delay_sp_signal/conv_data[4]_i_15_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.910 r  delay_sp_signal/conv_data_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.910    delay_sp_signal/conv_data_reg[4]_i_8_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.027 r  delay_sp_signal/conv_data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    delay_sp_signal/conv_data_reg[4]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.144 r  delay_sp_signal/conv_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.144    delay_sp_signal/conv_data_reg[4]_i_2_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.363 r  delay_sp_signal/conv_data_reg[5]_i_2/O[0]
                         net (fo=32, routed)          1.669    15.031    delay_sp_signal/conv_data_reg[5]_0[1]
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.295    15.326 r  delay_sp_signal/conv_data[7]_i_187/O
                         net (fo=1, routed)           0.000    15.326    delay_sp_signal/conv_data[7]_i_187_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.876 r  delay_sp_signal/conv_data_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.876    delay_sp_signal/conv_data_reg[7]_i_156_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.990 r  delay_sp_signal/conv_data_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.990    delay_sp_signal/conv_data_reg[7]_i_125_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.104 r  delay_sp_signal/conv_data_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.104    delay_sp_signal/conv_data_reg[7]_i_136_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.332 r  delay_sp_signal/conv_data_reg[7]_i_148/CO[2]
                         net (fo=2, routed)           1.238    17.571    delay_sp_signal/conv_data_reg[7]_i_148_n_1
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.313    17.884 r  delay_sp_signal/conv_data[7]_i_97/O
                         net (fo=1, routed)           0.000    17.884    delay_sp_signal/conv_data[7]_i_97_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.264 r  delay_sp_signal/conv_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.264    delay_sp_signal/conv_data_reg[7]_i_56_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.483 r  delay_sp_signal/conv_data_reg[7]_i_34/O[0]
                         net (fo=2, routed)           1.035    19.518    delay_sp_signal/conv_data_reg[7]_i_34_n_7
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.323    19.841 r  delay_sp_signal/conv_data[7]_i_26/O
                         net (fo=2, routed)           0.859    20.700    delay_sp_signal/conv_data[7]_i_26_n_0
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.348    21.048 r  delay_sp_signal/conv_data[7]_i_30/O
                         net (fo=1, routed)           0.000    21.048    delay_sp_signal/conv_data[7]_i_30_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.428 r  delay_sp_signal/conv_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.428    delay_sp_signal/conv_data_reg[7]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.751 r  delay_sp_signal/conv_data_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.586    22.337    delay_sp_signal/conv_data_reg[7]_i_3_n_6
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.306    22.643 r  delay_sp_signal/conv_data[7]_i_7/O
                         net (fo=1, routed)           0.000    22.643    delay_sp_signal/conv_data[7]_i_7_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.134 r  delay_sp_signal/conv_data_reg[7]_i_2/CO[1]
                         net (fo=6, routed)           1.068    24.202    delay_sp_signal/conv_data_reg[7]_i_2_n_2
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.329    24.531 r  delay_sp_signal/conv_data[10]_i_6/O
                         net (fo=6, routed)           0.198    24.730    delay_sp_signal/conv_data[10]_i_6_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124    24.854 r  delay_sp_signal/conv_data[8]_i_1/O
                         net (fo=1, routed)           0.000    24.854    delay_sp_signal/p_1_in[8]
    SLICE_X9Y81          FDRE                                         r  delay_sp_signal/conv_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    88.124    delay_sp_signal/CLK
    SLICE_X9Y81          FDRE                                         r  delay_sp_signal/conv_data_reg[8]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.032    88.378    delay_sp_signal/conv_data_reg[8]
  -------------------------------------------------------------------
                         required time                         88.378    
                         arrival time                         -24.854    
  -------------------------------------------------------------------
                         slack                                 63.524    

Slack (MET) :             63.528ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/conv_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.771ns  (logic 11.002ns (55.647%)  route 8.769ns (44.353%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.078    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  XLXI_7/inst/DO[12]
                         net (fo=1, routed)           1.095     7.387    delay_sp_signal/do_out[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.228 r  delay_sp_signal/conv_data2/P[2]
                         net (fo=3, routed)           1.025    12.253    delay_sp_signal/conv_data2_n_103
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  delay_sp_signal/conv_data[4]_i_15/O
                         net (fo=1, routed)           0.000    12.377    delay_sp_signal/conv_data[4]_i_15_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.910 r  delay_sp_signal/conv_data_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.910    delay_sp_signal/conv_data_reg[4]_i_8_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.027 r  delay_sp_signal/conv_data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    delay_sp_signal/conv_data_reg[4]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.144 r  delay_sp_signal/conv_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.144    delay_sp_signal/conv_data_reg[4]_i_2_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.363 r  delay_sp_signal/conv_data_reg[5]_i_2/O[0]
                         net (fo=32, routed)          1.669    15.031    delay_sp_signal/conv_data_reg[5]_0[1]
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.295    15.326 r  delay_sp_signal/conv_data[7]_i_187/O
                         net (fo=1, routed)           0.000    15.326    delay_sp_signal/conv_data[7]_i_187_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.876 r  delay_sp_signal/conv_data_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.876    delay_sp_signal/conv_data_reg[7]_i_156_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.990 r  delay_sp_signal/conv_data_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.990    delay_sp_signal/conv_data_reg[7]_i_125_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.104 r  delay_sp_signal/conv_data_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.104    delay_sp_signal/conv_data_reg[7]_i_136_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.332 r  delay_sp_signal/conv_data_reg[7]_i_148/CO[2]
                         net (fo=2, routed)           1.238    17.571    delay_sp_signal/conv_data_reg[7]_i_148_n_1
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.313    17.884 r  delay_sp_signal/conv_data[7]_i_97/O
                         net (fo=1, routed)           0.000    17.884    delay_sp_signal/conv_data[7]_i_97_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.264 r  delay_sp_signal/conv_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.264    delay_sp_signal/conv_data_reg[7]_i_56_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.483 r  delay_sp_signal/conv_data_reg[7]_i_34/O[0]
                         net (fo=2, routed)           1.035    19.518    delay_sp_signal/conv_data_reg[7]_i_34_n_7
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.323    19.841 r  delay_sp_signal/conv_data[7]_i_26/O
                         net (fo=2, routed)           0.859    20.700    delay_sp_signal/conv_data[7]_i_26_n_0
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.348    21.048 r  delay_sp_signal/conv_data[7]_i_30/O
                         net (fo=1, routed)           0.000    21.048    delay_sp_signal/conv_data[7]_i_30_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.428 r  delay_sp_signal/conv_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.428    delay_sp_signal/conv_data_reg[7]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.751 r  delay_sp_signal/conv_data_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.586    22.337    delay_sp_signal/conv_data_reg[7]_i_3_n_6
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.306    22.643 r  delay_sp_signal/conv_data[7]_i_7/O
                         net (fo=1, routed)           0.000    22.643    delay_sp_signal/conv_data[7]_i_7_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.134 r  delay_sp_signal/conv_data_reg[7]_i_2/CO[1]
                         net (fo=6, routed)           1.068    24.202    delay_sp_signal/conv_data_reg[7]_i_2_n_2
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.329    24.531 r  delay_sp_signal/conv_data[10]_i_6/O
                         net (fo=6, routed)           0.193    24.725    delay_sp_signal/conv_data[10]_i_6_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.124    24.849 r  delay_sp_signal/conv_data[4]_i_1/O
                         net (fo=1, routed)           0.000    24.849    delay_sp_signal/p_1_in[4]
    SLICE_X9Y81          FDRE                                         r  delay_sp_signal/conv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    88.124    delay_sp_signal/CLK
    SLICE_X9Y81          FDRE                                         r  delay_sp_signal/conv_data_reg[4]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.031    88.377    delay_sp_signal/conv_data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.377    
                         arrival time                         -24.849    
  -------------------------------------------------------------------
                         slack                                 63.528    

Slack (MET) :             63.846ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/conv_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.452ns  (logic 10.878ns (55.923%)  route 8.574ns (44.077%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT2=2 LUT3=2 LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.078    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  XLXI_7/inst/DO[12]
                         net (fo=1, routed)           1.095     7.387    delay_sp_signal/do_out[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.228 r  delay_sp_signal/conv_data2/P[2]
                         net (fo=3, routed)           1.025    12.253    delay_sp_signal/conv_data2_n_103
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  delay_sp_signal/conv_data[4]_i_15/O
                         net (fo=1, routed)           0.000    12.377    delay_sp_signal/conv_data[4]_i_15_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.910 r  delay_sp_signal/conv_data_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.910    delay_sp_signal/conv_data_reg[4]_i_8_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.027 r  delay_sp_signal/conv_data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    delay_sp_signal/conv_data_reg[4]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.144 r  delay_sp_signal/conv_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.144    delay_sp_signal/conv_data_reg[4]_i_2_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.363 r  delay_sp_signal/conv_data_reg[5]_i_2/O[0]
                         net (fo=32, routed)          1.669    15.031    delay_sp_signal/conv_data_reg[5]_0[1]
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.295    15.326 r  delay_sp_signal/conv_data[7]_i_187/O
                         net (fo=1, routed)           0.000    15.326    delay_sp_signal/conv_data[7]_i_187_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.876 r  delay_sp_signal/conv_data_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.876    delay_sp_signal/conv_data_reg[7]_i_156_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.990 r  delay_sp_signal/conv_data_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.990    delay_sp_signal/conv_data_reg[7]_i_125_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.104 r  delay_sp_signal/conv_data_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.104    delay_sp_signal/conv_data_reg[7]_i_136_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.332 r  delay_sp_signal/conv_data_reg[7]_i_148/CO[2]
                         net (fo=2, routed)           1.238    17.571    delay_sp_signal/conv_data_reg[7]_i_148_n_1
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.313    17.884 r  delay_sp_signal/conv_data[7]_i_97/O
                         net (fo=1, routed)           0.000    17.884    delay_sp_signal/conv_data[7]_i_97_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.264 r  delay_sp_signal/conv_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.264    delay_sp_signal/conv_data_reg[7]_i_56_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.483 r  delay_sp_signal/conv_data_reg[7]_i_34/O[0]
                         net (fo=2, routed)           1.035    19.518    delay_sp_signal/conv_data_reg[7]_i_34_n_7
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.323    19.841 r  delay_sp_signal/conv_data[7]_i_26/O
                         net (fo=2, routed)           0.859    20.700    delay_sp_signal/conv_data[7]_i_26_n_0
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.348    21.048 r  delay_sp_signal/conv_data[7]_i_30/O
                         net (fo=1, routed)           0.000    21.048    delay_sp_signal/conv_data[7]_i_30_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.428 r  delay_sp_signal/conv_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.428    delay_sp_signal/conv_data_reg[7]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.751 r  delay_sp_signal/conv_data_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.586    22.337    delay_sp_signal/conv_data_reg[7]_i_3_n_6
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.306    22.643 r  delay_sp_signal/conv_data[7]_i_7/O
                         net (fo=1, routed)           0.000    22.643    delay_sp_signal/conv_data[7]_i_7_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.134 r  delay_sp_signal/conv_data_reg[7]_i_2/CO[1]
                         net (fo=6, routed)           1.066    24.200    delay_sp_signal/conv_data_reg[7]_i_2_n_2
    SLICE_X9Y81          LUT4 (Prop_lut4_I2_O)        0.329    24.529 r  delay_sp_signal/conv_data[0]_i_1/O
                         net (fo=1, routed)           0.000    24.529    delay_sp_signal/conv_data[0]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  delay_sp_signal/conv_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    88.124    delay_sp_signal/CLK
    SLICE_X9Y81          FDRE                                         r  delay_sp_signal/conv_data_reg[0]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.029    88.375    delay_sp_signal/conv_data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.375    
                         arrival time                         -24.529    
  -------------------------------------------------------------------
                         slack                                 63.846    

Slack (MET) :             63.864ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/conv_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 10.906ns (55.986%)  route 8.574ns (44.014%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.078    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  XLXI_7/inst/DO[12]
                         net (fo=1, routed)           1.095     7.387    delay_sp_signal/do_out[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.228 r  delay_sp_signal/conv_data2/P[2]
                         net (fo=3, routed)           1.025    12.253    delay_sp_signal/conv_data2_n_103
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  delay_sp_signal/conv_data[4]_i_15/O
                         net (fo=1, routed)           0.000    12.377    delay_sp_signal/conv_data[4]_i_15_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.910 r  delay_sp_signal/conv_data_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.910    delay_sp_signal/conv_data_reg[4]_i_8_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.027 r  delay_sp_signal/conv_data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    delay_sp_signal/conv_data_reg[4]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.144 r  delay_sp_signal/conv_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.144    delay_sp_signal/conv_data_reg[4]_i_2_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.363 r  delay_sp_signal/conv_data_reg[5]_i_2/O[0]
                         net (fo=32, routed)          1.669    15.031    delay_sp_signal/conv_data_reg[5]_0[1]
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.295    15.326 r  delay_sp_signal/conv_data[7]_i_187/O
                         net (fo=1, routed)           0.000    15.326    delay_sp_signal/conv_data[7]_i_187_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.876 r  delay_sp_signal/conv_data_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.876    delay_sp_signal/conv_data_reg[7]_i_156_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.990 r  delay_sp_signal/conv_data_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.990    delay_sp_signal/conv_data_reg[7]_i_125_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.104 r  delay_sp_signal/conv_data_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.104    delay_sp_signal/conv_data_reg[7]_i_136_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.332 r  delay_sp_signal/conv_data_reg[7]_i_148/CO[2]
                         net (fo=2, routed)           1.238    17.571    delay_sp_signal/conv_data_reg[7]_i_148_n_1
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.313    17.884 r  delay_sp_signal/conv_data[7]_i_97/O
                         net (fo=1, routed)           0.000    17.884    delay_sp_signal/conv_data[7]_i_97_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.264 r  delay_sp_signal/conv_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.264    delay_sp_signal/conv_data_reg[7]_i_56_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.483 r  delay_sp_signal/conv_data_reg[7]_i_34/O[0]
                         net (fo=2, routed)           1.035    19.518    delay_sp_signal/conv_data_reg[7]_i_34_n_7
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.323    19.841 r  delay_sp_signal/conv_data[7]_i_26/O
                         net (fo=2, routed)           0.859    20.700    delay_sp_signal/conv_data[7]_i_26_n_0
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.348    21.048 r  delay_sp_signal/conv_data[7]_i_30/O
                         net (fo=1, routed)           0.000    21.048    delay_sp_signal/conv_data[7]_i_30_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.428 r  delay_sp_signal/conv_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.428    delay_sp_signal/conv_data_reg[7]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.751 r  delay_sp_signal/conv_data_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.586    22.337    delay_sp_signal/conv_data_reg[7]_i_3_n_6
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.306    22.643 r  delay_sp_signal/conv_data[7]_i_7/O
                         net (fo=1, routed)           0.000    22.643    delay_sp_signal/conv_data[7]_i_7_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.134 r  delay_sp_signal/conv_data_reg[7]_i_2/CO[1]
                         net (fo=6, routed)           1.066    24.200    delay_sp_signal/conv_data_reg[7]_i_2_n_2
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.357    24.557 r  delay_sp_signal/conv_data[1]_i_1/O
                         net (fo=1, routed)           0.000    24.557    delay_sp_signal/p_1_in[1]
    SLICE_X9Y81          FDRE                                         r  delay_sp_signal/conv_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.430    88.124    delay_sp_signal/CLK
    SLICE_X9Y81          FDRE                                         r  delay_sp_signal/conv_data_reg[1]/C
                         clock pessimism              0.257    88.382    
                         clock uncertainty           -0.035    88.346    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.075    88.421    delay_sp_signal/conv_data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.421    
                         arrival time                         -24.557    
  -------------------------------------------------------------------
                         slack                                 63.864    

Slack (MET) :             64.003ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/conv_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.294ns  (logic 10.878ns (56.381%)  route 8.416ns (43.619%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.534     5.078    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.292 r  XLXI_7/inst/DO[12]
                         net (fo=1, routed)           1.095     7.387    delay_sp_signal/do_out[4]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.228 r  delay_sp_signal/conv_data2/P[2]
                         net (fo=3, routed)           1.025    12.253    delay_sp_signal/conv_data2_n_103
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  delay_sp_signal/conv_data[4]_i_15/O
                         net (fo=1, routed)           0.000    12.377    delay_sp_signal/conv_data[4]_i_15_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.910 r  delay_sp_signal/conv_data_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.910    delay_sp_signal/conv_data_reg[4]_i_8_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.027 r  delay_sp_signal/conv_data_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.027    delay_sp_signal/conv_data_reg[4]_i_3_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.144 r  delay_sp_signal/conv_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.144    delay_sp_signal/conv_data_reg[4]_i_2_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.363 r  delay_sp_signal/conv_data_reg[5]_i_2/O[0]
                         net (fo=32, routed)          1.669    15.031    delay_sp_signal/conv_data_reg[5]_0[1]
    SLICE_X5Y75          LUT2 (Prop_lut2_I1_O)        0.295    15.326 r  delay_sp_signal/conv_data[7]_i_187/O
                         net (fo=1, routed)           0.000    15.326    delay_sp_signal/conv_data[7]_i_187_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.876 r  delay_sp_signal/conv_data_reg[7]_i_156/CO[3]
                         net (fo=1, routed)           0.000    15.876    delay_sp_signal/conv_data_reg[7]_i_156_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.990 r  delay_sp_signal/conv_data_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    15.990    delay_sp_signal/conv_data_reg[7]_i_125_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.104 r  delay_sp_signal/conv_data_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.104    delay_sp_signal/conv_data_reg[7]_i_136_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.332 r  delay_sp_signal/conv_data_reg[7]_i_148/CO[2]
                         net (fo=2, routed)           1.238    17.571    delay_sp_signal/conv_data_reg[7]_i_148_n_1
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.313    17.884 r  delay_sp_signal/conv_data[7]_i_97/O
                         net (fo=1, routed)           0.000    17.884    delay_sp_signal/conv_data[7]_i_97_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.264 r  delay_sp_signal/conv_data_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.264    delay_sp_signal/conv_data_reg[7]_i_56_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.483 r  delay_sp_signal/conv_data_reg[7]_i_34/O[0]
                         net (fo=2, routed)           1.035    19.518    delay_sp_signal/conv_data_reg[7]_i_34_n_7
    SLICE_X6Y79          LUT3 (Prop_lut3_I0_O)        0.323    19.841 r  delay_sp_signal/conv_data[7]_i_26/O
                         net (fo=2, routed)           0.859    20.700    delay_sp_signal/conv_data[7]_i_26_n_0
    SLICE_X6Y79          LUT4 (Prop_lut4_I0_O)        0.348    21.048 r  delay_sp_signal/conv_data[7]_i_30/O
                         net (fo=1, routed)           0.000    21.048    delay_sp_signal/conv_data[7]_i_30_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.428 r  delay_sp_signal/conv_data_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.428    delay_sp_signal/conv_data_reg[7]_i_9_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.751 r  delay_sp_signal/conv_data_reg[7]_i_3/O[1]
                         net (fo=3, routed)           0.586    22.337    delay_sp_signal/conv_data_reg[7]_i_3_n_6
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.306    22.643 r  delay_sp_signal/conv_data[7]_i_7/O
                         net (fo=1, routed)           0.000    22.643    delay_sp_signal/conv_data[7]_i_7_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.134 r  delay_sp_signal/conv_data_reg[7]_i_2/CO[1]
                         net (fo=6, routed)           0.908    24.042    delay_sp_signal/conv_data_reg[7]_i_2_n_2
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.329    24.371 r  delay_sp_signal/conv_data[2]_i_1/O
                         net (fo=1, routed)           0.000    24.371    delay_sp_signal/p_1_in[2]
    SLICE_X9Y80          FDRE                                         r  delay_sp_signal/conv_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.429    88.123    delay_sp_signal/CLK
    SLICE_X9Y80          FDRE                                         r  delay_sp_signal/conv_data_reg[2]/C
                         clock pessimism              0.257    88.381    
                         clock uncertainty           -0.035    88.345    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.029    88.374    delay_sp_signal/conv_data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.374    
                         arrival time                         -24.371    
  -------------------------------------------------------------------
                         slack                                 64.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 alloc_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            master_mode_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.552     1.456    CLK_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  alloc_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.148     1.604 r  alloc_shift_reg[1]/Q
                         net (fo=1, routed)           0.059     1.663    alloc_shift[1]
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.098     1.761 r  master_mode_i_2/O
                         net (fo=1, routed)           0.000     1.761    master_mode_i_1_n_0
    SLICE_X14Y73         FDSE                                         r  master_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.818     1.968    CLK_IBUF_BUFG
    SLICE_X14Y73         FDSE                                         r  master_mode_reg/C
                         clock pessimism             -0.512     1.456    
    SLICE_X14Y73         FDSE (Hold_fdse_C_D)         0.120     1.576    master_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 alloc_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            alloc_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.249%)  route 0.156ns (48.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.551     1.455    CLK_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  alloc_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  alloc_shift_reg[0]/Q
                         net (fo=2, routed)           0.156     1.775    alloc_shift[0]
    SLICE_X14Y73         FDRE                                         r  alloc_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.818     1.968    CLK_IBUF_BUFG
    SLICE_X14Y73         FDRE                                         r  alloc_shift_reg[1]/C
                         clock pessimism             -0.479     1.489    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.060     1.549    alloc_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 alloc_btn/buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            alloc_btn/buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.558     1.462    alloc_btn/CLK
    SLICE_X15Y82         FDRE                                         r  alloc_btn/buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  alloc_btn/buffer_reg[0]/Q
                         net (fo=2, routed)           0.152     1.755    alloc_btn/buffer[0]
    SLICE_X15Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.800 r  alloc_btn/buffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    alloc_btn/buffer[1]_i_1__0_n_0
    SLICE_X15Y80         FDRE                                         r  alloc_btn/buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.823     1.973    alloc_btn/CLK
    SLICE_X15Y80         FDRE                                         r  alloc_btn/buffer_reg[1]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.091     1.565    alloc_btn/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sp_signal/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            sp_signal/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.552     1.456    sp_signal/CLK
    SLICE_X13Y73         FDRE                                         r  sp_signal/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  sp_signal/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.117     1.714    sp_signal/clk_cnt_reg[3]
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  sp_signal/clk_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.822    sp_signal/clk_cnt_reg[0]_i_2_n_4
    SLICE_X13Y73         FDRE                                         r  sp_signal/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.818     1.968    sp_signal/CLK
    SLICE_X13Y73         FDRE                                         r  sp_signal/clk_cnt_reg[3]/C
                         clock pessimism             -0.512     1.456    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.105     1.561    sp_signal/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sp_signal/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            sp_signal/clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.552     1.456    sp_signal/CLK
    SLICE_X13Y76         FDRE                                         r  sp_signal/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  sp_signal/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.118     1.715    sp_signal/clk_cnt_reg[15]
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  sp_signal/clk_cnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.823    sp_signal/clk_cnt_reg[12]_i_1__1_n_4
    SLICE_X13Y76         FDRE                                         r  sp_signal/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.818     1.968    sp_signal/CLK
    SLICE_X13Y76         FDRE                                         r  sp_signal/clk_cnt_reg[15]/C
                         clock pessimism             -0.512     1.456    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.105     1.561    sp_signal/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sp_signal/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            sp_signal/clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.551     1.455    sp_signal/CLK
    SLICE_X13Y75         FDRE                                         r  sp_signal/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  sp_signal/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.118     1.714    sp_signal/clk_cnt_reg[11]
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  sp_signal/clk_cnt_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.822    sp_signal/clk_cnt_reg[8]_i_1__1_n_4
    SLICE_X13Y75         FDRE                                         r  sp_signal/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.817     1.967    sp_signal/CLK
    SLICE_X13Y75         FDRE                                         r  sp_signal/clk_cnt_reg[11]/C
                         clock pessimism             -0.512     1.455    
    SLICE_X13Y75         FDRE (Hold_fdre_C_D)         0.105     1.560    sp_signal/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_sp_signal/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.558     1.462    delay_sp_signal/CLK
    SLICE_X11Y82         FDRE                                         r  delay_sp_signal/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  delay_sp_signal/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.722    delay_sp_signal/clk_cnt_reg[19]
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  delay_sp_signal/clk_cnt_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.830    delay_sp_signal/clk_cnt_reg[16]_i_1__2_n_4
    SLICE_X11Y82         FDRE                                         r  delay_sp_signal/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.825     1.975    delay_sp_signal/CLK
    SLICE_X11Y82         FDRE                                         r  delay_sp_signal/clk_cnt_reg[19]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X11Y82         FDRE (Hold_fdre_C_D)         0.105     1.567    delay_sp_signal/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 delay_sp_signal/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.460    delay_sp_signal/CLK
    SLICE_X11Y80         FDRE                                         r  delay_sp_signal/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  delay_sp_signal/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     1.721    delay_sp_signal/clk_cnt_reg[11]
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  delay_sp_signal/clk_cnt_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.829    delay_sp_signal/clk_cnt_reg[8]_i_1__2_n_4
    SLICE_X11Y80         FDRE                                         r  delay_sp_signal/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.823     1.973    delay_sp_signal/CLK
    SLICE_X11Y80         FDRE                                         r  delay_sp_signal/clk_cnt_reg[11]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X11Y80         FDRE (Hold_fdre_C_D)         0.105     1.565    delay_sp_signal/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 delay_sp_signal/clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            delay_sp_signal/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.560     1.464    delay_sp_signal/CLK
    SLICE_X11Y84         FDRE                                         r  delay_sp_signal/clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  delay_sp_signal/clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.120     1.725    delay_sp_signal/clk_cnt_reg[27]
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  delay_sp_signal/clk_cnt_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.833    delay_sp_signal/clk_cnt_reg[24]_i_1__2_n_4
    SLICE_X11Y84         FDRE                                         r  delay_sp_signal/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.827     1.977    delay_sp_signal/CLK
    SLICE_X11Y84         FDRE                                         r  delay_sp_signal/clk_cnt_reg[27]/C
                         clock pessimism             -0.513     1.464    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.105     1.569    delay_sp_signal/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sp_signal/clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            sp_signal/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.555     1.459    sp_signal/CLK
    SLICE_X13Y79         FDRE                                         r  sp_signal/clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  sp_signal/clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.120     1.720    sp_signal/clk_cnt_reg[27]
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  sp_signal/clk_cnt_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.828    sp_signal/clk_cnt_reg[24]_i_1__1_n_4
    SLICE_X13Y79         FDRE                                         r  sp_signal/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.822     1.972    sp_signal/CLK
    SLICE_X13Y79         FDRE                                         r  sp_signal/clk_cnt_reg[27]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.105     1.564    sp_signal/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         83.330      79.330     XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X15Y82   alloc_btn/buffer_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X15Y80   alloc_btn/buffer_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X14Y76   alloc_btn/clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X14Y78   alloc_btn/clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X14Y78   alloc_btn/clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X14Y79   alloc_btn/clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X14Y79   alloc_btn/clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X14Y79   alloc_btn/clk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X15Y82   alloc_btn/buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X14Y78   alloc_btn/clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X14Y78   alloc_btn/clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X14Y82   alloc_btn/clk_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X14Y82   alloc_btn/clk_cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X14Y82   alloc_btn/clk_cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X14Y82   alloc_btn/clk_cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X14Y78   alloc_btn/clk_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X14Y78   alloc_btn/clk_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X11Y78   delay_sp_signal/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X15Y82   alloc_btn/buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X14Y76   alloc_btn/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X14Y79   alloc_btn/clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X14Y79   alloc_btn/clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X14Y79   alloc_btn/clk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X14Y79   alloc_btn/clk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X14Y76   alloc_btn/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X14Y81   alloc_btn/clk_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X14Y81   alloc_btn/clk_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X14Y81   alloc_btn/clk_cnt_reg[22]/C



