;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @-2
	SUB 11, @2
	JMZ -8, @-20
	SUB @128, 306
	JMZ -9, @-20
	SPL <128, 306
	CMP -207, <-100
	CMP -207, <-100
	SLT @-3, 130
	CMP @128, 306
	CMP -527, 700
	CMP @128, 306
	SUB @-127, 100
	SUB @-127, 100
	JMP -8, @-20
	JMP -8, @-20
	SPL @0
	SUB 770, 401
	SLT 20, @12
	CMP 770, 401
	SUB 770, 401
	SUB @-3, 130
	SUB 770, 401
	SPL 0, <-2
	SUB 770, 401
	SUB -727, 700
	SUB <-3, 321
	SUB <-3, 321
	SUB <-3, 321
	SLT 130, 9
	CMP <-3, 321
	SPL 0, <-2
	CMP @128, 306
	SUB <-3, 321
	SPL 300, 90
	SPL 0, <-2
	CMP <-3, 321
	SLT 20, @12
	SLT @-3, 130
	SUB @121, 105
	DJN -1, @-20
	SPL 0, <-2
	SPL 0, <-2
	CMP <-3, 321
	SPL 0, <-2
	CMP -207, <-120
