{
  "Top": "run_single_head",
  "RtlTop": "run_single_head",
  "RtlPrefix": "",
  "RtlSubPrefix": "run_single_head_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ctx": {
      "index": "0",
      "direction": "inout",
      "srcType": "HeadCtx&",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "port",
          "interface": "ctx_i",
          "name": "ctx_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "ctx_o",
          "name": "ctx_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ctx_o_ap_vld",
          "name": "ctx_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "head_idx": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "head_idx",
          "name": "head_idx",
          "usage": "data",
          "direction": "in"
        }]
    },
    "layer_idx": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "layer_idx",
          "name": "layer_idx",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "bool",
    "srcSize": "1",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "run_single_head"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "1",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "run_single_head",
    "Version": "1.0",
    "DisplayName": "Run_single_head",
    "Revision": "2114364287",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_run_single_head_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/Experiments\/simple_head_helpers\/simple_head_helpers.hpp",
      "..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/Experiments\/simple_head_helpers\/simple_head_helpers.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/Experiments\/simple_head_helpers\/simple_head_helpers_tb.cpp"],
    "Vhdl": ["impl\/vhdl\/run_single_head.vhd"],
    "Verilog": ["impl\/verilog\/run_single_head.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/run_single_head.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ctx_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "77",
      "portMap": {"ctx_i": "DATA"},
      "ports": ["ctx_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ctx"
        }]
    },
    "ctx_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "77",
      "portMap": {"ctx_o": "DATA"},
      "ports": ["ctx_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ctx"
        }]
    },
    "head_idx": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"head_idx": "DATA"},
      "ports": ["head_idx"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_idx"
        }]
    },
    "layer_idx": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"layer_idx": "DATA"},
      "ports": ["layer_idx"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "layer_idx"
        }]
    }
  },
  "RtlPorts": {
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ctx_i": {
      "dir": "in",
      "width": "77"
    },
    "ctx_o": {
      "dir": "out",
      "width": "77"
    },
    "ctx_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "head_idx": {
      "dir": "in",
      "width": "32"
    },
    "layer_idx": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "run_single_head",
      "BindInstances": "icmp_ln27_fu_296_p2 select_ln27_fu_306_p3 icmp_ln80_fu_529_p2 xor_ln80_fu_535_p2"
    },
    "Info": {"run_single_head": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"run_single_head": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.820"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "234240",
          "UTIL_FF": "0",
          "LUT": "232",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-25 22:47:31 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
