// Seed: 3973344246
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    output wand  id_2,
    input  wand  id_3,
    input  wand  id_4,
    input  tri1  id_5,
    output tri   id_6
);
  generate
    begin : LABEL_0
      wire id_8;
      ;
    end
  endgenerate
endmodule
module module_1 #(
    parameter id_5 = 32'd57,
    parameter id_7 = 32'd54
) (
    output tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wor _id_5
);
  wire _id_7;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_4,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_4 = 0;
  logic [id_5  !=  -1 : id_7] id_9;
endmodule
