
MSC_TP_Noyau.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ca4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000660  08007e84  08007e84  00008e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084e4  080084e4  0000a070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080084e4  080084e4  000094e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084ec  080084ec  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084ec  080084ec  000094ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084f0  080084f0  000094f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080084f4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000054fc  20000070  08008564  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000556c  08008564  0000a56c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001430a  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000386e  00000000  00000000  0001e3aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  00021c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cff  00000000  00000000  00022d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021fe4  00000000  00000000  00023a3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018018  00000000  00000000  00045a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1368  00000000  00000000  0005da3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011eda3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004da8  00000000  00000000  0011ede8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00123b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007e6c 	.word	0x08007e6c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08007e6c 	.word	0x08007e6c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005ec:	b5b0      	push	{r4, r5, r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005f2:	4b09      	ldr	r3, [pc, #36]	@ (8000618 <MX_FREERTOS_Init+0x2c>)
 80005f4:	1d3c      	adds	r4, r7, #4
 80005f6:	461d      	mov	r5, r3
 80005f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fc:	682b      	ldr	r3, [r5, #0]
 80005fe:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f003 fdf8 	bl	80041fa <osThreadCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a03      	ldr	r2, [pc, #12]	@ (800061c <MX_FREERTOS_Init+0x30>)
 800060e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000610:	bf00      	nop
 8000612:	3718      	adds	r7, #24
 8000614:	46bd      	mov	sp, r7
 8000616:	bdb0      	pop	{r4, r5, r7, pc}
 8000618:	08007e90 	.word	0x08007e90
 800061c:	2000008c 	.word	0x2000008c

08000620 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000628:	2001      	movs	r0, #1
 800062a:	f003 fe0d 	bl	8004248 <osDelay>
 800062e:	e7fb      	b.n	8000628 <StartDefaultTask+0x8>

08000630 <ToggleLED>:
#include "fonctions.h"

TickType_t Period_Toggle = 0 ;

int ToggleLED(int argc, char ** argv)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	6039      	str	r1, [r7, #0]

	if (argc !=2)
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2b02      	cmp	r3, #2
 800063e:	d005      	beq.n	800064c <ToggleLED+0x1c>
	{
		printf("C est 1 argument compris entre 0 et 1000 car on est presse ici\r\n"); // ATTENTION SI PAS DE \n  PRINTF STOCKER DANS TABLEAU CACHE DONC QUAND ON APPEllERA PRINTF, MEME SI ERREUR CORRIGE, CA RENVOIT CE QU IL Y A DANS CE TABLEAU, DONC CA PEUT FAIRE CROIRE QUE C EST PAS CORRIGE ALORS QUE SI
 8000640:	4822      	ldr	r0, [pc, #136]	@ (80006cc <ToggleLED+0x9c>)
 8000642:	f006 fbc5 	bl	8006dd0 <puts>
		return -1; //arrête la fonction et -1 correspond traditionnellement à une erreur.
 8000646:	f04f 33ff 	mov.w	r3, #4294967295
 800064a:	e03a      	b.n	80006c2 <ToggleLED+0x92>
	}
	else if (atoi(argv[1]) >= FIVE_SEC){
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	3304      	adds	r3, #4
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4618      	mov	r0, r3
 8000654:	f006 fa0a 	bl	8006a6c <atoi>
 8000658:	4603      	mov	r3, r0
 800065a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800065e:	4293      	cmp	r3, r2
 8000660:	dd05      	ble.n	800066e <ToggleLED+0x3e>
		printf("tu veux vraiment attendre plus de 5 secondes ?\r\n");
 8000662:	481b      	ldr	r0, [pc, #108]	@ (80006d0 <ToggleLED+0xa0>)
 8000664:	f006 fbb4 	bl	8006dd0 <puts>
		return -1;
 8000668:	f04f 33ff 	mov.w	r3, #4294967295
 800066c:	e029      	b.n	80006c2 <ToggleLED+0x92>
	}
	else{
		int Period_Toggle_int = atoi(argv[1]);
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	3304      	adds	r3, #4
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4618      	mov	r0, r3
 8000676:	f006 f9f9 	bl	8006a6c <atoi>
 800067a:	60f8      	str	r0, [r7, #12]
		Period_Toggle = (TickType_t) Period_Toggle_int;
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	4a15      	ldr	r2, [pc, #84]	@ (80006d4 <ToggleLED+0xa4>)
 8000680:	6013      	str	r3, [r2, #0]
		if (Period_Toggle == 0)
 8000682:	4b14      	ldr	r3, [pc, #80]	@ (80006d4 <ToggleLED+0xa4>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d10b      	bne.n	80006a2 <ToggleLED+0x72>
		{
			vTaskSuspend(h_task_ToggleLED);
 800068a:	4b13      	ldr	r3, [pc, #76]	@ (80006d8 <ToggleLED+0xa8>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4618      	mov	r0, r3
 8000690:	f004 fcaa 	bl	8004fe8 <vTaskSuspend>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	2120      	movs	r1, #32
 8000698:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800069c:	f001 f800 	bl	80016a0 <HAL_GPIO_WritePin>
 80006a0:	e00e      	b.n	80006c0 <ToggleLED+0x90>
		}
		else{
			Period_Toggle = atoi(argv[1]);
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	3304      	adds	r3, #4
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4618      	mov	r0, r3
 80006aa:	f006 f9df 	bl	8006a6c <atoi>
 80006ae:	4603      	mov	r3, r0
 80006b0:	461a      	mov	r2, r3
 80006b2:	4b08      	ldr	r3, [pc, #32]	@ (80006d4 <ToggleLED+0xa4>)
 80006b4:	601a      	str	r2, [r3, #0]
			vTaskResume(h_task_ToggleLED);
 80006b6:	4b08      	ldr	r3, [pc, #32]	@ (80006d8 <ToggleLED+0xa8>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f004 fd5a 	bl	8005174 <vTaskResume>
		}
	}

	return 0;
 80006c0:	2300      	movs	r3, #0
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3710      	adds	r7, #16
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	08007ea4 	.word	0x08007ea4
 80006d0:	08007ee4 	.word	0x08007ee4
 80006d4:	20000090 	.word	0x20000090
 80006d8:	200000b4 	.word	0x200000b4

080006dc <spam>:
TickType_t Period_Delay_msg = 0 ;
char* message = "";
int number_msg = 0 ;

int spam(int argc, char ** argv)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	6039      	str	r1, [r7, #0]
	if (argc != 4)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2b04      	cmp	r3, #4
 80006ea:	d005      	beq.n	80006f8 <spam+0x1c>
	{
		printf("expected three arguments \r\n");
 80006ec:	481a      	ldr	r0, [pc, #104]	@ (8000758 <spam+0x7c>)
 80006ee:	f006 fb6f 	bl	8006dd0 <puts>
		return -1;
 80006f2:	f04f 33ff 	mov.w	r3, #4294967295
 80006f6:	e02a      	b.n	800074e <spam+0x72>
	}
	int Period_Delay_msg_int = atoi(argv[3]);
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	330c      	adds	r3, #12
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4618      	mov	r0, r3
 8000700:	f006 f9b4 	bl	8006a6c <atoi>
 8000704:	60f8      	str	r0, [r7, #12]
	if (Period_Delay_msg_int == 0){
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d105      	bne.n	8000718 <spam+0x3c>
		vTaskSuspend(h_task_spam);
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <spam+0x80>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4618      	mov	r0, r3
 8000712:	f004 fc69 	bl	8004fe8 <vTaskSuspend>
 8000716:	e019      	b.n	800074c <spam+0x70>
	}
	else{
		Period_Delay_msg = (TickType_t)Period_Delay_msg_int;
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	4a11      	ldr	r2, [pc, #68]	@ (8000760 <spam+0x84>)
 800071c:	6013      	str	r3, [r2, #0]
		message = argv[1];
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <spam+0x88>)
 8000724:	6013      	str	r3, [r2, #0]
		number_msg = atoi(argv[2]);
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	3308      	adds	r3, #8
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4618      	mov	r0, r3
 800072e:	f006 f99d 	bl	8006a6c <atoi>
 8000732:	4603      	mov	r3, r0
 8000734:	4a0c      	ldr	r2, [pc, #48]	@ (8000768 <spam+0x8c>)
 8000736:	6013      	str	r3, [r2, #0]
		vTaskResume(h_task_spam); //without this line the shell command line doesn't display properly
 8000738:	4b08      	ldr	r3, [pc, #32]	@ (800075c <spam+0x80>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4618      	mov	r0, r3
 800073e:	f004 fd19 	bl	8005174 <vTaskResume>
		vTaskSuspend(h_task_shell);
 8000742:	4b0a      	ldr	r3, [pc, #40]	@ (800076c <spam+0x90>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4618      	mov	r0, r3
 8000748:	f004 fc4e 	bl	8004fe8 <vTaskSuspend>
	}
	return 0 ;
 800074c:	2300      	movs	r3, #0
}
 800074e:	4618      	mov	r0, r3
 8000750:	3710      	adds	r7, #16
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	08007f18 	.word	0x08007f18
 800075c:	200000b8 	.word	0x200000b8
 8000760:	20000094 	.word	0x20000094
 8000764:	20000000 	.word	0x20000000
 8000768:	20000098 	.word	0x20000098
 800076c:	200000a8 	.word	0x200000a8

08000770 <fonction>:


int fonction(int argc, char ** argv) // char ** : pointeur de pointeur ou tableau de tableau
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
	printf("Nombre d'argument : %d \r\n", argc);
 800077a:	6879      	ldr	r1, [r7, #4]
 800077c:	480d      	ldr	r0, [pc, #52]	@ (80007b4 <fonction+0x44>)
 800077e:	f006 fabf 	bl	8006d00 <iprintf>

	for (int i =0 ; i<argc; i++)
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	e00c      	b.n	80007a2 <fonction+0x32>
	{
		printf("argv[%d] = %s \r\n", i, argv[i]);
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	683a      	ldr	r2, [r7, #0]
 800078e:	4413      	add	r3, r2
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	461a      	mov	r2, r3
 8000794:	68f9      	ldr	r1, [r7, #12]
 8000796:	4808      	ldr	r0, [pc, #32]	@ (80007b8 <fonction+0x48>)
 8000798:	f006 fab2 	bl	8006d00 <iprintf>
	for (int i =0 ; i<argc; i++)
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	3301      	adds	r3, #1
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fa      	ldr	r2, [r7, #12]
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	dbee      	blt.n	8000788 <fonction+0x18>
	}

	return 0;
 80007aa:	2300      	movs	r3, #0
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3710      	adds	r7, #16
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	08007f34 	.word	0x08007f34
 80007b8:	08007f50 	.word	0x08007f50

080007bc <addition>:

int addition(int argc, char ** argv) //format classique
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b086      	sub	sp, #24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	6039      	str	r1, [r7, #0]
	if (argc != 3)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	2b03      	cmp	r3, #3
 80007ca:	d005      	beq.n	80007d8 <addition+0x1c>
	{
		printf("expected two arguments \r\n"); // ATTENTION SI PAS DE \n  PRINTF STOCKER DANS TABLEAU CHACHE DONC QUAND ON APPEllERA PRINTF, MEME SI ERREUR CORRIGE, CA RENVOIT CE QU IL Y A DANS CE TABLEAU, DONC CA PEUT FAIRE CROIRE QUE C EST PAS CORRIGE ALORS QUE SI
 80007cc:	4811      	ldr	r0, [pc, #68]	@ (8000814 <addition+0x58>)
 80007ce:	f006 faff 	bl	8006dd0 <puts>
		return -1; //arrête la fonction et -1 correspond traditionnellement à une erreur.
 80007d2:	f04f 33ff 	mov.w	r3, #4294967295
 80007d6:	e018      	b.n	800080a <addition+0x4e>
	}
	int a = atoi(argv[1]);
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	3304      	adds	r3, #4
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4618      	mov	r0, r3
 80007e0:	f006 f944 	bl	8006a6c <atoi>
 80007e4:	6178      	str	r0, [r7, #20]
	int b = atoi(argv[2]);
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	3308      	adds	r3, #8
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4618      	mov	r0, r3
 80007ee:	f006 f93d 	bl	8006a6c <atoi>
 80007f2:	6138      	str	r0, [r7, #16]
	int c = a + b ;
 80007f4:	697a      	ldr	r2, [r7, #20]
 80007f6:	693b      	ldr	r3, [r7, #16]
 80007f8:	4413      	add	r3, r2
 80007fa:	60fb      	str	r3, [r7, #12]

	printf("%d + %d = %d \r\n", a, b,c);
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	6979      	ldr	r1, [r7, #20]
 8000802:	4805      	ldr	r0, [pc, #20]	@ (8000818 <addition+0x5c>)
 8000804:	f006 fa7c 	bl	8006d00 <iprintf>


	return 0;
 8000808:	2300      	movs	r3, #0
}
 800080a:	4618      	mov	r0, r3
 800080c:	3718      	adds	r7, #24
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	08007f64 	.word	0x08007f64
 8000818:	08007f80 	.word	0x08007f80

0800081c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	80fb      	strh	r3, [r7, #6]


	if(GPIO_Pin == B1_Pin){
 8000826:	88fb      	ldrh	r3, [r7, #6]
 8000828:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800082c:	d102      	bne.n	8000834 <HAL_GPIO_EXTI_Callback+0x18>
		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		btn_flag = 1;
 800082e:	4b04      	ldr	r3, [pc, #16]	@ (8000840 <HAL_GPIO_EXTI_Callback+0x24>)
 8000830:	2201      	movs	r2, #1
 8000832:	601a      	str	r2, [r3, #0]
	}
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	200000b0 	.word	0x200000b0

08000844 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
	if (huart -> Instance == USART2)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a04      	ldr	r2, [pc, #16]	@ (8000864 <HAL_UART_RxCpltCallback+0x20>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d101      	bne.n	800085a <HAL_UART_RxCpltCallback+0x16>
	{
		//Caractère reçu : Donner le sémaphore pour débloquer task_shell
		shell_uart_rx_callback();
 8000856:	f006 f8eb 	bl	8006a30 <shell_uart_rx_callback>
	}

}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40004400 	.word	0x40004400

08000868 <vApplicationStackOverflowHook>:

/* Cette fonction est appelée si une tâche déborde de sa pile */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	6039      	str	r1, [r7, #0]
    printf("critical stack overflow in task: %s\r\n", pcTaskName);
 8000872:	6839      	ldr	r1, [r7, #0]
 8000874:	4807      	ldr	r0, [pc, #28]	@ (8000894 <vApplicationStackOverflowHook+0x2c>)
 8000876:	f006 fa43 	bl	8006d00 <iprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800087a:	b672      	cpsid	i
}
 800087c:	bf00      	nop
    __disable_irq();

    while(1) {
		Period_Toggle = 500;
 800087e:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <vApplicationStackOverflowHook+0x30>)
 8000880:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000884:	601a      	str	r2, [r3, #0]
		vTaskResume(h_task_ToggleLED);
 8000886:	4b05      	ldr	r3, [pc, #20]	@ (800089c <vApplicationStackOverflowHook+0x34>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4618      	mov	r0, r3
 800088c:	f004 fc72 	bl	8005174 <vTaskResume>
		Period_Toggle = 500;
 8000890:	bf00      	nop
 8000892:	e7f4      	b.n	800087e <vApplicationStackOverflowHook+0x16>
 8000894:	08007f90 	.word	0x08007f90
 8000898:	20000090 	.word	0x20000090
 800089c:	200000b4 	.word	0x200000b4

080008a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08a      	sub	sp, #40	@ 0x28
 80008a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a6:	f107 0314 	add.w	r3, r7, #20
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b6:	4b2f      	ldr	r3, [pc, #188]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ba:	4a2e      	ldr	r2, [pc, #184]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008bc:	f043 0304 	orr.w	r3, r3, #4
 80008c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008c2:	4b2c      	ldr	r3, [pc, #176]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c6:	f003 0304 	and.w	r3, r3, #4
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ce:	4b29      	ldr	r3, [pc, #164]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d2:	4a28      	ldr	r2, [pc, #160]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008d4:	f043 0320 	orr.w	r3, r3, #32
 80008d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008da:	4b26      	ldr	r3, [pc, #152]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008de:	f003 0320 	and.w	r3, r3, #32
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e6:	4b23      	ldr	r3, [pc, #140]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ea:	4a22      	ldr	r2, [pc, #136]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f2:	4b20      	ldr	r3, [pc, #128]	@ (8000974 <MX_GPIO_Init+0xd4>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000974 <MX_GPIO_Init+0xd4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	4a1c      	ldr	r2, [pc, #112]	@ (8000974 <MX_GPIO_Init+0xd4>)
 8000904:	f043 0302 	orr.w	r3, r3, #2
 8000908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090a:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <MX_GPIO_Init+0xd4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	f003 0302 	and.w	r3, r3, #2
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000916:	2200      	movs	r2, #0
 8000918:	2120      	movs	r1, #32
 800091a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800091e:	f000 febf 	bl	80016a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000922:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000926:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000928:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800092c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000932:	f107 0314 	add.w	r3, r7, #20
 8000936:	4619      	mov	r1, r3
 8000938:	480f      	ldr	r0, [pc, #60]	@ (8000978 <MX_GPIO_Init+0xd8>)
 800093a:	f000 fd2f 	bl	800139c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800093e:	2320      	movs	r3, #32
 8000940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	4619      	mov	r1, r3
 8000954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000958:	f000 fd20 	bl	800139c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800095c:	2200      	movs	r2, #0
 800095e:	2100      	movs	r1, #0
 8000960:	2028      	movs	r0, #40	@ 0x28
 8000962:	f000 fce6 	bl	8001332 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000966:	2028      	movs	r0, #40	@ 0x28
 8000968:	f000 fcfd 	bl	8001366 <HAL_NVIC_EnableIRQ>

}
 800096c:	bf00      	nop
 800096e:	3728      	adds	r7, #40	@ 0x28
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40021000 	.word	0x40021000
 8000978:	48000800 	.word	0x48000800

0800097c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000980:	f3bf 8f4f 	dsb	sy
}
 8000984:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000986:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <__NVIC_SystemReset+0x24>)
 8000988:	68db      	ldr	r3, [r3, #12]
 800098a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800098e:	4904      	ldr	r1, [pc, #16]	@ (80009a0 <__NVIC_SystemReset+0x24>)
 8000990:	4b04      	ldr	r3, [pc, #16]	@ (80009a4 <__NVIC_SystemReset+0x28>)
 8000992:	4313      	orrs	r3, r2
 8000994:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000996:	f3bf 8f4f 	dsb	sy
}
 800099a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800099c:	bf00      	nop
 800099e:	e7fd      	b.n	800099c <__NVIC_SystemReset+0x20>
 80009a0:	e000ed00 	.word	0xe000ed00
 80009a4:	05fa0004 	.word	0x05fa0004

080009a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ae:	f000 fb74 	bl	800109a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b2:	f000 f89f 	bl	8000af4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009b6:	f7ff ff73 	bl	80008a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009ba:	f000 faa1 	bl	8000f00 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	printf("\r\n ** INTRO_RTOS ** \r\n");
 80009be:	4838      	ldr	r0, [pc, #224]	@ (8000aa0 <main+0xf8>)
 80009c0:	f006 fa06 	bl	8006dd0 <puts>


	TaskGT_queue = xQueueCreate(TaskGT_iter_max, sizeof(uint32_t));
 80009c4:	2200      	movs	r2, #0
 80009c6:	2104      	movs	r1, #4
 80009c8:	200f      	movs	r0, #15
 80009ca:	f003 fd6f 	bl	80044ac <xQueueGenericCreate>
 80009ce:	4603      	mov	r3, r0
 80009d0:	4a34      	ldr	r2, [pc, #208]	@ (8000aa4 <main+0xfc>)
 80009d2:	6013      	str	r3, [r2, #0]

	if (TaskGT_queue == NULL) {
 80009d4:	4b33      	ldr	r3, [pc, #204]	@ (8000aa4 <main+0xfc>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d107      	bne.n	80009ec <main+0x44>
		// Erreur : pas assez de mémoire heap
		printf("Error creating Queue !\r\n");
 80009dc:	4832      	ldr	r0, [pc, #200]	@ (8000aa8 <main+0x100>)
 80009de:	f006 f9f7 	bl	8006dd0 <puts>
		printf("Performing software reset...\r\n");
 80009e2:	4832      	ldr	r0, [pc, #200]	@ (8000aac <main+0x104>)
 80009e4:	f006 f9f4 	bl	8006dd0 <puts>
		NVIC_SystemReset();
 80009e8:	f7ff ffc8 	bl	800097c <__NVIC_SystemReset>
	}

	//sem_task = xSemaphoreCreateBinary();


	if (pdPASS != xTaskCreate(task_shell, "shell", 512, NULL, 3 ,&h_task_shell))
 80009ec:	4b30      	ldr	r3, [pc, #192]	@ (8000ab0 <main+0x108>)
 80009ee:	9301      	str	r3, [sp, #4]
 80009f0:	2303      	movs	r3, #3
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	2300      	movs	r3, #0
 80009f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009fa:	492e      	ldr	r1, [pc, #184]	@ (8000ab4 <main+0x10c>)
 80009fc:	482e      	ldr	r0, [pc, #184]	@ (8000ab8 <main+0x110>)
 80009fe:	f004 f981 	bl	8004d04 <xTaskCreate>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d004      	beq.n	8000a12 <main+0x6a>
	{
		printf("error creating task Take \r\n");
 8000a08:	482c      	ldr	r0, [pc, #176]	@ (8000abc <main+0x114>)
 8000a0a:	f006 f9e1 	bl	8006dd0 <puts>
		Error_Handler();
 8000a0e:	f000 f8bc 	bl	8000b8a <Error_Handler>
	}

	if(xTaskCreate(task_ToggleLED, "ToggleLED", 256, NULL, 1 , &h_task_ToggleLED) != pdPASS){
 8000a12:	4b2b      	ldr	r3, [pc, #172]	@ (8000ac0 <main+0x118>)
 8000a14:	9301      	str	r3, [sp, #4]
 8000a16:	2301      	movs	r3, #1
 8000a18:	9300      	str	r3, [sp, #0]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a20:	4928      	ldr	r1, [pc, #160]	@ (8000ac4 <main+0x11c>)
 8000a22:	4829      	ldr	r0, [pc, #164]	@ (8000ac8 <main+0x120>)
 8000a24:	f004 f96e 	bl	8004d04 <xTaskCreate>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d004      	beq.n	8000a38 <main+0x90>
		printf("Error creating task ToggleLED \r\n");
 8000a2e:	4827      	ldr	r0, [pc, #156]	@ (8000acc <main+0x124>)
 8000a30:	f006 f9ce 	bl	8006dd0 <puts>
		Error_Handler();
 8000a34:	f000 f8a9 	bl	8000b8a <Error_Handler>
	}

	if(xTaskCreate(task_spam, "spam", 256, NULL, 2 , &h_task_spam) != pdPASS){
 8000a38:	4b25      	ldr	r3, [pc, #148]	@ (8000ad0 <main+0x128>)
 8000a3a:	9301      	str	r3, [sp, #4]
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	2300      	movs	r3, #0
 8000a42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a46:	4923      	ldr	r1, [pc, #140]	@ (8000ad4 <main+0x12c>)
 8000a48:	4823      	ldr	r0, [pc, #140]	@ (8000ad8 <main+0x130>)
 8000a4a:	f004 f95b 	bl	8004d04 <xTaskCreate>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d004      	beq.n	8000a5e <main+0xb6>
		printf("Error creating task spam \r\n");
 8000a54:	4821      	ldr	r0, [pc, #132]	@ (8000adc <main+0x134>)
 8000a56:	f006 f9bb 	bl	8006dd0 <puts>
		Error_Handler();
 8000a5a:	f000 f896 	bl	8000b8a <Error_Handler>
	}

	if(xTaskCreate(task_stack_overflow, "stack_overflow", 256, NULL, 2, &h_task_overflow) != pdPASS){
 8000a5e:	4b20      	ldr	r3, [pc, #128]	@ (8000ae0 <main+0x138>)
 8000a60:	9301      	str	r3, [sp, #4]
 8000a62:	2302      	movs	r3, #2
 8000a64:	9300      	str	r3, [sp, #0]
 8000a66:	2300      	movs	r3, #0
 8000a68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a6c:	491d      	ldr	r1, [pc, #116]	@ (8000ae4 <main+0x13c>)
 8000a6e:	481e      	ldr	r0, [pc, #120]	@ (8000ae8 <main+0x140>)
 8000a70:	f004 f948 	bl	8004d04 <xTaskCreate>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d004      	beq.n	8000a84 <main+0xdc>
		printf("Error creating task stack overflow\r\n");
 8000a7a:	481c      	ldr	r0, [pc, #112]	@ (8000aec <main+0x144>)
 8000a7c:	f006 f9a8 	bl	8006dd0 <puts>
		Error_Handler();
 8000a80:	f000 f883 	bl	8000b8a <Error_Handler>
	if( pdPASS != xTaskCreate(taskTake, "taskTake", 256, NULL, 2, &HandleTaskTake)){
		printf("error creating task Take \r\n");
		Error_Handler();
	}*/

	Task_bug_mutex = xSemaphoreCreateMutex();
 8000a84:	2001      	movs	r0, #1
 8000a86:	f003 fd81 	bl	800458c <xQueueCreateMutex>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	4a18      	ldr	r2, [pc, #96]	@ (8000af0 <main+0x148>)
 8000a8e:	6013      	str	r3, [r2, #0]
	/*ret = xTaskCreate(task_bug, "Tache 1", STACK_SIZE, (void *) TASK1_DELAY, TASK1_PRIORITY, NULL);
	configASSERT(pdPASS == ret);
	ret = xTaskCreate(task_bug, "Tache 2", STACK_SIZE, (void *) TASK2_DELAY, TASK2_PRIORITY, NULL);
	configASSERT(pdPASS == ret);*/

	vTaskStartScheduler();
 8000a90:	f004 fbce 	bl	8005230 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000a94:	f7ff fdaa 	bl	80005ec <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a98:	f003 fba8 	bl	80041ec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <main+0xf4>
 8000aa0:	08007fb8 	.word	0x08007fb8
 8000aa4:	200000a0 	.word	0x200000a0
 8000aa8:	08007fd0 	.word	0x08007fd0
 8000aac:	08007fe8 	.word	0x08007fe8
 8000ab0:	200000a8 	.word	0x200000a8
 8000ab4:	08008008 	.word	0x08008008
 8000ab8:	08000dc1 	.word	0x08000dc1
 8000abc:	08008010 	.word	0x08008010
 8000ac0:	200000b4 	.word	0x200000b4
 8000ac4:	0800802c 	.word	0x0800802c
 8000ac8:	08000e69 	.word	0x08000e69
 8000acc:	08008038 	.word	0x08008038
 8000ad0:	200000b8 	.word	0x200000b8
 8000ad4:	08008058 	.word	0x08008058
 8000ad8:	08000ea1 	.word	0x08000ea1
 8000adc:	08008060 	.word	0x08008060
 8000ae0:	200000ac 	.word	0x200000ac
 8000ae4:	0800807c 	.word	0x0800807c
 8000ae8:	08000e21 	.word	0x08000e21
 8000aec:	0800808c 	.word	0x0800808c
 8000af0:	2000009c 	.word	0x2000009c

08000af4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b094      	sub	sp, #80	@ 0x50
 8000af8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000afa:	f107 0318 	add.w	r3, r7, #24
 8000afe:	2238      	movs	r2, #56	@ 0x38
 8000b00:	2100      	movs	r1, #0
 8000b02:	4618      	mov	r0, r3
 8000b04:	f006 fa7a 	bl	8006ffc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
 8000b14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b16:	2000      	movs	r0, #0
 8000b18:	f000 fe0c 	bl	8001734 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b26:	2340      	movs	r3, #64	@ 0x40
 8000b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000b32:	2304      	movs	r3, #4
 8000b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000b36:	2355      	movs	r3, #85	@ 0x55
 8000b38:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b42:	2302      	movs	r3, #2
 8000b44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b46:	f107 0318 	add.w	r3, r7, #24
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f000 fea6 	bl	800189c <HAL_RCC_OscConfig>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000b56:	f000 f818 	bl	8000b8a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b5a:	230f      	movs	r3, #15
 8000b5c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b62:	2300      	movs	r3, #0
 8000b64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b66:	2300      	movs	r3, #0
 8000b68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2104      	movs	r1, #4
 8000b72:	4618      	mov	r0, r3
 8000b74:	f001 f9a4 	bl	8001ec0 <HAL_RCC_ClockConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000b7e:	f000 f804 	bl	8000b8a <Error_Handler>
  }
}
 8000b82:	bf00      	nop
 8000b84:	3750      	adds	r7, #80	@ 0x50
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000b8e:	b672      	cpsid	i
}
 8000b90:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000b92:	bf00      	nop
 8000b94:	e7fd      	b.n	8000b92 <Error_Handler+0x8>
	...

08000b98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bdc <HAL_MspInit+0x44>)
 8000ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ba2:	4a0e      	ldr	r2, [pc, #56]	@ (8000bdc <HAL_MspInit+0x44>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000baa:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <HAL_MspInit+0x44>)
 8000bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	607b      	str	r3, [r7, #4]
 8000bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bb6:	4b09      	ldr	r3, [pc, #36]	@ (8000bdc <HAL_MspInit+0x44>)
 8000bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bba:	4a08      	ldr	r2, [pc, #32]	@ (8000bdc <HAL_MspInit+0x44>)
 8000bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bc2:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <HAL_MspInit+0x44>)
 8000bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bca:	603b      	str	r3, [r7, #0]
 8000bcc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000bce:	f000 fe55 	bl	800187c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40021000 	.word	0x40021000

08000be0 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000be8:	1d39      	adds	r1, r7, #4
 8000bea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bee:	2201      	movs	r2, #1
 8000bf0:	4803      	ldr	r0, [pc, #12]	@ (8000c00 <__io_putchar+0x20>)
 8000bf2:	f001 fdc1 	bl	8002778 <HAL_UART_Transmit>

	return ch;
 8000bf6:	687b      	ldr	r3, [r7, #4]
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3708      	adds	r7, #8
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	200000bc 	.word	0x200000bc

08000c04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <NMI_Handler+0x4>

08000c0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <HardFault_Handler+0x4>

08000c14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <MemManage_Handler+0x4>

08000c1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <BusFault_Handler+0x4>

08000c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c28:	bf00      	nop
 8000c2a:	e7fd      	b.n	8000c28 <UsageFault_Handler+0x4>

08000c2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c3e:	f000 fa7f 	bl	8001140 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000c4a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c4e:	f000 fd59 	bl	8001704 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	60f8      	str	r0, [r7, #12]
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c62:	2300      	movs	r3, #0
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	e00a      	b.n	8000c7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c68:	f3af 8000 	nop.w
 8000c6c:	4601      	mov	r1, r0
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	1c5a      	adds	r2, r3, #1
 8000c72:	60ba      	str	r2, [r7, #8]
 8000c74:	b2ca      	uxtb	r2, r1
 8000c76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	617b      	str	r3, [r7, #20]
 8000c7e:	697a      	ldr	r2, [r7, #20]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	dbf0      	blt.n	8000c68 <_read+0x12>
  }

  return len;
 8000c86:	687b      	ldr	r3, [r7, #4]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]
 8000ca0:	e009      	b.n	8000cb6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	1c5a      	adds	r2, r3, #1
 8000ca6:	60ba      	str	r2, [r7, #8]
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff ff98 	bl	8000be0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	617b      	str	r3, [r7, #20]
 8000cb6:	697a      	ldr	r2, [r7, #20]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	dbf1      	blt.n	8000ca2 <_write+0x12>
  }
  return len;
 8000cbe:	687b      	ldr	r3, [r7, #4]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3718      	adds	r7, #24
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <_close>:

int _close(int file)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr

08000ce0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cf0:	605a      	str	r2, [r3, #4]
  return 0;
 8000cf2:	2300      	movs	r3, #0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <_isatty>:

int _isatty(int file)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d08:	2301      	movs	r3, #1
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d16:	b480      	push	{r7}
 8000d18:	b085      	sub	sp, #20
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	60f8      	str	r0, [r7, #12]
 8000d1e:	60b9      	str	r1, [r7, #8]
 8000d20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d22:	2300      	movs	r3, #0
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3714      	adds	r7, #20
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d38:	4a14      	ldr	r2, [pc, #80]	@ (8000d8c <_sbrk+0x5c>)
 8000d3a:	4b15      	ldr	r3, [pc, #84]	@ (8000d90 <_sbrk+0x60>)
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d44:	4b13      	ldr	r3, [pc, #76]	@ (8000d94 <_sbrk+0x64>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d102      	bne.n	8000d52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d4c:	4b11      	ldr	r3, [pc, #68]	@ (8000d94 <_sbrk+0x64>)
 8000d4e:	4a12      	ldr	r2, [pc, #72]	@ (8000d98 <_sbrk+0x68>)
 8000d50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d52:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <_sbrk+0x64>)
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4413      	add	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d207      	bcs.n	8000d70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d60:	f006 f99a 	bl	8007098 <__errno>
 8000d64:	4603      	mov	r3, r0
 8000d66:	220c      	movs	r2, #12
 8000d68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6e:	e009      	b.n	8000d84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d70:	4b08      	ldr	r3, [pc, #32]	@ (8000d94 <_sbrk+0x64>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d76:	4b07      	ldr	r3, [pc, #28]	@ (8000d94 <_sbrk+0x64>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4413      	add	r3, r2
 8000d7e:	4a05      	ldr	r2, [pc, #20]	@ (8000d94 <_sbrk+0x64>)
 8000d80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d82:	68fb      	ldr	r3, [r7, #12]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3718      	adds	r7, #24
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20008000 	.word	0x20008000
 8000d90:	00000400 	.word	0x00000400
 8000d94:	200000a4 	.word	0x200000a4
 8000d98:	20005570 	.word	0x20005570

08000d9c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000da0:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <SystemInit+0x20>)
 8000da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000da6:	4a05      	ldr	r2, [pc, #20]	@ (8000dbc <SystemInit+0x20>)
 8000da8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <task_shell>:
#include "task.h"

TaskHandle_t h_task_shell;

void task_shell (void* unused)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	shell_init();
 8000dc8:	f005 fcf0 	bl	80067ac <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 8000dcc:	4a0c      	ldr	r2, [pc, #48]	@ (8000e00 <task_shell+0x40>)
 8000dce:	490d      	ldr	r1, [pc, #52]	@ (8000e04 <task_shell+0x44>)
 8000dd0:	2066      	movs	r0, #102	@ 0x66
 8000dd2:	f005 fd17 	bl	8006804 <shell_add>
	shell_add('a', addition, "Ma super addition");
 8000dd6:	4a0c      	ldr	r2, [pc, #48]	@ (8000e08 <task_shell+0x48>)
 8000dd8:	490c      	ldr	r1, [pc, #48]	@ (8000e0c <task_shell+0x4c>)
 8000dda:	2061      	movs	r0, #97	@ 0x61
 8000ddc:	f005 fd12 	bl	8006804 <shell_add>
	shell_add('l', ToggleLED, "Une fonction qui prend en paramètre Period_toggle compris entre 0 et 4.9s.");
 8000de0:	4a0b      	ldr	r2, [pc, #44]	@ (8000e10 <task_shell+0x50>)
 8000de2:	490c      	ldr	r1, [pc, #48]	@ (8000e14 <task_shell+0x54>)
 8000de4:	206c      	movs	r0, #108	@ 0x6c
 8000de6:	f005 fd0d 	bl	8006804 <shell_add>
	shell_add('s', spam, "spam avec message nombre frequence");
 8000dea:	4a0b      	ldr	r2, [pc, #44]	@ (8000e18 <task_shell+0x58>)
 8000dec:	490b      	ldr	r1, [pc, #44]	@ (8000e1c <task_shell+0x5c>)
 8000dee:	2073      	movs	r0, #115	@ 0x73
 8000df0:	f005 fd08 	bl	8006804 <shell_add>
	shell_run();
 8000df4:	f005 fdb2 	bl	800695c <shell_run>

	// une tâche ne doit JAMAIS retourner ou alors utiliser vtaskdelete
	// ici dans tout les cas c'est une boucle infini donc ne retournera rien.
}
 8000df8:	bf00      	nop
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	080080b0 	.word	0x080080b0
 8000e04:	08000771 	.word	0x08000771
 8000e08:	080080c8 	.word	0x080080c8
 8000e0c:	080007bd 	.word	0x080007bd
 8000e10:	080080dc 	.word	0x080080dc
 8000e14:	08000631 	.word	0x08000631
 8000e18:	08008128 	.word	0x08008128
 8000e1c:	080006dd 	.word	0x080006dd

08000e20 <task_stack_overflow>:



TaskHandle_t h_task_overflow;

void task_stack_overflow(void *unused) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	f5ad 6dfc 	sub.w	sp, sp, #2016	@ 0x7e0
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	f507 63fc 	add.w	r3, r7, #2016	@ 0x7e0
 8000e2c:	f2a3 73dc 	subw	r3, r3, #2012	@ 0x7dc
 8000e30:	6018      	str	r0, [r3, #0]
    // Tentative d'allouer 2000 octets sur une pile de 1024 octets
    // Le compilateur peut parfois optimiser cela, pour être sûr on écrit dedans.
    volatile uint8_t grosTableau[2000];

    // On remplit le tableau pour être sûr d'écraser la mémoire
    for(int i = 0; i < 2000; i++) {
 8000e32:	2300      	movs	r3, #0
 8000e34:	f8c7 37dc 	str.w	r3, [r7, #2012]	@ 0x7dc
 8000e38:	e00d      	b.n	8000e56 <task_stack_overflow+0x36>
        grosTableau[i] = 0xBB;
 8000e3a:	f507 63fc 	add.w	r3, r7, #2016	@ 0x7e0
 8000e3e:	f2a3 72d4 	subw	r2, r3, #2004	@ 0x7d4
 8000e42:	f8d7 37dc 	ldr.w	r3, [r7, #2012]	@ 0x7dc
 8000e46:	4413      	add	r3, r2
 8000e48:	22bb      	movs	r2, #187	@ 0xbb
 8000e4a:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 2000; i++) {
 8000e4c:	f8d7 37dc 	ldr.w	r3, [r7, #2012]	@ 0x7dc
 8000e50:	3301      	adds	r3, #1
 8000e52:	f8c7 37dc 	str.w	r3, [r7, #2012]	@ 0x7dc
 8000e56:	f8d7 37dc 	ldr.w	r3, [r7, #2012]	@ 0x7dc
 8000e5a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e5e:	dbec      	blt.n	8000e3a <task_stack_overflow+0x1a>
    }

    for(;;) {
        vTaskDelay(100);
 8000e60:	2064      	movs	r0, #100	@ 0x64
 8000e62:	f004 f88b 	bl	8004f7c <vTaskDelay>
 8000e66:	e7fb      	b.n	8000e60 <task_stack_overflow+0x40>

08000e68 <task_ToggleLED>:
TaskHandle_t h_task_ToggleLED;



void task_ToggleLED(void * unused)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	2120      	movs	r1, #32
 8000e74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e78:	f000 fc12 	bl	80016a0 <HAL_GPIO_WritePin>
	vTaskSuspend(NULL);
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	f004 f8b3 	bl	8004fe8 <vTaskSuspend>
	for (;;){
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e82:	2120      	movs	r1, #32
 8000e84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e88:	f000 fc22 	bl	80016d0 <HAL_GPIO_TogglePin>
	vTaskDelay(Period_Toggle);
 8000e8c:	4b03      	ldr	r3, [pc, #12]	@ (8000e9c <task_ToggleLED+0x34>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f004 f873 	bl	8004f7c <vTaskDelay>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e96:	bf00      	nop
 8000e98:	e7f3      	b.n	8000e82 <task_ToggleLED+0x1a>
 8000e9a:	bf00      	nop
 8000e9c:	20000090 	.word	0x20000090

08000ea0 <task_spam>:


TaskHandle_t h_task_spam;

void task_spam(void * unused)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
	vTaskSuspend(NULL);
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	f004 f89d 	bl	8004fe8 <vTaskSuspend>
	for (;;){
	for(int i = 0; i < number_msg; i++){
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	e00d      	b.n	8000ed0 <task_spam+0x30>
		printf("%s \r\n", message);
 8000eb4:	4b0d      	ldr	r3, [pc, #52]	@ (8000eec <task_spam+0x4c>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4619      	mov	r1, r3
 8000eba:	480d      	ldr	r0, [pc, #52]	@ (8000ef0 <task_spam+0x50>)
 8000ebc:	f005 ff20 	bl	8006d00 <iprintf>
		vTaskDelay(Period_Delay_msg);
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <task_spam+0x54>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f004 f859 	bl	8004f7c <vTaskDelay>
	for(int i = 0; i < number_msg; i++){
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <task_spam+0x58>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	68fa      	ldr	r2, [r7, #12]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	dbec      	blt.n	8000eb4 <task_spam+0x14>
	}
	vTaskResume(h_task_shell); //without this line the shell command line doesn't display properly
 8000eda:	4b08      	ldr	r3, [pc, #32]	@ (8000efc <task_spam+0x5c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f004 f948 	bl	8005174 <vTaskResume>
	vTaskSuspend(NULL);
 8000ee4:	2000      	movs	r0, #0
 8000ee6:	f004 f87f 	bl	8004fe8 <vTaskSuspend>
	for(int i = 0; i < number_msg; i++){
 8000eea:	e7e0      	b.n	8000eae <task_spam+0xe>
 8000eec:	20000000 	.word	0x20000000
 8000ef0:	0800814c 	.word	0x0800814c
 8000ef4:	20000094 	.word	0x20000094
 8000ef8:	20000098 	.word	0x20000098
 8000efc:	200000a8 	.word	0x200000a8

08000f00 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f04:	4b22      	ldr	r3, [pc, #136]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f06:	4a23      	ldr	r2, [pc, #140]	@ (8000f94 <MX_USART2_UART_Init+0x94>)
 8000f08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f0a:	4b21      	ldr	r3, [pc, #132]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f12:	4b1f      	ldr	r3, [pc, #124]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f18:	4b1d      	ldr	r3, [pc, #116]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f24:	4b1a      	ldr	r3, [pc, #104]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f26:	220c      	movs	r2, #12
 8000f28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f2a:	4b19      	ldr	r3, [pc, #100]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f30:	4b17      	ldr	r3, [pc, #92]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f36:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f3c:	4b14      	ldr	r3, [pc, #80]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f42:	4b13      	ldr	r3, [pc, #76]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f48:	4811      	ldr	r0, [pc, #68]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f4a:	f001 fbc5 	bl	80026d8 <HAL_UART_Init>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000f54:	f7ff fe19 	bl	8000b8a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f58:	2100      	movs	r1, #0
 8000f5a:	480d      	ldr	r0, [pc, #52]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f5c:	f003 f863 	bl	8004026 <HAL_UARTEx_SetTxFifoThreshold>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000f66:	f7ff fe10 	bl	8000b8a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4808      	ldr	r0, [pc, #32]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f6e:	f003 f898 	bl	80040a2 <HAL_UARTEx_SetRxFifoThreshold>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000f78:	f7ff fe07 	bl	8000b8a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000f7c:	4804      	ldr	r0, [pc, #16]	@ (8000f90 <MX_USART2_UART_Init+0x90>)
 8000f7e:	f003 f819 	bl	8003fb4 <HAL_UARTEx_DisableFifoMode>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000f88:	f7ff fdff 	bl	8000b8a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200000bc 	.word	0x200000bc
 8000f94:	40004400 	.word	0x40004400

08000f98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b09a      	sub	sp, #104	@ 0x68
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fb0:	f107 0310 	add.w	r3, r7, #16
 8000fb4:	2244      	movs	r2, #68	@ 0x44
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f006 f81f 	bl	8006ffc <memset>
  if(uartHandle->Instance==USART2)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a1f      	ldr	r2, [pc, #124]	@ (8001040 <HAL_UART_MspInit+0xa8>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d136      	bne.n	8001036 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fd0:	f107 0310 	add.w	r3, r7, #16
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f001 f98f 	bl	80022f8 <HAL_RCCEx_PeriphCLKConfig>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000fe0:	f7ff fdd3 	bl	8000b8a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fe4:	4b17      	ldr	r3, [pc, #92]	@ (8001044 <HAL_UART_MspInit+0xac>)
 8000fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe8:	4a16      	ldr	r2, [pc, #88]	@ (8001044 <HAL_UART_MspInit+0xac>)
 8000fea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fee:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ff0:	4b14      	ldr	r3, [pc, #80]	@ (8001044 <HAL_UART_MspInit+0xac>)
 8000ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ff4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	4b11      	ldr	r3, [pc, #68]	@ (8001044 <HAL_UART_MspInit+0xac>)
 8000ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001000:	4a10      	ldr	r2, [pc, #64]	@ (8001044 <HAL_UART_MspInit+0xac>)
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001008:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <HAL_UART_MspInit+0xac>)
 800100a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001014:	230c      	movs	r3, #12
 8001016:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001018:	2302      	movs	r3, #2
 800101a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001020:	2300      	movs	r3, #0
 8001022:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001024:	2307      	movs	r3, #7
 8001026:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001028:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800102c:	4619      	mov	r1, r3
 800102e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001032:	f000 f9b3 	bl	800139c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001036:	bf00      	nop
 8001038:	3768      	adds	r7, #104	@ 0x68
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40004400 	.word	0x40004400
 8001044:	40021000 	.word	0x40021000

08001048 <Reset_Handler>:
 8001048:	480d      	ldr	r0, [pc, #52]	@ (8001080 <LoopForever+0x2>)
 800104a:	4685      	mov	sp, r0
 800104c:	f7ff fea6 	bl	8000d9c <SystemInit>
 8001050:	480c      	ldr	r0, [pc, #48]	@ (8001084 <LoopForever+0x6>)
 8001052:	490d      	ldr	r1, [pc, #52]	@ (8001088 <LoopForever+0xa>)
 8001054:	4a0d      	ldr	r2, [pc, #52]	@ (800108c <LoopForever+0xe>)
 8001056:	2300      	movs	r3, #0
 8001058:	e002      	b.n	8001060 <LoopCopyDataInit>

0800105a <CopyDataInit>:
 800105a:	58d4      	ldr	r4, [r2, r3]
 800105c:	50c4      	str	r4, [r0, r3]
 800105e:	3304      	adds	r3, #4

08001060 <LoopCopyDataInit>:
 8001060:	18c4      	adds	r4, r0, r3
 8001062:	428c      	cmp	r4, r1
 8001064:	d3f9      	bcc.n	800105a <CopyDataInit>
 8001066:	4a0a      	ldr	r2, [pc, #40]	@ (8001090 <LoopForever+0x12>)
 8001068:	4c0a      	ldr	r4, [pc, #40]	@ (8001094 <LoopForever+0x16>)
 800106a:	2300      	movs	r3, #0
 800106c:	e001      	b.n	8001072 <LoopFillZerobss>

0800106e <FillZerobss>:
 800106e:	6013      	str	r3, [r2, #0]
 8001070:	3204      	adds	r2, #4

08001072 <LoopFillZerobss>:
 8001072:	42a2      	cmp	r2, r4
 8001074:	d3fb      	bcc.n	800106e <FillZerobss>
 8001076:	f006 f815 	bl	80070a4 <__libc_init_array>
 800107a:	f7ff fc95 	bl	80009a8 <main>

0800107e <LoopForever>:
 800107e:	e7fe      	b.n	800107e <LoopForever>
 8001080:	20008000 	.word	0x20008000
 8001084:	20000000 	.word	0x20000000
 8001088:	20000070 	.word	0x20000070
 800108c:	080084f4 	.word	0x080084f4
 8001090:	20000070 	.word	0x20000070
 8001094:	2000556c 	.word	0x2000556c

08001098 <ADC1_2_IRQHandler>:
 8001098:	e7fe      	b.n	8001098 <ADC1_2_IRQHandler>

0800109a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b082      	sub	sp, #8
 800109e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010a0:	2300      	movs	r3, #0
 80010a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010a4:	2003      	movs	r0, #3
 80010a6:	f000 f939 	bl	800131c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010aa:	200f      	movs	r0, #15
 80010ac:	f000 f80e 	bl	80010cc <HAL_InitTick>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d002      	beq.n	80010bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	71fb      	strb	r3, [r7, #7]
 80010ba:	e001      	b.n	80010c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010bc:	f7ff fd6c 	bl	8000b98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010c0:	79fb      	ldrb	r3, [r7, #7]

}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010d4:	2300      	movs	r3, #0
 80010d6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80010d8:	4b16      	ldr	r3, [pc, #88]	@ (8001134 <HAL_InitTick+0x68>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d022      	beq.n	8001126 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80010e0:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <HAL_InitTick+0x6c>)
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	4b13      	ldr	r3, [pc, #76]	@ (8001134 <HAL_InitTick+0x68>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80010ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80010f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80010f4:	4618      	mov	r0, r3
 80010f6:	f000 f944 	bl	8001382 <HAL_SYSTICK_Config>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d10f      	bne.n	8001120 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2b0f      	cmp	r3, #15
 8001104:	d809      	bhi.n	800111a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001106:	2200      	movs	r2, #0
 8001108:	6879      	ldr	r1, [r7, #4]
 800110a:	f04f 30ff 	mov.w	r0, #4294967295
 800110e:	f000 f910 	bl	8001332 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001112:	4a0a      	ldr	r2, [pc, #40]	@ (800113c <HAL_InitTick+0x70>)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	e007      	b.n	800112a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	73fb      	strb	r3, [r7, #15]
 800111e:	e004      	b.n	800112a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001120:	2301      	movs	r3, #1
 8001122:	73fb      	strb	r3, [r7, #15]
 8001124:	e001      	b.n	800112a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800112a:	7bfb      	ldrb	r3, [r7, #15]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	2000000c 	.word	0x2000000c
 8001138:	20000004 	.word	0x20000004
 800113c:	20000008 	.word	0x20000008

08001140 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001144:	4b05      	ldr	r3, [pc, #20]	@ (800115c <HAL_IncTick+0x1c>)
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	4b05      	ldr	r3, [pc, #20]	@ (8001160 <HAL_IncTick+0x20>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4413      	add	r3, r2
 800114e:	4a03      	ldr	r2, [pc, #12]	@ (800115c <HAL_IncTick+0x1c>)
 8001150:	6013      	str	r3, [r2, #0]
}
 8001152:	bf00      	nop
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	20000150 	.word	0x20000150
 8001160:	2000000c 	.word	0x2000000c

08001164 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  return uwTick;
 8001168:	4b03      	ldr	r3, [pc, #12]	@ (8001178 <HAL_GetTick+0x14>)
 800116a:	681b      	ldr	r3, [r3, #0]
}
 800116c:	4618      	mov	r0, r3
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	20000150 	.word	0x20000150

0800117c <__NVIC_SetPriorityGrouping>:
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800118c:	4b0c      	ldr	r3, [pc, #48]	@ (80011c0 <__NVIC_SetPriorityGrouping+0x44>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001192:	68ba      	ldr	r2, [r7, #8]
 8001194:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001198:	4013      	ands	r3, r2
 800119a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ae:	4a04      	ldr	r2, [pc, #16]	@ (80011c0 <__NVIC_SetPriorityGrouping+0x44>)
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	60d3      	str	r3, [r2, #12]
}
 80011b4:	bf00      	nop
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr
 80011c0:	e000ed00 	.word	0xe000ed00

080011c4 <__NVIC_GetPriorityGrouping>:
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011c8:	4b04      	ldr	r3, [pc, #16]	@ (80011dc <__NVIC_GetPriorityGrouping+0x18>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	0a1b      	lsrs	r3, r3, #8
 80011ce:	f003 0307 	and.w	r3, r3, #7
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <__NVIC_EnableIRQ>:
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	db0b      	blt.n	800120a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	f003 021f 	and.w	r2, r3, #31
 80011f8:	4907      	ldr	r1, [pc, #28]	@ (8001218 <__NVIC_EnableIRQ+0x38>)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	095b      	lsrs	r3, r3, #5
 8001200:	2001      	movs	r0, #1
 8001202:	fa00 f202 	lsl.w	r2, r0, r2
 8001206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800120a:	bf00      	nop
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	e000e100 	.word	0xe000e100

0800121c <__NVIC_SetPriority>:
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	6039      	str	r1, [r7, #0]
 8001226:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122c:	2b00      	cmp	r3, #0
 800122e:	db0a      	blt.n	8001246 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	b2da      	uxtb	r2, r3
 8001234:	490c      	ldr	r1, [pc, #48]	@ (8001268 <__NVIC_SetPriority+0x4c>)
 8001236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123a:	0112      	lsls	r2, r2, #4
 800123c:	b2d2      	uxtb	r2, r2
 800123e:	440b      	add	r3, r1
 8001240:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001244:	e00a      	b.n	800125c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	b2da      	uxtb	r2, r3
 800124a:	4908      	ldr	r1, [pc, #32]	@ (800126c <__NVIC_SetPriority+0x50>)
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	f003 030f 	and.w	r3, r3, #15
 8001252:	3b04      	subs	r3, #4
 8001254:	0112      	lsls	r2, r2, #4
 8001256:	b2d2      	uxtb	r2, r2
 8001258:	440b      	add	r3, r1
 800125a:	761a      	strb	r2, [r3, #24]
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	e000e100 	.word	0xe000e100
 800126c:	e000ed00 	.word	0xe000ed00

08001270 <NVIC_EncodePriority>:
{
 8001270:	b480      	push	{r7}
 8001272:	b089      	sub	sp, #36	@ 0x24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f003 0307 	and.w	r3, r3, #7
 8001282:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	f1c3 0307 	rsb	r3, r3, #7
 800128a:	2b04      	cmp	r3, #4
 800128c:	bf28      	it	cs
 800128e:	2304      	movcs	r3, #4
 8001290:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3304      	adds	r3, #4
 8001296:	2b06      	cmp	r3, #6
 8001298:	d902      	bls.n	80012a0 <NVIC_EncodePriority+0x30>
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3b03      	subs	r3, #3
 800129e:	e000      	b.n	80012a2 <NVIC_EncodePriority+0x32>
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a4:	f04f 32ff 	mov.w	r2, #4294967295
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	fa02 f303 	lsl.w	r3, r2, r3
 80012ae:	43da      	mvns	r2, r3
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	401a      	ands	r2, r3
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b8:	f04f 31ff 	mov.w	r1, #4294967295
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	fa01 f303 	lsl.w	r3, r1, r3
 80012c2:	43d9      	mvns	r1, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c8:	4313      	orrs	r3, r2
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3724      	adds	r7, #36	@ 0x24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
	...

080012d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012e8:	d301      	bcc.n	80012ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ea:	2301      	movs	r3, #1
 80012ec:	e00f      	b.n	800130e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001318 <SysTick_Config+0x40>)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012f6:	210f      	movs	r1, #15
 80012f8:	f04f 30ff 	mov.w	r0, #4294967295
 80012fc:	f7ff ff8e 	bl	800121c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001300:	4b05      	ldr	r3, [pc, #20]	@ (8001318 <SysTick_Config+0x40>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001306:	4b04      	ldr	r3, [pc, #16]	@ (8001318 <SysTick_Config+0x40>)
 8001308:	2207      	movs	r2, #7
 800130a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800130c:	2300      	movs	r3, #0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	e000e010 	.word	0xe000e010

0800131c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7ff ff29 	bl	800117c <__NVIC_SetPriorityGrouping>
}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b086      	sub	sp, #24
 8001336:	af00      	add	r7, sp, #0
 8001338:	4603      	mov	r3, r0
 800133a:	60b9      	str	r1, [r7, #8]
 800133c:	607a      	str	r2, [r7, #4]
 800133e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001340:	f7ff ff40 	bl	80011c4 <__NVIC_GetPriorityGrouping>
 8001344:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	68b9      	ldr	r1, [r7, #8]
 800134a:	6978      	ldr	r0, [r7, #20]
 800134c:	f7ff ff90 	bl	8001270 <NVIC_EncodePriority>
 8001350:	4602      	mov	r2, r0
 8001352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001356:	4611      	mov	r1, r2
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff5f 	bl	800121c <__NVIC_SetPriority>
}
 800135e:	bf00      	nop
 8001360:	3718      	adds	r7, #24
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	4603      	mov	r3, r0
 800136e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff33 	bl	80011e0 <__NVIC_EnableIRQ>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff ffa4 	bl	80012d8 <SysTick_Config>
 8001390:	4603      	mov	r3, r0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800139c:	b480      	push	{r7}
 800139e:	b087      	sub	sp, #28
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80013aa:	e15a      	b.n	8001662 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	2101      	movs	r1, #1
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	fa01 f303 	lsl.w	r3, r1, r3
 80013b8:	4013      	ands	r3, r2
 80013ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f000 814c 	beq.w	800165c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f003 0303 	and.w	r3, r3, #3
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d005      	beq.n	80013dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d130      	bne.n	800143e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	2203      	movs	r2, #3
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	4013      	ands	r3, r2
 80013f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	68da      	ldr	r2, [r3, #12]
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	4313      	orrs	r3, r2
 8001404:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001412:	2201      	movs	r2, #1
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	fa02 f303 	lsl.w	r3, r2, r3
 800141a:	43db      	mvns	r3, r3
 800141c:	693a      	ldr	r2, [r7, #16]
 800141e:	4013      	ands	r3, r2
 8001420:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	091b      	lsrs	r3, r3, #4
 8001428:	f003 0201 	and.w	r2, r3, #1
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4313      	orrs	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f003 0303 	and.w	r3, r3, #3
 8001446:	2b03      	cmp	r3, #3
 8001448:	d017      	beq.n	800147a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	2203      	movs	r2, #3
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43db      	mvns	r3, r3
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	4013      	ands	r3, r2
 8001460:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	689a      	ldr	r2, [r3, #8]
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4313      	orrs	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f003 0303 	and.w	r3, r3, #3
 8001482:	2b02      	cmp	r3, #2
 8001484:	d123      	bne.n	80014ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	08da      	lsrs	r2, r3, #3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	3208      	adds	r2, #8
 800148e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001492:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	220f      	movs	r2, #15
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	43db      	mvns	r3, r3
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	4013      	ands	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	691a      	ldr	r2, [r3, #16]
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	f003 0307 	and.w	r3, r3, #7
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4313      	orrs	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	08da      	lsrs	r2, r3, #3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3208      	adds	r2, #8
 80014c8:	6939      	ldr	r1, [r7, #16]
 80014ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	2203      	movs	r2, #3
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	43db      	mvns	r3, r3
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	4013      	ands	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f003 0203 	and.w	r2, r3, #3
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 80a6 	beq.w	800165c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001510:	4b5b      	ldr	r3, [pc, #364]	@ (8001680 <HAL_GPIO_Init+0x2e4>)
 8001512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001514:	4a5a      	ldr	r2, [pc, #360]	@ (8001680 <HAL_GPIO_Init+0x2e4>)
 8001516:	f043 0301 	orr.w	r3, r3, #1
 800151a:	6613      	str	r3, [r2, #96]	@ 0x60
 800151c:	4b58      	ldr	r3, [pc, #352]	@ (8001680 <HAL_GPIO_Init+0x2e4>)
 800151e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001520:	f003 0301 	and.w	r3, r3, #1
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001528:	4a56      	ldr	r2, [pc, #344]	@ (8001684 <HAL_GPIO_Init+0x2e8>)
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	089b      	lsrs	r3, r3, #2
 800152e:	3302      	adds	r3, #2
 8001530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001534:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	220f      	movs	r2, #15
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	4013      	ands	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001552:	d01f      	beq.n	8001594 <HAL_GPIO_Init+0x1f8>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4a4c      	ldr	r2, [pc, #304]	@ (8001688 <HAL_GPIO_Init+0x2ec>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d019      	beq.n	8001590 <HAL_GPIO_Init+0x1f4>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4a4b      	ldr	r2, [pc, #300]	@ (800168c <HAL_GPIO_Init+0x2f0>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d013      	beq.n	800158c <HAL_GPIO_Init+0x1f0>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	4a4a      	ldr	r2, [pc, #296]	@ (8001690 <HAL_GPIO_Init+0x2f4>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d00d      	beq.n	8001588 <HAL_GPIO_Init+0x1ec>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	4a49      	ldr	r2, [pc, #292]	@ (8001694 <HAL_GPIO_Init+0x2f8>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d007      	beq.n	8001584 <HAL_GPIO_Init+0x1e8>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a48      	ldr	r2, [pc, #288]	@ (8001698 <HAL_GPIO_Init+0x2fc>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d101      	bne.n	8001580 <HAL_GPIO_Init+0x1e4>
 800157c:	2305      	movs	r3, #5
 800157e:	e00a      	b.n	8001596 <HAL_GPIO_Init+0x1fa>
 8001580:	2306      	movs	r3, #6
 8001582:	e008      	b.n	8001596 <HAL_GPIO_Init+0x1fa>
 8001584:	2304      	movs	r3, #4
 8001586:	e006      	b.n	8001596 <HAL_GPIO_Init+0x1fa>
 8001588:	2303      	movs	r3, #3
 800158a:	e004      	b.n	8001596 <HAL_GPIO_Init+0x1fa>
 800158c:	2302      	movs	r3, #2
 800158e:	e002      	b.n	8001596 <HAL_GPIO_Init+0x1fa>
 8001590:	2301      	movs	r3, #1
 8001592:	e000      	b.n	8001596 <HAL_GPIO_Init+0x1fa>
 8001594:	2300      	movs	r3, #0
 8001596:	697a      	ldr	r2, [r7, #20]
 8001598:	f002 0203 	and.w	r2, r2, #3
 800159c:	0092      	lsls	r2, r2, #2
 800159e:	4093      	lsls	r3, r2
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015a6:	4937      	ldr	r1, [pc, #220]	@ (8001684 <HAL_GPIO_Init+0x2e8>)
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	089b      	lsrs	r3, r3, #2
 80015ac:	3302      	adds	r3, #2
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015b4:	4b39      	ldr	r3, [pc, #228]	@ (800169c <HAL_GPIO_Init+0x300>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	43db      	mvns	r3, r3
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	4013      	ands	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d003      	beq.n	80015d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80015d0:	693a      	ldr	r2, [r7, #16]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80015d8:	4a30      	ldr	r2, [pc, #192]	@ (800169c <HAL_GPIO_Init+0x300>)
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80015de:	4b2f      	ldr	r3, [pc, #188]	@ (800169c <HAL_GPIO_Init+0x300>)
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	43db      	mvns	r3, r3
 80015e8:	693a      	ldr	r2, [r7, #16]
 80015ea:	4013      	ands	r3, r2
 80015ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d003      	beq.n	8001602 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4313      	orrs	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001602:	4a26      	ldr	r2, [pc, #152]	@ (800169c <HAL_GPIO_Init+0x300>)
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001608:	4b24      	ldr	r3, [pc, #144]	@ (800169c <HAL_GPIO_Init+0x300>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	43db      	mvns	r3, r3
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	4013      	ands	r3, r2
 8001616:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d003      	beq.n	800162c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001624:	693a      	ldr	r2, [r7, #16]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	4313      	orrs	r3, r2
 800162a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800162c:	4a1b      	ldr	r2, [pc, #108]	@ (800169c <HAL_GPIO_Init+0x300>)
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001632:	4b1a      	ldr	r3, [pc, #104]	@ (800169c <HAL_GPIO_Init+0x300>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	43db      	mvns	r3, r3
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	4013      	ands	r3, r2
 8001640:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	4313      	orrs	r3, r2
 8001654:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001656:	4a11      	ldr	r2, [pc, #68]	@ (800169c <HAL_GPIO_Init+0x300>)
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	3301      	adds	r3, #1
 8001660:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	fa22 f303 	lsr.w	r3, r2, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	f47f ae9d 	bne.w	80013ac <HAL_GPIO_Init+0x10>
  }
}
 8001672:	bf00      	nop
 8001674:	bf00      	nop
 8001676:	371c      	adds	r7, #28
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	40021000 	.word	0x40021000
 8001684:	40010000 	.word	0x40010000
 8001688:	48000400 	.word	0x48000400
 800168c:	48000800 	.word	0x48000800
 8001690:	48000c00 	.word	0x48000c00
 8001694:	48001000 	.word	0x48001000
 8001698:	48001400 	.word	0x48001400
 800169c:	40010400 	.word	0x40010400

080016a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	807b      	strh	r3, [r7, #2]
 80016ac:	4613      	mov	r3, r2
 80016ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016b0:	787b      	ldrb	r3, [r7, #1]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d003      	beq.n	80016be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016b6:	887a      	ldrh	r2, [r7, #2]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016bc:	e002      	b.n	80016c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016be:	887a      	ldrh	r2, [r7, #2]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	695b      	ldr	r3, [r3, #20]
 80016e0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016e2:	887a      	ldrh	r2, [r7, #2]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	4013      	ands	r3, r2
 80016e8:	041a      	lsls	r2, r3, #16
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	43d9      	mvns	r1, r3
 80016ee:	887b      	ldrh	r3, [r7, #2]
 80016f0:	400b      	ands	r3, r1
 80016f2:	431a      	orrs	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	619a      	str	r2, [r3, #24]
}
 80016f8:	bf00      	nop
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800170e:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001710:	695a      	ldr	r2, [r3, #20]
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	4013      	ands	r3, r2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d006      	beq.n	8001728 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800171a:	4a05      	ldr	r2, [pc, #20]	@ (8001730 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff f87a 	bl	800081c <HAL_GPIO_EXTI_Callback>
  }
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40010400 	.word	0x40010400

08001734 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d141      	bne.n	80017c6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001742:	4b4b      	ldr	r3, [pc, #300]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800174a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800174e:	d131      	bne.n	80017b4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001750:	4b47      	ldr	r3, [pc, #284]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001752:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001756:	4a46      	ldr	r2, [pc, #280]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001758:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800175c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001760:	4b43      	ldr	r3, [pc, #268]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001768:	4a41      	ldr	r2, [pc, #260]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800176a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800176e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001770:	4b40      	ldr	r3, [pc, #256]	@ (8001874 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2232      	movs	r2, #50	@ 0x32
 8001776:	fb02 f303 	mul.w	r3, r2, r3
 800177a:	4a3f      	ldr	r2, [pc, #252]	@ (8001878 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800177c:	fba2 2303 	umull	r2, r3, r2, r3
 8001780:	0c9b      	lsrs	r3, r3, #18
 8001782:	3301      	adds	r3, #1
 8001784:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001786:	e002      	b.n	800178e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	3b01      	subs	r3, #1
 800178c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800178e:	4b38      	ldr	r3, [pc, #224]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001790:	695b      	ldr	r3, [r3, #20]
 8001792:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001796:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800179a:	d102      	bne.n	80017a2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d1f2      	bne.n	8001788 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017a2:	4b33      	ldr	r3, [pc, #204]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017a4:	695b      	ldr	r3, [r3, #20]
 80017a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017ae:	d158      	bne.n	8001862 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e057      	b.n	8001864 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80017b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017ba:	4a2d      	ldr	r2, [pc, #180]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80017c4:	e04d      	b.n	8001862 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017cc:	d141      	bne.n	8001852 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80017ce:	4b28      	ldr	r3, [pc, #160]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80017d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017da:	d131      	bne.n	8001840 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80017dc:	4b24      	ldr	r3, [pc, #144]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017e2:	4a23      	ldr	r2, [pc, #140]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80017ec:	4b20      	ldr	r3, [pc, #128]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80017f4:	4a1e      	ldr	r2, [pc, #120]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80017fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001874 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2232      	movs	r2, #50	@ 0x32
 8001802:	fb02 f303 	mul.w	r3, r2, r3
 8001806:	4a1c      	ldr	r2, [pc, #112]	@ (8001878 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001808:	fba2 2303 	umull	r2, r3, r2, r3
 800180c:	0c9b      	lsrs	r3, r3, #18
 800180e:	3301      	adds	r3, #1
 8001810:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001812:	e002      	b.n	800181a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	3b01      	subs	r3, #1
 8001818:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800181a:	4b15      	ldr	r3, [pc, #84]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800181c:	695b      	ldr	r3, [r3, #20]
 800181e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001826:	d102      	bne.n	800182e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f2      	bne.n	8001814 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800182e:	4b10      	ldr	r3, [pc, #64]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800183a:	d112      	bne.n	8001862 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	e011      	b.n	8001864 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001840:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001846:	4a0a      	ldr	r2, [pc, #40]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001848:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800184c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001850:	e007      	b.n	8001862 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001852:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800185a:	4a05      	ldr	r2, [pc, #20]	@ (8001870 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800185c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001860:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001862:	2300      	movs	r3, #0
}
 8001864:	4618      	mov	r0, r3
 8001866:	3714      	adds	r7, #20
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	40007000 	.word	0x40007000
 8001874:	20000004 	.word	0x20000004
 8001878:	431bde83 	.word	0x431bde83

0800187c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001880:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	4a04      	ldr	r2, [pc, #16]	@ (8001898 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001886:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800188a:	6093      	str	r3, [r2, #8]
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	40007000 	.word	0x40007000

0800189c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b088      	sub	sp, #32
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e2fe      	b.n	8001eac <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d075      	beq.n	80019a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018ba:	4b97      	ldr	r3, [pc, #604]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 030c 	and.w	r3, r3, #12
 80018c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018c4:	4b94      	ldr	r3, [pc, #592]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	f003 0303 	and.w	r3, r3, #3
 80018cc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	2b0c      	cmp	r3, #12
 80018d2:	d102      	bne.n	80018da <HAL_RCC_OscConfig+0x3e>
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	2b03      	cmp	r3, #3
 80018d8:	d002      	beq.n	80018e0 <HAL_RCC_OscConfig+0x44>
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	2b08      	cmp	r3, #8
 80018de:	d10b      	bne.n	80018f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e0:	4b8d      	ldr	r3, [pc, #564]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d05b      	beq.n	80019a4 <HAL_RCC_OscConfig+0x108>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d157      	bne.n	80019a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e2d9      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001900:	d106      	bne.n	8001910 <HAL_RCC_OscConfig+0x74>
 8001902:	4b85      	ldr	r3, [pc, #532]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a84      	ldr	r2, [pc, #528]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	e01d      	b.n	800194c <HAL_RCC_OscConfig+0xb0>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001918:	d10c      	bne.n	8001934 <HAL_RCC_OscConfig+0x98>
 800191a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a7e      	ldr	r2, [pc, #504]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001920:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	4b7c      	ldr	r3, [pc, #496]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a7b      	ldr	r2, [pc, #492]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 800192c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	e00b      	b.n	800194c <HAL_RCC_OscConfig+0xb0>
 8001934:	4b78      	ldr	r3, [pc, #480]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a77      	ldr	r2, [pc, #476]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 800193a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	4b75      	ldr	r3, [pc, #468]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a74      	ldr	r2, [pc, #464]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001946:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800194a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d013      	beq.n	800197c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001954:	f7ff fc06 	bl	8001164 <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800195c:	f7ff fc02 	bl	8001164 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b64      	cmp	r3, #100	@ 0x64
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e29e      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800196e:	4b6a      	ldr	r3, [pc, #424]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0f0      	beq.n	800195c <HAL_RCC_OscConfig+0xc0>
 800197a:	e014      	b.n	80019a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197c:	f7ff fbf2 	bl	8001164 <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001984:	f7ff fbee 	bl	8001164 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b64      	cmp	r3, #100	@ 0x64
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e28a      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001996:	4b60      	ldr	r3, [pc, #384]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d1f0      	bne.n	8001984 <HAL_RCC_OscConfig+0xe8>
 80019a2:	e000      	b.n	80019a6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d075      	beq.n	8001a9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019b2:	4b59      	ldr	r3, [pc, #356]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f003 030c 	and.w	r3, r3, #12
 80019ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019bc:	4b56      	ldr	r3, [pc, #344]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	f003 0303 	and.w	r3, r3, #3
 80019c4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	2b0c      	cmp	r3, #12
 80019ca:	d102      	bne.n	80019d2 <HAL_RCC_OscConfig+0x136>
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d002      	beq.n	80019d8 <HAL_RCC_OscConfig+0x13c>
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	2b04      	cmp	r3, #4
 80019d6:	d11f      	bne.n	8001a18 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019d8:	4b4f      	ldr	r3, [pc, #316]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d005      	beq.n	80019f0 <HAL_RCC_OscConfig+0x154>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e25d      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f0:	4b49      	ldr	r3, [pc, #292]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	061b      	lsls	r3, r3, #24
 80019fe:	4946      	ldr	r1, [pc, #280]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001a00:	4313      	orrs	r3, r2
 8001a02:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001a04:	4b45      	ldr	r3, [pc, #276]	@ (8001b1c <HAL_RCC_OscConfig+0x280>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff fb5f 	bl	80010cc <HAL_InitTick>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d043      	beq.n	8001a9c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e249      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d023      	beq.n	8001a68 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a20:	4b3d      	ldr	r3, [pc, #244]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a3c      	ldr	r2, [pc, #240]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001a26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2c:	f7ff fb9a 	bl	8001164 <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a34:	f7ff fb96 	bl	8001164 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e232      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a46:	4b34      	ldr	r3, [pc, #208]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d0f0      	beq.n	8001a34 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a52:	4b31      	ldr	r3, [pc, #196]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	061b      	lsls	r3, r3, #24
 8001a60:	492d      	ldr	r1, [pc, #180]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001a62:	4313      	orrs	r3, r2
 8001a64:	604b      	str	r3, [r1, #4]
 8001a66:	e01a      	b.n	8001a9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a68:	4b2b      	ldr	r3, [pc, #172]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a2a      	ldr	r2, [pc, #168]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001a6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a74:	f7ff fb76 	bl	8001164 <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a7c:	f7ff fb72 	bl	8001164 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e20e      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a8e:	4b22      	ldr	r3, [pc, #136]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d1f0      	bne.n	8001a7c <HAL_RCC_OscConfig+0x1e0>
 8001a9a:	e000      	b.n	8001a9e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d041      	beq.n	8001b2e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d01c      	beq.n	8001aec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ab2:	4b19      	ldr	r3, [pc, #100]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ab8:	4a17      	ldr	r2, [pc, #92]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac2:	f7ff fb4f 	bl	8001164 <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ac8:	e008      	b.n	8001adc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aca:	f7ff fb4b 	bl	8001164 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e1e7      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001adc:	4b0e      	ldr	r3, [pc, #56]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d0ef      	beq.n	8001aca <HAL_RCC_OscConfig+0x22e>
 8001aea:	e020      	b.n	8001b2e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aec:	4b0a      	ldr	r3, [pc, #40]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001af2:	4a09      	ldr	r2, [pc, #36]	@ (8001b18 <HAL_RCC_OscConfig+0x27c>)
 8001af4:	f023 0301 	bic.w	r3, r3, #1
 8001af8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001afc:	f7ff fb32 	bl	8001164 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b02:	e00d      	b.n	8001b20 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b04:	f7ff fb2e 	bl	8001164 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d906      	bls.n	8001b20 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e1ca      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
 8001b16:	bf00      	nop
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b20:	4b8c      	ldr	r3, [pc, #560]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001b22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1ea      	bne.n	8001b04 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0304 	and.w	r3, r3, #4
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f000 80a6 	beq.w	8001c88 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b40:	4b84      	ldr	r3, [pc, #528]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d101      	bne.n	8001b50 <HAL_RCC_OscConfig+0x2b4>
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e000      	b.n	8001b52 <HAL_RCC_OscConfig+0x2b6>
 8001b50:	2300      	movs	r3, #0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d00d      	beq.n	8001b72 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b56:	4b7f      	ldr	r3, [pc, #508]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5a:	4a7e      	ldr	r2, [pc, #504]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b60:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b62:	4b7c      	ldr	r3, [pc, #496]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b72:	4b79      	ldr	r3, [pc, #484]	@ (8001d58 <HAL_RCC_OscConfig+0x4bc>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d118      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b7e:	4b76      	ldr	r3, [pc, #472]	@ (8001d58 <HAL_RCC_OscConfig+0x4bc>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a75      	ldr	r2, [pc, #468]	@ (8001d58 <HAL_RCC_OscConfig+0x4bc>)
 8001b84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b8a:	f7ff faeb 	bl	8001164 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b92:	f7ff fae7 	bl	8001164 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e183      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ba4:	4b6c      	ldr	r3, [pc, #432]	@ (8001d58 <HAL_RCC_OscConfig+0x4bc>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d0f0      	beq.n	8001b92 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d108      	bne.n	8001bca <HAL_RCC_OscConfig+0x32e>
 8001bb8:	4b66      	ldr	r3, [pc, #408]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bbe:	4a65      	ldr	r2, [pc, #404]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001bc8:	e024      	b.n	8001c14 <HAL_RCC_OscConfig+0x378>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	2b05      	cmp	r3, #5
 8001bd0:	d110      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x358>
 8001bd2:	4b60      	ldr	r3, [pc, #384]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bd8:	4a5e      	ldr	r2, [pc, #376]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001bda:	f043 0304 	orr.w	r3, r3, #4
 8001bde:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001be2:	4b5c      	ldr	r3, [pc, #368]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001be8:	4a5a      	ldr	r2, [pc, #360]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001bea:	f043 0301 	orr.w	r3, r3, #1
 8001bee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001bf2:	e00f      	b.n	8001c14 <HAL_RCC_OscConfig+0x378>
 8001bf4:	4b57      	ldr	r3, [pc, #348]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bfa:	4a56      	ldr	r2, [pc, #344]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001bfc:	f023 0301 	bic.w	r3, r3, #1
 8001c00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c04:	4b53      	ldr	r3, [pc, #332]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c0a:	4a52      	ldr	r2, [pc, #328]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001c0c:	f023 0304 	bic.w	r3, r3, #4
 8001c10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d016      	beq.n	8001c4a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c1c:	f7ff faa2 	bl	8001164 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c22:	e00a      	b.n	8001c3a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c24:	f7ff fa9e 	bl	8001164 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e138      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c3a:	4b46      	ldr	r3, [pc, #280]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c40:	f003 0302 	and.w	r3, r3, #2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d0ed      	beq.n	8001c24 <HAL_RCC_OscConfig+0x388>
 8001c48:	e015      	b.n	8001c76 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c4a:	f7ff fa8b 	bl	8001164 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c50:	e00a      	b.n	8001c68 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c52:	f7ff fa87 	bl	8001164 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d901      	bls.n	8001c68 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e121      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c68:	4b3a      	ldr	r3, [pc, #232]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d1ed      	bne.n	8001c52 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c76:	7ffb      	ldrb	r3, [r7, #31]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d105      	bne.n	8001c88 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c7c:	4b35      	ldr	r3, [pc, #212]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c80:	4a34      	ldr	r2, [pc, #208]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001c82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c86:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0320 	and.w	r3, r3, #32
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d03c      	beq.n	8001d0e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d01c      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001c9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ca2:	4a2c      	ldr	r2, [pc, #176]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cac:	f7ff fa5a 	bl	8001164 <HAL_GetTick>
 8001cb0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001cb4:	f7ff fa56 	bl	8001164 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e0f2      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001cc6:	4b23      	ldr	r3, [pc, #140]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001cc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0ef      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x418>
 8001cd4:	e01b      	b.n	8001d0e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001cd6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001cd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001cde:	f023 0301 	bic.w	r3, r3, #1
 8001ce2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce6:	f7ff fa3d 	bl	8001164 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001cee:	f7ff fa39 	bl	8001164 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e0d5      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001d00:	4b14      	ldr	r3, [pc, #80]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001d02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1ef      	bne.n	8001cee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f000 80c9 	beq.w	8001eaa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d18:	4b0e      	ldr	r3, [pc, #56]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f003 030c 	and.w	r3, r3, #12
 8001d20:	2b0c      	cmp	r3, #12
 8001d22:	f000 8083 	beq.w	8001e2c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d15e      	bne.n	8001dec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d2e:	4b09      	ldr	r3, [pc, #36]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a08      	ldr	r2, [pc, #32]	@ (8001d54 <HAL_RCC_OscConfig+0x4b8>)
 8001d34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3a:	f7ff fa13 	bl	8001164 <HAL_GetTick>
 8001d3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d40:	e00c      	b.n	8001d5c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d42:	f7ff fa0f 	bl	8001164 <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d905      	bls.n	8001d5c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e0ab      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
 8001d54:	40021000 	.word	0x40021000
 8001d58:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d5c:	4b55      	ldr	r3, [pc, #340]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1ec      	bne.n	8001d42 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d68:	4b52      	ldr	r3, [pc, #328]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001d6a:	68da      	ldr	r2, [r3, #12]
 8001d6c:	4b52      	ldr	r3, [pc, #328]	@ (8001eb8 <HAL_RCC_OscConfig+0x61c>)
 8001d6e:	4013      	ands	r3, r2
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	6a11      	ldr	r1, [r2, #32]
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d78:	3a01      	subs	r2, #1
 8001d7a:	0112      	lsls	r2, r2, #4
 8001d7c:	4311      	orrs	r1, r2
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001d82:	0212      	lsls	r2, r2, #8
 8001d84:	4311      	orrs	r1, r2
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001d8a:	0852      	lsrs	r2, r2, #1
 8001d8c:	3a01      	subs	r2, #1
 8001d8e:	0552      	lsls	r2, r2, #21
 8001d90:	4311      	orrs	r1, r2
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001d96:	0852      	lsrs	r2, r2, #1
 8001d98:	3a01      	subs	r2, #1
 8001d9a:	0652      	lsls	r2, r2, #25
 8001d9c:	4311      	orrs	r1, r2
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001da2:	06d2      	lsls	r2, r2, #27
 8001da4:	430a      	orrs	r2, r1
 8001da6:	4943      	ldr	r1, [pc, #268]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001da8:	4313      	orrs	r3, r2
 8001daa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dac:	4b41      	ldr	r3, [pc, #260]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a40      	ldr	r2, [pc, #256]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001db2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001db6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001db8:	4b3e      	ldr	r3, [pc, #248]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	4a3d      	ldr	r2, [pc, #244]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001dbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dc2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc4:	f7ff f9ce 	bl	8001164 <HAL_GetTick>
 8001dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dcc:	f7ff f9ca 	bl	8001164 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e066      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dde:	4b35      	ldr	r3, [pc, #212]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d0f0      	beq.n	8001dcc <HAL_RCC_OscConfig+0x530>
 8001dea:	e05e      	b.n	8001eaa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dec:	4b31      	ldr	r3, [pc, #196]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a30      	ldr	r2, [pc, #192]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001df2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df8:	f7ff f9b4 	bl	8001164 <HAL_GetTick>
 8001dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e00:	f7ff f9b0 	bl	8001164 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e04c      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e12:	4b28      	ldr	r3, [pc, #160]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d1f0      	bne.n	8001e00 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001e1e:	4b25      	ldr	r3, [pc, #148]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001e20:	68da      	ldr	r2, [r3, #12]
 8001e22:	4924      	ldr	r1, [pc, #144]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001e24:	4b25      	ldr	r3, [pc, #148]	@ (8001ebc <HAL_RCC_OscConfig+0x620>)
 8001e26:	4013      	ands	r3, r2
 8001e28:	60cb      	str	r3, [r1, #12]
 8001e2a:	e03e      	b.n	8001eaa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	69db      	ldr	r3, [r3, #28]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d101      	bne.n	8001e38 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e039      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001e38:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb4 <HAL_RCC_OscConfig+0x618>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	f003 0203 	and.w	r2, r3, #3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a1b      	ldr	r3, [r3, #32]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d12c      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e56:	3b01      	subs	r3, #1
 8001e58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d123      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e68:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d11b      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e78:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d113      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e88:	085b      	lsrs	r3, r3, #1
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d109      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e9c:	085b      	lsrs	r3, r3, #1
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d001      	beq.n	8001eaa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e000      	b.n	8001eac <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3720      	adds	r7, #32
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	019f800c 	.word	0x019f800c
 8001ebc:	feeefffc 	.word	0xfeeefffc

08001ec0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e11e      	b.n	8002116 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ed8:	4b91      	ldr	r3, [pc, #580]	@ (8002120 <HAL_RCC_ClockConfig+0x260>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 030f 	and.w	r3, r3, #15
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d910      	bls.n	8001f08 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ee6:	4b8e      	ldr	r3, [pc, #568]	@ (8002120 <HAL_RCC_ClockConfig+0x260>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f023 020f 	bic.w	r2, r3, #15
 8001eee:	498c      	ldr	r1, [pc, #560]	@ (8002120 <HAL_RCC_ClockConfig+0x260>)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ef6:	4b8a      	ldr	r3, [pc, #552]	@ (8002120 <HAL_RCC_ClockConfig+0x260>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 030f 	and.w	r3, r3, #15
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d001      	beq.n	8001f08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e106      	b.n	8002116 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d073      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	2b03      	cmp	r3, #3
 8001f1a:	d129      	bne.n	8001f70 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f1c:	4b81      	ldr	r3, [pc, #516]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d101      	bne.n	8001f2c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0f4      	b.n	8002116 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001f2c:	f000 f99e 	bl	800226c <RCC_GetSysClockFreqFromPLLSource>
 8001f30:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	4a7c      	ldr	r2, [pc, #496]	@ (8002128 <HAL_RCC_ClockConfig+0x268>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d93f      	bls.n	8001fba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001f3a:	4b7a      	ldr	r3, [pc, #488]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d009      	beq.n	8001f5a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d033      	beq.n	8001fba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d12f      	bne.n	8001fba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001f5a:	4b72      	ldr	r3, [pc, #456]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f62:	4a70      	ldr	r2, [pc, #448]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001f64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f68:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001f6a:	2380      	movs	r3, #128	@ 0x80
 8001f6c:	617b      	str	r3, [r7, #20]
 8001f6e:	e024      	b.n	8001fba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d107      	bne.n	8001f88 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f78:	4b6a      	ldr	r3, [pc, #424]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d109      	bne.n	8001f98 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e0c6      	b.n	8002116 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f88:	4b66      	ldr	r3, [pc, #408]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d101      	bne.n	8001f98 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e0be      	b.n	8002116 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001f98:	f000 f8ce 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 8001f9c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4a61      	ldr	r2, [pc, #388]	@ (8002128 <HAL_RCC_ClockConfig+0x268>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d909      	bls.n	8001fba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001fa6:	4b5f      	ldr	r3, [pc, #380]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001fae:	4a5d      	ldr	r2, [pc, #372]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001fb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fb4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001fb6:	2380      	movs	r3, #128	@ 0x80
 8001fb8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fba:	4b5a      	ldr	r3, [pc, #360]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f023 0203 	bic.w	r2, r3, #3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	4957      	ldr	r1, [pc, #348]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fcc:	f7ff f8ca 	bl	8001164 <HAL_GetTick>
 8001fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fd2:	e00a      	b.n	8001fea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd4:	f7ff f8c6 	bl	8001164 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e095      	b.n	8002116 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fea:	4b4e      	ldr	r3, [pc, #312]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 020c 	and.w	r2, r3, #12
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d1eb      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d023      	beq.n	8002050 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b00      	cmp	r3, #0
 8002012:	d005      	beq.n	8002020 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002014:	4b43      	ldr	r3, [pc, #268]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	4a42      	ldr	r2, [pc, #264]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 800201a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800201e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0308 	and.w	r3, r3, #8
 8002028:	2b00      	cmp	r3, #0
 800202a:	d007      	beq.n	800203c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800202c:	4b3d      	ldr	r3, [pc, #244]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002034:	4a3b      	ldr	r2, [pc, #236]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8002036:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800203a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800203c:	4b39      	ldr	r3, [pc, #228]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	4936      	ldr	r1, [pc, #216]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 800204a:	4313      	orrs	r3, r2
 800204c:	608b      	str	r3, [r1, #8]
 800204e:	e008      	b.n	8002062 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	2b80      	cmp	r3, #128	@ 0x80
 8002054:	d105      	bne.n	8002062 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002056:	4b33      	ldr	r3, [pc, #204]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	4a32      	ldr	r2, [pc, #200]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 800205c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002060:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002062:	4b2f      	ldr	r3, [pc, #188]	@ (8002120 <HAL_RCC_ClockConfig+0x260>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 030f 	and.w	r3, r3, #15
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	429a      	cmp	r2, r3
 800206e:	d21d      	bcs.n	80020ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002070:	4b2b      	ldr	r3, [pc, #172]	@ (8002120 <HAL_RCC_ClockConfig+0x260>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f023 020f 	bic.w	r2, r3, #15
 8002078:	4929      	ldr	r1, [pc, #164]	@ (8002120 <HAL_RCC_ClockConfig+0x260>)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	4313      	orrs	r3, r2
 800207e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002080:	f7ff f870 	bl	8001164 <HAL_GetTick>
 8002084:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002086:	e00a      	b.n	800209e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002088:	f7ff f86c 	bl	8001164 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002096:	4293      	cmp	r3, r2
 8002098:	d901      	bls.n	800209e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e03b      	b.n	8002116 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800209e:	4b20      	ldr	r3, [pc, #128]	@ (8002120 <HAL_RCC_ClockConfig+0x260>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d1ed      	bne.n	8002088 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0304 	and.w	r3, r3, #4
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d008      	beq.n	80020ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	4917      	ldr	r1, [pc, #92]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0308 	and.w	r3, r3, #8
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d009      	beq.n	80020ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020d6:	4b13      	ldr	r3, [pc, #76]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	490f      	ldr	r1, [pc, #60]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020ea:	f000 f825 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 80020ee:	4602      	mov	r2, r0
 80020f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002124 <HAL_RCC_ClockConfig+0x264>)
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	091b      	lsrs	r3, r3, #4
 80020f6:	f003 030f 	and.w	r3, r3, #15
 80020fa:	490c      	ldr	r1, [pc, #48]	@ (800212c <HAL_RCC_ClockConfig+0x26c>)
 80020fc:	5ccb      	ldrb	r3, [r1, r3]
 80020fe:	f003 031f 	and.w	r3, r3, #31
 8002102:	fa22 f303 	lsr.w	r3, r2, r3
 8002106:	4a0a      	ldr	r2, [pc, #40]	@ (8002130 <HAL_RCC_ClockConfig+0x270>)
 8002108:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800210a:	4b0a      	ldr	r3, [pc, #40]	@ (8002134 <HAL_RCC_ClockConfig+0x274>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4618      	mov	r0, r3
 8002110:	f7fe ffdc 	bl	80010cc <HAL_InitTick>
 8002114:	4603      	mov	r3, r0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3718      	adds	r7, #24
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40022000 	.word	0x40022000
 8002124:	40021000 	.word	0x40021000
 8002128:	04c4b400 	.word	0x04c4b400
 800212c:	08008370 	.word	0x08008370
 8002130:	20000004 	.word	0x20000004
 8002134:	20000008 	.word	0x20000008

08002138 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002138:	b480      	push	{r7}
 800213a:	b087      	sub	sp, #28
 800213c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800213e:	4b2c      	ldr	r3, [pc, #176]	@ (80021f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f003 030c 	and.w	r3, r3, #12
 8002146:	2b04      	cmp	r3, #4
 8002148:	d102      	bne.n	8002150 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800214a:	4b2a      	ldr	r3, [pc, #168]	@ (80021f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800214c:	613b      	str	r3, [r7, #16]
 800214e:	e047      	b.n	80021e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002150:	4b27      	ldr	r3, [pc, #156]	@ (80021f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f003 030c 	and.w	r3, r3, #12
 8002158:	2b08      	cmp	r3, #8
 800215a:	d102      	bne.n	8002162 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800215c:	4b26      	ldr	r3, [pc, #152]	@ (80021f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	e03e      	b.n	80021e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002162:	4b23      	ldr	r3, [pc, #140]	@ (80021f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f003 030c 	and.w	r3, r3, #12
 800216a:	2b0c      	cmp	r3, #12
 800216c:	d136      	bne.n	80021dc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800216e:	4b20      	ldr	r3, [pc, #128]	@ (80021f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002178:	4b1d      	ldr	r3, [pc, #116]	@ (80021f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	091b      	lsrs	r3, r3, #4
 800217e:	f003 030f 	and.w	r3, r3, #15
 8002182:	3301      	adds	r3, #1
 8002184:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2b03      	cmp	r3, #3
 800218a:	d10c      	bne.n	80021a6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800218c:	4a1a      	ldr	r2, [pc, #104]	@ (80021f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	fbb2 f3f3 	udiv	r3, r2, r3
 8002194:	4a16      	ldr	r2, [pc, #88]	@ (80021f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002196:	68d2      	ldr	r2, [r2, #12]
 8002198:	0a12      	lsrs	r2, r2, #8
 800219a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800219e:	fb02 f303 	mul.w	r3, r2, r3
 80021a2:	617b      	str	r3, [r7, #20]
      break;
 80021a4:	e00c      	b.n	80021c0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80021a6:	4a13      	ldr	r2, [pc, #76]	@ (80021f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ae:	4a10      	ldr	r2, [pc, #64]	@ (80021f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021b0:	68d2      	ldr	r2, [r2, #12]
 80021b2:	0a12      	lsrs	r2, r2, #8
 80021b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80021b8:	fb02 f303 	mul.w	r3, r2, r3
 80021bc:	617b      	str	r3, [r7, #20]
      break;
 80021be:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80021c0:	4b0b      	ldr	r3, [pc, #44]	@ (80021f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	0e5b      	lsrs	r3, r3, #25
 80021c6:	f003 0303 	and.w	r3, r3, #3
 80021ca:	3301      	adds	r3, #1
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80021d0:	697a      	ldr	r2, [r7, #20]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021d8:	613b      	str	r3, [r7, #16]
 80021da:	e001      	b.n	80021e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80021e0:	693b      	ldr	r3, [r7, #16]
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	371c      	adds	r7, #28
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	40021000 	.word	0x40021000
 80021f4:	00f42400 	.word	0x00f42400
 80021f8:	016e3600 	.word	0x016e3600

080021fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002200:	4b03      	ldr	r3, [pc, #12]	@ (8002210 <HAL_RCC_GetHCLKFreq+0x14>)
 8002202:	681b      	ldr	r3, [r3, #0]
}
 8002204:	4618      	mov	r0, r3
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	20000004 	.word	0x20000004

08002214 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002218:	f7ff fff0 	bl	80021fc <HAL_RCC_GetHCLKFreq>
 800221c:	4602      	mov	r2, r0
 800221e:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	0a1b      	lsrs	r3, r3, #8
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	4904      	ldr	r1, [pc, #16]	@ (800223c <HAL_RCC_GetPCLK1Freq+0x28>)
 800222a:	5ccb      	ldrb	r3, [r1, r3]
 800222c:	f003 031f 	and.w	r3, r3, #31
 8002230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002234:	4618      	mov	r0, r3
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40021000 	.word	0x40021000
 800223c:	08008380 	.word	0x08008380

08002240 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002244:	f7ff ffda 	bl	80021fc <HAL_RCC_GetHCLKFreq>
 8002248:	4602      	mov	r2, r0
 800224a:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <HAL_RCC_GetPCLK2Freq+0x24>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	0adb      	lsrs	r3, r3, #11
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	4904      	ldr	r1, [pc, #16]	@ (8002268 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002256:	5ccb      	ldrb	r3, [r1, r3]
 8002258:	f003 031f 	and.w	r3, r3, #31
 800225c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002260:	4618      	mov	r0, r3
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40021000 	.word	0x40021000
 8002268:	08008380 	.word	0x08008380

0800226c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800226c:	b480      	push	{r7}
 800226e:	b087      	sub	sp, #28
 8002270:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002272:	4b1e      	ldr	r3, [pc, #120]	@ (80022ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800227c:	4b1b      	ldr	r3, [pc, #108]	@ (80022ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	091b      	lsrs	r3, r3, #4
 8002282:	f003 030f 	and.w	r3, r3, #15
 8002286:	3301      	adds	r3, #1
 8002288:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	2b03      	cmp	r3, #3
 800228e:	d10c      	bne.n	80022aa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002290:	4a17      	ldr	r2, [pc, #92]	@ (80022f0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	fbb2 f3f3 	udiv	r3, r2, r3
 8002298:	4a14      	ldr	r2, [pc, #80]	@ (80022ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800229a:	68d2      	ldr	r2, [r2, #12]
 800229c:	0a12      	lsrs	r2, r2, #8
 800229e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80022a2:	fb02 f303 	mul.w	r3, r2, r3
 80022a6:	617b      	str	r3, [r7, #20]
    break;
 80022a8:	e00c      	b.n	80022c4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022aa:	4a12      	ldr	r2, [pc, #72]	@ (80022f4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b2:	4a0e      	ldr	r2, [pc, #56]	@ (80022ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80022b4:	68d2      	ldr	r2, [r2, #12]
 80022b6:	0a12      	lsrs	r2, r2, #8
 80022b8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80022bc:	fb02 f303 	mul.w	r3, r2, r3
 80022c0:	617b      	str	r3, [r7, #20]
    break;
 80022c2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022c4:	4b09      	ldr	r3, [pc, #36]	@ (80022ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	0e5b      	lsrs	r3, r3, #25
 80022ca:	f003 0303 	and.w	r3, r3, #3
 80022ce:	3301      	adds	r3, #1
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022dc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80022de:	687b      	ldr	r3, [r7, #4]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	371c      	adds	r7, #28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	40021000 	.word	0x40021000
 80022f0:	016e3600 	.word	0x016e3600
 80022f4:	00f42400 	.word	0x00f42400

080022f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002300:	2300      	movs	r3, #0
 8002302:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002304:	2300      	movs	r3, #0
 8002306:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002310:	2b00      	cmp	r3, #0
 8002312:	f000 8098 	beq.w	8002446 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002316:	2300      	movs	r3, #0
 8002318:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800231a:	4b43      	ldr	r3, [pc, #268]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800231c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800231e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d10d      	bne.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002326:	4b40      	ldr	r3, [pc, #256]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232a:	4a3f      	ldr	r2, [pc, #252]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800232c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002330:	6593      	str	r3, [r2, #88]	@ 0x58
 8002332:	4b3d      	ldr	r3, [pc, #244]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800233a:	60bb      	str	r3, [r7, #8]
 800233c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800233e:	2301      	movs	r3, #1
 8002340:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002342:	4b3a      	ldr	r3, [pc, #232]	@ (800242c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a39      	ldr	r2, [pc, #228]	@ (800242c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002348:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800234c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800234e:	f7fe ff09 	bl	8001164 <HAL_GetTick>
 8002352:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002354:	e009      	b.n	800236a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002356:	f7fe ff05 	bl	8001164 <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d902      	bls.n	800236a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	74fb      	strb	r3, [r7, #19]
        break;
 8002368:	e005      	b.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800236a:	4b30      	ldr	r3, [pc, #192]	@ (800242c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0ef      	beq.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002376:	7cfb      	ldrb	r3, [r7, #19]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d159      	bne.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800237c:	4b2a      	ldr	r3, [pc, #168]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800237e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002382:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002386:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d01e      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	429a      	cmp	r2, r3
 8002396:	d019      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002398:	4b23      	ldr	r3, [pc, #140]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800239a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800239e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80023a4:	4b20      	ldr	r3, [pc, #128]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80023b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ba:	4a1b      	ldr	r2, [pc, #108]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80023c4:	4a18      	ldr	r2, [pc, #96]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d016      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d6:	f7fe fec5 	bl	8001164 <HAL_GetTick>
 80023da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023dc:	e00b      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023de:	f7fe fec1 	bl	8001164 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d902      	bls.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	74fb      	strb	r3, [r7, #19]
            break;
 80023f4:	e006      	b.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023fc:	f003 0302 	and.w	r3, r3, #2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d0ec      	beq.n	80023de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002404:	7cfb      	ldrb	r3, [r7, #19]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10b      	bne.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800240a:	4b07      	ldr	r3, [pc, #28]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800240c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002410:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002418:	4903      	ldr	r1, [pc, #12]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800241a:	4313      	orrs	r3, r2
 800241c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002420:	e008      	b.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002422:	7cfb      	ldrb	r3, [r7, #19]
 8002424:	74bb      	strb	r3, [r7, #18]
 8002426:	e005      	b.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002428:	40021000 	.word	0x40021000
 800242c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002430:	7cfb      	ldrb	r3, [r7, #19]
 8002432:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002434:	7c7b      	ldrb	r3, [r7, #17]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d105      	bne.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800243a:	4ba6      	ldr	r3, [pc, #664]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800243c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800243e:	4aa5      	ldr	r2, [pc, #660]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002440:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002444:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002452:	4ba0      	ldr	r3, [pc, #640]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002458:	f023 0203 	bic.w	r2, r3, #3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	499c      	ldr	r1, [pc, #624]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002462:	4313      	orrs	r3, r2
 8002464:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0302 	and.w	r3, r3, #2
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00a      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002474:	4b97      	ldr	r3, [pc, #604]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800247a:	f023 020c 	bic.w	r2, r3, #12
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	4994      	ldr	r1, [pc, #592]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002484:	4313      	orrs	r3, r2
 8002486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0304 	and.w	r3, r3, #4
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00a      	beq.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002496:	4b8f      	ldr	r3, [pc, #572]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800249c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	498b      	ldr	r1, [pc, #556]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0308 	and.w	r3, r3, #8
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00a      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80024b8:	4b86      	ldr	r3, [pc, #536]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	4983      	ldr	r1, [pc, #524]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024c8:	4313      	orrs	r3, r2
 80024ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0320 	and.w	r3, r3, #32
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00a      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80024da:	4b7e      	ldr	r3, [pc, #504]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024e0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	695b      	ldr	r3, [r3, #20]
 80024e8:	497a      	ldr	r1, [pc, #488]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00a      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024fc:	4b75      	ldr	r3, [pc, #468]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002502:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	4972      	ldr	r1, [pc, #456]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800250c:	4313      	orrs	r3, r2
 800250e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00a      	beq.n	8002534 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800251e:	4b6d      	ldr	r3, [pc, #436]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002524:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	69db      	ldr	r3, [r3, #28]
 800252c:	4969      	ldr	r1, [pc, #420]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800252e:	4313      	orrs	r3, r2
 8002530:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253c:	2b00      	cmp	r3, #0
 800253e:	d00a      	beq.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002540:	4b64      	ldr	r3, [pc, #400]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002546:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	4961      	ldr	r1, [pc, #388]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800255e:	2b00      	cmp	r3, #0
 8002560:	d00a      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002562:	4b5c      	ldr	r3, [pc, #368]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002564:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002568:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002570:	4958      	ldr	r1, [pc, #352]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002572:	4313      	orrs	r3, r2
 8002574:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002580:	2b00      	cmp	r3, #0
 8002582:	d015      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002584:	4b53      	ldr	r3, [pc, #332]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800258a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002592:	4950      	ldr	r1, [pc, #320]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002594:	4313      	orrs	r3, r2
 8002596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800259e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025a2:	d105      	bne.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025a4:	4b4b      	ldr	r3, [pc, #300]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	4a4a      	ldr	r2, [pc, #296]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025ae:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d015      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80025bc:	4b45      	ldr	r3, [pc, #276]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025c2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ca:	4942      	ldr	r1, [pc, #264]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025da:	d105      	bne.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025dc:	4b3d      	ldr	r3, [pc, #244]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	4a3c      	ldr	r2, [pc, #240]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025e6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d015      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80025f4:	4b37      	ldr	r3, [pc, #220]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025fa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	4934      	ldr	r1, [pc, #208]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002604:	4313      	orrs	r3, r2
 8002606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002612:	d105      	bne.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002614:	4b2f      	ldr	r3, [pc, #188]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	4a2e      	ldr	r2, [pc, #184]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800261a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800261e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d015      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800262c:	4b29      	ldr	r3, [pc, #164]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800262e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002632:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800263a:	4926      	ldr	r1, [pc, #152]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800263c:	4313      	orrs	r3, r2
 800263e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002646:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800264a:	d105      	bne.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800264c:	4b21      	ldr	r3, [pc, #132]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	4a20      	ldr	r2, [pc, #128]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002652:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002656:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d015      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002664:	4b1b      	ldr	r3, [pc, #108]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800266a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002672:	4918      	ldr	r1, [pc, #96]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002674:	4313      	orrs	r3, r2
 8002676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800267e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002682:	d105      	bne.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002684:	4b13      	ldr	r3, [pc, #76]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	4a12      	ldr	r2, [pc, #72]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800268a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800268e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d015      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800269c:	4b0d      	ldr	r3, [pc, #52]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800269e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026a2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026aa:	490a      	ldr	r1, [pc, #40]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80026ba:	d105      	bne.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80026bc:	4b05      	ldr	r3, [pc, #20]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	4a04      	ldr	r2, [pc, #16]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026c6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80026c8:	7cbb      	ldrb	r3, [r7, #18]
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3718      	adds	r7, #24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	40021000 	.word	0x40021000

080026d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e042      	b.n	8002770 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d106      	bne.n	8002702 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f7fe fc4b 	bl	8000f98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2224      	movs	r2, #36	@ 0x24
 8002706:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 0201 	bic.w	r2, r2, #1
 8002718:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 fbe4 	bl	8002ef0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 f915 	bl	8002958 <UART_SetConfig>
 800272e:	4603      	mov	r3, r0
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e01b      	b.n	8002770 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002746:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	689a      	ldr	r2, [r3, #8]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002756:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0201 	orr.w	r2, r2, #1
 8002766:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 fc63 	bl	8003034 <UART_CheckIdleState>
 800276e:	4603      	mov	r3, r0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08a      	sub	sp, #40	@ 0x28
 800277c:	af02      	add	r7, sp, #8
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	603b      	str	r3, [r7, #0]
 8002784:	4613      	mov	r3, r2
 8002786:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800278e:	2b20      	cmp	r3, #32
 8002790:	d17b      	bne.n	800288a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d002      	beq.n	800279e <HAL_UART_Transmit+0x26>
 8002798:	88fb      	ldrh	r3, [r7, #6]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e074      	b.n	800288c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2221      	movs	r2, #33	@ 0x21
 80027ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027b2:	f7fe fcd7 	bl	8001164 <HAL_GetTick>
 80027b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	88fa      	ldrh	r2, [r7, #6]
 80027bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	88fa      	ldrh	r2, [r7, #6]
 80027c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027d0:	d108      	bne.n	80027e4 <HAL_UART_Transmit+0x6c>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d104      	bne.n	80027e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	61bb      	str	r3, [r7, #24]
 80027e2:	e003      	b.n	80027ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027e8:	2300      	movs	r3, #0
 80027ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80027ec:	e030      	b.n	8002850 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	2200      	movs	r2, #0
 80027f6:	2180      	movs	r1, #128	@ 0x80
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f000 fcc5 	bl	8003188 <UART_WaitOnFlagUntilTimeout>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d005      	beq.n	8002810 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2220      	movs	r2, #32
 8002808:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e03d      	b.n	800288c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10b      	bne.n	800282e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	881b      	ldrh	r3, [r3, #0]
 800281a:	461a      	mov	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002824:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	3302      	adds	r3, #2
 800282a:	61bb      	str	r3, [r7, #24]
 800282c:	e007      	b.n	800283e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	781a      	ldrb	r2, [r3, #0]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	3301      	adds	r3, #1
 800283c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002844:	b29b      	uxth	r3, r3
 8002846:	3b01      	subs	r3, #1
 8002848:	b29a      	uxth	r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002856:	b29b      	uxth	r3, r3
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1c8      	bne.n	80027ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	9300      	str	r3, [sp, #0]
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	2200      	movs	r2, #0
 8002864:	2140      	movs	r1, #64	@ 0x40
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f000 fc8e 	bl	8003188 <UART_WaitOnFlagUntilTimeout>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d005      	beq.n	800287e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2220      	movs	r2, #32
 8002876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e006      	b.n	800288c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2220      	movs	r2, #32
 8002882:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002886:	2300      	movs	r3, #0
 8002888:	e000      	b.n	800288c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800288a:	2302      	movs	r3, #2
  }
}
 800288c:	4618      	mov	r0, r3
 800288e:	3720      	adds	r7, #32
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b08a      	sub	sp, #40	@ 0x28
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	4613      	mov	r3, r2
 80028a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028a8:	2b20      	cmp	r3, #32
 80028aa:	d137      	bne.n	800291c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d002      	beq.n	80028b8 <HAL_UART_Receive_IT+0x24>
 80028b2:	88fb      	ldrh	r3, [r7, #6]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d101      	bne.n	80028bc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e030      	b.n	800291e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a18      	ldr	r2, [pc, #96]	@ (8002928 <HAL_UART_Receive_IT+0x94>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d01f      	beq.n	800290c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d018      	beq.n	800290c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	e853 3f00 	ldrex	r3, [r3]
 80028e6:	613b      	str	r3, [r7, #16]
   return(result);
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80028ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	461a      	mov	r2, r3
 80028f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f8:	623b      	str	r3, [r7, #32]
 80028fa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028fc:	69f9      	ldr	r1, [r7, #28]
 80028fe:	6a3a      	ldr	r2, [r7, #32]
 8002900:	e841 2300 	strex	r3, r2, [r1]
 8002904:	61bb      	str	r3, [r7, #24]
   return(result);
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1e6      	bne.n	80028da <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800290c:	88fb      	ldrh	r3, [r7, #6]
 800290e:	461a      	mov	r2, r3
 8002910:	68b9      	ldr	r1, [r7, #8]
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f000 fca6 	bl	8003264 <UART_Start_Receive_IT>
 8002918:	4603      	mov	r3, r0
 800291a:	e000      	b.n	800291e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800291c:	2302      	movs	r3, #2
  }
}
 800291e:	4618      	mov	r0, r3
 8002920:	3728      	adds	r7, #40	@ 0x28
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40008000 	.word	0x40008000

0800292c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	460b      	mov	r3, r1
 800294a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800295c:	b08c      	sub	sp, #48	@ 0x30
 800295e:	af00      	add	r7, sp, #0
 8002960:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002962:	2300      	movs	r3, #0
 8002964:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	431a      	orrs	r2, r3
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	431a      	orrs	r2, r3
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	69db      	ldr	r3, [r3, #28]
 800297c:	4313      	orrs	r3, r2
 800297e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	4bab      	ldr	r3, [pc, #684]	@ (8002c34 <UART_SetConfig+0x2dc>)
 8002988:	4013      	ands	r3, r2
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	6812      	ldr	r2, [r2, #0]
 800298e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002990:	430b      	orrs	r3, r1
 8002992:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	68da      	ldr	r2, [r3, #12]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4aa0      	ldr	r2, [pc, #640]	@ (8002c38 <UART_SetConfig+0x2e0>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d004      	beq.n	80029c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029c0:	4313      	orrs	r3, r2
 80029c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80029ce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80029d8:	430b      	orrs	r3, r1
 80029da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e2:	f023 010f 	bic.w	r1, r3, #15
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	430a      	orrs	r2, r1
 80029f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a91      	ldr	r2, [pc, #580]	@ (8002c3c <UART_SetConfig+0x2e4>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d125      	bne.n	8002a48 <UART_SetConfig+0xf0>
 80029fc:	4b90      	ldr	r3, [pc, #576]	@ (8002c40 <UART_SetConfig+0x2e8>)
 80029fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a02:	f003 0303 	and.w	r3, r3, #3
 8002a06:	2b03      	cmp	r3, #3
 8002a08:	d81a      	bhi.n	8002a40 <UART_SetConfig+0xe8>
 8002a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8002a10 <UART_SetConfig+0xb8>)
 8002a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a10:	08002a21 	.word	0x08002a21
 8002a14:	08002a31 	.word	0x08002a31
 8002a18:	08002a29 	.word	0x08002a29
 8002a1c:	08002a39 	.word	0x08002a39
 8002a20:	2301      	movs	r3, #1
 8002a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a26:	e0d6      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002a28:	2302      	movs	r3, #2
 8002a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a2e:	e0d2      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002a30:	2304      	movs	r3, #4
 8002a32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a36:	e0ce      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002a38:	2308      	movs	r3, #8
 8002a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a3e:	e0ca      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002a40:	2310      	movs	r3, #16
 8002a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a46:	e0c6      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a7d      	ldr	r2, [pc, #500]	@ (8002c44 <UART_SetConfig+0x2ec>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d138      	bne.n	8002ac4 <UART_SetConfig+0x16c>
 8002a52:	4b7b      	ldr	r3, [pc, #492]	@ (8002c40 <UART_SetConfig+0x2e8>)
 8002a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a58:	f003 030c 	and.w	r3, r3, #12
 8002a5c:	2b0c      	cmp	r3, #12
 8002a5e:	d82d      	bhi.n	8002abc <UART_SetConfig+0x164>
 8002a60:	a201      	add	r2, pc, #4	@ (adr r2, 8002a68 <UART_SetConfig+0x110>)
 8002a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a66:	bf00      	nop
 8002a68:	08002a9d 	.word	0x08002a9d
 8002a6c:	08002abd 	.word	0x08002abd
 8002a70:	08002abd 	.word	0x08002abd
 8002a74:	08002abd 	.word	0x08002abd
 8002a78:	08002aad 	.word	0x08002aad
 8002a7c:	08002abd 	.word	0x08002abd
 8002a80:	08002abd 	.word	0x08002abd
 8002a84:	08002abd 	.word	0x08002abd
 8002a88:	08002aa5 	.word	0x08002aa5
 8002a8c:	08002abd 	.word	0x08002abd
 8002a90:	08002abd 	.word	0x08002abd
 8002a94:	08002abd 	.word	0x08002abd
 8002a98:	08002ab5 	.word	0x08002ab5
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aa2:	e098      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aaa:	e094      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002aac:	2304      	movs	r3, #4
 8002aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ab2:	e090      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002ab4:	2308      	movs	r3, #8
 8002ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aba:	e08c      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002abc:	2310      	movs	r3, #16
 8002abe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ac2:	e088      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a5f      	ldr	r2, [pc, #380]	@ (8002c48 <UART_SetConfig+0x2f0>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d125      	bne.n	8002b1a <UART_SetConfig+0x1c2>
 8002ace:	4b5c      	ldr	r3, [pc, #368]	@ (8002c40 <UART_SetConfig+0x2e8>)
 8002ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ad4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002ad8:	2b30      	cmp	r3, #48	@ 0x30
 8002ada:	d016      	beq.n	8002b0a <UART_SetConfig+0x1b2>
 8002adc:	2b30      	cmp	r3, #48	@ 0x30
 8002ade:	d818      	bhi.n	8002b12 <UART_SetConfig+0x1ba>
 8002ae0:	2b20      	cmp	r3, #32
 8002ae2:	d00a      	beq.n	8002afa <UART_SetConfig+0x1a2>
 8002ae4:	2b20      	cmp	r3, #32
 8002ae6:	d814      	bhi.n	8002b12 <UART_SetConfig+0x1ba>
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d002      	beq.n	8002af2 <UART_SetConfig+0x19a>
 8002aec:	2b10      	cmp	r3, #16
 8002aee:	d008      	beq.n	8002b02 <UART_SetConfig+0x1aa>
 8002af0:	e00f      	b.n	8002b12 <UART_SetConfig+0x1ba>
 8002af2:	2300      	movs	r3, #0
 8002af4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002af8:	e06d      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002afa:	2302      	movs	r3, #2
 8002afc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b00:	e069      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002b02:	2304      	movs	r3, #4
 8002b04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b08:	e065      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002b0a:	2308      	movs	r3, #8
 8002b0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b10:	e061      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002b12:	2310      	movs	r3, #16
 8002b14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b18:	e05d      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a4b      	ldr	r2, [pc, #300]	@ (8002c4c <UART_SetConfig+0x2f4>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d125      	bne.n	8002b70 <UART_SetConfig+0x218>
 8002b24:	4b46      	ldr	r3, [pc, #280]	@ (8002c40 <UART_SetConfig+0x2e8>)
 8002b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b2a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002b2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b30:	d016      	beq.n	8002b60 <UART_SetConfig+0x208>
 8002b32:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b34:	d818      	bhi.n	8002b68 <UART_SetConfig+0x210>
 8002b36:	2b80      	cmp	r3, #128	@ 0x80
 8002b38:	d00a      	beq.n	8002b50 <UART_SetConfig+0x1f8>
 8002b3a:	2b80      	cmp	r3, #128	@ 0x80
 8002b3c:	d814      	bhi.n	8002b68 <UART_SetConfig+0x210>
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d002      	beq.n	8002b48 <UART_SetConfig+0x1f0>
 8002b42:	2b40      	cmp	r3, #64	@ 0x40
 8002b44:	d008      	beq.n	8002b58 <UART_SetConfig+0x200>
 8002b46:	e00f      	b.n	8002b68 <UART_SetConfig+0x210>
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b4e:	e042      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002b50:	2302      	movs	r3, #2
 8002b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b56:	e03e      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002b58:	2304      	movs	r3, #4
 8002b5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b5e:	e03a      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002b60:	2308      	movs	r3, #8
 8002b62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b66:	e036      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002b68:	2310      	movs	r3, #16
 8002b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b6e:	e032      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a30      	ldr	r2, [pc, #192]	@ (8002c38 <UART_SetConfig+0x2e0>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d12a      	bne.n	8002bd0 <UART_SetConfig+0x278>
 8002b7a:	4b31      	ldr	r3, [pc, #196]	@ (8002c40 <UART_SetConfig+0x2e8>)
 8002b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b80:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b84:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002b88:	d01a      	beq.n	8002bc0 <UART_SetConfig+0x268>
 8002b8a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002b8e:	d81b      	bhi.n	8002bc8 <UART_SetConfig+0x270>
 8002b90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b94:	d00c      	beq.n	8002bb0 <UART_SetConfig+0x258>
 8002b96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b9a:	d815      	bhi.n	8002bc8 <UART_SetConfig+0x270>
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <UART_SetConfig+0x250>
 8002ba0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ba4:	d008      	beq.n	8002bb8 <UART_SetConfig+0x260>
 8002ba6:	e00f      	b.n	8002bc8 <UART_SetConfig+0x270>
 8002ba8:	2300      	movs	r3, #0
 8002baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bae:	e012      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002bb0:	2302      	movs	r3, #2
 8002bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bb6:	e00e      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002bb8:	2304      	movs	r3, #4
 8002bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bbe:	e00a      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002bc0:	2308      	movs	r3, #8
 8002bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bc6:	e006      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002bc8:	2310      	movs	r3, #16
 8002bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bce:	e002      	b.n	8002bd6 <UART_SetConfig+0x27e>
 8002bd0:	2310      	movs	r3, #16
 8002bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a17      	ldr	r2, [pc, #92]	@ (8002c38 <UART_SetConfig+0x2e0>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	f040 80a8 	bne.w	8002d32 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002be2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002be6:	2b08      	cmp	r3, #8
 8002be8:	d834      	bhi.n	8002c54 <UART_SetConfig+0x2fc>
 8002bea:	a201      	add	r2, pc, #4	@ (adr r2, 8002bf0 <UART_SetConfig+0x298>)
 8002bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf0:	08002c15 	.word	0x08002c15
 8002bf4:	08002c55 	.word	0x08002c55
 8002bf8:	08002c1d 	.word	0x08002c1d
 8002bfc:	08002c55 	.word	0x08002c55
 8002c00:	08002c23 	.word	0x08002c23
 8002c04:	08002c55 	.word	0x08002c55
 8002c08:	08002c55 	.word	0x08002c55
 8002c0c:	08002c55 	.word	0x08002c55
 8002c10:	08002c2b 	.word	0x08002c2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c14:	f7ff fafe 	bl	8002214 <HAL_RCC_GetPCLK1Freq>
 8002c18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c1a:	e021      	b.n	8002c60 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c50 <UART_SetConfig+0x2f8>)
 8002c1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002c20:	e01e      	b.n	8002c60 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c22:	f7ff fa89 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 8002c26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c28:	e01a      	b.n	8002c60 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002c30:	e016      	b.n	8002c60 <UART_SetConfig+0x308>
 8002c32:	bf00      	nop
 8002c34:	cfff69f3 	.word	0xcfff69f3
 8002c38:	40008000 	.word	0x40008000
 8002c3c:	40013800 	.word	0x40013800
 8002c40:	40021000 	.word	0x40021000
 8002c44:	40004400 	.word	0x40004400
 8002c48:	40004800 	.word	0x40004800
 8002c4c:	40004c00 	.word	0x40004c00
 8002c50:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002c54:	2300      	movs	r3, #0
 8002c56:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002c5e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	f000 812a 	beq.w	8002ebc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6c:	4a9e      	ldr	r2, [pc, #632]	@ (8002ee8 <UART_SetConfig+0x590>)
 8002c6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c72:	461a      	mov	r2, r3
 8002c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c76:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c7a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	4413      	add	r3, r2
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d305      	bcc.n	8002c98 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002c92:	69ba      	ldr	r2, [r7, #24]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d903      	bls.n	8002ca0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002c9e:	e10d      	b.n	8002ebc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	60fa      	str	r2, [r7, #12]
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cac:	4a8e      	ldr	r2, [pc, #568]	@ (8002ee8 <UART_SetConfig+0x590>)
 8002cae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	603b      	str	r3, [r7, #0]
 8002cb8:	607a      	str	r2, [r7, #4]
 8002cba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cbe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002cc2:	f7fd fafd 	bl	80002c0 <__aeabi_uldivmod>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	4610      	mov	r0, r2
 8002ccc:	4619      	mov	r1, r3
 8002cce:	f04f 0200 	mov.w	r2, #0
 8002cd2:	f04f 0300 	mov.w	r3, #0
 8002cd6:	020b      	lsls	r3, r1, #8
 8002cd8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002cdc:	0202      	lsls	r2, r0, #8
 8002cde:	6979      	ldr	r1, [r7, #20]
 8002ce0:	6849      	ldr	r1, [r1, #4]
 8002ce2:	0849      	lsrs	r1, r1, #1
 8002ce4:	2000      	movs	r0, #0
 8002ce6:	460c      	mov	r4, r1
 8002ce8:	4605      	mov	r5, r0
 8002cea:	eb12 0804 	adds.w	r8, r2, r4
 8002cee:	eb43 0905 	adc.w	r9, r3, r5
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	469a      	mov	sl, r3
 8002cfa:	4693      	mov	fp, r2
 8002cfc:	4652      	mov	r2, sl
 8002cfe:	465b      	mov	r3, fp
 8002d00:	4640      	mov	r0, r8
 8002d02:	4649      	mov	r1, r9
 8002d04:	f7fd fadc 	bl	80002c0 <__aeabi_uldivmod>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d10:	6a3b      	ldr	r3, [r7, #32]
 8002d12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d16:	d308      	bcc.n	8002d2a <UART_SetConfig+0x3d2>
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d1e:	d204      	bcs.n	8002d2a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6a3a      	ldr	r2, [r7, #32]
 8002d26:	60da      	str	r2, [r3, #12]
 8002d28:	e0c8      	b.n	8002ebc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002d30:	e0c4      	b.n	8002ebc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	69db      	ldr	r3, [r3, #28]
 8002d36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d3a:	d167      	bne.n	8002e0c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002d3c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002d40:	2b08      	cmp	r3, #8
 8002d42:	d828      	bhi.n	8002d96 <UART_SetConfig+0x43e>
 8002d44:	a201      	add	r2, pc, #4	@ (adr r2, 8002d4c <UART_SetConfig+0x3f4>)
 8002d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d4a:	bf00      	nop
 8002d4c:	08002d71 	.word	0x08002d71
 8002d50:	08002d79 	.word	0x08002d79
 8002d54:	08002d81 	.word	0x08002d81
 8002d58:	08002d97 	.word	0x08002d97
 8002d5c:	08002d87 	.word	0x08002d87
 8002d60:	08002d97 	.word	0x08002d97
 8002d64:	08002d97 	.word	0x08002d97
 8002d68:	08002d97 	.word	0x08002d97
 8002d6c:	08002d8f 	.word	0x08002d8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d70:	f7ff fa50 	bl	8002214 <HAL_RCC_GetPCLK1Freq>
 8002d74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d76:	e014      	b.n	8002da2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d78:	f7ff fa62 	bl	8002240 <HAL_RCC_GetPCLK2Freq>
 8002d7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d7e:	e010      	b.n	8002da2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d80:	4b5a      	ldr	r3, [pc, #360]	@ (8002eec <UART_SetConfig+0x594>)
 8002d82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002d84:	e00d      	b.n	8002da2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d86:	f7ff f9d7 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 8002d8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d8c:	e009      	b.n	8002da2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002d94:	e005      	b.n	8002da2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002d96:	2300      	movs	r3, #0
 8002d98:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002da0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 8089 	beq.w	8002ebc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dae:	4a4e      	ldr	r2, [pc, #312]	@ (8002ee8 <UART_SetConfig+0x590>)
 8002db0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002db4:	461a      	mov	r2, r3
 8002db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db8:	fbb3 f3f2 	udiv	r3, r3, r2
 8002dbc:	005a      	lsls	r2, r3, #1
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	085b      	lsrs	r3, r3, #1
 8002dc4:	441a      	add	r2, r3
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dd0:	6a3b      	ldr	r3, [r7, #32]
 8002dd2:	2b0f      	cmp	r3, #15
 8002dd4:	d916      	bls.n	8002e04 <UART_SetConfig+0x4ac>
 8002dd6:	6a3b      	ldr	r3, [r7, #32]
 8002dd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ddc:	d212      	bcs.n	8002e04 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002dde:	6a3b      	ldr	r3, [r7, #32]
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	f023 030f 	bic.w	r3, r3, #15
 8002de6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002de8:	6a3b      	ldr	r3, [r7, #32]
 8002dea:	085b      	lsrs	r3, r3, #1
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	8bfb      	ldrh	r3, [r7, #30]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	8bfa      	ldrh	r2, [r7, #30]
 8002e00:	60da      	str	r2, [r3, #12]
 8002e02:	e05b      	b.n	8002ebc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002e0a:	e057      	b.n	8002ebc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002e0c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002e10:	2b08      	cmp	r3, #8
 8002e12:	d828      	bhi.n	8002e66 <UART_SetConfig+0x50e>
 8002e14:	a201      	add	r2, pc, #4	@ (adr r2, 8002e1c <UART_SetConfig+0x4c4>)
 8002e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e1a:	bf00      	nop
 8002e1c:	08002e41 	.word	0x08002e41
 8002e20:	08002e49 	.word	0x08002e49
 8002e24:	08002e51 	.word	0x08002e51
 8002e28:	08002e67 	.word	0x08002e67
 8002e2c:	08002e57 	.word	0x08002e57
 8002e30:	08002e67 	.word	0x08002e67
 8002e34:	08002e67 	.word	0x08002e67
 8002e38:	08002e67 	.word	0x08002e67
 8002e3c:	08002e5f 	.word	0x08002e5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e40:	f7ff f9e8 	bl	8002214 <HAL_RCC_GetPCLK1Freq>
 8002e44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e46:	e014      	b.n	8002e72 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e48:	f7ff f9fa 	bl	8002240 <HAL_RCC_GetPCLK2Freq>
 8002e4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e4e:	e010      	b.n	8002e72 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e50:	4b26      	ldr	r3, [pc, #152]	@ (8002eec <UART_SetConfig+0x594>)
 8002e52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002e54:	e00d      	b.n	8002e72 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e56:	f7ff f96f 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 8002e5a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e5c:	e009      	b.n	8002e72 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002e64:	e005      	b.n	8002e72 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002e70:	bf00      	nop
    }

    if (pclk != 0U)
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d021      	beq.n	8002ebc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7c:	4a1a      	ldr	r2, [pc, #104]	@ (8002ee8 <UART_SetConfig+0x590>)
 8002e7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e82:	461a      	mov	r2, r3
 8002e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e86:	fbb3 f2f2 	udiv	r2, r3, r2
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	085b      	lsrs	r3, r3, #1
 8002e90:	441a      	add	r2, r3
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e9a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e9c:	6a3b      	ldr	r3, [r7, #32]
 8002e9e:	2b0f      	cmp	r3, #15
 8002ea0:	d909      	bls.n	8002eb6 <UART_SetConfig+0x55e>
 8002ea2:	6a3b      	ldr	r3, [r7, #32]
 8002ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ea8:	d205      	bcs.n	8002eb6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	60da      	str	r2, [r3, #12]
 8002eb4:	e002      	b.n	8002ebc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002ed8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3730      	adds	r7, #48	@ 0x30
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ee6:	bf00      	nop
 8002ee8:	08008388 	.word	0x08008388
 8002eec:	00f42400 	.word	0x00f42400

08002ef0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efc:	f003 0308 	and.w	r3, r3, #8
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00a      	beq.n	8002f1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00a      	beq.n	8002f3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d00a      	beq.n	8002f5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f62:	f003 0304 	and.w	r3, r3, #4
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00a      	beq.n	8002f80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f84:	f003 0310 	and.w	r3, r3, #16
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00a      	beq.n	8002fa2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa6:	f003 0320 	and.w	r3, r3, #32
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00a      	beq.n	8002fc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d01a      	beq.n	8003006 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fee:	d10a      	bne.n	8003006 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800300a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00a      	beq.n	8003028 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	430a      	orrs	r2, r1
 8003026:	605a      	str	r2, [r3, #4]
  }
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b098      	sub	sp, #96	@ 0x60
 8003038:	af02      	add	r7, sp, #8
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003044:	f7fe f88e 	bl	8001164 <HAL_GetTick>
 8003048:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0308 	and.w	r3, r3, #8
 8003054:	2b08      	cmp	r3, #8
 8003056:	d12f      	bne.n	80030b8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003058:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003060:	2200      	movs	r2, #0
 8003062:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 f88e 	bl	8003188 <UART_WaitOnFlagUntilTimeout>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d022      	beq.n	80030b8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800307a:	e853 3f00 	ldrex	r3, [r3]
 800307e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003082:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003086:	653b      	str	r3, [r7, #80]	@ 0x50
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	461a      	mov	r2, r3
 800308e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003090:	647b      	str	r3, [r7, #68]	@ 0x44
 8003092:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003094:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003096:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003098:	e841 2300 	strex	r3, r2, [r1]
 800309c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800309e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1e6      	bne.n	8003072 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2220      	movs	r2, #32
 80030a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e063      	b.n	8003180 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0304 	and.w	r3, r3, #4
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d149      	bne.n	800315a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030c6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030ce:	2200      	movs	r2, #0
 80030d0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f000 f857 	bl	8003188 <UART_WaitOnFlagUntilTimeout>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d03c      	beq.n	800315a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e8:	e853 3f00 	ldrex	r3, [r3]
 80030ec:	623b      	str	r3, [r7, #32]
   return(result);
 80030ee:	6a3b      	ldr	r3, [r7, #32]
 80030f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	461a      	mov	r2, r3
 80030fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8003100:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003102:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003104:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003106:	e841 2300 	strex	r3, r2, [r1]
 800310a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800310c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1e6      	bne.n	80030e0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	3308      	adds	r3, #8
 8003118:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	e853 3f00 	ldrex	r3, [r3]
 8003120:	60fb      	str	r3, [r7, #12]
   return(result);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f023 0301 	bic.w	r3, r3, #1
 8003128:	64bb      	str	r3, [r7, #72]	@ 0x48
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	3308      	adds	r3, #8
 8003130:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003132:	61fa      	str	r2, [r7, #28]
 8003134:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003136:	69b9      	ldr	r1, [r7, #24]
 8003138:	69fa      	ldr	r2, [r7, #28]
 800313a:	e841 2300 	strex	r3, r2, [r1]
 800313e:	617b      	str	r3, [r7, #20]
   return(result);
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1e5      	bne.n	8003112 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2220      	movs	r2, #32
 800314a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e012      	b.n	8003180 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2220      	movs	r2, #32
 800315e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2220      	movs	r2, #32
 8003166:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3758      	adds	r7, #88	@ 0x58
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	603b      	str	r3, [r7, #0]
 8003194:	4613      	mov	r3, r2
 8003196:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003198:	e04f      	b.n	800323a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031a0:	d04b      	beq.n	800323a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031a2:	f7fd ffdf 	bl	8001164 <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d302      	bcc.n	80031b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e04e      	b.n	800325a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0304 	and.w	r3, r3, #4
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d037      	beq.n	800323a <UART_WaitOnFlagUntilTimeout+0xb2>
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b80      	cmp	r3, #128	@ 0x80
 80031ce:	d034      	beq.n	800323a <UART_WaitOnFlagUntilTimeout+0xb2>
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	2b40      	cmp	r3, #64	@ 0x40
 80031d4:	d031      	beq.n	800323a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	69db      	ldr	r3, [r3, #28]
 80031dc:	f003 0308 	and.w	r3, r3, #8
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d110      	bne.n	8003206 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2208      	movs	r2, #8
 80031ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f000 f95b 	bl	80034a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2208      	movs	r2, #8
 80031f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e029      	b.n	800325a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003210:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003214:	d111      	bne.n	800323a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800321e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f000 f941 	bl	80034a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2220      	movs	r2, #32
 800322a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e00f      	b.n	800325a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	69da      	ldr	r2, [r3, #28]
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	4013      	ands	r3, r2
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	429a      	cmp	r2, r3
 8003248:	bf0c      	ite	eq
 800324a:	2301      	moveq	r3, #1
 800324c:	2300      	movne	r3, #0
 800324e:	b2db      	uxtb	r3, r3
 8003250:	461a      	mov	r2, r3
 8003252:	79fb      	ldrb	r3, [r7, #7]
 8003254:	429a      	cmp	r2, r3
 8003256:	d0a0      	beq.n	800319a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
	...

08003264 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003264:	b480      	push	{r7}
 8003266:	b0a3      	sub	sp, #140	@ 0x8c
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	4613      	mov	r3, r2
 8003270:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	68ba      	ldr	r2, [r7, #8]
 8003276:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	88fa      	ldrh	r2, [r7, #6]
 800327c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	88fa      	ldrh	r2, [r7, #6]
 8003284:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003296:	d10e      	bne.n	80032b6 <UART_Start_Receive_IT+0x52>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d105      	bne.n	80032ac <UART_Start_Receive_IT+0x48>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80032a6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80032aa:	e02d      	b.n	8003308 <UART_Start_Receive_IT+0xa4>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	22ff      	movs	r2, #255	@ 0xff
 80032b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80032b4:	e028      	b.n	8003308 <UART_Start_Receive_IT+0xa4>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d10d      	bne.n	80032da <UART_Start_Receive_IT+0x76>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d104      	bne.n	80032d0 <UART_Start_Receive_IT+0x6c>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	22ff      	movs	r2, #255	@ 0xff
 80032ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80032ce:	e01b      	b.n	8003308 <UART_Start_Receive_IT+0xa4>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	227f      	movs	r2, #127	@ 0x7f
 80032d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80032d8:	e016      	b.n	8003308 <UART_Start_Receive_IT+0xa4>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032e2:	d10d      	bne.n	8003300 <UART_Start_Receive_IT+0x9c>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	691b      	ldr	r3, [r3, #16]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d104      	bne.n	80032f6 <UART_Start_Receive_IT+0x92>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	227f      	movs	r2, #127	@ 0x7f
 80032f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80032f4:	e008      	b.n	8003308 <UART_Start_Receive_IT+0xa4>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	223f      	movs	r2, #63	@ 0x3f
 80032fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80032fe:	e003      	b.n	8003308 <UART_Start_Receive_IT+0xa4>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2200      	movs	r2, #0
 800330c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2222      	movs	r2, #34	@ 0x22
 8003314:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	3308      	adds	r3, #8
 800331e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003320:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003322:	e853 3f00 	ldrex	r3, [r3]
 8003326:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8003328:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800332a:	f043 0301 	orr.w	r3, r3, #1
 800332e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	3308      	adds	r3, #8
 8003338:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800333c:	673a      	str	r2, [r7, #112]	@ 0x70
 800333e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003340:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003342:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003344:	e841 2300 	strex	r3, r2, [r1]
 8003348:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800334a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1e3      	bne.n	8003318 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003354:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003358:	d14f      	bne.n	80033fa <UART_Start_Receive_IT+0x196>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003360:	88fa      	ldrh	r2, [r7, #6]
 8003362:	429a      	cmp	r2, r3
 8003364:	d349      	bcc.n	80033fa <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800336e:	d107      	bne.n	8003380 <UART_Start_Receive_IT+0x11c>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	691b      	ldr	r3, [r3, #16]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d103      	bne.n	8003380 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	4a47      	ldr	r2, [pc, #284]	@ (8003498 <UART_Start_Receive_IT+0x234>)
 800337c:	675a      	str	r2, [r3, #116]	@ 0x74
 800337e:	e002      	b.n	8003386 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4a46      	ldr	r2, [pc, #280]	@ (800349c <UART_Start_Receive_IT+0x238>)
 8003384:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d01a      	beq.n	80033c4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003394:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003396:	e853 3f00 	ldrex	r3, [r3]
 800339a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800339c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800339e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	461a      	mov	r2, r3
 80033ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80033b2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033b4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80033b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80033b8:	e841 2300 	strex	r3, r2, [r1]
 80033bc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80033be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1e4      	bne.n	800338e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	3308      	adds	r3, #8
 80033ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033ce:	e853 3f00 	ldrex	r3, [r3]
 80033d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	3308      	adds	r3, #8
 80033e2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80033e4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80033e6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80033ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033ec:	e841 2300 	strex	r3, r2, [r1]
 80033f0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80033f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d1e5      	bne.n	80033c4 <UART_Start_Receive_IT+0x160>
 80033f8:	e046      	b.n	8003488 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003402:	d107      	bne.n	8003414 <UART_Start_Receive_IT+0x1b0>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d103      	bne.n	8003414 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	4a24      	ldr	r2, [pc, #144]	@ (80034a0 <UART_Start_Receive_IT+0x23c>)
 8003410:	675a      	str	r2, [r3, #116]	@ 0x74
 8003412:	e002      	b.n	800341a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	4a23      	ldr	r2, [pc, #140]	@ (80034a4 <UART_Start_Receive_IT+0x240>)
 8003418:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d019      	beq.n	8003456 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800342a:	e853 3f00 	ldrex	r3, [r3]
 800342e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003432:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003436:	677b      	str	r3, [r7, #116]	@ 0x74
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	461a      	mov	r2, r3
 800343e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003440:	637b      	str	r3, [r7, #52]	@ 0x34
 8003442:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003444:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003446:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003448:	e841 2300 	strex	r3, r2, [r1]
 800344c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800344e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003450:	2b00      	cmp	r3, #0
 8003452:	d1e6      	bne.n	8003422 <UART_Start_Receive_IT+0x1be>
 8003454:	e018      	b.n	8003488 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	e853 3f00 	ldrex	r3, [r3]
 8003462:	613b      	str	r3, [r7, #16]
   return(result);
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	f043 0320 	orr.w	r3, r3, #32
 800346a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	461a      	mov	r2, r3
 8003472:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003474:	623b      	str	r3, [r7, #32]
 8003476:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003478:	69f9      	ldr	r1, [r7, #28]
 800347a:	6a3a      	ldr	r2, [r7, #32]
 800347c:	e841 2300 	strex	r3, r2, [r1]
 8003480:	61bb      	str	r3, [r7, #24]
   return(result);
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1e6      	bne.n	8003456 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	378c      	adds	r7, #140	@ 0x8c
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	08003c49 	.word	0x08003c49
 800349c:	080038e5 	.word	0x080038e5
 80034a0:	0800372d 	.word	0x0800372d
 80034a4:	08003575 	.word	0x08003575

080034a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b095      	sub	sp, #84	@ 0x54
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034b8:	e853 3f00 	ldrex	r3, [r3]
 80034bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80034be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	461a      	mov	r2, r3
 80034cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80034d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80034d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034d6:	e841 2300 	strex	r3, r2, [r1]
 80034da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1e6      	bne.n	80034b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	3308      	adds	r3, #8
 80034e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ea:	6a3b      	ldr	r3, [r7, #32]
 80034ec:	e853 3f00 	ldrex	r3, [r3]
 80034f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034f8:	f023 0301 	bic.w	r3, r3, #1
 80034fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	3308      	adds	r3, #8
 8003504:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003506:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003508:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800350a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800350c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800350e:	e841 2300 	strex	r3, r2, [r1]
 8003512:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1e3      	bne.n	80034e2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800351e:	2b01      	cmp	r3, #1
 8003520:	d118      	bne.n	8003554 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	e853 3f00 	ldrex	r3, [r3]
 800352e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	f023 0310 	bic.w	r3, r3, #16
 8003536:	647b      	str	r3, [r7, #68]	@ 0x44
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	461a      	mov	r2, r3
 800353e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003540:	61bb      	str	r3, [r7, #24]
 8003542:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003544:	6979      	ldr	r1, [r7, #20]
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	e841 2300 	strex	r3, r2, [r1]
 800354c:	613b      	str	r3, [r7, #16]
   return(result);
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1e6      	bne.n	8003522 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2220      	movs	r2, #32
 8003558:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003568:	bf00      	nop
 800356a:	3754      	adds	r7, #84	@ 0x54
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b09c      	sub	sp, #112	@ 0x70
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003582:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800358c:	2b22      	cmp	r3, #34	@ 0x22
 800358e:	f040 80be 	bne.w	800370e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003598:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800359c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80035a0:	b2d9      	uxtb	r1, r3
 80035a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80035a6:	b2da      	uxtb	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ac:	400a      	ands	r2, r1
 80035ae:	b2d2      	uxtb	r2, r2
 80035b0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b6:	1c5a      	adds	r2, r3, #1
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	3b01      	subs	r3, #1
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f040 80a1 	bne.w	800371e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035e4:	e853 3f00 	ldrex	r3, [r3]
 80035e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80035ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	461a      	mov	r2, r3
 80035f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80035fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003600:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003602:	e841 2300 	strex	r3, r2, [r1]
 8003606:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003608:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1e6      	bne.n	80035dc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	3308      	adds	r3, #8
 8003614:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003618:	e853 3f00 	ldrex	r3, [r3]
 800361c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800361e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003620:	f023 0301 	bic.w	r3, r3, #1
 8003624:	667b      	str	r3, [r7, #100]	@ 0x64
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	3308      	adds	r3, #8
 800362c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800362e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003630:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003632:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003634:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003636:	e841 2300 	strex	r3, r2, [r1]
 800363a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800363c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1e5      	bne.n	800360e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2220      	movs	r2, #32
 8003646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a33      	ldr	r2, [pc, #204]	@ (8003728 <UART_RxISR_8BIT+0x1b4>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d01f      	beq.n	80036a0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d018      	beq.n	80036a0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003676:	e853 3f00 	ldrex	r3, [r3]
 800367a:	623b      	str	r3, [r7, #32]
   return(result);
 800367c:	6a3b      	ldr	r3, [r7, #32]
 800367e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003682:	663b      	str	r3, [r7, #96]	@ 0x60
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	461a      	mov	r2, r3
 800368a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800368c:	633b      	str	r3, [r7, #48]	@ 0x30
 800368e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003690:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003694:	e841 2300 	strex	r3, r2, [r1]
 8003698:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800369a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800369c:	2b00      	cmp	r3, #0
 800369e:	d1e6      	bne.n	800366e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d12e      	bne.n	8003706 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2200      	movs	r2, #0
 80036ac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	e853 3f00 	ldrex	r3, [r3]
 80036ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f023 0310 	bic.w	r3, r3, #16
 80036c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	461a      	mov	r2, r3
 80036ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036cc:	61fb      	str	r3, [r7, #28]
 80036ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d0:	69b9      	ldr	r1, [r7, #24]
 80036d2:	69fa      	ldr	r2, [r7, #28]
 80036d4:	e841 2300 	strex	r3, r2, [r1]
 80036d8:	617b      	str	r3, [r7, #20]
   return(result);
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1e6      	bne.n	80036ae <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	f003 0310 	and.w	r3, r3, #16
 80036ea:	2b10      	cmp	r3, #16
 80036ec:	d103      	bne.n	80036f6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2210      	movs	r2, #16
 80036f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80036fc:	4619      	mov	r1, r3
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f7ff f91e 	bl	8002940 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003704:	e00b      	b.n	800371e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7fd f89c 	bl	8000844 <HAL_UART_RxCpltCallback>
}
 800370c:	e007      	b.n	800371e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	699a      	ldr	r2, [r3, #24]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f042 0208 	orr.w	r2, r2, #8
 800371c:	619a      	str	r2, [r3, #24]
}
 800371e:	bf00      	nop
 8003720:	3770      	adds	r7, #112	@ 0x70
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	40008000 	.word	0x40008000

0800372c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b09c      	sub	sp, #112	@ 0x70
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800373a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003744:	2b22      	cmp	r3, #34	@ 0x22
 8003746:	f040 80be 	bne.w	80038c6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003750:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003758:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800375a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800375e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003762:	4013      	ands	r3, r2
 8003764:	b29a      	uxth	r2, r3
 8003766:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003768:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376e:	1c9a      	adds	r2, r3, #2
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800377a:	b29b      	uxth	r3, r3
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800378c:	b29b      	uxth	r3, r3
 800378e:	2b00      	cmp	r3, #0
 8003790:	f040 80a1 	bne.w	80038d6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800379a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800379c:	e853 3f00 	ldrex	r3, [r3]
 80037a0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80037a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	461a      	mov	r2, r3
 80037b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80037b4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80037b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80037ba:	e841 2300 	strex	r3, r2, [r1]
 80037be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80037c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1e6      	bne.n	8003794 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	3308      	adds	r3, #8
 80037cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d0:	e853 3f00 	ldrex	r3, [r3]
 80037d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80037d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037d8:	f023 0301 	bic.w	r3, r3, #1
 80037dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	3308      	adds	r3, #8
 80037e4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80037e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80037e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80037ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80037ee:	e841 2300 	strex	r3, r2, [r1]
 80037f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80037f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1e5      	bne.n	80037c6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2220      	movs	r2, #32
 80037fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a33      	ldr	r2, [pc, #204]	@ (80038e0 <UART_RxISR_16BIT+0x1b4>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d01f      	beq.n	8003858 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d018      	beq.n	8003858 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800382c:	6a3b      	ldr	r3, [r7, #32]
 800382e:	e853 3f00 	ldrex	r3, [r3]
 8003832:	61fb      	str	r3, [r7, #28]
   return(result);
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800383a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	461a      	mov	r2, r3
 8003842:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003844:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003846:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003848:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800384a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800384c:	e841 2300 	strex	r3, r2, [r1]
 8003850:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1e6      	bne.n	8003826 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800385c:	2b01      	cmp	r3, #1
 800385e:	d12e      	bne.n	80038be <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	e853 3f00 	ldrex	r3, [r3]
 8003872:	60bb      	str	r3, [r7, #8]
   return(result);
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	f023 0310 	bic.w	r3, r3, #16
 800387a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	461a      	mov	r2, r3
 8003882:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003884:	61bb      	str	r3, [r7, #24]
 8003886:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003888:	6979      	ldr	r1, [r7, #20]
 800388a:	69ba      	ldr	r2, [r7, #24]
 800388c:	e841 2300 	strex	r3, r2, [r1]
 8003890:	613b      	str	r3, [r7, #16]
   return(result);
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1e6      	bne.n	8003866 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	f003 0310 	and.w	r3, r3, #16
 80038a2:	2b10      	cmp	r3, #16
 80038a4:	d103      	bne.n	80038ae <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2210      	movs	r2, #16
 80038ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80038b4:	4619      	mov	r1, r3
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7ff f842 	bl	8002940 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80038bc:	e00b      	b.n	80038d6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f7fc ffc0 	bl	8000844 <HAL_UART_RxCpltCallback>
}
 80038c4:	e007      	b.n	80038d6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	699a      	ldr	r2, [r3, #24]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f042 0208 	orr.w	r2, r2, #8
 80038d4:	619a      	str	r2, [r3, #24]
}
 80038d6:	bf00      	nop
 80038d8:	3770      	adds	r7, #112	@ 0x70
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	40008000 	.word	0x40008000

080038e4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b0ac      	sub	sp, #176	@ 0xb0
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80038f2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800391a:	2b22      	cmp	r3, #34	@ 0x22
 800391c:	f040 8183 	bne.w	8003c26 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003926:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800392a:	e126      	b.n	8003b7a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003932:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003936:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800393a:	b2d9      	uxtb	r1, r3
 800393c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8003940:	b2da      	uxtb	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003946:	400a      	ands	r2, r1
 8003948:	b2d2      	uxtb	r2, r2
 800394a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003950:	1c5a      	adds	r2, r3, #1
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800395c:	b29b      	uxth	r3, r3
 800395e:	3b01      	subs	r3, #1
 8003960:	b29a      	uxth	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003972:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	2b00      	cmp	r3, #0
 800397c:	d053      	beq.n	8003a26 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800397e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	2b00      	cmp	r3, #0
 8003988:	d011      	beq.n	80039ae <UART_RxISR_8BIT_FIFOEN+0xca>
 800398a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800398e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00b      	beq.n	80039ae <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2201      	movs	r2, #1
 800399c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039a4:	f043 0201 	orr.w	r2, r3, #1
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d011      	beq.n	80039de <UART_RxISR_8BIT_FIFOEN+0xfa>
 80039ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00b      	beq.n	80039de <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2202      	movs	r2, #2
 80039cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039d4:	f043 0204 	orr.w	r2, r3, #4
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039e2:	f003 0304 	and.w	r3, r3, #4
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d011      	beq.n	8003a0e <UART_RxISR_8BIT_FIFOEN+0x12a>
 80039ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00b      	beq.n	8003a0e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2204      	movs	r2, #4
 80039fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a04:	f043 0202 	orr.w	r2, r3, #2
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d006      	beq.n	8003a26 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f7fe ff87 	bl	800292c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f040 80a3 	bne.w	8003b7a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a3c:	e853 3f00 	ldrex	r3, [r3]
 8003a40:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8003a42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	461a      	mov	r2, r3
 8003a52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003a58:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a5a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8003a5c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003a5e:	e841 2300 	strex	r3, r2, [r1]
 8003a62:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8003a64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1e4      	bne.n	8003a34 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	3308      	adds	r3, #8
 8003a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a74:	e853 3f00 	ldrex	r3, [r3]
 8003a78:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8003a7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a80:	f023 0301 	bic.w	r3, r3, #1
 8003a84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	3308      	adds	r3, #8
 8003a8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003a92:	66ba      	str	r2, [r7, #104]	@ 0x68
 8003a94:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a96:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003a98:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003a9a:	e841 2300 	strex	r3, r2, [r1]
 8003a9e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8003aa0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1e1      	bne.n	8003a6a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2220      	movs	r2, #32
 8003aaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a60      	ldr	r2, [pc, #384]	@ (8003c40 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d021      	beq.n	8003b08 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d01a      	beq.n	8003b08 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ada:	e853 3f00 	ldrex	r3, [r3]
 8003ade:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003ae0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ae2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003ae6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	461a      	mov	r2, r3
 8003af0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003af4:	657b      	str	r3, [r7, #84]	@ 0x54
 8003af6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003af8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003afa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003afc:	e841 2300 	strex	r3, r2, [r1]
 8003b00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003b02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1e4      	bne.n	8003ad2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d130      	bne.n	8003b72 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b1e:	e853 3f00 	ldrex	r3, [r3]
 8003b22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b26:	f023 0310 	bic.w	r3, r3, #16
 8003b2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	461a      	mov	r2, r3
 8003b34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b38:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b3a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b40:	e841 2300 	strex	r3, r2, [r1]
 8003b44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d1e4      	bne.n	8003b16 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	f003 0310 	and.w	r3, r3, #16
 8003b56:	2b10      	cmp	r3, #16
 8003b58:	d103      	bne.n	8003b62 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2210      	movs	r2, #16
 8003b60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003b68:	4619      	mov	r1, r3
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f7fe fee8 	bl	8002940 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8003b70:	e00e      	b.n	8003b90 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fc fe66 	bl	8000844 <HAL_UART_RxCpltCallback>
        break;
 8003b78:	e00a      	b.n	8003b90 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003b7a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d006      	beq.n	8003b90 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8003b82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b86:	f003 0320 	and.w	r3, r3, #32
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f47f aece 	bne.w	800392c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003b96:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8003b9a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d049      	beq.n	8003c36 <UART_RxISR_8BIT_FIFOEN+0x352>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003ba8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d242      	bcs.n	8003c36 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	3308      	adds	r3, #8
 8003bb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb8:	6a3b      	ldr	r3, [r7, #32]
 8003bba:	e853 3f00 	ldrex	r3, [r3]
 8003bbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bc6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	3308      	adds	r3, #8
 8003bd0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8003bd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bdc:	e841 2300 	strex	r3, r2, [r1]
 8003be0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1e3      	bne.n	8003bb0 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a16      	ldr	r2, [pc, #88]	@ (8003c44 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8003bec:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	e853 3f00 	ldrex	r3, [r3]
 8003bfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	f043 0320 	orr.w	r3, r3, #32
 8003c02:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003c10:	61bb      	str	r3, [r7, #24]
 8003c12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c14:	6979      	ldr	r1, [r7, #20]
 8003c16:	69ba      	ldr	r2, [r7, #24]
 8003c18:	e841 2300 	strex	r3, r2, [r1]
 8003c1c:	613b      	str	r3, [r7, #16]
   return(result);
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1e4      	bne.n	8003bee <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003c24:	e007      	b.n	8003c36 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	699a      	ldr	r2, [r3, #24]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f042 0208 	orr.w	r2, r2, #8
 8003c34:	619a      	str	r2, [r3, #24]
}
 8003c36:	bf00      	nop
 8003c38:	37b0      	adds	r7, #176	@ 0xb0
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	40008000 	.word	0x40008000
 8003c44:	08003575 	.word	0x08003575

08003c48 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b0ae      	sub	sp, #184	@ 0xb8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003c56:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c7e:	2b22      	cmp	r3, #34	@ 0x22
 8003c80:	f040 8187 	bne.w	8003f92 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003c8a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003c8e:	e12a      	b.n	8003ee6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c96:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8003ca2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8003ca6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8003caa:	4013      	ands	r3, r2
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003cb2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb8:	1c9a      	adds	r2, r3, #2
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	69db      	ldr	r3, [r3, #28]
 8003cd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003cda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d053      	beq.n	8003d8e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ce6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d011      	beq.n	8003d16 <UART_RxISR_16BIT_FIFOEN+0xce>
 8003cf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00b      	beq.n	8003d16 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2201      	movs	r2, #1
 8003d04:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0c:	f043 0201 	orr.w	r2, r3, #1
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d011      	beq.n	8003d46 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8003d22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d00b      	beq.n	8003d46 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2202      	movs	r2, #2
 8003d34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d3c:	f043 0204 	orr.w	r2, r3, #4
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003d4a:	f003 0304 	and.w	r3, r3, #4
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d011      	beq.n	8003d76 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8003d52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00b      	beq.n	8003d76 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2204      	movs	r2, #4
 8003d64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6c:	f043 0202 	orr.w	r2, r3, #2
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d006      	beq.n	8003d8e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f7fe fdd3 	bl	800292c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f040 80a5 	bne.w	8003ee6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003da4:	e853 3f00 	ldrex	r3, [r3]
 8003da8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003daa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003dac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003db0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	461a      	mov	r2, r3
 8003dba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003dbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003dc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003dc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003dca:	e841 2300 	strex	r3, r2, [r1]
 8003dce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003dd0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1e2      	bne.n	8003d9c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	3308      	adds	r3, #8
 8003ddc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003de0:	e853 3f00 	ldrex	r3, [r3]
 8003de4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003de6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003de8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dec:	f023 0301 	bic.w	r3, r3, #1
 8003df0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	3308      	adds	r3, #8
 8003dfa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003dfe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e00:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e02:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e04:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e06:	e841 2300 	strex	r3, r2, [r1]
 8003e0a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1e1      	bne.n	8003dd6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2220      	movs	r2, #32
 8003e16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a60      	ldr	r2, [pc, #384]	@ (8003fac <UART_RxISR_16BIT_FIFOEN+0x364>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d021      	beq.n	8003e74 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d01a      	beq.n	8003e74 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e46:	e853 3f00 	ldrex	r3, [r3]
 8003e4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003e62:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e68:	e841 2300 	strex	r3, r2, [r1]
 8003e6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003e6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1e4      	bne.n	8003e3e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d130      	bne.n	8003ede <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e8a:	e853 3f00 	ldrex	r3, [r3]
 8003e8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e92:	f023 0310 	bic.w	r3, r3, #16
 8003e96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ea4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ea6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003eaa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003eac:	e841 2300 	strex	r3, r2, [r1]
 8003eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d1e4      	bne.n	8003e82 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	69db      	ldr	r3, [r3, #28]
 8003ebe:	f003 0310 	and.w	r3, r3, #16
 8003ec2:	2b10      	cmp	r3, #16
 8003ec4:	d103      	bne.n	8003ece <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2210      	movs	r2, #16
 8003ecc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7fe fd32 	bl	8002940 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8003edc:	e00e      	b.n	8003efc <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f7fc fcb0 	bl	8000844 <HAL_UART_RxCpltCallback>
        break;
 8003ee4:	e00a      	b.n	8003efc <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003ee6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d006      	beq.n	8003efc <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8003eee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ef2:	f003 0320 	and.w	r3, r3, #32
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f47f aeca 	bne.w	8003c90 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003f02:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8003f06:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d049      	beq.n	8003fa2 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003f14:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d242      	bcs.n	8003fa2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	3308      	adds	r3, #8
 8003f22:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f26:	e853 3f00 	ldrex	r3, [r3]
 8003f2a:	623b      	str	r3, [r7, #32]
   return(result);
 8003f2c:	6a3b      	ldr	r3, [r7, #32]
 8003f2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	3308      	adds	r3, #8
 8003f3c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003f40:	633a      	str	r2, [r7, #48]	@ 0x30
 8003f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f48:	e841 2300 	strex	r3, r2, [r1]
 8003f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1e3      	bne.n	8003f1c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a16      	ldr	r2, [pc, #88]	@ (8003fb0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8003f58:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	e853 3f00 	ldrex	r3, [r3]
 8003f66:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f043 0320 	orr.w	r3, r3, #32
 8003f6e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	461a      	mov	r2, r3
 8003f78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f7c:	61fb      	str	r3, [r7, #28]
 8003f7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f80:	69b9      	ldr	r1, [r7, #24]
 8003f82:	69fa      	ldr	r2, [r7, #28]
 8003f84:	e841 2300 	strex	r3, r2, [r1]
 8003f88:	617b      	str	r3, [r7, #20]
   return(result);
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1e4      	bne.n	8003f5a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003f90:	e007      	b.n	8003fa2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	699a      	ldr	r2, [r3, #24]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f042 0208 	orr.w	r2, r2, #8
 8003fa0:	619a      	str	r2, [r3, #24]
}
 8003fa2:	bf00      	nop
 8003fa4:	37b8      	adds	r7, #184	@ 0xb8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	40008000 	.word	0x40008000
 8003fb0:	0800372d 	.word	0x0800372d

08003fb4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d101      	bne.n	8003fca <HAL_UARTEx_DisableFifoMode+0x16>
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	e027      	b.n	800401a <HAL_UARTEx_DisableFifoMode+0x66>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2224      	movs	r2, #36	@ 0x24
 8003fd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f022 0201 	bic.w	r2, r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003ff8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2220      	movs	r2, #32
 800400c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3714      	adds	r7, #20
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr

08004026 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b084      	sub	sp, #16
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
 800402e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004036:	2b01      	cmp	r3, #1
 8004038:	d101      	bne.n	800403e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800403a:	2302      	movs	r3, #2
 800403c:	e02d      	b.n	800409a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2201      	movs	r2, #1
 8004042:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2224      	movs	r2, #36	@ 0x24
 800404a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f022 0201 	bic.w	r2, r2, #1
 8004064:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	430a      	orrs	r2, r1
 8004078:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f850 	bl	8004120 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2220      	movs	r2, #32
 800408c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3710      	adds	r7, #16
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b084      	sub	sp, #16
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
 80040aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d101      	bne.n	80040ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80040b6:	2302      	movs	r3, #2
 80040b8:	e02d      	b.n	8004116 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2224      	movs	r2, #36	@ 0x24
 80040c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0201 	bic.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	430a      	orrs	r2, r1
 80040f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f812 	bl	8004120 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2220      	movs	r2, #32
 8004108:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
	...

08004120 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800412c:	2b00      	cmp	r3, #0
 800412e:	d108      	bne.n	8004142 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004140:	e031      	b.n	80041a6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004142:	2308      	movs	r3, #8
 8004144:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004146:	2308      	movs	r3, #8
 8004148:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	0e5b      	lsrs	r3, r3, #25
 8004152:	b2db      	uxtb	r3, r3
 8004154:	f003 0307 	and.w	r3, r3, #7
 8004158:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	0f5b      	lsrs	r3, r3, #29
 8004162:	b2db      	uxtb	r3, r3
 8004164:	f003 0307 	and.w	r3, r3, #7
 8004168:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800416a:	7bbb      	ldrb	r3, [r7, #14]
 800416c:	7b3a      	ldrb	r2, [r7, #12]
 800416e:	4911      	ldr	r1, [pc, #68]	@ (80041b4 <UARTEx_SetNbDataToProcess+0x94>)
 8004170:	5c8a      	ldrb	r2, [r1, r2]
 8004172:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004176:	7b3a      	ldrb	r2, [r7, #12]
 8004178:	490f      	ldr	r1, [pc, #60]	@ (80041b8 <UARTEx_SetNbDataToProcess+0x98>)
 800417a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800417c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004180:	b29a      	uxth	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004188:	7bfb      	ldrb	r3, [r7, #15]
 800418a:	7b7a      	ldrb	r2, [r7, #13]
 800418c:	4909      	ldr	r1, [pc, #36]	@ (80041b4 <UARTEx_SetNbDataToProcess+0x94>)
 800418e:	5c8a      	ldrb	r2, [r1, r2]
 8004190:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004194:	7b7a      	ldrb	r2, [r7, #13]
 8004196:	4908      	ldr	r1, [pc, #32]	@ (80041b8 <UARTEx_SetNbDataToProcess+0x98>)
 8004198:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800419a:	fb93 f3f2 	sdiv	r3, r3, r2
 800419e:	b29a      	uxth	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80041a6:	bf00      	nop
 80041a8:	3714      	adds	r7, #20
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	080083a0 	.word	0x080083a0
 80041b8:	080083a8 	.word	0x080083a8

080041bc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	4603      	mov	r3, r0
 80041c4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80041c6:	2300      	movs	r3, #0
 80041c8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80041ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041ce:	2b84      	cmp	r3, #132	@ 0x84
 80041d0:	d005      	beq.n	80041de <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80041d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	4413      	add	r3, r2
 80041da:	3303      	adds	r3, #3
 80041dc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80041de:	68fb      	ldr	r3, [r7, #12]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3714      	adds	r7, #20
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80041f0:	f001 f81e 	bl	8005230 <vTaskStartScheduler>
  
  return osOK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	bd80      	pop	{r7, pc}

080041fa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80041fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041fc:	b087      	sub	sp, #28
 80041fe:	af02      	add	r7, sp, #8
 8004200:	6078      	str	r0, [r7, #4]
 8004202:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685c      	ldr	r4, [r3, #4]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004210:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004218:	4618      	mov	r0, r3
 800421a:	f7ff ffcf 	bl	80041bc <makeFreeRtosPriority>
 800421e:	4602      	mov	r2, r0
 8004220:	f107 030c 	add.w	r3, r7, #12
 8004224:	9301      	str	r3, [sp, #4]
 8004226:	9200      	str	r2, [sp, #0]
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	4632      	mov	r2, r6
 800422c:	4629      	mov	r1, r5
 800422e:	4620      	mov	r0, r4
 8004230:	f000 fd68 	bl	8004d04 <xTaskCreate>
 8004234:	4603      	mov	r3, r0
 8004236:	2b01      	cmp	r3, #1
 8004238:	d001      	beq.n	800423e <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800423a:	2300      	movs	r3, #0
 800423c:	e000      	b.n	8004240 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800423e:	68fb      	ldr	r3, [r7, #12]
}
 8004240:	4618      	mov	r0, r3
 8004242:	3714      	adds	r7, #20
 8004244:	46bd      	mov	sp, r7
 8004246:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004248 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <osDelay+0x16>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	e000      	b.n	8004260 <osDelay+0x18>
 800425e:	2301      	movs	r3, #1
 8004260:	4618      	mov	r0, r3
 8004262:	f000 fe8b 	bl	8004f7c <vTaskDelay>
  
  return osOK;
 8004266:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004268:	4618      	mov	r0, r3
 800426a:	3710      	adds	r7, #16
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f103 0208 	add.w	r2, r3, #8
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f04f 32ff 	mov.w	r2, #4294967295
 8004288:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f103 0208 	add.w	r2, r3, #8
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f103 0208 	add.w	r2, r3, #8
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80042a4:	bf00      	nop
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr

080042ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80042ca:	b480      	push	{r7}
 80042cc:	b085      	sub	sp, #20
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
 80042d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	683a      	ldr	r2, [r7, #0]
 80042ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	683a      	ldr	r2, [r7, #0]
 80042f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	1c5a      	adds	r2, r3, #1
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	601a      	str	r2, [r3, #0]
}
 8004306:	bf00      	nop
 8004308:	3714      	adds	r7, #20
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr

08004312 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004312:	b480      	push	{r7}
 8004314:	b085      	sub	sp, #20
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
 800431a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004328:	d103      	bne.n	8004332 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	60fb      	str	r3, [r7, #12]
 8004330:	e00c      	b.n	800434c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	3308      	adds	r3, #8
 8004336:	60fb      	str	r3, [r7, #12]
 8004338:	e002      	b.n	8004340 <vListInsert+0x2e>
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	60fb      	str	r3, [r7, #12]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	429a      	cmp	r2, r3
 800434a:	d2f6      	bcs.n	800433a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	683a      	ldr	r2, [r7, #0]
 8004366:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	1c5a      	adds	r2, r3, #1
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	601a      	str	r2, [r3, #0]
}
 8004378:	bf00      	nop
 800437a:	3714      	adds	r7, #20
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004384:	b480      	push	{r7}
 8004386:	b085      	sub	sp, #20
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	6892      	ldr	r2, [r2, #8]
 800439a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	6852      	ldr	r2, [r2, #4]
 80043a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d103      	bne.n	80043b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689a      	ldr	r2, [r3, #8]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	1e5a      	subs	r2, r3, #1
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3714      	adds	r7, #20
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d10b      	bne.n	8004404 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80043ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f0:	f383 8811 	msr	BASEPRI, r3
 80043f4:	f3bf 8f6f 	isb	sy
 80043f8:	f3bf 8f4f 	dsb	sy
 80043fc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80043fe:	bf00      	nop
 8004400:	bf00      	nop
 8004402:	e7fd      	b.n	8004400 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004404:	f001 fe72 	bl	80060ec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004410:	68f9      	ldr	r1, [r7, #12]
 8004412:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004414:	fb01 f303 	mul.w	r3, r1, r3
 8004418:	441a      	add	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004434:	3b01      	subs	r3, #1
 8004436:	68f9      	ldr	r1, [r7, #12]
 8004438:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800443a:	fb01 f303 	mul.w	r3, r1, r3
 800443e:	441a      	add	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	22ff      	movs	r2, #255	@ 0xff
 8004448:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	22ff      	movs	r2, #255	@ 0xff
 8004450:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d114      	bne.n	8004484 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d01a      	beq.n	8004498 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	3310      	adds	r3, #16
 8004466:	4618      	mov	r0, r3
 8004468:	f001 f938 	bl	80056dc <xTaskRemoveFromEventList>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d012      	beq.n	8004498 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004472:	4b0d      	ldr	r3, [pc, #52]	@ (80044a8 <xQueueGenericReset+0xd0>)
 8004474:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004478:	601a      	str	r2, [r3, #0]
 800447a:	f3bf 8f4f 	dsb	sy
 800447e:	f3bf 8f6f 	isb	sy
 8004482:	e009      	b.n	8004498 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	3310      	adds	r3, #16
 8004488:	4618      	mov	r0, r3
 800448a:	f7ff fef1 	bl	8004270 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	3324      	adds	r3, #36	@ 0x24
 8004492:	4618      	mov	r0, r3
 8004494:	f7ff feec 	bl	8004270 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004498:	f001 fe5a 	bl	8006150 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800449c:	2301      	movs	r3, #1
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	e000ed04 	.word	0xe000ed04

080044ac <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b08a      	sub	sp, #40	@ 0x28
 80044b0:	af02      	add	r7, sp, #8
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	4613      	mov	r3, r2
 80044b8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10b      	bne.n	80044d8 <xQueueGenericCreate+0x2c>
	__asm volatile
 80044c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044c4:	f383 8811 	msr	BASEPRI, r3
 80044c8:	f3bf 8f6f 	isb	sy
 80044cc:	f3bf 8f4f 	dsb	sy
 80044d0:	613b      	str	r3, [r7, #16]
}
 80044d2:	bf00      	nop
 80044d4:	bf00      	nop
 80044d6:	e7fd      	b.n	80044d4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	fb02 f303 	mul.w	r3, r2, r3
 80044e0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	3348      	adds	r3, #72	@ 0x48
 80044e6:	4618      	mov	r0, r3
 80044e8:	f001 ff06 	bl	80062f8 <pvPortMalloc>
 80044ec:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d00d      	beq.n	8004510 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	3348      	adds	r3, #72	@ 0x48
 80044fc:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80044fe:	79fa      	ldrb	r2, [r7, #7]
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	4613      	mov	r3, r2
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	68b9      	ldr	r1, [r7, #8]
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f000 f805 	bl	800451a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004510:	69bb      	ldr	r3, [r7, #24]
	}
 8004512:	4618      	mov	r0, r3
 8004514:	3720      	adds	r7, #32
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b084      	sub	sp, #16
 800451e:	af00      	add	r7, sp, #0
 8004520:	60f8      	str	r0, [r7, #12]
 8004522:	60b9      	str	r1, [r7, #8]
 8004524:	607a      	str	r2, [r7, #4]
 8004526:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d103      	bne.n	8004536 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	601a      	str	r2, [r3, #0]
 8004534:	e002      	b.n	800453c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004548:	2101      	movs	r1, #1
 800454a:	69b8      	ldr	r0, [r7, #24]
 800454c:	f7ff ff44 	bl	80043d8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004550:	bf00      	nop
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00e      	beq.n	8004584 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004578:	2300      	movs	r3, #0
 800457a:	2200      	movs	r2, #0
 800457c:	2100      	movs	r1, #0
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 f81c 	bl	80045bc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004584:	bf00      	nop
 8004586:	3708      	adds	r7, #8
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	4603      	mov	r3, r0
 8004594:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004596:	2301      	movs	r3, #1
 8004598:	617b      	str	r3, [r7, #20]
 800459a:	2300      	movs	r3, #0
 800459c:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800459e:	79fb      	ldrb	r3, [r7, #7]
 80045a0:	461a      	mov	r2, r3
 80045a2:	6939      	ldr	r1, [r7, #16]
 80045a4:	6978      	ldr	r0, [r7, #20]
 80045a6:	f7ff ff81 	bl	80044ac <xQueueGenericCreate>
 80045aa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	f7ff ffd3 	bl	8004558 <prvInitialiseMutex>

		return xNewQueue;
 80045b2:	68fb      	ldr	r3, [r7, #12]
	}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3718      	adds	r7, #24
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b08e      	sub	sp, #56	@ 0x38
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
 80045c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80045ca:	2300      	movs	r3, #0
 80045cc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80045d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d10b      	bne.n	80045f0 <xQueueGenericSend+0x34>
	__asm volatile
 80045d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045dc:	f383 8811 	msr	BASEPRI, r3
 80045e0:	f3bf 8f6f 	isb	sy
 80045e4:	f3bf 8f4f 	dsb	sy
 80045e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80045ea:	bf00      	nop
 80045ec:	bf00      	nop
 80045ee:	e7fd      	b.n	80045ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d103      	bne.n	80045fe <xQueueGenericSend+0x42>
 80045f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <xQueueGenericSend+0x46>
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <xQueueGenericSend+0x48>
 8004602:	2300      	movs	r3, #0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10b      	bne.n	8004620 <xQueueGenericSend+0x64>
	__asm volatile
 8004608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800460c:	f383 8811 	msr	BASEPRI, r3
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	f3bf 8f4f 	dsb	sy
 8004618:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800461a:	bf00      	nop
 800461c:	bf00      	nop
 800461e:	e7fd      	b.n	800461c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	2b02      	cmp	r3, #2
 8004624:	d103      	bne.n	800462e <xQueueGenericSend+0x72>
 8004626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800462a:	2b01      	cmp	r3, #1
 800462c:	d101      	bne.n	8004632 <xQueueGenericSend+0x76>
 800462e:	2301      	movs	r3, #1
 8004630:	e000      	b.n	8004634 <xQueueGenericSend+0x78>
 8004632:	2300      	movs	r3, #0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d10b      	bne.n	8004650 <xQueueGenericSend+0x94>
	__asm volatile
 8004638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800463c:	f383 8811 	msr	BASEPRI, r3
 8004640:	f3bf 8f6f 	isb	sy
 8004644:	f3bf 8f4f 	dsb	sy
 8004648:	623b      	str	r3, [r7, #32]
}
 800464a:	bf00      	nop
 800464c:	bf00      	nop
 800464e:	e7fd      	b.n	800464c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004650:	f001 f9e4 	bl	8005a1c <xTaskGetSchedulerState>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d102      	bne.n	8004660 <xQueueGenericSend+0xa4>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <xQueueGenericSend+0xa8>
 8004660:	2301      	movs	r3, #1
 8004662:	e000      	b.n	8004666 <xQueueGenericSend+0xaa>
 8004664:	2300      	movs	r3, #0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10b      	bne.n	8004682 <xQueueGenericSend+0xc6>
	__asm volatile
 800466a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800466e:	f383 8811 	msr	BASEPRI, r3
 8004672:	f3bf 8f6f 	isb	sy
 8004676:	f3bf 8f4f 	dsb	sy
 800467a:	61fb      	str	r3, [r7, #28]
}
 800467c:	bf00      	nop
 800467e:	bf00      	nop
 8004680:	e7fd      	b.n	800467e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004682:	f001 fd33 	bl	80060ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004688:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800468a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800468c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800468e:	429a      	cmp	r2, r3
 8004690:	d302      	bcc.n	8004698 <xQueueGenericSend+0xdc>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b02      	cmp	r3, #2
 8004696:	d129      	bne.n	80046ec <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	68b9      	ldr	r1, [r7, #8]
 800469c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800469e:	f000 fa47 	bl	8004b30 <prvCopyDataToQueue>
 80046a2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d010      	beq.n	80046ce <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ae:	3324      	adds	r3, #36	@ 0x24
 80046b0:	4618      	mov	r0, r3
 80046b2:	f001 f813 	bl	80056dc <xTaskRemoveFromEventList>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d013      	beq.n	80046e4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80046bc:	4b3f      	ldr	r3, [pc, #252]	@ (80047bc <xQueueGenericSend+0x200>)
 80046be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046c2:	601a      	str	r2, [r3, #0]
 80046c4:	f3bf 8f4f 	dsb	sy
 80046c8:	f3bf 8f6f 	isb	sy
 80046cc:	e00a      	b.n	80046e4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80046ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d007      	beq.n	80046e4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80046d4:	4b39      	ldr	r3, [pc, #228]	@ (80047bc <xQueueGenericSend+0x200>)
 80046d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046da:	601a      	str	r2, [r3, #0]
 80046dc:	f3bf 8f4f 	dsb	sy
 80046e0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80046e4:	f001 fd34 	bl	8006150 <vPortExitCritical>
				return pdPASS;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e063      	b.n	80047b4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d103      	bne.n	80046fa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80046f2:	f001 fd2d 	bl	8006150 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80046f6:	2300      	movs	r3, #0
 80046f8:	e05c      	b.n	80047b4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80046fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d106      	bne.n	800470e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004700:	f107 0314 	add.w	r3, r7, #20
 8004704:	4618      	mov	r0, r3
 8004706:	f001 f84d 	bl	80057a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800470a:	2301      	movs	r3, #1
 800470c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800470e:	f001 fd1f 	bl	8006150 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004712:	f000 fdd5 	bl	80052c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004716:	f001 fce9 	bl	80060ec <vPortEnterCritical>
 800471a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004720:	b25b      	sxtb	r3, r3
 8004722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004726:	d103      	bne.n	8004730 <xQueueGenericSend+0x174>
 8004728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472a:	2200      	movs	r2, #0
 800472c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004732:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004736:	b25b      	sxtb	r3, r3
 8004738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800473c:	d103      	bne.n	8004746 <xQueueGenericSend+0x18a>
 800473e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004740:	2200      	movs	r2, #0
 8004742:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004746:	f001 fd03 	bl	8006150 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800474a:	1d3a      	adds	r2, r7, #4
 800474c:	f107 0314 	add.w	r3, r7, #20
 8004750:	4611      	mov	r1, r2
 8004752:	4618      	mov	r0, r3
 8004754:	f001 f83c 	bl	80057d0 <xTaskCheckForTimeOut>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d124      	bne.n	80047a8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800475e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004760:	f000 fab8 	bl	8004cd4 <prvIsQueueFull>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d018      	beq.n	800479c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800476a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476c:	3310      	adds	r3, #16
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	4611      	mov	r1, r2
 8004772:	4618      	mov	r0, r3
 8004774:	f000 ff8c 	bl	8005690 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004778:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800477a:	f000 fa43 	bl	8004c04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800477e:	f000 fdad 	bl	80052dc <xTaskResumeAll>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	f47f af7c 	bne.w	8004682 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800478a:	4b0c      	ldr	r3, [pc, #48]	@ (80047bc <xQueueGenericSend+0x200>)
 800478c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004790:	601a      	str	r2, [r3, #0]
 8004792:	f3bf 8f4f 	dsb	sy
 8004796:	f3bf 8f6f 	isb	sy
 800479a:	e772      	b.n	8004682 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800479c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800479e:	f000 fa31 	bl	8004c04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80047a2:	f000 fd9b 	bl	80052dc <xTaskResumeAll>
 80047a6:	e76c      	b.n	8004682 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80047a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047aa:	f000 fa2b 	bl	8004c04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80047ae:	f000 fd95 	bl	80052dc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80047b2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3738      	adds	r7, #56	@ 0x38
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	e000ed04 	.word	0xe000ed04

080047c0 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b08e      	sub	sp, #56	@ 0x38
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80047ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d10b      	bne.n	80047ec <xQueueGiveFromISR+0x2c>
	__asm volatile
 80047d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d8:	f383 8811 	msr	BASEPRI, r3
 80047dc:	f3bf 8f6f 	isb	sy
 80047e0:	f3bf 8f4f 	dsb	sy
 80047e4:	623b      	str	r3, [r7, #32]
}
 80047e6:	bf00      	nop
 80047e8:	bf00      	nop
 80047ea:	e7fd      	b.n	80047e8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80047ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00b      	beq.n	800480c <xQueueGiveFromISR+0x4c>
	__asm volatile
 80047f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f8:	f383 8811 	msr	BASEPRI, r3
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f3bf 8f4f 	dsb	sy
 8004804:	61fb      	str	r3, [r7, #28]
}
 8004806:	bf00      	nop
 8004808:	bf00      	nop
 800480a:	e7fd      	b.n	8004808 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800480c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d103      	bne.n	800481c <xQueueGiveFromISR+0x5c>
 8004814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <xQueueGiveFromISR+0x60>
 800481c:	2301      	movs	r3, #1
 800481e:	e000      	b.n	8004822 <xQueueGiveFromISR+0x62>
 8004820:	2300      	movs	r3, #0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10b      	bne.n	800483e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8004826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800482a:	f383 8811 	msr	BASEPRI, r3
 800482e:	f3bf 8f6f 	isb	sy
 8004832:	f3bf 8f4f 	dsb	sy
 8004836:	61bb      	str	r3, [r7, #24]
}
 8004838:	bf00      	nop
 800483a:	bf00      	nop
 800483c:	e7fd      	b.n	800483a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800483e:	f001 fd19 	bl	8006274 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004842:	f3ef 8211 	mrs	r2, BASEPRI
 8004846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800484a:	f383 8811 	msr	BASEPRI, r3
 800484e:	f3bf 8f6f 	isb	sy
 8004852:	f3bf 8f4f 	dsb	sy
 8004856:	617a      	str	r2, [r7, #20]
 8004858:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800485a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800485c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800485e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004862:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004868:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800486a:	429a      	cmp	r2, r3
 800486c:	d22b      	bcs.n	80048c6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800486e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004870:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004874:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487a:	1c5a      	adds	r2, r3, #1
 800487c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004880:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004888:	d112      	bne.n	80048b0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800488a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488e:	2b00      	cmp	r3, #0
 8004890:	d016      	beq.n	80048c0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004894:	3324      	adds	r3, #36	@ 0x24
 8004896:	4618      	mov	r0, r3
 8004898:	f000 ff20 	bl	80056dc <xTaskRemoveFromEventList>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00e      	beq.n	80048c0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00b      	beq.n	80048c0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	2201      	movs	r2, #1
 80048ac:	601a      	str	r2, [r3, #0]
 80048ae:	e007      	b.n	80048c0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80048b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80048b4:	3301      	adds	r3, #1
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	b25a      	sxtb	r2, r3
 80048ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80048c0:	2301      	movs	r3, #1
 80048c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80048c4:	e001      	b.n	80048ca <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80048c6:	2300      	movs	r3, #0
 80048c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80048ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048cc:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80048d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80048d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3738      	adds	r7, #56	@ 0x38
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b08e      	sub	sp, #56	@ 0x38
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80048ea:	2300      	movs	r3, #0
 80048ec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80048f2:	2300      	movs	r3, #0
 80048f4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80048f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10b      	bne.n	8004914 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80048fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004900:	f383 8811 	msr	BASEPRI, r3
 8004904:	f3bf 8f6f 	isb	sy
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	623b      	str	r3, [r7, #32]
}
 800490e:	bf00      	nop
 8004910:	bf00      	nop
 8004912:	e7fd      	b.n	8004910 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004918:	2b00      	cmp	r3, #0
 800491a:	d00b      	beq.n	8004934 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800491c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004920:	f383 8811 	msr	BASEPRI, r3
 8004924:	f3bf 8f6f 	isb	sy
 8004928:	f3bf 8f4f 	dsb	sy
 800492c:	61fb      	str	r3, [r7, #28]
}
 800492e:	bf00      	nop
 8004930:	bf00      	nop
 8004932:	e7fd      	b.n	8004930 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004934:	f001 f872 	bl	8005a1c <xTaskGetSchedulerState>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d102      	bne.n	8004944 <xQueueSemaphoreTake+0x64>
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <xQueueSemaphoreTake+0x68>
 8004944:	2301      	movs	r3, #1
 8004946:	e000      	b.n	800494a <xQueueSemaphoreTake+0x6a>
 8004948:	2300      	movs	r3, #0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d10b      	bne.n	8004966 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800494e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004952:	f383 8811 	msr	BASEPRI, r3
 8004956:	f3bf 8f6f 	isb	sy
 800495a:	f3bf 8f4f 	dsb	sy
 800495e:	61bb      	str	r3, [r7, #24]
}
 8004960:	bf00      	nop
 8004962:	bf00      	nop
 8004964:	e7fd      	b.n	8004962 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004966:	f001 fbc1 	bl	80060ec <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800496a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800496c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800496e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004972:	2b00      	cmp	r3, #0
 8004974:	d024      	beq.n	80049c0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004978:	1e5a      	subs	r2, r3, #1
 800497a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800497c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800497e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d104      	bne.n	8004990 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004986:	f001 f9f5 	bl	8005d74 <pvTaskIncrementMutexHeldCount>
 800498a:	4602      	mov	r2, r0
 800498c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800498e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d00f      	beq.n	80049b8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800499a:	3310      	adds	r3, #16
 800499c:	4618      	mov	r0, r3
 800499e:	f000 fe9d 	bl	80056dc <xTaskRemoveFromEventList>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d007      	beq.n	80049b8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80049a8:	4b54      	ldr	r3, [pc, #336]	@ (8004afc <xQueueSemaphoreTake+0x21c>)
 80049aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049ae:	601a      	str	r2, [r3, #0]
 80049b0:	f3bf 8f4f 	dsb	sy
 80049b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80049b8:	f001 fbca 	bl	8006150 <vPortExitCritical>
				return pdPASS;
 80049bc:	2301      	movs	r3, #1
 80049be:	e098      	b.n	8004af2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d112      	bne.n	80049ec <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80049c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00b      	beq.n	80049e4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80049cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d0:	f383 8811 	msr	BASEPRI, r3
 80049d4:	f3bf 8f6f 	isb	sy
 80049d8:	f3bf 8f4f 	dsb	sy
 80049dc:	617b      	str	r3, [r7, #20]
}
 80049de:	bf00      	nop
 80049e0:	bf00      	nop
 80049e2:	e7fd      	b.n	80049e0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80049e4:	f001 fbb4 	bl	8006150 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80049e8:	2300      	movs	r3, #0
 80049ea:	e082      	b.n	8004af2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d106      	bne.n	8004a00 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049f2:	f107 030c 	add.w	r3, r7, #12
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fed4 	bl	80057a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049fc:	2301      	movs	r3, #1
 80049fe:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a00:	f001 fba6 	bl	8006150 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a04:	f000 fc5c 	bl	80052c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a08:	f001 fb70 	bl	80060ec <vPortEnterCritical>
 8004a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a12:	b25b      	sxtb	r3, r3
 8004a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a18:	d103      	bne.n	8004a22 <xQueueSemaphoreTake+0x142>
 8004a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a28:	b25b      	sxtb	r3, r3
 8004a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a2e:	d103      	bne.n	8004a38 <xQueueSemaphoreTake+0x158>
 8004a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a38:	f001 fb8a 	bl	8006150 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a3c:	463a      	mov	r2, r7
 8004a3e:	f107 030c 	add.w	r3, r7, #12
 8004a42:	4611      	mov	r1, r2
 8004a44:	4618      	mov	r0, r3
 8004a46:	f000 fec3 	bl	80057d0 <xTaskCheckForTimeOut>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d132      	bne.n	8004ab6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004a52:	f000 f929 	bl	8004ca8 <prvIsQueueEmpty>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d026      	beq.n	8004aaa <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d109      	bne.n	8004a78 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004a64:	f001 fb42 	bl	80060ec <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 fff3 	bl	8005a58 <xTaskPriorityInherit>
 8004a72:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004a74:	f001 fb6c 	bl	8006150 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a7a:	3324      	adds	r3, #36	@ 0x24
 8004a7c:	683a      	ldr	r2, [r7, #0]
 8004a7e:	4611      	mov	r1, r2
 8004a80:	4618      	mov	r0, r3
 8004a82:	f000 fe05 	bl	8005690 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004a86:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004a88:	f000 f8bc 	bl	8004c04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004a8c:	f000 fc26 	bl	80052dc <xTaskResumeAll>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	f47f af67 	bne.w	8004966 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004a98:	4b18      	ldr	r3, [pc, #96]	@ (8004afc <xQueueSemaphoreTake+0x21c>)
 8004a9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a9e:	601a      	str	r2, [r3, #0]
 8004aa0:	f3bf 8f4f 	dsb	sy
 8004aa4:	f3bf 8f6f 	isb	sy
 8004aa8:	e75d      	b.n	8004966 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004aaa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004aac:	f000 f8aa 	bl	8004c04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ab0:	f000 fc14 	bl	80052dc <xTaskResumeAll>
 8004ab4:	e757      	b.n	8004966 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004ab6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004ab8:	f000 f8a4 	bl	8004c04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004abc:	f000 fc0e 	bl	80052dc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ac0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004ac2:	f000 f8f1 	bl	8004ca8 <prvIsQueueEmpty>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	f43f af4c 	beq.w	8004966 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d00d      	beq.n	8004af0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004ad4:	f001 fb0a 	bl	80060ec <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004ad8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004ada:	f000 f811 	bl	8004b00 <prvGetDisinheritPriorityAfterTimeout>
 8004ade:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f001 f8b4 	bl	8005c54 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004aec:	f001 fb30 	bl	8006150 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004af0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3738      	adds	r7, #56	@ 0x38
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	e000ed04 	.word	0xe000ed04

08004b00 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d006      	beq.n	8004b1e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f1c3 0307 	rsb	r3, r3, #7
 8004b1a:	60fb      	str	r3, [r7, #12]
 8004b1c:	e001      	b.n	8004b22 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004b22:	68fb      	ldr	r3, [r7, #12]
	}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3714      	adds	r7, #20
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b44:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10d      	bne.n	8004b6a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d14d      	bne.n	8004bf2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f000 fff2 	bl	8005b44 <xTaskPriorityDisinherit>
 8004b60:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	609a      	str	r2, [r3, #8]
 8004b68:	e043      	b.n	8004bf2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d119      	bne.n	8004ba4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6858      	ldr	r0, [r3, #4]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b78:	461a      	mov	r2, r3
 8004b7a:	68b9      	ldr	r1, [r7, #8]
 8004b7c:	f002 fab9 	bl	80070f2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	685a      	ldr	r2, [r3, #4]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b88:	441a      	add	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d32b      	bcc.n	8004bf2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	605a      	str	r2, [r3, #4]
 8004ba2:	e026      	b.n	8004bf2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	68d8      	ldr	r0, [r3, #12]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bac:	461a      	mov	r2, r3
 8004bae:	68b9      	ldr	r1, [r7, #8]
 8004bb0:	f002 fa9f 	bl	80070f2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	68da      	ldr	r2, [r3, #12]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bbc:	425b      	negs	r3, r3
 8004bbe:	441a      	add	r2, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	68da      	ldr	r2, [r3, #12]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d207      	bcs.n	8004be0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	689a      	ldr	r2, [r3, #8]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd8:	425b      	negs	r3, r3
 8004bda:	441a      	add	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d105      	bne.n	8004bf2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d002      	beq.n	8004bf2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	1c5a      	adds	r2, r3, #1
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004bfa:	697b      	ldr	r3, [r7, #20]
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3718      	adds	r7, #24
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}

08004c04 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004c0c:	f001 fa6e 	bl	80060ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c18:	e011      	b.n	8004c3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d012      	beq.n	8004c48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	3324      	adds	r3, #36	@ 0x24
 8004c26:	4618      	mov	r0, r3
 8004c28:	f000 fd58 	bl	80056dc <xTaskRemoveFromEventList>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004c32:	f000 fe31 	bl	8005898 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004c36:	7bfb      	ldrb	r3, [r7, #15]
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	dce9      	bgt.n	8004c1a <prvUnlockQueue+0x16>
 8004c46:	e000      	b.n	8004c4a <prvUnlockQueue+0x46>
					break;
 8004c48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	22ff      	movs	r2, #255	@ 0xff
 8004c4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004c52:	f001 fa7d 	bl	8006150 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004c56:	f001 fa49 	bl	80060ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c62:	e011      	b.n	8004c88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d012      	beq.n	8004c92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	3310      	adds	r3, #16
 8004c70:	4618      	mov	r0, r3
 8004c72:	f000 fd33 	bl	80056dc <xTaskRemoveFromEventList>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d001      	beq.n	8004c80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004c7c:	f000 fe0c 	bl	8005898 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004c80:	7bbb      	ldrb	r3, [r7, #14]
 8004c82:	3b01      	subs	r3, #1
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	dce9      	bgt.n	8004c64 <prvUnlockQueue+0x60>
 8004c90:	e000      	b.n	8004c94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004c92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	22ff      	movs	r2, #255	@ 0xff
 8004c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004c9c:	f001 fa58 	bl	8006150 <vPortExitCritical>
}
 8004ca0:	bf00      	nop
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004cb0:	f001 fa1c 	bl	80060ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d102      	bne.n	8004cc2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	e001      	b.n	8004cc6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004cc6:	f001 fa43 	bl	8006150 <vPortExitCritical>

	return xReturn;
 8004cca:	68fb      	ldr	r3, [r7, #12]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3710      	adds	r7, #16
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004cdc:	f001 fa06 	bl	80060ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d102      	bne.n	8004cf2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004cec:	2301      	movs	r3, #1
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	e001      	b.n	8004cf6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004cf6:	f001 fa2b 	bl	8006150 <vPortExitCritical>

	return xReturn;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3710      	adds	r7, #16
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b08c      	sub	sp, #48	@ 0x30
 8004d08:	af04      	add	r7, sp, #16
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	603b      	str	r3, [r7, #0]
 8004d10:	4613      	mov	r3, r2
 8004d12:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004d14:	88fb      	ldrh	r3, [r7, #6]
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f001 faed 	bl	80062f8 <pvPortMalloc>
 8004d1e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00e      	beq.n	8004d44 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004d26:	2054      	movs	r0, #84	@ 0x54
 8004d28:	f001 fae6 	bl	80062f8 <pvPortMalloc>
 8004d2c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d003      	beq.n	8004d3c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d3a:	e005      	b.n	8004d48 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d3c:	6978      	ldr	r0, [r7, #20]
 8004d3e:	f001 fba9 	bl	8006494 <vPortFree>
 8004d42:	e001      	b.n	8004d48 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d44:	2300      	movs	r3, #0
 8004d46:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d013      	beq.n	8004d76 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004d4e:	88fa      	ldrh	r2, [r7, #6]
 8004d50:	2300      	movs	r3, #0
 8004d52:	9303      	str	r3, [sp, #12]
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	9302      	str	r3, [sp, #8]
 8004d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d5a:	9301      	str	r3, [sp, #4]
 8004d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d5e:	9300      	str	r3, [sp, #0]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	68b9      	ldr	r1, [r7, #8]
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 f80e 	bl	8004d86 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d6a:	69f8      	ldr	r0, [r7, #28]
 8004d6c:	f000 f89c 	bl	8004ea8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d70:	2301      	movs	r3, #1
 8004d72:	61bb      	str	r3, [r7, #24]
 8004d74:	e002      	b.n	8004d7c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d76:	f04f 33ff 	mov.w	r3, #4294967295
 8004d7a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d7c:	69bb      	ldr	r3, [r7, #24]
	}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3720      	adds	r7, #32
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}

08004d86 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b088      	sub	sp, #32
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	60f8      	str	r0, [r7, #12]
 8004d8e:	60b9      	str	r1, [r7, #8]
 8004d90:	607a      	str	r2, [r7, #4]
 8004d92:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d96:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	21a5      	movs	r1, #165	@ 0xa5
 8004da0:	f002 f92c 	bl	8006ffc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004dae:	3b01      	subs	r3, #1
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	4413      	add	r3, r2
 8004db4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	f023 0307 	bic.w	r3, r3, #7
 8004dbc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	f003 0307 	and.w	r3, r3, #7
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00b      	beq.n	8004de0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dcc:	f383 8811 	msr	BASEPRI, r3
 8004dd0:	f3bf 8f6f 	isb	sy
 8004dd4:	f3bf 8f4f 	dsb	sy
 8004dd8:	617b      	str	r3, [r7, #20]
}
 8004dda:	bf00      	nop
 8004ddc:	bf00      	nop
 8004dde:	e7fd      	b.n	8004ddc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d01f      	beq.n	8004e26 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004de6:	2300      	movs	r3, #0
 8004de8:	61fb      	str	r3, [r7, #28]
 8004dea:	e012      	b.n	8004e12 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004dec:	68ba      	ldr	r2, [r7, #8]
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	4413      	add	r3, r2
 8004df2:	7819      	ldrb	r1, [r3, #0]
 8004df4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	4413      	add	r3, r2
 8004dfa:	3334      	adds	r3, #52	@ 0x34
 8004dfc:	460a      	mov	r2, r1
 8004dfe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	4413      	add	r3, r2
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d006      	beq.n	8004e1a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	3301      	adds	r3, #1
 8004e10:	61fb      	str	r3, [r7, #28]
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	2b0f      	cmp	r3, #15
 8004e16:	d9e9      	bls.n	8004dec <prvInitialiseNewTask+0x66>
 8004e18:	e000      	b.n	8004e1c <prvInitialiseNewTask+0x96>
			{
				break;
 8004e1a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e24:	e003      	b.n	8004e2e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e30:	2b06      	cmp	r3, #6
 8004e32:	d901      	bls.n	8004e38 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004e34:	2306      	movs	r3, #6
 8004e36:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e3c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e42:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e46:	2200      	movs	r2, #0
 8004e48:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f7ff fa2e 	bl	80042b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e56:	3318      	adds	r3, #24
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f7ff fa29 	bl	80042b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e62:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e66:	f1c3 0207 	rsb	r2, r3, #7
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e6c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e72:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e76:	2200      	movs	r2, #0
 8004e78:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	68f9      	ldr	r1, [r7, #12]
 8004e86:	69b8      	ldr	r0, [r7, #24]
 8004e88:	f000 ffee 	bl	8005e68 <pxPortInitialiseStack>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e90:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d002      	beq.n	8004e9e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e9e:	bf00      	nop
 8004ea0:	3720      	adds	r7, #32
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
	...

08004ea8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004eb0:	f001 f91c 	bl	80060ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004eb4:	4b2a      	ldr	r3, [pc, #168]	@ (8004f60 <prvAddNewTaskToReadyList+0xb8>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	4a29      	ldr	r2, [pc, #164]	@ (8004f60 <prvAddNewTaskToReadyList+0xb8>)
 8004ebc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004ebe:	4b29      	ldr	r3, [pc, #164]	@ (8004f64 <prvAddNewTaskToReadyList+0xbc>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d109      	bne.n	8004eda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004ec6:	4a27      	ldr	r2, [pc, #156]	@ (8004f64 <prvAddNewTaskToReadyList+0xbc>)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004ecc:	4b24      	ldr	r3, [pc, #144]	@ (8004f60 <prvAddNewTaskToReadyList+0xb8>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d110      	bne.n	8004ef6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ed4:	f000 fd04 	bl	80058e0 <prvInitialiseTaskLists>
 8004ed8:	e00d      	b.n	8004ef6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004eda:	4b23      	ldr	r3, [pc, #140]	@ (8004f68 <prvAddNewTaskToReadyList+0xc0>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d109      	bne.n	8004ef6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004ee2:	4b20      	ldr	r3, [pc, #128]	@ (8004f64 <prvAddNewTaskToReadyList+0xbc>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d802      	bhi.n	8004ef6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004ef0:	4a1c      	ldr	r2, [pc, #112]	@ (8004f64 <prvAddNewTaskToReadyList+0xbc>)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8004f6c <prvAddNewTaskToReadyList+0xc4>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	3301      	adds	r3, #1
 8004efc:	4a1b      	ldr	r2, [pc, #108]	@ (8004f6c <prvAddNewTaskToReadyList+0xc4>)
 8004efe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f04:	2201      	movs	r2, #1
 8004f06:	409a      	lsls	r2, r3
 8004f08:	4b19      	ldr	r3, [pc, #100]	@ (8004f70 <prvAddNewTaskToReadyList+0xc8>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	4a18      	ldr	r2, [pc, #96]	@ (8004f70 <prvAddNewTaskToReadyList+0xc8>)
 8004f10:	6013      	str	r3, [r2, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f16:	4613      	mov	r3, r2
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	4413      	add	r3, r2
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	4a15      	ldr	r2, [pc, #84]	@ (8004f74 <prvAddNewTaskToReadyList+0xcc>)
 8004f20:	441a      	add	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	3304      	adds	r3, #4
 8004f26:	4619      	mov	r1, r3
 8004f28:	4610      	mov	r0, r2
 8004f2a:	f7ff f9ce 	bl	80042ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004f2e:	f001 f90f 	bl	8006150 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004f32:	4b0d      	ldr	r3, [pc, #52]	@ (8004f68 <prvAddNewTaskToReadyList+0xc0>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00e      	beq.n	8004f58 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004f64 <prvAddNewTaskToReadyList+0xbc>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d207      	bcs.n	8004f58 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004f48:	4b0b      	ldr	r3, [pc, #44]	@ (8004f78 <prvAddNewTaskToReadyList+0xd0>)
 8004f4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f4e:	601a      	str	r2, [r3, #0]
 8004f50:	f3bf 8f4f 	dsb	sy
 8004f54:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f58:	bf00      	nop
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	20000254 	.word	0x20000254
 8004f64:	20000154 	.word	0x20000154
 8004f68:	20000260 	.word	0x20000260
 8004f6c:	20000270 	.word	0x20000270
 8004f70:	2000025c 	.word	0x2000025c
 8004f74:	20000158 	.word	0x20000158
 8004f78:	e000ed04 	.word	0xe000ed04

08004f7c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004f84:	2300      	movs	r3, #0
 8004f86:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d018      	beq.n	8004fc0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004f8e:	4b14      	ldr	r3, [pc, #80]	@ (8004fe0 <vTaskDelay+0x64>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d00b      	beq.n	8004fae <vTaskDelay+0x32>
	__asm volatile
 8004f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f9a:	f383 8811 	msr	BASEPRI, r3
 8004f9e:	f3bf 8f6f 	isb	sy
 8004fa2:	f3bf 8f4f 	dsb	sy
 8004fa6:	60bb      	str	r3, [r7, #8]
}
 8004fa8:	bf00      	nop
 8004faa:	bf00      	nop
 8004fac:	e7fd      	b.n	8004faa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004fae:	f000 f987 	bl	80052c0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004fb2:	2100      	movs	r1, #0
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 fef1 	bl	8005d9c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004fba:	f000 f98f 	bl	80052dc <xTaskResumeAll>
 8004fbe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d107      	bne.n	8004fd6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004fc6:	4b07      	ldr	r3, [pc, #28]	@ (8004fe4 <vTaskDelay+0x68>)
 8004fc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fcc:	601a      	str	r2, [r3, #0]
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004fd6:	bf00      	nop
 8004fd8:	3710      	adds	r7, #16
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	2000027c 	.word	0x2000027c
 8004fe4:	e000ed04 	.word	0xe000ed04

08004fe8 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8004ff0:	f001 f87c 	bl	80060ec <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d102      	bne.n	8005000 <vTaskSuspend+0x18>
 8004ffa:	4b3d      	ldr	r3, [pc, #244]	@ (80050f0 <vTaskSuspend+0x108>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	e000      	b.n	8005002 <vTaskSuspend+0x1a>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	3304      	adds	r3, #4
 8005008:	4618      	mov	r0, r3
 800500a:	f7ff f9bb 	bl	8004384 <uxListRemove>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d115      	bne.n	8005040 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005018:	4936      	ldr	r1, [pc, #216]	@ (80050f4 <vTaskSuspend+0x10c>)
 800501a:	4613      	mov	r3, r2
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4413      	add	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	440b      	add	r3, r1
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10a      	bne.n	8005040 <vTaskSuspend+0x58>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800502e:	2201      	movs	r2, #1
 8005030:	fa02 f303 	lsl.w	r3, r2, r3
 8005034:	43da      	mvns	r2, r3
 8005036:	4b30      	ldr	r3, [pc, #192]	@ (80050f8 <vTaskSuspend+0x110>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4013      	ands	r3, r2
 800503c:	4a2e      	ldr	r2, [pc, #184]	@ (80050f8 <vTaskSuspend+0x110>)
 800503e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005044:	2b00      	cmp	r3, #0
 8005046:	d004      	beq.n	8005052 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	3318      	adds	r3, #24
 800504c:	4618      	mov	r0, r3
 800504e:	f7ff f999 	bl	8004384 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	3304      	adds	r3, #4
 8005056:	4619      	mov	r1, r3
 8005058:	4828      	ldr	r0, [pc, #160]	@ (80050fc <vTaskSuspend+0x114>)
 800505a:	f7ff f936 	bl	80042ca <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b01      	cmp	r3, #1
 8005068:	d103      	bne.n	8005072 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8005072:	f001 f86d 	bl	8006150 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8005076:	4b22      	ldr	r3, [pc, #136]	@ (8005100 <vTaskSuspend+0x118>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800507e:	f001 f835 	bl	80060ec <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8005082:	f000 fcab 	bl	80059dc <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8005086:	f001 f863 	bl	8006150 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800508a:	4b19      	ldr	r3, [pc, #100]	@ (80050f0 <vTaskSuspend+0x108>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	429a      	cmp	r2, r3
 8005092:	d128      	bne.n	80050e6 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8005094:	4b1a      	ldr	r3, [pc, #104]	@ (8005100 <vTaskSuspend+0x118>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d018      	beq.n	80050ce <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800509c:	4b19      	ldr	r3, [pc, #100]	@ (8005104 <vTaskSuspend+0x11c>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00b      	beq.n	80050bc <vTaskSuspend+0xd4>
	__asm volatile
 80050a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a8:	f383 8811 	msr	BASEPRI, r3
 80050ac:	f3bf 8f6f 	isb	sy
 80050b0:	f3bf 8f4f 	dsb	sy
 80050b4:	60bb      	str	r3, [r7, #8]
}
 80050b6:	bf00      	nop
 80050b8:	bf00      	nop
 80050ba:	e7fd      	b.n	80050b8 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 80050bc:	4b12      	ldr	r3, [pc, #72]	@ (8005108 <vTaskSuspend+0x120>)
 80050be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80050cc:	e00b      	b.n	80050e6 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80050ce:	4b0b      	ldr	r3, [pc, #44]	@ (80050fc <vTaskSuspend+0x114>)
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	4b0e      	ldr	r3, [pc, #56]	@ (800510c <vTaskSuspend+0x124>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d103      	bne.n	80050e2 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 80050da:	4b05      	ldr	r3, [pc, #20]	@ (80050f0 <vTaskSuspend+0x108>)
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]
	}
 80050e0:	e001      	b.n	80050e6 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 80050e2:	f000 fa53 	bl	800558c <vTaskSwitchContext>
	}
 80050e6:	bf00      	nop
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	20000154 	.word	0x20000154
 80050f4:	20000158 	.word	0x20000158
 80050f8:	2000025c 	.word	0x2000025c
 80050fc:	20000240 	.word	0x20000240
 8005100:	20000260 	.word	0x20000260
 8005104:	2000027c 	.word	0x2000027c
 8005108:	e000ed04 	.word	0xe000ed04
 800510c:	20000254 	.word	0x20000254

08005110 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8005110:	b480      	push	{r7}
 8005112:	b087      	sub	sp, #28
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8005118:	2300      	movs	r3, #0
 800511a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10b      	bne.n	800513e <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 8005126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512a:	f383 8811 	msr	BASEPRI, r3
 800512e:	f3bf 8f6f 	isb	sy
 8005132:	f3bf 8f4f 	dsb	sy
 8005136:	60fb      	str	r3, [r7, #12]
}
 8005138:	bf00      	nop
 800513a:	bf00      	nop
 800513c:	e7fd      	b.n	800513a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	4a0a      	ldr	r2, [pc, #40]	@ (800516c <prvTaskIsTaskSuspended+0x5c>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d10a      	bne.n	800515e <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800514c:	4a08      	ldr	r2, [pc, #32]	@ (8005170 <prvTaskIsTaskSuspended+0x60>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d005      	beq.n	800515e <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 800515a:	2301      	movs	r3, #1
 800515c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800515e:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005160:	4618      	mov	r0, r3
 8005162:	371c      	adds	r7, #28
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr
 800516c:	20000240 	.word	0x20000240
 8005170:	20000214 	.word	0x20000214

08005174 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d10b      	bne.n	800519e <vTaskResume+0x2a>
	__asm volatile
 8005186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800518a:	f383 8811 	msr	BASEPRI, r3
 800518e:	f3bf 8f6f 	isb	sy
 8005192:	f3bf 8f4f 	dsb	sy
 8005196:	60bb      	str	r3, [r7, #8]
}
 8005198:	bf00      	nop
 800519a:	bf00      	nop
 800519c:	e7fd      	b.n	800519a <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800519e:	4b20      	ldr	r3, [pc, #128]	@ (8005220 <vTaskResume+0xac>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68fa      	ldr	r2, [r7, #12]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d037      	beq.n	8005218 <vTaskResume+0xa4>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d034      	beq.n	8005218 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 80051ae:	f000 ff9d 	bl	80060ec <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80051b2:	68f8      	ldr	r0, [r7, #12]
 80051b4:	f7ff ffac 	bl	8005110 <prvTaskIsTaskSuspended>
 80051b8:	4603      	mov	r3, r0
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d02a      	beq.n	8005214 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	3304      	adds	r3, #4
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7ff f8de 	bl	8004384 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051cc:	2201      	movs	r2, #1
 80051ce:	409a      	lsls	r2, r3
 80051d0:	4b14      	ldr	r3, [pc, #80]	@ (8005224 <vTaskResume+0xb0>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	4a13      	ldr	r2, [pc, #76]	@ (8005224 <vTaskResume+0xb0>)
 80051d8:	6013      	str	r3, [r2, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051de:	4613      	mov	r3, r2
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	4413      	add	r3, r2
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	4a10      	ldr	r2, [pc, #64]	@ (8005228 <vTaskResume+0xb4>)
 80051e8:	441a      	add	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	3304      	adds	r3, #4
 80051ee:	4619      	mov	r1, r3
 80051f0:	4610      	mov	r0, r2
 80051f2:	f7ff f86a 	bl	80042ca <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051fa:	4b09      	ldr	r3, [pc, #36]	@ (8005220 <vTaskResume+0xac>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005200:	429a      	cmp	r2, r3
 8005202:	d307      	bcc.n	8005214 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8005204:	4b09      	ldr	r3, [pc, #36]	@ (800522c <vTaskResume+0xb8>)
 8005206:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	f3bf 8f4f 	dsb	sy
 8005210:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8005214:	f000 ff9c 	bl	8006150 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005218:	bf00      	nop
 800521a:	3710      	adds	r7, #16
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}
 8005220:	20000154 	.word	0x20000154
 8005224:	2000025c 	.word	0x2000025c
 8005228:	20000158 	.word	0x20000158
 800522c:	e000ed04 	.word	0xe000ed04

08005230 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b086      	sub	sp, #24
 8005234:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8005236:	4b1c      	ldr	r3, [pc, #112]	@ (80052a8 <vTaskStartScheduler+0x78>)
 8005238:	9301      	str	r3, [sp, #4]
 800523a:	2300      	movs	r3, #0
 800523c:	9300      	str	r3, [sp, #0]
 800523e:	2300      	movs	r3, #0
 8005240:	2280      	movs	r2, #128	@ 0x80
 8005242:	491a      	ldr	r1, [pc, #104]	@ (80052ac <vTaskStartScheduler+0x7c>)
 8005244:	481a      	ldr	r0, [pc, #104]	@ (80052b0 <vTaskStartScheduler+0x80>)
 8005246:	f7ff fd5d 	bl	8004d04 <xTaskCreate>
 800524a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d116      	bne.n	8005280 <vTaskStartScheduler+0x50>
	__asm volatile
 8005252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005256:	f383 8811 	msr	BASEPRI, r3
 800525a:	f3bf 8f6f 	isb	sy
 800525e:	f3bf 8f4f 	dsb	sy
 8005262:	60bb      	str	r3, [r7, #8]
}
 8005264:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005266:	4b13      	ldr	r3, [pc, #76]	@ (80052b4 <vTaskStartScheduler+0x84>)
 8005268:	f04f 32ff 	mov.w	r2, #4294967295
 800526c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800526e:	4b12      	ldr	r3, [pc, #72]	@ (80052b8 <vTaskStartScheduler+0x88>)
 8005270:	2201      	movs	r2, #1
 8005272:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005274:	4b11      	ldr	r3, [pc, #68]	@ (80052bc <vTaskStartScheduler+0x8c>)
 8005276:	2200      	movs	r2, #0
 8005278:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800527a:	f000 fe81 	bl	8005f80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800527e:	e00f      	b.n	80052a0 <vTaskStartScheduler+0x70>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005286:	d10b      	bne.n	80052a0 <vTaskStartScheduler+0x70>
	__asm volatile
 8005288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800528c:	f383 8811 	msr	BASEPRI, r3
 8005290:	f3bf 8f6f 	isb	sy
 8005294:	f3bf 8f4f 	dsb	sy
 8005298:	607b      	str	r3, [r7, #4]
}
 800529a:	bf00      	nop
 800529c:	bf00      	nop
 800529e:	e7fd      	b.n	800529c <vTaskStartScheduler+0x6c>
}
 80052a0:	bf00      	nop
 80052a2:	3710      	adds	r7, #16
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	20000278 	.word	0x20000278
 80052ac:	08008300 	.word	0x08008300
 80052b0:	080058b1 	.word	0x080058b1
 80052b4:	20000274 	.word	0x20000274
 80052b8:	20000260 	.word	0x20000260
 80052bc:	20000258 	.word	0x20000258

080052c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80052c0:	b480      	push	{r7}
 80052c2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80052c4:	4b04      	ldr	r3, [pc, #16]	@ (80052d8 <vTaskSuspendAll+0x18>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	3301      	adds	r3, #1
 80052ca:	4a03      	ldr	r2, [pc, #12]	@ (80052d8 <vTaskSuspendAll+0x18>)
 80052cc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80052ce:	bf00      	nop
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr
 80052d8:	2000027c 	.word	0x2000027c

080052dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80052e2:	2300      	movs	r3, #0
 80052e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80052e6:	2300      	movs	r3, #0
 80052e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80052ea:	4b42      	ldr	r3, [pc, #264]	@ (80053f4 <xTaskResumeAll+0x118>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10b      	bne.n	800530a <xTaskResumeAll+0x2e>
	__asm volatile
 80052f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f6:	f383 8811 	msr	BASEPRI, r3
 80052fa:	f3bf 8f6f 	isb	sy
 80052fe:	f3bf 8f4f 	dsb	sy
 8005302:	603b      	str	r3, [r7, #0]
}
 8005304:	bf00      	nop
 8005306:	bf00      	nop
 8005308:	e7fd      	b.n	8005306 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800530a:	f000 feef 	bl	80060ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800530e:	4b39      	ldr	r3, [pc, #228]	@ (80053f4 <xTaskResumeAll+0x118>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	3b01      	subs	r3, #1
 8005314:	4a37      	ldr	r2, [pc, #220]	@ (80053f4 <xTaskResumeAll+0x118>)
 8005316:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005318:	4b36      	ldr	r3, [pc, #216]	@ (80053f4 <xTaskResumeAll+0x118>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d161      	bne.n	80053e4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005320:	4b35      	ldr	r3, [pc, #212]	@ (80053f8 <xTaskResumeAll+0x11c>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d05d      	beq.n	80053e4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005328:	e02e      	b.n	8005388 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800532a:	4b34      	ldr	r3, [pc, #208]	@ (80053fc <xTaskResumeAll+0x120>)
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	3318      	adds	r3, #24
 8005336:	4618      	mov	r0, r3
 8005338:	f7ff f824 	bl	8004384 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	3304      	adds	r3, #4
 8005340:	4618      	mov	r0, r3
 8005342:	f7ff f81f 	bl	8004384 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800534a:	2201      	movs	r2, #1
 800534c:	409a      	lsls	r2, r3
 800534e:	4b2c      	ldr	r3, [pc, #176]	@ (8005400 <xTaskResumeAll+0x124>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4313      	orrs	r3, r2
 8005354:	4a2a      	ldr	r2, [pc, #168]	@ (8005400 <xTaskResumeAll+0x124>)
 8005356:	6013      	str	r3, [r2, #0]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800535c:	4613      	mov	r3, r2
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	4413      	add	r3, r2
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	4a27      	ldr	r2, [pc, #156]	@ (8005404 <xTaskResumeAll+0x128>)
 8005366:	441a      	add	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	3304      	adds	r3, #4
 800536c:	4619      	mov	r1, r3
 800536e:	4610      	mov	r0, r2
 8005370:	f7fe ffab 	bl	80042ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005378:	4b23      	ldr	r3, [pc, #140]	@ (8005408 <xTaskResumeAll+0x12c>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537e:	429a      	cmp	r2, r3
 8005380:	d302      	bcc.n	8005388 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005382:	4b22      	ldr	r3, [pc, #136]	@ (800540c <xTaskResumeAll+0x130>)
 8005384:	2201      	movs	r2, #1
 8005386:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005388:	4b1c      	ldr	r3, [pc, #112]	@ (80053fc <xTaskResumeAll+0x120>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1cc      	bne.n	800532a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005396:	f000 fb21 	bl	80059dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800539a:	4b1d      	ldr	r3, [pc, #116]	@ (8005410 <xTaskResumeAll+0x134>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d010      	beq.n	80053c8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80053a6:	f000 f837 	bl	8005418 <xTaskIncrementTick>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d002      	beq.n	80053b6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80053b0:	4b16      	ldr	r3, [pc, #88]	@ (800540c <xTaskResumeAll+0x130>)
 80053b2:	2201      	movs	r2, #1
 80053b4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	3b01      	subs	r3, #1
 80053ba:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1f1      	bne.n	80053a6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80053c2:	4b13      	ldr	r3, [pc, #76]	@ (8005410 <xTaskResumeAll+0x134>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80053c8:	4b10      	ldr	r3, [pc, #64]	@ (800540c <xTaskResumeAll+0x130>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d009      	beq.n	80053e4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80053d0:	2301      	movs	r3, #1
 80053d2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80053d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005414 <xTaskResumeAll+0x138>)
 80053d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80053e4:	f000 feb4 	bl	8006150 <vPortExitCritical>

	return xAlreadyYielded;
 80053e8:	68bb      	ldr	r3, [r7, #8]
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3710      	adds	r7, #16
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	2000027c 	.word	0x2000027c
 80053f8:	20000254 	.word	0x20000254
 80053fc:	20000214 	.word	0x20000214
 8005400:	2000025c 	.word	0x2000025c
 8005404:	20000158 	.word	0x20000158
 8005408:	20000154 	.word	0x20000154
 800540c:	20000268 	.word	0x20000268
 8005410:	20000264 	.word	0x20000264
 8005414:	e000ed04 	.word	0xe000ed04

08005418 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800541e:	2300      	movs	r3, #0
 8005420:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005422:	4b4f      	ldr	r3, [pc, #316]	@ (8005560 <xTaskIncrementTick+0x148>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	2b00      	cmp	r3, #0
 8005428:	f040 808f 	bne.w	800554a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800542c:	4b4d      	ldr	r3, [pc, #308]	@ (8005564 <xTaskIncrementTick+0x14c>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	3301      	adds	r3, #1
 8005432:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005434:	4a4b      	ldr	r2, [pc, #300]	@ (8005564 <xTaskIncrementTick+0x14c>)
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d121      	bne.n	8005484 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005440:	4b49      	ldr	r3, [pc, #292]	@ (8005568 <xTaskIncrementTick+0x150>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00b      	beq.n	8005462 <xTaskIncrementTick+0x4a>
	__asm volatile
 800544a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544e:	f383 8811 	msr	BASEPRI, r3
 8005452:	f3bf 8f6f 	isb	sy
 8005456:	f3bf 8f4f 	dsb	sy
 800545a:	603b      	str	r3, [r7, #0]
}
 800545c:	bf00      	nop
 800545e:	bf00      	nop
 8005460:	e7fd      	b.n	800545e <xTaskIncrementTick+0x46>
 8005462:	4b41      	ldr	r3, [pc, #260]	@ (8005568 <xTaskIncrementTick+0x150>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	60fb      	str	r3, [r7, #12]
 8005468:	4b40      	ldr	r3, [pc, #256]	@ (800556c <xTaskIncrementTick+0x154>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a3e      	ldr	r2, [pc, #248]	@ (8005568 <xTaskIncrementTick+0x150>)
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	4a3e      	ldr	r2, [pc, #248]	@ (800556c <xTaskIncrementTick+0x154>)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6013      	str	r3, [r2, #0]
 8005476:	4b3e      	ldr	r3, [pc, #248]	@ (8005570 <xTaskIncrementTick+0x158>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3301      	adds	r3, #1
 800547c:	4a3c      	ldr	r2, [pc, #240]	@ (8005570 <xTaskIncrementTick+0x158>)
 800547e:	6013      	str	r3, [r2, #0]
 8005480:	f000 faac 	bl	80059dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005484:	4b3b      	ldr	r3, [pc, #236]	@ (8005574 <xTaskIncrementTick+0x15c>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	429a      	cmp	r2, r3
 800548c:	d348      	bcc.n	8005520 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800548e:	4b36      	ldr	r3, [pc, #216]	@ (8005568 <xTaskIncrementTick+0x150>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d104      	bne.n	80054a2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005498:	4b36      	ldr	r3, [pc, #216]	@ (8005574 <xTaskIncrementTick+0x15c>)
 800549a:	f04f 32ff 	mov.w	r2, #4294967295
 800549e:	601a      	str	r2, [r3, #0]
					break;
 80054a0:	e03e      	b.n	8005520 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054a2:	4b31      	ldr	r3, [pc, #196]	@ (8005568 <xTaskIncrementTick+0x150>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d203      	bcs.n	80054c2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80054ba:	4a2e      	ldr	r2, [pc, #184]	@ (8005574 <xTaskIncrementTick+0x15c>)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80054c0:	e02e      	b.n	8005520 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	3304      	adds	r3, #4
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7fe ff5c 	bl	8004384 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d004      	beq.n	80054de <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	3318      	adds	r3, #24
 80054d8:	4618      	mov	r0, r3
 80054da:	f7fe ff53 	bl	8004384 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e2:	2201      	movs	r2, #1
 80054e4:	409a      	lsls	r2, r3
 80054e6:	4b24      	ldr	r3, [pc, #144]	@ (8005578 <xTaskIncrementTick+0x160>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	4a22      	ldr	r2, [pc, #136]	@ (8005578 <xTaskIncrementTick+0x160>)
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f4:	4613      	mov	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4a1f      	ldr	r2, [pc, #124]	@ (800557c <xTaskIncrementTick+0x164>)
 80054fe:	441a      	add	r2, r3
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	3304      	adds	r3, #4
 8005504:	4619      	mov	r1, r3
 8005506:	4610      	mov	r0, r2
 8005508:	f7fe fedf 	bl	80042ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005510:	4b1b      	ldr	r3, [pc, #108]	@ (8005580 <xTaskIncrementTick+0x168>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005516:	429a      	cmp	r2, r3
 8005518:	d3b9      	bcc.n	800548e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800551a:	2301      	movs	r3, #1
 800551c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800551e:	e7b6      	b.n	800548e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005520:	4b17      	ldr	r3, [pc, #92]	@ (8005580 <xTaskIncrementTick+0x168>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005526:	4915      	ldr	r1, [pc, #84]	@ (800557c <xTaskIncrementTick+0x164>)
 8005528:	4613      	mov	r3, r2
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	4413      	add	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	440b      	add	r3, r1
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d901      	bls.n	800553c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005538:	2301      	movs	r3, #1
 800553a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800553c:	4b11      	ldr	r3, [pc, #68]	@ (8005584 <xTaskIncrementTick+0x16c>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d007      	beq.n	8005554 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005544:	2301      	movs	r3, #1
 8005546:	617b      	str	r3, [r7, #20]
 8005548:	e004      	b.n	8005554 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800554a:	4b0f      	ldr	r3, [pc, #60]	@ (8005588 <xTaskIncrementTick+0x170>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3301      	adds	r3, #1
 8005550:	4a0d      	ldr	r2, [pc, #52]	@ (8005588 <xTaskIncrementTick+0x170>)
 8005552:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005554:	697b      	ldr	r3, [r7, #20]
}
 8005556:	4618      	mov	r0, r3
 8005558:	3718      	adds	r7, #24
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	2000027c 	.word	0x2000027c
 8005564:	20000258 	.word	0x20000258
 8005568:	2000020c 	.word	0x2000020c
 800556c:	20000210 	.word	0x20000210
 8005570:	2000026c 	.word	0x2000026c
 8005574:	20000274 	.word	0x20000274
 8005578:	2000025c 	.word	0x2000025c
 800557c:	20000158 	.word	0x20000158
 8005580:	20000154 	.word	0x20000154
 8005584:	20000268 	.word	0x20000268
 8005588:	20000264 	.word	0x20000264

0800558c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b088      	sub	sp, #32
 8005590:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005592:	4b3a      	ldr	r3, [pc, #232]	@ (800567c <vTaskSwitchContext+0xf0>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d003      	beq.n	80055a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800559a:	4b39      	ldr	r3, [pc, #228]	@ (8005680 <vTaskSwitchContext+0xf4>)
 800559c:	2201      	movs	r2, #1
 800559e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80055a0:	e067      	b.n	8005672 <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 80055a2:	4b37      	ldr	r3, [pc, #220]	@ (8005680 <vTaskSwitchContext+0xf4>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80055a8:	4b36      	ldr	r3, [pc, #216]	@ (8005684 <vTaskSwitchContext+0xf8>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ae:	61fb      	str	r3, [r7, #28]
 80055b0:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80055b4:	61bb      	str	r3, [r7, #24]
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d111      	bne.n	80055e4 <vTaskSwitchContext+0x58>
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	3304      	adds	r3, #4
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	69ba      	ldr	r2, [r7, #24]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d10b      	bne.n	80055e4 <vTaskSwitchContext+0x58>
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	3308      	adds	r3, #8
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	69ba      	ldr	r2, [r7, #24]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d105      	bne.n	80055e4 <vTaskSwitchContext+0x58>
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	330c      	adds	r3, #12
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	69ba      	ldr	r2, [r7, #24]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d008      	beq.n	80055f6 <vTaskSwitchContext+0x6a>
 80055e4:	4b27      	ldr	r3, [pc, #156]	@ (8005684 <vTaskSwitchContext+0xf8>)
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	4b26      	ldr	r3, [pc, #152]	@ (8005684 <vTaskSwitchContext+0xf8>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3334      	adds	r3, #52	@ 0x34
 80055ee:	4619      	mov	r1, r3
 80055f0:	4610      	mov	r0, r2
 80055f2:	f7fb f939 	bl	8000868 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055f6:	4b24      	ldr	r3, [pc, #144]	@ (8005688 <vTaskSwitchContext+0xfc>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	fab3 f383 	clz	r3, r3
 8005602:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005604:	7afb      	ldrb	r3, [r7, #11]
 8005606:	f1c3 031f 	rsb	r3, r3, #31
 800560a:	617b      	str	r3, [r7, #20]
 800560c:	491f      	ldr	r1, [pc, #124]	@ (800568c <vTaskSwitchContext+0x100>)
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	4613      	mov	r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	4413      	add	r3, r2
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	440b      	add	r3, r1
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d10b      	bne.n	8005638 <vTaskSwitchContext+0xac>
	__asm volatile
 8005620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005624:	f383 8811 	msr	BASEPRI, r3
 8005628:	f3bf 8f6f 	isb	sy
 800562c:	f3bf 8f4f 	dsb	sy
 8005630:	607b      	str	r3, [r7, #4]
}
 8005632:	bf00      	nop
 8005634:	bf00      	nop
 8005636:	e7fd      	b.n	8005634 <vTaskSwitchContext+0xa8>
 8005638:	697a      	ldr	r2, [r7, #20]
 800563a:	4613      	mov	r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	4413      	add	r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4a12      	ldr	r2, [pc, #72]	@ (800568c <vTaskSwitchContext+0x100>)
 8005644:	4413      	add	r3, r2
 8005646:	613b      	str	r3, [r7, #16]
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	605a      	str	r2, [r3, #4]
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	3308      	adds	r3, #8
 800565a:	429a      	cmp	r2, r3
 800565c:	d104      	bne.n	8005668 <vTaskSwitchContext+0xdc>
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	685a      	ldr	r2, [r3, #4]
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	605a      	str	r2, [r3, #4]
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	4a05      	ldr	r2, [pc, #20]	@ (8005684 <vTaskSwitchContext+0xf8>)
 8005670:	6013      	str	r3, [r2, #0]
}
 8005672:	bf00      	nop
 8005674:	3720      	adds	r7, #32
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	2000027c 	.word	0x2000027c
 8005680:	20000268 	.word	0x20000268
 8005684:	20000154 	.word	0x20000154
 8005688:	2000025c 	.word	0x2000025c
 800568c:	20000158 	.word	0x20000158

08005690 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d10b      	bne.n	80056b8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80056a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a4:	f383 8811 	msr	BASEPRI, r3
 80056a8:	f3bf 8f6f 	isb	sy
 80056ac:	f3bf 8f4f 	dsb	sy
 80056b0:	60fb      	str	r3, [r7, #12]
}
 80056b2:	bf00      	nop
 80056b4:	bf00      	nop
 80056b6:	e7fd      	b.n	80056b4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056b8:	4b07      	ldr	r3, [pc, #28]	@ (80056d8 <vTaskPlaceOnEventList+0x48>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3318      	adds	r3, #24
 80056be:	4619      	mov	r1, r3
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f7fe fe26 	bl	8004312 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80056c6:	2101      	movs	r1, #1
 80056c8:	6838      	ldr	r0, [r7, #0]
 80056ca:	f000 fb67 	bl	8005d9c <prvAddCurrentTaskToDelayedList>
}
 80056ce:	bf00      	nop
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	20000154 	.word	0x20000154

080056dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d10b      	bne.n	800570a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80056f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f6:	f383 8811 	msr	BASEPRI, r3
 80056fa:	f3bf 8f6f 	isb	sy
 80056fe:	f3bf 8f4f 	dsb	sy
 8005702:	60fb      	str	r3, [r7, #12]
}
 8005704:	bf00      	nop
 8005706:	bf00      	nop
 8005708:	e7fd      	b.n	8005706 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	3318      	adds	r3, #24
 800570e:	4618      	mov	r0, r3
 8005710:	f7fe fe38 	bl	8004384 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005714:	4b1d      	ldr	r3, [pc, #116]	@ (800578c <xTaskRemoveFromEventList+0xb0>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d11c      	bne.n	8005756 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	3304      	adds	r3, #4
 8005720:	4618      	mov	r0, r3
 8005722:	f7fe fe2f 	bl	8004384 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800572a:	2201      	movs	r2, #1
 800572c:	409a      	lsls	r2, r3
 800572e:	4b18      	ldr	r3, [pc, #96]	@ (8005790 <xTaskRemoveFromEventList+0xb4>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4313      	orrs	r3, r2
 8005734:	4a16      	ldr	r2, [pc, #88]	@ (8005790 <xTaskRemoveFromEventList+0xb4>)
 8005736:	6013      	str	r3, [r2, #0]
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800573c:	4613      	mov	r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4413      	add	r3, r2
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	4a13      	ldr	r2, [pc, #76]	@ (8005794 <xTaskRemoveFromEventList+0xb8>)
 8005746:	441a      	add	r2, r3
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	3304      	adds	r3, #4
 800574c:	4619      	mov	r1, r3
 800574e:	4610      	mov	r0, r2
 8005750:	f7fe fdbb 	bl	80042ca <vListInsertEnd>
 8005754:	e005      	b.n	8005762 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	3318      	adds	r3, #24
 800575a:	4619      	mov	r1, r3
 800575c:	480e      	ldr	r0, [pc, #56]	@ (8005798 <xTaskRemoveFromEventList+0xbc>)
 800575e:	f7fe fdb4 	bl	80042ca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005766:	4b0d      	ldr	r3, [pc, #52]	@ (800579c <xTaskRemoveFromEventList+0xc0>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576c:	429a      	cmp	r2, r3
 800576e:	d905      	bls.n	800577c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005770:	2301      	movs	r3, #1
 8005772:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005774:	4b0a      	ldr	r3, [pc, #40]	@ (80057a0 <xTaskRemoveFromEventList+0xc4>)
 8005776:	2201      	movs	r2, #1
 8005778:	601a      	str	r2, [r3, #0]
 800577a:	e001      	b.n	8005780 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800577c:	2300      	movs	r3, #0
 800577e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005780:	697b      	ldr	r3, [r7, #20]
}
 8005782:	4618      	mov	r0, r3
 8005784:	3718      	adds	r7, #24
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	2000027c 	.word	0x2000027c
 8005790:	2000025c 	.word	0x2000025c
 8005794:	20000158 	.word	0x20000158
 8005798:	20000214 	.word	0x20000214
 800579c:	20000154 	.word	0x20000154
 80057a0:	20000268 	.word	0x20000268

080057a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80057ac:	4b06      	ldr	r3, [pc, #24]	@ (80057c8 <vTaskInternalSetTimeOutState+0x24>)
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80057b4:	4b05      	ldr	r3, [pc, #20]	@ (80057cc <vTaskInternalSetTimeOutState+0x28>)
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	605a      	str	r2, [r3, #4]
}
 80057bc:	bf00      	nop
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr
 80057c8:	2000026c 	.word	0x2000026c
 80057cc:	20000258 	.word	0x20000258

080057d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b088      	sub	sp, #32
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10b      	bne.n	80057f8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80057e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e4:	f383 8811 	msr	BASEPRI, r3
 80057e8:	f3bf 8f6f 	isb	sy
 80057ec:	f3bf 8f4f 	dsb	sy
 80057f0:	613b      	str	r3, [r7, #16]
}
 80057f2:	bf00      	nop
 80057f4:	bf00      	nop
 80057f6:	e7fd      	b.n	80057f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10b      	bne.n	8005816 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80057fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005802:	f383 8811 	msr	BASEPRI, r3
 8005806:	f3bf 8f6f 	isb	sy
 800580a:	f3bf 8f4f 	dsb	sy
 800580e:	60fb      	str	r3, [r7, #12]
}
 8005810:	bf00      	nop
 8005812:	bf00      	nop
 8005814:	e7fd      	b.n	8005812 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005816:	f000 fc69 	bl	80060ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800581a:	4b1d      	ldr	r3, [pc, #116]	@ (8005890 <xTaskCheckForTimeOut+0xc0>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	69ba      	ldr	r2, [r7, #24]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005832:	d102      	bne.n	800583a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005834:	2300      	movs	r3, #0
 8005836:	61fb      	str	r3, [r7, #28]
 8005838:	e023      	b.n	8005882 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	4b15      	ldr	r3, [pc, #84]	@ (8005894 <xTaskCheckForTimeOut+0xc4>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	429a      	cmp	r2, r3
 8005844:	d007      	beq.n	8005856 <xTaskCheckForTimeOut+0x86>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	69ba      	ldr	r2, [r7, #24]
 800584c:	429a      	cmp	r2, r3
 800584e:	d302      	bcc.n	8005856 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005850:	2301      	movs	r3, #1
 8005852:	61fb      	str	r3, [r7, #28]
 8005854:	e015      	b.n	8005882 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	697a      	ldr	r2, [r7, #20]
 800585c:	429a      	cmp	r2, r3
 800585e:	d20b      	bcs.n	8005878 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	1ad2      	subs	r2, r2, r3
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f7ff ff99 	bl	80057a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005872:	2300      	movs	r3, #0
 8005874:	61fb      	str	r3, [r7, #28]
 8005876:	e004      	b.n	8005882 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	2200      	movs	r2, #0
 800587c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800587e:	2301      	movs	r3, #1
 8005880:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005882:	f000 fc65 	bl	8006150 <vPortExitCritical>

	return xReturn;
 8005886:	69fb      	ldr	r3, [r7, #28]
}
 8005888:	4618      	mov	r0, r3
 800588a:	3720      	adds	r7, #32
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}
 8005890:	20000258 	.word	0x20000258
 8005894:	2000026c 	.word	0x2000026c

08005898 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005898:	b480      	push	{r7}
 800589a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800589c:	4b03      	ldr	r3, [pc, #12]	@ (80058ac <vTaskMissedYield+0x14>)
 800589e:	2201      	movs	r2, #1
 80058a0:	601a      	str	r2, [r3, #0]
}
 80058a2:	bf00      	nop
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr
 80058ac:	20000268 	.word	0x20000268

080058b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b082      	sub	sp, #8
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80058b8:	f000 f852 	bl	8005960 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80058bc:	4b06      	ldr	r3, [pc, #24]	@ (80058d8 <prvIdleTask+0x28>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d9f9      	bls.n	80058b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80058c4:	4b05      	ldr	r3, [pc, #20]	@ (80058dc <prvIdleTask+0x2c>)
 80058c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	f3bf 8f4f 	dsb	sy
 80058d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80058d4:	e7f0      	b.n	80058b8 <prvIdleTask+0x8>
 80058d6:	bf00      	nop
 80058d8:	20000158 	.word	0x20000158
 80058dc:	e000ed04 	.word	0xe000ed04

080058e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80058e6:	2300      	movs	r3, #0
 80058e8:	607b      	str	r3, [r7, #4]
 80058ea:	e00c      	b.n	8005906 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	4613      	mov	r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	4413      	add	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	4a12      	ldr	r2, [pc, #72]	@ (8005940 <prvInitialiseTaskLists+0x60>)
 80058f8:	4413      	add	r3, r2
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7fe fcb8 	bl	8004270 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	3301      	adds	r3, #1
 8005904:	607b      	str	r3, [r7, #4]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b06      	cmp	r3, #6
 800590a:	d9ef      	bls.n	80058ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800590c:	480d      	ldr	r0, [pc, #52]	@ (8005944 <prvInitialiseTaskLists+0x64>)
 800590e:	f7fe fcaf 	bl	8004270 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005912:	480d      	ldr	r0, [pc, #52]	@ (8005948 <prvInitialiseTaskLists+0x68>)
 8005914:	f7fe fcac 	bl	8004270 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005918:	480c      	ldr	r0, [pc, #48]	@ (800594c <prvInitialiseTaskLists+0x6c>)
 800591a:	f7fe fca9 	bl	8004270 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800591e:	480c      	ldr	r0, [pc, #48]	@ (8005950 <prvInitialiseTaskLists+0x70>)
 8005920:	f7fe fca6 	bl	8004270 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005924:	480b      	ldr	r0, [pc, #44]	@ (8005954 <prvInitialiseTaskLists+0x74>)
 8005926:	f7fe fca3 	bl	8004270 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800592a:	4b0b      	ldr	r3, [pc, #44]	@ (8005958 <prvInitialiseTaskLists+0x78>)
 800592c:	4a05      	ldr	r2, [pc, #20]	@ (8005944 <prvInitialiseTaskLists+0x64>)
 800592e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005930:	4b0a      	ldr	r3, [pc, #40]	@ (800595c <prvInitialiseTaskLists+0x7c>)
 8005932:	4a05      	ldr	r2, [pc, #20]	@ (8005948 <prvInitialiseTaskLists+0x68>)
 8005934:	601a      	str	r2, [r3, #0]
}
 8005936:	bf00      	nop
 8005938:	3708      	adds	r7, #8
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	20000158 	.word	0x20000158
 8005944:	200001e4 	.word	0x200001e4
 8005948:	200001f8 	.word	0x200001f8
 800594c:	20000214 	.word	0x20000214
 8005950:	20000228 	.word	0x20000228
 8005954:	20000240 	.word	0x20000240
 8005958:	2000020c 	.word	0x2000020c
 800595c:	20000210 	.word	0x20000210

08005960 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005966:	e019      	b.n	800599c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005968:	f000 fbc0 	bl	80060ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800596c:	4b10      	ldr	r3, [pc, #64]	@ (80059b0 <prvCheckTasksWaitingTermination+0x50>)
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	3304      	adds	r3, #4
 8005978:	4618      	mov	r0, r3
 800597a:	f7fe fd03 	bl	8004384 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800597e:	4b0d      	ldr	r3, [pc, #52]	@ (80059b4 <prvCheckTasksWaitingTermination+0x54>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	3b01      	subs	r3, #1
 8005984:	4a0b      	ldr	r2, [pc, #44]	@ (80059b4 <prvCheckTasksWaitingTermination+0x54>)
 8005986:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005988:	4b0b      	ldr	r3, [pc, #44]	@ (80059b8 <prvCheckTasksWaitingTermination+0x58>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	3b01      	subs	r3, #1
 800598e:	4a0a      	ldr	r2, [pc, #40]	@ (80059b8 <prvCheckTasksWaitingTermination+0x58>)
 8005990:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005992:	f000 fbdd 	bl	8006150 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f810 	bl	80059bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800599c:	4b06      	ldr	r3, [pc, #24]	@ (80059b8 <prvCheckTasksWaitingTermination+0x58>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d1e1      	bne.n	8005968 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80059a4:	bf00      	nop
 80059a6:	bf00      	nop
 80059a8:	3708      	adds	r7, #8
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	bf00      	nop
 80059b0:	20000228 	.word	0x20000228
 80059b4:	20000254 	.word	0x20000254
 80059b8:	2000023c 	.word	0x2000023c

080059bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b082      	sub	sp, #8
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fd63 	bl	8006494 <vPortFree>
			vPortFree( pxTCB );
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 fd60 	bl	8006494 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80059d4:	bf00      	nop
 80059d6:	3708      	adds	r7, #8
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005a14 <prvResetNextTaskUnblockTime+0x38>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d104      	bne.n	80059f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80059ec:	4b0a      	ldr	r3, [pc, #40]	@ (8005a18 <prvResetNextTaskUnblockTime+0x3c>)
 80059ee:	f04f 32ff 	mov.w	r2, #4294967295
 80059f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80059f4:	e008      	b.n	8005a08 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059f6:	4b07      	ldr	r3, [pc, #28]	@ (8005a14 <prvResetNextTaskUnblockTime+0x38>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	68db      	ldr	r3, [r3, #12]
 80059fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	4a04      	ldr	r2, [pc, #16]	@ (8005a18 <prvResetNextTaskUnblockTime+0x3c>)
 8005a06:	6013      	str	r3, [r2, #0]
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr
 8005a14:	2000020c 	.word	0x2000020c
 8005a18:	20000274 	.word	0x20000274

08005a1c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005a22:	4b0b      	ldr	r3, [pc, #44]	@ (8005a50 <xTaskGetSchedulerState+0x34>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d102      	bne.n	8005a30 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	607b      	str	r3, [r7, #4]
 8005a2e:	e008      	b.n	8005a42 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a30:	4b08      	ldr	r3, [pc, #32]	@ (8005a54 <xTaskGetSchedulerState+0x38>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d102      	bne.n	8005a3e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005a38:	2302      	movs	r3, #2
 8005a3a:	607b      	str	r3, [r7, #4]
 8005a3c:	e001      	b.n	8005a42 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005a42:	687b      	ldr	r3, [r7, #4]
	}
 8005a44:	4618      	mov	r0, r3
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr
 8005a50:	20000260 	.word	0x20000260
 8005a54:	2000027c 	.word	0x2000027c

08005a58 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005a64:	2300      	movs	r3, #0
 8005a66:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d05e      	beq.n	8005b2c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a72:	4b31      	ldr	r3, [pc, #196]	@ (8005b38 <xTaskPriorityInherit+0xe0>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d24e      	bcs.n	8005b1a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	db06      	blt.n	8005a92 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a84:	4b2c      	ldr	r3, [pc, #176]	@ (8005b38 <xTaskPriorityInherit+0xe0>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a8a:	f1c3 0207 	rsb	r2, r3, #7
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	6959      	ldr	r1, [r3, #20]
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	4413      	add	r3, r2
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	4a26      	ldr	r2, [pc, #152]	@ (8005b3c <xTaskPriorityInherit+0xe4>)
 8005aa4:	4413      	add	r3, r2
 8005aa6:	4299      	cmp	r1, r3
 8005aa8:	d12f      	bne.n	8005b0a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	3304      	adds	r3, #4
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fe fc68 	bl	8004384 <uxListRemove>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10a      	bne.n	8005ad0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abe:	2201      	movs	r2, #1
 8005ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac4:	43da      	mvns	r2, r3
 8005ac6:	4b1e      	ldr	r3, [pc, #120]	@ (8005b40 <xTaskPriorityInherit+0xe8>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4013      	ands	r3, r2
 8005acc:	4a1c      	ldr	r2, [pc, #112]	@ (8005b40 <xTaskPriorityInherit+0xe8>)
 8005ace:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005ad0:	4b19      	ldr	r3, [pc, #100]	@ (8005b38 <xTaskPriorityInherit+0xe0>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ade:	2201      	movs	r2, #1
 8005ae0:	409a      	lsls	r2, r3
 8005ae2:	4b17      	ldr	r3, [pc, #92]	@ (8005b40 <xTaskPriorityInherit+0xe8>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	4a15      	ldr	r2, [pc, #84]	@ (8005b40 <xTaskPriorityInherit+0xe8>)
 8005aea:	6013      	str	r3, [r2, #0]
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005af0:	4613      	mov	r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	4413      	add	r3, r2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	4a10      	ldr	r2, [pc, #64]	@ (8005b3c <xTaskPriorityInherit+0xe4>)
 8005afa:	441a      	add	r2, r3
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	3304      	adds	r3, #4
 8005b00:	4619      	mov	r1, r3
 8005b02:	4610      	mov	r0, r2
 8005b04:	f7fe fbe1 	bl	80042ca <vListInsertEnd>
 8005b08:	e004      	b.n	8005b14 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8005b38 <xTaskPriorityInherit+0xe0>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005b14:	2301      	movs	r3, #1
 8005b16:	60fb      	str	r3, [r7, #12]
 8005b18:	e008      	b.n	8005b2c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b1e:	4b06      	ldr	r3, [pc, #24]	@ (8005b38 <xTaskPriorityInherit+0xe0>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d201      	bcs.n	8005b2c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
	}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	20000154 	.word	0x20000154
 8005b3c:	20000158 	.word	0x20000158
 8005b40:	2000025c 	.word	0x2000025c

08005b44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005b50:	2300      	movs	r3, #0
 8005b52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d070      	beq.n	8005c3c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8005c48 <xTaskPriorityDisinherit+0x104>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	693a      	ldr	r2, [r7, #16]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d00b      	beq.n	8005b7c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b68:	f383 8811 	msr	BASEPRI, r3
 8005b6c:	f3bf 8f6f 	isb	sy
 8005b70:	f3bf 8f4f 	dsb	sy
 8005b74:	60fb      	str	r3, [r7, #12]
}
 8005b76:	bf00      	nop
 8005b78:	bf00      	nop
 8005b7a:	e7fd      	b.n	8005b78 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d10b      	bne.n	8005b9c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b88:	f383 8811 	msr	BASEPRI, r3
 8005b8c:	f3bf 8f6f 	isb	sy
 8005b90:	f3bf 8f4f 	dsb	sy
 8005b94:	60bb      	str	r3, [r7, #8]
}
 8005b96:	bf00      	nop
 8005b98:	bf00      	nop
 8005b9a:	e7fd      	b.n	8005b98 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ba0:	1e5a      	subs	r2, r3, #1
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d044      	beq.n	8005c3c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d140      	bne.n	8005c3c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	3304      	adds	r3, #4
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7fe fbe0 	bl	8004384 <uxListRemove>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d115      	bne.n	8005bf6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bce:	491f      	ldr	r1, [pc, #124]	@ (8005c4c <xTaskPriorityDisinherit+0x108>)
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	4413      	add	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	440b      	add	r3, r1
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d10a      	bne.n	8005bf6 <xTaskPriorityDisinherit+0xb2>
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be4:	2201      	movs	r2, #1
 8005be6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bea:	43da      	mvns	r2, r3
 8005bec:	4b18      	ldr	r3, [pc, #96]	@ (8005c50 <xTaskPriorityDisinherit+0x10c>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	4a17      	ldr	r2, [pc, #92]	@ (8005c50 <xTaskPriorityDisinherit+0x10c>)
 8005bf4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c02:	f1c3 0207 	rsb	r2, r3, #7
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c0e:	2201      	movs	r2, #1
 8005c10:	409a      	lsls	r2, r3
 8005c12:	4b0f      	ldr	r3, [pc, #60]	@ (8005c50 <xTaskPriorityDisinherit+0x10c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	4a0d      	ldr	r2, [pc, #52]	@ (8005c50 <xTaskPriorityDisinherit+0x10c>)
 8005c1a:	6013      	str	r3, [r2, #0]
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c20:	4613      	mov	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4a08      	ldr	r2, [pc, #32]	@ (8005c4c <xTaskPriorityDisinherit+0x108>)
 8005c2a:	441a      	add	r2, r3
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	3304      	adds	r3, #4
 8005c30:	4619      	mov	r1, r3
 8005c32:	4610      	mov	r0, r2
 8005c34:	f7fe fb49 	bl	80042ca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c3c:	697b      	ldr	r3, [r7, #20]
	}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3718      	adds	r7, #24
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	20000154 	.word	0x20000154
 8005c4c:	20000158 	.word	0x20000158
 8005c50:	2000025c 	.word	0x2000025c

08005c54 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b088      	sub	sp, #32
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005c62:	2301      	movs	r3, #1
 8005c64:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d079      	beq.n	8005d60 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d10b      	bne.n	8005c8c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c78:	f383 8811 	msr	BASEPRI, r3
 8005c7c:	f3bf 8f6f 	isb	sy
 8005c80:	f3bf 8f4f 	dsb	sy
 8005c84:	60fb      	str	r3, [r7, #12]
}
 8005c86:	bf00      	nop
 8005c88:	bf00      	nop
 8005c8a:	e7fd      	b.n	8005c88 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c90:	683a      	ldr	r2, [r7, #0]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d902      	bls.n	8005c9c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	61fb      	str	r3, [r7, #28]
 8005c9a:	e002      	b.n	8005ca2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca6:	69fa      	ldr	r2, [r7, #28]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d059      	beq.n	8005d60 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d154      	bne.n	8005d60 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005cb6:	4b2c      	ldr	r3, [pc, #176]	@ (8005d68 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	69ba      	ldr	r2, [r7, #24]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d10b      	bne.n	8005cd8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc4:	f383 8811 	msr	BASEPRI, r3
 8005cc8:	f3bf 8f6f 	isb	sy
 8005ccc:	f3bf 8f4f 	dsb	sy
 8005cd0:	60bb      	str	r3, [r7, #8]
}
 8005cd2:	bf00      	nop
 8005cd4:	bf00      	nop
 8005cd6:	e7fd      	b.n	8005cd4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cdc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	69fa      	ldr	r2, [r7, #28]
 8005ce2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	db04      	blt.n	8005cf6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	f1c3 0207 	rsb	r2, r3, #7
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	6959      	ldr	r1, [r3, #20]
 8005cfa:	693a      	ldr	r2, [r7, #16]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	4413      	add	r3, r2
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	4a19      	ldr	r2, [pc, #100]	@ (8005d6c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005d06:	4413      	add	r3, r2
 8005d08:	4299      	cmp	r1, r3
 8005d0a:	d129      	bne.n	8005d60 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d0c:	69bb      	ldr	r3, [r7, #24]
 8005d0e:	3304      	adds	r3, #4
 8005d10:	4618      	mov	r0, r3
 8005d12:	f7fe fb37 	bl	8004384 <uxListRemove>
 8005d16:	4603      	mov	r3, r0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10a      	bne.n	8005d32 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d20:	2201      	movs	r2, #1
 8005d22:	fa02 f303 	lsl.w	r3, r2, r3
 8005d26:	43da      	mvns	r2, r3
 8005d28:	4b11      	ldr	r3, [pc, #68]	@ (8005d70 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	4a10      	ldr	r2, [pc, #64]	@ (8005d70 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005d30:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d36:	2201      	movs	r2, #1
 8005d38:	409a      	lsls	r2, r3
 8005d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d70 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	4a0b      	ldr	r2, [pc, #44]	@ (8005d70 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005d42:	6013      	str	r3, [r2, #0]
 8005d44:	69bb      	ldr	r3, [r7, #24]
 8005d46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d48:	4613      	mov	r3, r2
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	4413      	add	r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	4a06      	ldr	r2, [pc, #24]	@ (8005d6c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005d52:	441a      	add	r2, r3
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	3304      	adds	r3, #4
 8005d58:	4619      	mov	r1, r3
 8005d5a:	4610      	mov	r0, r2
 8005d5c:	f7fe fab5 	bl	80042ca <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d60:	bf00      	nop
 8005d62:	3720      	adds	r7, #32
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	20000154 	.word	0x20000154
 8005d6c:	20000158 	.word	0x20000158
 8005d70:	2000025c 	.word	0x2000025c

08005d74 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005d74:	b480      	push	{r7}
 8005d76:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005d78:	4b07      	ldr	r3, [pc, #28]	@ (8005d98 <pvTaskIncrementMutexHeldCount+0x24>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d004      	beq.n	8005d8a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005d80:	4b05      	ldr	r3, [pc, #20]	@ (8005d98 <pvTaskIncrementMutexHeldCount+0x24>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d86:	3201      	adds	r2, #1
 8005d88:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005d8a:	4b03      	ldr	r3, [pc, #12]	@ (8005d98 <pvTaskIncrementMutexHeldCount+0x24>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
	}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr
 8005d98:	20000154 	.word	0x20000154

08005d9c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005da6:	4b29      	ldr	r3, [pc, #164]	@ (8005e4c <prvAddCurrentTaskToDelayedList+0xb0>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005dac:	4b28      	ldr	r3, [pc, #160]	@ (8005e50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	3304      	adds	r3, #4
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7fe fae6 	bl	8004384 <uxListRemove>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d10b      	bne.n	8005dd6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005dbe:	4b24      	ldr	r3, [pc, #144]	@ (8005e50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dca:	43da      	mvns	r2, r3
 8005dcc:	4b21      	ldr	r3, [pc, #132]	@ (8005e54 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	4a20      	ldr	r2, [pc, #128]	@ (8005e54 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005dd4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ddc:	d10a      	bne.n	8005df4 <prvAddCurrentTaskToDelayedList+0x58>
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d007      	beq.n	8005df4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005de4:	4b1a      	ldr	r3, [pc, #104]	@ (8005e50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	3304      	adds	r3, #4
 8005dea:	4619      	mov	r1, r3
 8005dec:	481a      	ldr	r0, [pc, #104]	@ (8005e58 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005dee:	f7fe fa6c 	bl	80042ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005df2:	e026      	b.n	8005e42 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4413      	add	r3, r2
 8005dfa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005dfc:	4b14      	ldr	r3, [pc, #80]	@ (8005e50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68ba      	ldr	r2, [r7, #8]
 8005e02:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d209      	bcs.n	8005e20 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e0c:	4b13      	ldr	r3, [pc, #76]	@ (8005e5c <prvAddCurrentTaskToDelayedList+0xc0>)
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	4b0f      	ldr	r3, [pc, #60]	@ (8005e50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	3304      	adds	r3, #4
 8005e16:	4619      	mov	r1, r3
 8005e18:	4610      	mov	r0, r2
 8005e1a:	f7fe fa7a 	bl	8004312 <vListInsert>
}
 8005e1e:	e010      	b.n	8005e42 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e20:	4b0f      	ldr	r3, [pc, #60]	@ (8005e60 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	4b0a      	ldr	r3, [pc, #40]	@ (8005e50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	3304      	adds	r3, #4
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	4610      	mov	r0, r2
 8005e2e:	f7fe fa70 	bl	8004312 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e32:	4b0c      	ldr	r3, [pc, #48]	@ (8005e64 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68ba      	ldr	r2, [r7, #8]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d202      	bcs.n	8005e42 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005e3c:	4a09      	ldr	r2, [pc, #36]	@ (8005e64 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	6013      	str	r3, [r2, #0]
}
 8005e42:	bf00      	nop
 8005e44:	3710      	adds	r7, #16
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	20000258 	.word	0x20000258
 8005e50:	20000154 	.word	0x20000154
 8005e54:	2000025c 	.word	0x2000025c
 8005e58:	20000240 	.word	0x20000240
 8005e5c:	20000210 	.word	0x20000210
 8005e60:	2000020c 	.word	0x2000020c
 8005e64:	20000274 	.word	0x20000274

08005e68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	3b04      	subs	r3, #4
 8005e78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005e80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	3b04      	subs	r3, #4
 8005e86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	f023 0201 	bic.w	r2, r3, #1
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	3b04      	subs	r3, #4
 8005e96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005e98:	4a0c      	ldr	r2, [pc, #48]	@ (8005ecc <pxPortInitialiseStack+0x64>)
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	3b14      	subs	r3, #20
 8005ea2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	3b04      	subs	r3, #4
 8005eae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f06f 0202 	mvn.w	r2, #2
 8005eb6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	3b20      	subs	r3, #32
 8005ebc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3714      	adds	r7, #20
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr
 8005ecc:	08005ed1 	.word	0x08005ed1

08005ed0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b085      	sub	sp, #20
 8005ed4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005eda:	4b13      	ldr	r3, [pc, #76]	@ (8005f28 <prvTaskExitError+0x58>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee2:	d00b      	beq.n	8005efc <prvTaskExitError+0x2c>
	__asm volatile
 8005ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee8:	f383 8811 	msr	BASEPRI, r3
 8005eec:	f3bf 8f6f 	isb	sy
 8005ef0:	f3bf 8f4f 	dsb	sy
 8005ef4:	60fb      	str	r3, [r7, #12]
}
 8005ef6:	bf00      	nop
 8005ef8:	bf00      	nop
 8005efa:	e7fd      	b.n	8005ef8 <prvTaskExitError+0x28>
	__asm volatile
 8005efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f00:	f383 8811 	msr	BASEPRI, r3
 8005f04:	f3bf 8f6f 	isb	sy
 8005f08:	f3bf 8f4f 	dsb	sy
 8005f0c:	60bb      	str	r3, [r7, #8]
}
 8005f0e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005f10:	bf00      	nop
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d0fc      	beq.n	8005f12 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005f18:	bf00      	nop
 8005f1a:	bf00      	nop
 8005f1c:	3714      	adds	r7, #20
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	20000010 	.word	0x20000010
 8005f2c:	00000000 	.word	0x00000000

08005f30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005f30:	4b07      	ldr	r3, [pc, #28]	@ (8005f50 <pxCurrentTCBConst2>)
 8005f32:	6819      	ldr	r1, [r3, #0]
 8005f34:	6808      	ldr	r0, [r1, #0]
 8005f36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f3a:	f380 8809 	msr	PSP, r0
 8005f3e:	f3bf 8f6f 	isb	sy
 8005f42:	f04f 0000 	mov.w	r0, #0
 8005f46:	f380 8811 	msr	BASEPRI, r0
 8005f4a:	4770      	bx	lr
 8005f4c:	f3af 8000 	nop.w

08005f50 <pxCurrentTCBConst2>:
 8005f50:	20000154 	.word	0x20000154
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005f54:	bf00      	nop
 8005f56:	bf00      	nop

08005f58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005f58:	4808      	ldr	r0, [pc, #32]	@ (8005f7c <prvPortStartFirstTask+0x24>)
 8005f5a:	6800      	ldr	r0, [r0, #0]
 8005f5c:	6800      	ldr	r0, [r0, #0]
 8005f5e:	f380 8808 	msr	MSP, r0
 8005f62:	f04f 0000 	mov.w	r0, #0
 8005f66:	f380 8814 	msr	CONTROL, r0
 8005f6a:	b662      	cpsie	i
 8005f6c:	b661      	cpsie	f
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	f3bf 8f6f 	isb	sy
 8005f76:	df00      	svc	0
 8005f78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005f7a:	bf00      	nop
 8005f7c:	e000ed08 	.word	0xe000ed08

08005f80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b088      	sub	sp, #32
 8005f84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005f86:	4b50      	ldr	r3, [pc, #320]	@ (80060c8 <xPortStartScheduler+0x148>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a50      	ldr	r2, [pc, #320]	@ (80060cc <xPortStartScheduler+0x14c>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d10b      	bne.n	8005fa8 <xPortStartScheduler+0x28>
	__asm volatile
 8005f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f94:	f383 8811 	msr	BASEPRI, r3
 8005f98:	f3bf 8f6f 	isb	sy
 8005f9c:	f3bf 8f4f 	dsb	sy
 8005fa0:	617b      	str	r3, [r7, #20]
}
 8005fa2:	bf00      	nop
 8005fa4:	bf00      	nop
 8005fa6:	e7fd      	b.n	8005fa4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005fa8:	4b47      	ldr	r3, [pc, #284]	@ (80060c8 <xPortStartScheduler+0x148>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a48      	ldr	r2, [pc, #288]	@ (80060d0 <xPortStartScheduler+0x150>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d10b      	bne.n	8005fca <xPortStartScheduler+0x4a>
	__asm volatile
 8005fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb6:	f383 8811 	msr	BASEPRI, r3
 8005fba:	f3bf 8f6f 	isb	sy
 8005fbe:	f3bf 8f4f 	dsb	sy
 8005fc2:	61bb      	str	r3, [r7, #24]
}
 8005fc4:	bf00      	nop
 8005fc6:	bf00      	nop
 8005fc8:	e7fd      	b.n	8005fc6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005fca:	4b42      	ldr	r3, [pc, #264]	@ (80060d4 <xPortStartScheduler+0x154>)
 8005fcc:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	781b      	ldrb	r3, [r3, #0]
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	22ff      	movs	r2, #255	@ 0xff
 8005fda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005fe4:	79fb      	ldrb	r3, [r7, #7]
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005fec:	b2da      	uxtb	r2, r3
 8005fee:	4b3a      	ldr	r3, [pc, #232]	@ (80060d8 <xPortStartScheduler+0x158>)
 8005ff0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ff2:	4b3a      	ldr	r3, [pc, #232]	@ (80060dc <xPortStartScheduler+0x15c>)
 8005ff4:	2207      	movs	r2, #7
 8005ff6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ff8:	e009      	b.n	800600e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005ffa:	4b38      	ldr	r3, [pc, #224]	@ (80060dc <xPortStartScheduler+0x15c>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	3b01      	subs	r3, #1
 8006000:	4a36      	ldr	r2, [pc, #216]	@ (80060dc <xPortStartScheduler+0x15c>)
 8006002:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006004:	79fb      	ldrb	r3, [r7, #7]
 8006006:	b2db      	uxtb	r3, r3
 8006008:	005b      	lsls	r3, r3, #1
 800600a:	b2db      	uxtb	r3, r3
 800600c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800600e:	79fb      	ldrb	r3, [r7, #7]
 8006010:	b2db      	uxtb	r3, r3
 8006012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006016:	2b80      	cmp	r3, #128	@ 0x80
 8006018:	d0ef      	beq.n	8005ffa <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 800601a:	4b30      	ldr	r3, [pc, #192]	@ (80060dc <xPortStartScheduler+0x15c>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f1c3 0307 	rsb	r3, r3, #7
 8006022:	2b04      	cmp	r3, #4
 8006024:	d00b      	beq.n	800603e <xPortStartScheduler+0xbe>
	__asm volatile
 8006026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800602a:	f383 8811 	msr	BASEPRI, r3
 800602e:	f3bf 8f6f 	isb	sy
 8006032:	f3bf 8f4f 	dsb	sy
 8006036:	613b      	str	r3, [r7, #16]
}
 8006038:	bf00      	nop
 800603a:	bf00      	nop
 800603c:	e7fd      	b.n	800603a <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800603e:	4b27      	ldr	r3, [pc, #156]	@ (80060dc <xPortStartScheduler+0x15c>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f1c3 0307 	rsb	r3, r3, #7
 8006046:	2b04      	cmp	r3, #4
 8006048:	d00b      	beq.n	8006062 <xPortStartScheduler+0xe2>
	__asm volatile
 800604a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800604e:	f383 8811 	msr	BASEPRI, r3
 8006052:	f3bf 8f6f 	isb	sy
 8006056:	f3bf 8f4f 	dsb	sy
 800605a:	60fb      	str	r3, [r7, #12]
}
 800605c:	bf00      	nop
 800605e:	bf00      	nop
 8006060:	e7fd      	b.n	800605e <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006062:	4b1e      	ldr	r3, [pc, #120]	@ (80060dc <xPortStartScheduler+0x15c>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	021b      	lsls	r3, r3, #8
 8006068:	4a1c      	ldr	r2, [pc, #112]	@ (80060dc <xPortStartScheduler+0x15c>)
 800606a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800606c:	4b1b      	ldr	r3, [pc, #108]	@ (80060dc <xPortStartScheduler+0x15c>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006074:	4a19      	ldr	r2, [pc, #100]	@ (80060dc <xPortStartScheduler+0x15c>)
 8006076:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	b2da      	uxtb	r2, r3
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006080:	4b17      	ldr	r3, [pc, #92]	@ (80060e0 <xPortStartScheduler+0x160>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a16      	ldr	r2, [pc, #88]	@ (80060e0 <xPortStartScheduler+0x160>)
 8006086:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800608a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800608c:	4b14      	ldr	r3, [pc, #80]	@ (80060e0 <xPortStartScheduler+0x160>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a13      	ldr	r2, [pc, #76]	@ (80060e0 <xPortStartScheduler+0x160>)
 8006092:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006096:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006098:	f000 f8be 	bl	8006218 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800609c:	4b11      	ldr	r3, [pc, #68]	@ (80060e4 <xPortStartScheduler+0x164>)
 800609e:	2200      	movs	r2, #0
 80060a0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80060a2:	f000 f8dd 	bl	8006260 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80060a6:	4b10      	ldr	r3, [pc, #64]	@ (80060e8 <xPortStartScheduler+0x168>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a0f      	ldr	r2, [pc, #60]	@ (80060e8 <xPortStartScheduler+0x168>)
 80060ac:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80060b0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80060b2:	f7ff ff51 	bl	8005f58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80060b6:	f7ff fa69 	bl	800558c <vTaskSwitchContext>
	prvTaskExitError();
 80060ba:	f7ff ff09 	bl	8005ed0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80060be:	2300      	movs	r3, #0
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3720      	adds	r7, #32
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	e000ed00 	.word	0xe000ed00
 80060cc:	410fc271 	.word	0x410fc271
 80060d0:	410fc270 	.word	0x410fc270
 80060d4:	e000e400 	.word	0xe000e400
 80060d8:	20000280 	.word	0x20000280
 80060dc:	20000284 	.word	0x20000284
 80060e0:	e000ed20 	.word	0xe000ed20
 80060e4:	20000010 	.word	0x20000010
 80060e8:	e000ef34 	.word	0xe000ef34

080060ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
	__asm volatile
 80060f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f6:	f383 8811 	msr	BASEPRI, r3
 80060fa:	f3bf 8f6f 	isb	sy
 80060fe:	f3bf 8f4f 	dsb	sy
 8006102:	607b      	str	r3, [r7, #4]
}
 8006104:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006106:	4b10      	ldr	r3, [pc, #64]	@ (8006148 <vPortEnterCritical+0x5c>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	3301      	adds	r3, #1
 800610c:	4a0e      	ldr	r2, [pc, #56]	@ (8006148 <vPortEnterCritical+0x5c>)
 800610e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006110:	4b0d      	ldr	r3, [pc, #52]	@ (8006148 <vPortEnterCritical+0x5c>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	2b01      	cmp	r3, #1
 8006116:	d110      	bne.n	800613a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006118:	4b0c      	ldr	r3, [pc, #48]	@ (800614c <vPortEnterCritical+0x60>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	b2db      	uxtb	r3, r3
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00b      	beq.n	800613a <vPortEnterCritical+0x4e>
	__asm volatile
 8006122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006126:	f383 8811 	msr	BASEPRI, r3
 800612a:	f3bf 8f6f 	isb	sy
 800612e:	f3bf 8f4f 	dsb	sy
 8006132:	603b      	str	r3, [r7, #0]
}
 8006134:	bf00      	nop
 8006136:	bf00      	nop
 8006138:	e7fd      	b.n	8006136 <vPortEnterCritical+0x4a>
	}
}
 800613a:	bf00      	nop
 800613c:	370c      	adds	r7, #12
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	20000010 	.word	0x20000010
 800614c:	e000ed04 	.word	0xe000ed04

08006150 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006156:	4b12      	ldr	r3, [pc, #72]	@ (80061a0 <vPortExitCritical+0x50>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d10b      	bne.n	8006176 <vPortExitCritical+0x26>
	__asm volatile
 800615e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006162:	f383 8811 	msr	BASEPRI, r3
 8006166:	f3bf 8f6f 	isb	sy
 800616a:	f3bf 8f4f 	dsb	sy
 800616e:	607b      	str	r3, [r7, #4]
}
 8006170:	bf00      	nop
 8006172:	bf00      	nop
 8006174:	e7fd      	b.n	8006172 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006176:	4b0a      	ldr	r3, [pc, #40]	@ (80061a0 <vPortExitCritical+0x50>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	3b01      	subs	r3, #1
 800617c:	4a08      	ldr	r2, [pc, #32]	@ (80061a0 <vPortExitCritical+0x50>)
 800617e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006180:	4b07      	ldr	r3, [pc, #28]	@ (80061a0 <vPortExitCritical+0x50>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d105      	bne.n	8006194 <vPortExitCritical+0x44>
 8006188:	2300      	movs	r3, #0
 800618a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	f383 8811 	msr	BASEPRI, r3
}
 8006192:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr
 80061a0:	20000010 	.word	0x20000010
	...

080061b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80061b0:	f3ef 8009 	mrs	r0, PSP
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	4b15      	ldr	r3, [pc, #84]	@ (8006210 <pxCurrentTCBConst>)
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	f01e 0f10 	tst.w	lr, #16
 80061c0:	bf08      	it	eq
 80061c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80061c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ca:	6010      	str	r0, [r2, #0]
 80061cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80061d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80061d4:	f380 8811 	msr	BASEPRI, r0
 80061d8:	f3bf 8f4f 	dsb	sy
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	f7ff f9d4 	bl	800558c <vTaskSwitchContext>
 80061e4:	f04f 0000 	mov.w	r0, #0
 80061e8:	f380 8811 	msr	BASEPRI, r0
 80061ec:	bc09      	pop	{r0, r3}
 80061ee:	6819      	ldr	r1, [r3, #0]
 80061f0:	6808      	ldr	r0, [r1, #0]
 80061f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f6:	f01e 0f10 	tst.w	lr, #16
 80061fa:	bf08      	it	eq
 80061fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006200:	f380 8809 	msr	PSP, r0
 8006204:	f3bf 8f6f 	isb	sy
 8006208:	4770      	bx	lr
 800620a:	bf00      	nop
 800620c:	f3af 8000 	nop.w

08006210 <pxCurrentTCBConst>:
 8006210:	20000154 	.word	0x20000154
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006214:	bf00      	nop
 8006216:	bf00      	nop

08006218 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006218:	b480      	push	{r7}
 800621a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800621c:	4b0b      	ldr	r3, [pc, #44]	@ (800624c <vPortSetupTimerInterrupt+0x34>)
 800621e:	2200      	movs	r2, #0
 8006220:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006222:	4b0b      	ldr	r3, [pc, #44]	@ (8006250 <vPortSetupTimerInterrupt+0x38>)
 8006224:	2200      	movs	r2, #0
 8006226:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006228:	4b0a      	ldr	r3, [pc, #40]	@ (8006254 <vPortSetupTimerInterrupt+0x3c>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a0a      	ldr	r2, [pc, #40]	@ (8006258 <vPortSetupTimerInterrupt+0x40>)
 800622e:	fba2 2303 	umull	r2, r3, r2, r3
 8006232:	099b      	lsrs	r3, r3, #6
 8006234:	4a09      	ldr	r2, [pc, #36]	@ (800625c <vPortSetupTimerInterrupt+0x44>)
 8006236:	3b01      	subs	r3, #1
 8006238:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800623a:	4b04      	ldr	r3, [pc, #16]	@ (800624c <vPortSetupTimerInterrupt+0x34>)
 800623c:	2207      	movs	r2, #7
 800623e:	601a      	str	r2, [r3, #0]
}
 8006240:	bf00      	nop
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	e000e010 	.word	0xe000e010
 8006250:	e000e018 	.word	0xe000e018
 8006254:	20000004 	.word	0x20000004
 8006258:	10624dd3 	.word	0x10624dd3
 800625c:	e000e014 	.word	0xe000e014

08006260 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006260:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006270 <vPortEnableVFP+0x10>
 8006264:	6801      	ldr	r1, [r0, #0]
 8006266:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800626a:	6001      	str	r1, [r0, #0]
 800626c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800626e:	bf00      	nop
 8006270:	e000ed88 	.word	0xe000ed88

08006274 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006274:	b480      	push	{r7}
 8006276:	b085      	sub	sp, #20
 8006278:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800627a:	f3ef 8305 	mrs	r3, IPSR
 800627e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2b0f      	cmp	r3, #15
 8006284:	d915      	bls.n	80062b2 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006286:	4a18      	ldr	r2, [pc, #96]	@ (80062e8 <vPortValidateInterruptPriority+0x74>)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	4413      	add	r3, r2
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006290:	4b16      	ldr	r3, [pc, #88]	@ (80062ec <vPortValidateInterruptPriority+0x78>)
 8006292:	781b      	ldrb	r3, [r3, #0]
 8006294:	7afa      	ldrb	r2, [r7, #11]
 8006296:	429a      	cmp	r2, r3
 8006298:	d20b      	bcs.n	80062b2 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800629a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629e:	f383 8811 	msr	BASEPRI, r3
 80062a2:	f3bf 8f6f 	isb	sy
 80062a6:	f3bf 8f4f 	dsb	sy
 80062aa:	607b      	str	r3, [r7, #4]
}
 80062ac:	bf00      	nop
 80062ae:	bf00      	nop
 80062b0:	e7fd      	b.n	80062ae <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80062b2:	4b0f      	ldr	r3, [pc, #60]	@ (80062f0 <vPortValidateInterruptPriority+0x7c>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80062ba:	4b0e      	ldr	r3, [pc, #56]	@ (80062f4 <vPortValidateInterruptPriority+0x80>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d90b      	bls.n	80062da <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80062c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c6:	f383 8811 	msr	BASEPRI, r3
 80062ca:	f3bf 8f6f 	isb	sy
 80062ce:	f3bf 8f4f 	dsb	sy
 80062d2:	603b      	str	r3, [r7, #0]
}
 80062d4:	bf00      	nop
 80062d6:	bf00      	nop
 80062d8:	e7fd      	b.n	80062d6 <vPortValidateInterruptPriority+0x62>
	}
 80062da:	bf00      	nop
 80062dc:	3714      	adds	r7, #20
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	e000e3f0 	.word	0xe000e3f0
 80062ec:	20000280 	.word	0x20000280
 80062f0:	e000ed0c 	.word	0xe000ed0c
 80062f4:	20000284 	.word	0x20000284

080062f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b08a      	sub	sp, #40	@ 0x28
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006300:	2300      	movs	r3, #0
 8006302:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006304:	f7fe ffdc 	bl	80052c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006308:	4b5c      	ldr	r3, [pc, #368]	@ (800647c <pvPortMalloc+0x184>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d101      	bne.n	8006314 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006310:	f000 f924 	bl	800655c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006314:	4b5a      	ldr	r3, [pc, #360]	@ (8006480 <pvPortMalloc+0x188>)
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4013      	ands	r3, r2
 800631c:	2b00      	cmp	r3, #0
 800631e:	f040 8095 	bne.w	800644c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d01e      	beq.n	8006366 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006328:	2208      	movs	r2, #8
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4413      	add	r3, r2
 800632e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f003 0307 	and.w	r3, r3, #7
 8006336:	2b00      	cmp	r3, #0
 8006338:	d015      	beq.n	8006366 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f023 0307 	bic.w	r3, r3, #7
 8006340:	3308      	adds	r3, #8
 8006342:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f003 0307 	and.w	r3, r3, #7
 800634a:	2b00      	cmp	r3, #0
 800634c:	d00b      	beq.n	8006366 <pvPortMalloc+0x6e>
	__asm volatile
 800634e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006352:	f383 8811 	msr	BASEPRI, r3
 8006356:	f3bf 8f6f 	isb	sy
 800635a:	f3bf 8f4f 	dsb	sy
 800635e:	617b      	str	r3, [r7, #20]
}
 8006360:	bf00      	nop
 8006362:	bf00      	nop
 8006364:	e7fd      	b.n	8006362 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d06f      	beq.n	800644c <pvPortMalloc+0x154>
 800636c:	4b45      	ldr	r3, [pc, #276]	@ (8006484 <pvPortMalloc+0x18c>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	429a      	cmp	r2, r3
 8006374:	d86a      	bhi.n	800644c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006376:	4b44      	ldr	r3, [pc, #272]	@ (8006488 <pvPortMalloc+0x190>)
 8006378:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800637a:	4b43      	ldr	r3, [pc, #268]	@ (8006488 <pvPortMalloc+0x190>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006380:	e004      	b.n	800638c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006384:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800638c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	429a      	cmp	r2, r3
 8006394:	d903      	bls.n	800639e <pvPortMalloc+0xa6>
 8006396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1f1      	bne.n	8006382 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800639e:	4b37      	ldr	r3, [pc, #220]	@ (800647c <pvPortMalloc+0x184>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d051      	beq.n	800644c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80063a8:	6a3b      	ldr	r3, [r7, #32]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2208      	movs	r2, #8
 80063ae:	4413      	add	r3, r2
 80063b0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80063b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	6a3b      	ldr	r3, [r7, #32]
 80063b8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80063ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063bc:	685a      	ldr	r2, [r3, #4]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	1ad2      	subs	r2, r2, r3
 80063c2:	2308      	movs	r3, #8
 80063c4:	005b      	lsls	r3, r3, #1
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d920      	bls.n	800640c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80063ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4413      	add	r3, r2
 80063d0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	f003 0307 	and.w	r3, r3, #7
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d00b      	beq.n	80063f4 <pvPortMalloc+0xfc>
	__asm volatile
 80063dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e0:	f383 8811 	msr	BASEPRI, r3
 80063e4:	f3bf 8f6f 	isb	sy
 80063e8:	f3bf 8f4f 	dsb	sy
 80063ec:	613b      	str	r3, [r7, #16]
}
 80063ee:	bf00      	nop
 80063f0:	bf00      	nop
 80063f2:	e7fd      	b.n	80063f0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80063f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f6:	685a      	ldr	r2, [r3, #4]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	1ad2      	subs	r2, r2, r3
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006406:	69b8      	ldr	r0, [r7, #24]
 8006408:	f000 f90a 	bl	8006620 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800640c:	4b1d      	ldr	r3, [pc, #116]	@ (8006484 <pvPortMalloc+0x18c>)
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	4a1b      	ldr	r2, [pc, #108]	@ (8006484 <pvPortMalloc+0x18c>)
 8006418:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800641a:	4b1a      	ldr	r3, [pc, #104]	@ (8006484 <pvPortMalloc+0x18c>)
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	4b1b      	ldr	r3, [pc, #108]	@ (800648c <pvPortMalloc+0x194>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	429a      	cmp	r2, r3
 8006424:	d203      	bcs.n	800642e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006426:	4b17      	ldr	r3, [pc, #92]	@ (8006484 <pvPortMalloc+0x18c>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a18      	ldr	r2, [pc, #96]	@ (800648c <pvPortMalloc+0x194>)
 800642c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800642e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006430:	685a      	ldr	r2, [r3, #4]
 8006432:	4b13      	ldr	r3, [pc, #76]	@ (8006480 <pvPortMalloc+0x188>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	431a      	orrs	r2, r3
 8006438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800643c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643e:	2200      	movs	r2, #0
 8006440:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006442:	4b13      	ldr	r3, [pc, #76]	@ (8006490 <pvPortMalloc+0x198>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3301      	adds	r3, #1
 8006448:	4a11      	ldr	r2, [pc, #68]	@ (8006490 <pvPortMalloc+0x198>)
 800644a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800644c:	f7fe ff46 	bl	80052dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	f003 0307 	and.w	r3, r3, #7
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00b      	beq.n	8006472 <pvPortMalloc+0x17a>
	__asm volatile
 800645a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645e:	f383 8811 	msr	BASEPRI, r3
 8006462:	f3bf 8f6f 	isb	sy
 8006466:	f3bf 8f4f 	dsb	sy
 800646a:	60fb      	str	r3, [r7, #12]
}
 800646c:	bf00      	nop
 800646e:	bf00      	nop
 8006470:	e7fd      	b.n	800646e <pvPortMalloc+0x176>
	return pvReturn;
 8006472:	69fb      	ldr	r3, [r7, #28]
}
 8006474:	4618      	mov	r0, r3
 8006476:	3728      	adds	r7, #40	@ 0x28
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	200050b0 	.word	0x200050b0
 8006480:	200050c4 	.word	0x200050c4
 8006484:	200050b4 	.word	0x200050b4
 8006488:	200050a8 	.word	0x200050a8
 800648c:	200050b8 	.word	0x200050b8
 8006490:	200050bc 	.word	0x200050bc

08006494 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b086      	sub	sp, #24
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d04f      	beq.n	8006546 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80064a6:	2308      	movs	r3, #8
 80064a8:	425b      	negs	r3, r3
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	4413      	add	r3, r2
 80064ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	685a      	ldr	r2, [r3, #4]
 80064b8:	4b25      	ldr	r3, [pc, #148]	@ (8006550 <vPortFree+0xbc>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4013      	ands	r3, r2
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10b      	bne.n	80064da <vPortFree+0x46>
	__asm volatile
 80064c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c6:	f383 8811 	msr	BASEPRI, r3
 80064ca:	f3bf 8f6f 	isb	sy
 80064ce:	f3bf 8f4f 	dsb	sy
 80064d2:	60fb      	str	r3, [r7, #12]
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop
 80064d8:	e7fd      	b.n	80064d6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d00b      	beq.n	80064fa <vPortFree+0x66>
	__asm volatile
 80064e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e6:	f383 8811 	msr	BASEPRI, r3
 80064ea:	f3bf 8f6f 	isb	sy
 80064ee:	f3bf 8f4f 	dsb	sy
 80064f2:	60bb      	str	r3, [r7, #8]
}
 80064f4:	bf00      	nop
 80064f6:	bf00      	nop
 80064f8:	e7fd      	b.n	80064f6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	685a      	ldr	r2, [r3, #4]
 80064fe:	4b14      	ldr	r3, [pc, #80]	@ (8006550 <vPortFree+0xbc>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4013      	ands	r3, r2
 8006504:	2b00      	cmp	r3, #0
 8006506:	d01e      	beq.n	8006546 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d11a      	bne.n	8006546 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	685a      	ldr	r2, [r3, #4]
 8006514:	4b0e      	ldr	r3, [pc, #56]	@ (8006550 <vPortFree+0xbc>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	43db      	mvns	r3, r3
 800651a:	401a      	ands	r2, r3
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006520:	f7fe fece 	bl	80052c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	685a      	ldr	r2, [r3, #4]
 8006528:	4b0a      	ldr	r3, [pc, #40]	@ (8006554 <vPortFree+0xc0>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4413      	add	r3, r2
 800652e:	4a09      	ldr	r2, [pc, #36]	@ (8006554 <vPortFree+0xc0>)
 8006530:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006532:	6938      	ldr	r0, [r7, #16]
 8006534:	f000 f874 	bl	8006620 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006538:	4b07      	ldr	r3, [pc, #28]	@ (8006558 <vPortFree+0xc4>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	3301      	adds	r3, #1
 800653e:	4a06      	ldr	r2, [pc, #24]	@ (8006558 <vPortFree+0xc4>)
 8006540:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006542:	f7fe fecb 	bl	80052dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006546:	bf00      	nop
 8006548:	3718      	adds	r7, #24
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	200050c4 	.word	0x200050c4
 8006554:	200050b4 	.word	0x200050b4
 8006558:	200050c0 	.word	0x200050c0

0800655c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800655c:	b480      	push	{r7}
 800655e:	b085      	sub	sp, #20
 8006560:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006562:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8006566:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006568:	4b27      	ldr	r3, [pc, #156]	@ (8006608 <prvHeapInit+0xac>)
 800656a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f003 0307 	and.w	r3, r3, #7
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00c      	beq.n	8006590 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	3307      	adds	r3, #7
 800657a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f023 0307 	bic.w	r3, r3, #7
 8006582:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006584:	68ba      	ldr	r2, [r7, #8]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	4a1f      	ldr	r2, [pc, #124]	@ (8006608 <prvHeapInit+0xac>)
 800658c:	4413      	add	r3, r2
 800658e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006594:	4a1d      	ldr	r2, [pc, #116]	@ (800660c <prvHeapInit+0xb0>)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800659a:	4b1c      	ldr	r3, [pc, #112]	@ (800660c <prvHeapInit+0xb0>)
 800659c:	2200      	movs	r2, #0
 800659e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	4413      	add	r3, r2
 80065a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80065a8:	2208      	movs	r2, #8
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	1a9b      	subs	r3, r3, r2
 80065ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f023 0307 	bic.w	r3, r3, #7
 80065b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	4a15      	ldr	r2, [pc, #84]	@ (8006610 <prvHeapInit+0xb4>)
 80065bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80065be:	4b14      	ldr	r3, [pc, #80]	@ (8006610 <prvHeapInit+0xb4>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2200      	movs	r2, #0
 80065c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80065c6:	4b12      	ldr	r3, [pc, #72]	@ (8006610 <prvHeapInit+0xb4>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2200      	movs	r2, #0
 80065cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	1ad2      	subs	r2, r2, r3
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80065dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006610 <prvHeapInit+0xb4>)
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	4a0a      	ldr	r2, [pc, #40]	@ (8006614 <prvHeapInit+0xb8>)
 80065ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	4a09      	ldr	r2, [pc, #36]	@ (8006618 <prvHeapInit+0xbc>)
 80065f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80065f4:	4b09      	ldr	r3, [pc, #36]	@ (800661c <prvHeapInit+0xc0>)
 80065f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80065fa:	601a      	str	r2, [r3, #0]
}
 80065fc:	bf00      	nop
 80065fe:	3714      	adds	r7, #20
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr
 8006608:	20000288 	.word	0x20000288
 800660c:	200050a8 	.word	0x200050a8
 8006610:	200050b0 	.word	0x200050b0
 8006614:	200050b8 	.word	0x200050b8
 8006618:	200050b4 	.word	0x200050b4
 800661c:	200050c4 	.word	0x200050c4

08006620 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006628:	4b28      	ldr	r3, [pc, #160]	@ (80066cc <prvInsertBlockIntoFreeList+0xac>)
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	e002      	b.n	8006634 <prvInsertBlockIntoFreeList+0x14>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	60fb      	str	r3, [r7, #12]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	429a      	cmp	r2, r3
 800663c:	d8f7      	bhi.n	800662e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	4413      	add	r3, r2
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	429a      	cmp	r2, r3
 800664e:	d108      	bne.n	8006662 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	685a      	ldr	r2, [r3, #4]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	441a      	add	r2, r3
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	68ba      	ldr	r2, [r7, #8]
 800666c:	441a      	add	r2, r3
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	429a      	cmp	r2, r3
 8006674:	d118      	bne.n	80066a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	4b15      	ldr	r3, [pc, #84]	@ (80066d0 <prvInsertBlockIntoFreeList+0xb0>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	429a      	cmp	r2, r3
 8006680:	d00d      	beq.n	800669e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685a      	ldr	r2, [r3, #4]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	441a      	add	r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	601a      	str	r2, [r3, #0]
 800669c:	e008      	b.n	80066b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800669e:	4b0c      	ldr	r3, [pc, #48]	@ (80066d0 <prvInsertBlockIntoFreeList+0xb0>)
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	601a      	str	r2, [r3, #0]
 80066a6:	e003      	b.n	80066b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d002      	beq.n	80066be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80066be:	bf00      	nop
 80066c0:	3714      	adds	r7, #20
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	200050a8 	.word	0x200050a8
 80066d0:	200050b0 	.word	0x200050b0

080066d4 <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

static char uart_read() {
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b082      	sub	sp, #8
 80066d8:	af00      	add	r7, sp, #0
	char c;

	//HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, HAL_MAX_DELAY);
	HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)(&c), 1);
 80066da:	1dfb      	adds	r3, r7, #7
 80066dc:	2201      	movs	r2, #1
 80066de:	4619      	mov	r1, r3
 80066e0:	4807      	ldr	r0, [pc, #28]	@ (8006700 <uart_read+0x2c>)
 80066e2:	f7fc f8d7 	bl	8002894 <HAL_UART_Receive_IT>

	//il faut bloquer la tache jusqu'à reception de caractère Q20
	xSemaphoreTake(sem_uart_rx, portMAX_DELAY);
 80066e6:	4b07      	ldr	r3, [pc, #28]	@ (8006704 <uart_read+0x30>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f04f 31ff 	mov.w	r1, #4294967295
 80066ee:	4618      	mov	r0, r3
 80066f0:	f7fe f8f6 	bl	80048e0 <xQueueSemaphoreTake>


	return c;
 80066f4:	79fb      	ldrb	r3, [r7, #7]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3708      	adds	r7, #8
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	200000bc 	.word	0x200000bc
 8006704:	200050c8 	.word	0x200050c8

08006708 <uart_write>:

static int uart_write(char * s, uint16_t size) {
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	460b      	mov	r3, r1
 8006712:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8006714:	887a      	ldrh	r2, [r7, #2]
 8006716:	f04f 33ff 	mov.w	r3, #4294967295
 800671a:	6879      	ldr	r1, [r7, #4]
 800671c:	4803      	ldr	r0, [pc, #12]	@ (800672c <uart_write+0x24>)
 800671e:	f7fc f82b 	bl	8002778 <HAL_UART_Transmit>
	return size;
 8006722:	887b      	ldrh	r3, [r7, #2]
}
 8006724:	4618      	mov	r0, r3
 8006726:	3708      	adds	r7, #8
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}
 800672c:	200000bc 	.word	0x200000bc

08006730 <sh_help>:

static int sh_help(int argc, char ** argv) {
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af02      	add	r7, sp, #8
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 800673a:	2300      	movs	r3, #0
 800673c:	60fb      	str	r3, [r7, #12]
 800673e:	e022      	b.n	8006786 <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8006740:	4916      	ldr	r1, [pc, #88]	@ (800679c <sh_help+0x6c>)
 8006742:	68fa      	ldr	r2, [r7, #12]
 8006744:	4613      	mov	r3, r2
 8006746:	005b      	lsls	r3, r3, #1
 8006748:	4413      	add	r3, r2
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	440b      	add	r3, r1
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	4618      	mov	r0, r3
 8006752:	4912      	ldr	r1, [pc, #72]	@ (800679c <sh_help+0x6c>)
 8006754:	68fa      	ldr	r2, [r7, #12]
 8006756:	4613      	mov	r3, r2
 8006758:	005b      	lsls	r3, r3, #1
 800675a:	4413      	add	r3, r2
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	440b      	add	r3, r1
 8006760:	3308      	adds	r3, #8
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	9300      	str	r3, [sp, #0]
 8006766:	4603      	mov	r3, r0
 8006768:	4a0d      	ldr	r2, [pc, #52]	@ (80067a0 <sh_help+0x70>)
 800676a:	2128      	movs	r1, #40	@ 0x28
 800676c:	480d      	ldr	r0, [pc, #52]	@ (80067a4 <sh_help+0x74>)
 800676e:	f000 fb37 	bl	8006de0 <sniprintf>
 8006772:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	b29b      	uxth	r3, r3
 8006778:	4619      	mov	r1, r3
 800677a:	480a      	ldr	r0, [pc, #40]	@ (80067a4 <sh_help+0x74>)
 800677c:	f7ff ffc4 	bl	8006708 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	3301      	adds	r3, #1
 8006784:	60fb      	str	r3, [r7, #12]
 8006786:	4b08      	ldr	r3, [pc, #32]	@ (80067a8 <sh_help+0x78>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	68fa      	ldr	r2, [r7, #12]
 800678c:	429a      	cmp	r2, r3
 800678e:	dbd7      	blt.n	8006740 <sh_help+0x10>
	}
	return 0;
 8006790:	2300      	movs	r3, #0
}
 8006792:	4618      	mov	r0, r3
 8006794:	3710      	adds	r7, #16
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	200050d0 	.word	0x200050d0
 80067a0:	08008308 	.word	0x08008308
 80067a4:	200053d0 	.word	0x200053d0
 80067a8:	200050cc 	.word	0x200050cc

080067ac <shell_init>:

void shell_init() {
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b082      	sub	sp, #8
 80067b0:	af00      	add	r7, sp, #0
	int size = 0;
 80067b2:	2300      	movs	r3, #0
 80067b4:	607b      	str	r3, [r7, #4]

	//création du sémaphore
	sem_uart_rx = xSemaphoreCreateBinary();
 80067b6:	2203      	movs	r2, #3
 80067b8:	2100      	movs	r1, #0
 80067ba:	2001      	movs	r0, #1
 80067bc:	f7fd fe76 	bl	80044ac <xQueueGenericCreate>
 80067c0:	4603      	mov	r3, r0
 80067c2:	4a0b      	ldr	r2, [pc, #44]	@ (80067f0 <shell_init+0x44>)
 80067c4:	6013      	str	r3, [r2, #0]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80067c6:	4a0b      	ldr	r2, [pc, #44]	@ (80067f4 <shell_init+0x48>)
 80067c8:	2128      	movs	r1, #40	@ 0x28
 80067ca:	480b      	ldr	r0, [pc, #44]	@ (80067f8 <shell_init+0x4c>)
 80067cc:	f000 fb08 	bl	8006de0 <sniprintf>
 80067d0:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	4619      	mov	r1, r3
 80067d8:	4807      	ldr	r0, [pc, #28]	@ (80067f8 <shell_init+0x4c>)
 80067da:	f7ff ff95 	bl	8006708 <uart_write>

	shell_add('h', sh_help, "Help");
 80067de:	4a07      	ldr	r2, [pc, #28]	@ (80067fc <shell_init+0x50>)
 80067e0:	4907      	ldr	r1, [pc, #28]	@ (8006800 <shell_init+0x54>)
 80067e2:	2068      	movs	r0, #104	@ 0x68
 80067e4:	f000 f80e 	bl	8006804 <shell_add>
}
 80067e8:	bf00      	nop
 80067ea:	3708      	adds	r7, #8
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	200050c8 	.word	0x200050c8
 80067f4:	08008314 	.word	0x08008314
 80067f8:	200053d0 	.word	0x200053d0
 80067fc:	0800833c 	.word	0x0800833c
 8006800:	08006731 	.word	0x08006731

08006804 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8006804:	b480      	push	{r7}
 8006806:	b085      	sub	sp, #20
 8006808:	af00      	add	r7, sp, #0
 800680a:	4603      	mov	r3, r0
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	607a      	str	r2, [r7, #4]
 8006810:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8006812:	4b19      	ldr	r3, [pc, #100]	@ (8006878 <shell_add+0x74>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2b3f      	cmp	r3, #63	@ 0x3f
 8006818:	dc26      	bgt.n	8006868 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 800681a:	4b17      	ldr	r3, [pc, #92]	@ (8006878 <shell_add+0x74>)
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	4917      	ldr	r1, [pc, #92]	@ (800687c <shell_add+0x78>)
 8006820:	4613      	mov	r3, r2
 8006822:	005b      	lsls	r3, r3, #1
 8006824:	4413      	add	r3, r2
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	440b      	add	r3, r1
 800682a:	7bfa      	ldrb	r2, [r7, #15]
 800682c:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 800682e:	4b12      	ldr	r3, [pc, #72]	@ (8006878 <shell_add+0x74>)
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	4912      	ldr	r1, [pc, #72]	@ (800687c <shell_add+0x78>)
 8006834:	4613      	mov	r3, r2
 8006836:	005b      	lsls	r3, r3, #1
 8006838:	4413      	add	r3, r2
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	440b      	add	r3, r1
 800683e:	3304      	adds	r3, #4
 8006840:	68ba      	ldr	r2, [r7, #8]
 8006842:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8006844:	4b0c      	ldr	r3, [pc, #48]	@ (8006878 <shell_add+0x74>)
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	490c      	ldr	r1, [pc, #48]	@ (800687c <shell_add+0x78>)
 800684a:	4613      	mov	r3, r2
 800684c:	005b      	lsls	r3, r3, #1
 800684e:	4413      	add	r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	440b      	add	r3, r1
 8006854:	3308      	adds	r3, #8
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 800685a:	4b07      	ldr	r3, [pc, #28]	@ (8006878 <shell_add+0x74>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	3301      	adds	r3, #1
 8006860:	4a05      	ldr	r2, [pc, #20]	@ (8006878 <shell_add+0x74>)
 8006862:	6013      	str	r3, [r2, #0]
		return 0;
 8006864:	2300      	movs	r3, #0
 8006866:	e001      	b.n	800686c <shell_add+0x68>
	}

	return -1;
 8006868:	f04f 33ff 	mov.w	r3, #4294967295
}
 800686c:	4618      	mov	r0, r3
 800686e:	3714      	adds	r7, #20
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr
 8006878:	200050cc 	.word	0x200050cc
 800687c:	200050d0 	.word	0x200050d0

08006880 <shell_exec>:

static int shell_exec(char * buf) {
 8006880:	b580      	push	{r7, lr}
 8006882:	b090      	sub	sp, #64	@ 0x40
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8006890:	2300      	movs	r3, #0
 8006892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006894:	e040      	b.n	8006918 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 8006896:	492d      	ldr	r1, [pc, #180]	@ (800694c <shell_exec+0xcc>)
 8006898:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800689a:	4613      	mov	r3, r2
 800689c:	005b      	lsls	r3, r3, #1
 800689e:	4413      	add	r3, r2
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	440b      	add	r3, r1
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d131      	bne.n	8006912 <shell_exec+0x92>
			argc = 1;
 80068ae:	2301      	movs	r3, #1
 80068b0:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80068ba:	e013      	b.n	80068e4 <shell_exec+0x64>
				if(*p == ' ') {
 80068bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	2b20      	cmp	r3, #32
 80068c2:	d10c      	bne.n	80068de <shell_exec+0x5e>
					*p = '\0';
 80068c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068c6:	2200      	movs	r2, #0
 80068c8:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80068ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068cc:	1c5a      	adds	r2, r3, #1
 80068ce:	63ba      	str	r2, [r7, #56]	@ 0x38
 80068d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068d2:	3201      	adds	r2, #1
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	3340      	adds	r3, #64	@ 0x40
 80068d8:	443b      	add	r3, r7
 80068da:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80068de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068e0:	3301      	adds	r3, #1
 80068e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80068e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d002      	beq.n	80068f2 <shell_exec+0x72>
 80068ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ee:	2b07      	cmp	r3, #7
 80068f0:	dde4      	ble.n	80068bc <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 80068f2:	4916      	ldr	r1, [pc, #88]	@ (800694c <shell_exec+0xcc>)
 80068f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80068f6:	4613      	mov	r3, r2
 80068f8:	005b      	lsls	r3, r3, #1
 80068fa:	4413      	add	r3, r2
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	440b      	add	r3, r1
 8006900:	3304      	adds	r3, #4
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f107 020c 	add.w	r2, r7, #12
 8006908:	4611      	mov	r1, r2
 800690a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800690c:	4798      	blx	r3
 800690e:	4603      	mov	r3, r0
 8006910:	e017      	b.n	8006942 <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8006912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006914:	3301      	adds	r3, #1
 8006916:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006918:	4b0d      	ldr	r3, [pc, #52]	@ (8006950 <shell_exec+0xd0>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800691e:	429a      	cmp	r2, r3
 8006920:	dbb9      	blt.n	8006896 <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8006922:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006926:	4a0b      	ldr	r2, [pc, #44]	@ (8006954 <shell_exec+0xd4>)
 8006928:	2128      	movs	r1, #40	@ 0x28
 800692a:	480b      	ldr	r0, [pc, #44]	@ (8006958 <shell_exec+0xd8>)
 800692c:	f000 fa58 	bl	8006de0 <sniprintf>
 8006930:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 8006932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006934:	b29b      	uxth	r3, r3
 8006936:	4619      	mov	r1, r3
 8006938:	4807      	ldr	r0, [pc, #28]	@ (8006958 <shell_exec+0xd8>)
 800693a:	f7ff fee5 	bl	8006708 <uart_write>
	return -1;
 800693e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006942:	4618      	mov	r0, r3
 8006944:	3740      	adds	r7, #64	@ 0x40
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	200050d0 	.word	0x200050d0
 8006950:	200050cc 	.word	0x200050cc
 8006954:	08008344 	.word	0x08008344
 8006958:	200053d0 	.word	0x200053d0

0800695c <shell_run>:



int shell_run() {
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
	int reading = 0;
 8006962:	2300      	movs	r3, #0
 8006964:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 8006966:	2300      	movs	r3, #0
 8006968:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write("> ", 2);
 800696a:	2102      	movs	r1, #2
 800696c:	482a      	ldr	r0, [pc, #168]	@ (8006a18 <shell_run+0xbc>)
 800696e:	f7ff fecb 	bl	8006708 <uart_write>
		reading = 1;
 8006972:	2301      	movs	r3, #1
 8006974:	60fb      	str	r3, [r7, #12]

		while(reading) {
 8006976:	e047      	b.n	8006a08 <shell_run+0xac>
			char c = uart_read();
 8006978:	f7ff feac 	bl	80066d4 <uart_read>
 800697c:	4603      	mov	r3, r0
 800697e:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 8006980:	78fb      	ldrb	r3, [r7, #3]
 8006982:	2b08      	cmp	r3, #8
 8006984:	d025      	beq.n	80069d2 <shell_run+0x76>
 8006986:	2b0d      	cmp	r3, #13
 8006988:	d12e      	bne.n	80069e8 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 800698a:	4a24      	ldr	r2, [pc, #144]	@ (8006a1c <shell_run+0xc0>)
 800698c:	2128      	movs	r1, #40	@ 0x28
 800698e:	4824      	ldr	r0, [pc, #144]	@ (8006a20 <shell_run+0xc4>)
 8006990:	f000 fa26 	bl	8006de0 <sniprintf>
 8006994:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	b29b      	uxth	r3, r3
 800699a:	4619      	mov	r1, r3
 800699c:	4820      	ldr	r0, [pc, #128]	@ (8006a20 <shell_run+0xc4>)
 800699e:	f7ff feb3 	bl	8006708 <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	1c5a      	adds	r2, r3, #1
 80069a6:	60ba      	str	r2, [r7, #8]
 80069a8:	4a1e      	ldr	r2, [pc, #120]	@ (8006a24 <shell_run+0xc8>)
 80069aa:	2100      	movs	r1, #0
 80069ac:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 80069ae:	4b1d      	ldr	r3, [pc, #116]	@ (8006a24 <shell_run+0xc8>)
 80069b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006a28 <shell_run+0xcc>)
 80069b2:	2128      	movs	r1, #40	@ 0x28
 80069b4:	481a      	ldr	r0, [pc, #104]	@ (8006a20 <shell_run+0xc4>)
 80069b6:	f000 fa13 	bl	8006de0 <sniprintf>
 80069ba:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	b29b      	uxth	r3, r3
 80069c0:	4619      	mov	r1, r3
 80069c2:	4817      	ldr	r0, [pc, #92]	@ (8006a20 <shell_run+0xc4>)
 80069c4:	f7ff fea0 	bl	8006708 <uart_write>
				reading = 0;        //exit read loop
 80069c8:	2300      	movs	r3, #0
 80069ca:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 80069cc:	2300      	movs	r3, #0
 80069ce:	60bb      	str	r3, [r7, #8]
				break;
 80069d0:	e01a      	b.n	8006a08 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	dd16      	ble.n	8006a06 <shell_run+0xaa>
					pos--;          //remove it in buffer
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	3b01      	subs	r3, #1
 80069dc:	60bb      	str	r3, [r7, #8]

					uart_write("\b \b", 3);	// delete the char on the terminal
 80069de:	2103      	movs	r1, #3
 80069e0:	4812      	ldr	r0, [pc, #72]	@ (8006a2c <shell_run+0xd0>)
 80069e2:	f7ff fe91 	bl	8006708 <uart_write>
				}
				break;
 80069e6:	e00e      	b.n	8006a06 <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	2b27      	cmp	r3, #39	@ 0x27
 80069ec:	dc0c      	bgt.n	8006a08 <shell_run+0xac>
					uart_write(&c, 1);
 80069ee:	1cfb      	adds	r3, r7, #3
 80069f0:	2101      	movs	r1, #1
 80069f2:	4618      	mov	r0, r3
 80069f4:	f7ff fe88 	bl	8006708 <uart_write>
					cmd_buffer[pos++] = c; //store
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	1c5a      	adds	r2, r3, #1
 80069fc:	60ba      	str	r2, [r7, #8]
 80069fe:	78f9      	ldrb	r1, [r7, #3]
 8006a00:	4a08      	ldr	r2, [pc, #32]	@ (8006a24 <shell_run+0xc8>)
 8006a02:	54d1      	strb	r1, [r2, r3]
 8006a04:	e000      	b.n	8006a08 <shell_run+0xac>
				break;
 8006a06:	bf00      	nop
		while(reading) {
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d1b4      	bne.n	8006978 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 8006a0e:	4805      	ldr	r0, [pc, #20]	@ (8006a24 <shell_run+0xc8>)
 8006a10:	f7ff ff36 	bl	8006880 <shell_exec>
		uart_write("> ", 2);
 8006a14:	e7a9      	b.n	800696a <shell_run+0xe>
 8006a16:	bf00      	nop
 8006a18:	0800835c 	.word	0x0800835c
 8006a1c:	08008360 	.word	0x08008360
 8006a20:	200053d0 	.word	0x200053d0
 8006a24:	200053f8 	.word	0x200053f8
 8006a28:	08008364 	.word	0x08008364
 8006a2c:	0800836c 	.word	0x0800836c

08006a30 <shell_uart_rx_callback>:
	}
	return 0;
}

void shell_uart_rx_callback(void)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b082      	sub	sp, #8
 8006a34:	af00      	add	r7, sp, #0
	BaseType_t hptw;
	xSemaphoreGiveFromISR(sem_uart_rx, &hptw);
 8006a36:	4b0b      	ldr	r3, [pc, #44]	@ (8006a64 <shell_uart_rx_callback+0x34>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	1d3a      	adds	r2, r7, #4
 8006a3c:	4611      	mov	r1, r2
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7fd febe 	bl	80047c0 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(hptw);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d007      	beq.n	8006a5a <shell_uart_rx_callback+0x2a>
 8006a4a:	4b07      	ldr	r3, [pc, #28]	@ (8006a68 <shell_uart_rx_callback+0x38>)
 8006a4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	f3bf 8f6f 	isb	sy
}
 8006a5a:	bf00      	nop
 8006a5c:	3708      	adds	r7, #8
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}
 8006a62:	bf00      	nop
 8006a64:	200050c8 	.word	0x200050c8
 8006a68:	e000ed04 	.word	0xe000ed04

08006a6c <atoi>:
 8006a6c:	220a      	movs	r2, #10
 8006a6e:	2100      	movs	r1, #0
 8006a70:	f000 b87a 	b.w	8006b68 <strtol>

08006a74 <_strtol_l.isra.0>:
 8006a74:	2b24      	cmp	r3, #36	@ 0x24
 8006a76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a7a:	4686      	mov	lr, r0
 8006a7c:	4690      	mov	r8, r2
 8006a7e:	d801      	bhi.n	8006a84 <_strtol_l.isra.0+0x10>
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d106      	bne.n	8006a92 <_strtol_l.isra.0+0x1e>
 8006a84:	f000 fb08 	bl	8007098 <__errno>
 8006a88:	2316      	movs	r3, #22
 8006a8a:	6003      	str	r3, [r0, #0]
 8006a8c:	2000      	movs	r0, #0
 8006a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a92:	4834      	ldr	r0, [pc, #208]	@ (8006b64 <_strtol_l.isra.0+0xf0>)
 8006a94:	460d      	mov	r5, r1
 8006a96:	462a      	mov	r2, r5
 8006a98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a9c:	5d06      	ldrb	r6, [r0, r4]
 8006a9e:	f016 0608 	ands.w	r6, r6, #8
 8006aa2:	d1f8      	bne.n	8006a96 <_strtol_l.isra.0+0x22>
 8006aa4:	2c2d      	cmp	r4, #45	@ 0x2d
 8006aa6:	d110      	bne.n	8006aca <_strtol_l.isra.0+0x56>
 8006aa8:	782c      	ldrb	r4, [r5, #0]
 8006aaa:	2601      	movs	r6, #1
 8006aac:	1c95      	adds	r5, r2, #2
 8006aae:	f033 0210 	bics.w	r2, r3, #16
 8006ab2:	d115      	bne.n	8006ae0 <_strtol_l.isra.0+0x6c>
 8006ab4:	2c30      	cmp	r4, #48	@ 0x30
 8006ab6:	d10d      	bne.n	8006ad4 <_strtol_l.isra.0+0x60>
 8006ab8:	782a      	ldrb	r2, [r5, #0]
 8006aba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006abe:	2a58      	cmp	r2, #88	@ 0x58
 8006ac0:	d108      	bne.n	8006ad4 <_strtol_l.isra.0+0x60>
 8006ac2:	786c      	ldrb	r4, [r5, #1]
 8006ac4:	3502      	adds	r5, #2
 8006ac6:	2310      	movs	r3, #16
 8006ac8:	e00a      	b.n	8006ae0 <_strtol_l.isra.0+0x6c>
 8006aca:	2c2b      	cmp	r4, #43	@ 0x2b
 8006acc:	bf04      	itt	eq
 8006ace:	782c      	ldrbeq	r4, [r5, #0]
 8006ad0:	1c95      	addeq	r5, r2, #2
 8006ad2:	e7ec      	b.n	8006aae <_strtol_l.isra.0+0x3a>
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d1f6      	bne.n	8006ac6 <_strtol_l.isra.0+0x52>
 8006ad8:	2c30      	cmp	r4, #48	@ 0x30
 8006ada:	bf14      	ite	ne
 8006adc:	230a      	movne	r3, #10
 8006ade:	2308      	moveq	r3, #8
 8006ae0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006ae4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006ae8:	2200      	movs	r2, #0
 8006aea:	fbbc f9f3 	udiv	r9, ip, r3
 8006aee:	4610      	mov	r0, r2
 8006af0:	fb03 ca19 	mls	sl, r3, r9, ip
 8006af4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006af8:	2f09      	cmp	r7, #9
 8006afa:	d80f      	bhi.n	8006b1c <_strtol_l.isra.0+0xa8>
 8006afc:	463c      	mov	r4, r7
 8006afe:	42a3      	cmp	r3, r4
 8006b00:	dd1b      	ble.n	8006b3a <_strtol_l.isra.0+0xc6>
 8006b02:	1c57      	adds	r7, r2, #1
 8006b04:	d007      	beq.n	8006b16 <_strtol_l.isra.0+0xa2>
 8006b06:	4581      	cmp	r9, r0
 8006b08:	d314      	bcc.n	8006b34 <_strtol_l.isra.0+0xc0>
 8006b0a:	d101      	bne.n	8006b10 <_strtol_l.isra.0+0x9c>
 8006b0c:	45a2      	cmp	sl, r4
 8006b0e:	db11      	blt.n	8006b34 <_strtol_l.isra.0+0xc0>
 8006b10:	fb00 4003 	mla	r0, r0, r3, r4
 8006b14:	2201      	movs	r2, #1
 8006b16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006b1a:	e7eb      	b.n	8006af4 <_strtol_l.isra.0+0x80>
 8006b1c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006b20:	2f19      	cmp	r7, #25
 8006b22:	d801      	bhi.n	8006b28 <_strtol_l.isra.0+0xb4>
 8006b24:	3c37      	subs	r4, #55	@ 0x37
 8006b26:	e7ea      	b.n	8006afe <_strtol_l.isra.0+0x8a>
 8006b28:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006b2c:	2f19      	cmp	r7, #25
 8006b2e:	d804      	bhi.n	8006b3a <_strtol_l.isra.0+0xc6>
 8006b30:	3c57      	subs	r4, #87	@ 0x57
 8006b32:	e7e4      	b.n	8006afe <_strtol_l.isra.0+0x8a>
 8006b34:	f04f 32ff 	mov.w	r2, #4294967295
 8006b38:	e7ed      	b.n	8006b16 <_strtol_l.isra.0+0xa2>
 8006b3a:	1c53      	adds	r3, r2, #1
 8006b3c:	d108      	bne.n	8006b50 <_strtol_l.isra.0+0xdc>
 8006b3e:	2322      	movs	r3, #34	@ 0x22
 8006b40:	f8ce 3000 	str.w	r3, [lr]
 8006b44:	4660      	mov	r0, ip
 8006b46:	f1b8 0f00 	cmp.w	r8, #0
 8006b4a:	d0a0      	beq.n	8006a8e <_strtol_l.isra.0+0x1a>
 8006b4c:	1e69      	subs	r1, r5, #1
 8006b4e:	e006      	b.n	8006b5e <_strtol_l.isra.0+0xea>
 8006b50:	b106      	cbz	r6, 8006b54 <_strtol_l.isra.0+0xe0>
 8006b52:	4240      	negs	r0, r0
 8006b54:	f1b8 0f00 	cmp.w	r8, #0
 8006b58:	d099      	beq.n	8006a8e <_strtol_l.isra.0+0x1a>
 8006b5a:	2a00      	cmp	r2, #0
 8006b5c:	d1f6      	bne.n	8006b4c <_strtol_l.isra.0+0xd8>
 8006b5e:	f8c8 1000 	str.w	r1, [r8]
 8006b62:	e794      	b.n	8006a8e <_strtol_l.isra.0+0x1a>
 8006b64:	080083b1 	.word	0x080083b1

08006b68 <strtol>:
 8006b68:	4613      	mov	r3, r2
 8006b6a:	460a      	mov	r2, r1
 8006b6c:	4601      	mov	r1, r0
 8006b6e:	4802      	ldr	r0, [pc, #8]	@ (8006b78 <strtol+0x10>)
 8006b70:	6800      	ldr	r0, [r0, #0]
 8006b72:	f7ff bf7f 	b.w	8006a74 <_strtol_l.isra.0>
 8006b76:	bf00      	nop
 8006b78:	20000020 	.word	0x20000020

08006b7c <std>:
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	b510      	push	{r4, lr}
 8006b80:	4604      	mov	r4, r0
 8006b82:	e9c0 3300 	strd	r3, r3, [r0]
 8006b86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b8a:	6083      	str	r3, [r0, #8]
 8006b8c:	8181      	strh	r1, [r0, #12]
 8006b8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b90:	81c2      	strh	r2, [r0, #14]
 8006b92:	6183      	str	r3, [r0, #24]
 8006b94:	4619      	mov	r1, r3
 8006b96:	2208      	movs	r2, #8
 8006b98:	305c      	adds	r0, #92	@ 0x5c
 8006b9a:	f000 fa2f 	bl	8006ffc <memset>
 8006b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8006bd4 <std+0x58>)
 8006ba0:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8006bd8 <std+0x5c>)
 8006ba4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8006bdc <std+0x60>)
 8006ba8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006baa:	4b0d      	ldr	r3, [pc, #52]	@ (8006be0 <std+0x64>)
 8006bac:	6323      	str	r3, [r4, #48]	@ 0x30
 8006bae:	4b0d      	ldr	r3, [pc, #52]	@ (8006be4 <std+0x68>)
 8006bb0:	6224      	str	r4, [r4, #32]
 8006bb2:	429c      	cmp	r4, r3
 8006bb4:	d006      	beq.n	8006bc4 <std+0x48>
 8006bb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006bba:	4294      	cmp	r4, r2
 8006bbc:	d002      	beq.n	8006bc4 <std+0x48>
 8006bbe:	33d0      	adds	r3, #208	@ 0xd0
 8006bc0:	429c      	cmp	r4, r3
 8006bc2:	d105      	bne.n	8006bd0 <std+0x54>
 8006bc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bcc:	f000 ba8e 	b.w	80070ec <__retarget_lock_init_recursive>
 8006bd0:	bd10      	pop	{r4, pc}
 8006bd2:	bf00      	nop
 8006bd4:	08006e4d 	.word	0x08006e4d
 8006bd8:	08006e6f 	.word	0x08006e6f
 8006bdc:	08006ea7 	.word	0x08006ea7
 8006be0:	08006ecb 	.word	0x08006ecb
 8006be4:	20005420 	.word	0x20005420

08006be8 <stdio_exit_handler>:
 8006be8:	4a02      	ldr	r2, [pc, #8]	@ (8006bf4 <stdio_exit_handler+0xc>)
 8006bea:	4903      	ldr	r1, [pc, #12]	@ (8006bf8 <stdio_exit_handler+0x10>)
 8006bec:	4803      	ldr	r0, [pc, #12]	@ (8006bfc <stdio_exit_handler+0x14>)
 8006bee:	f000 b869 	b.w	8006cc4 <_fwalk_sglue>
 8006bf2:	bf00      	nop
 8006bf4:	20000014 	.word	0x20000014
 8006bf8:	08007c55 	.word	0x08007c55
 8006bfc:	20000024 	.word	0x20000024

08006c00 <cleanup_stdio>:
 8006c00:	6841      	ldr	r1, [r0, #4]
 8006c02:	4b0c      	ldr	r3, [pc, #48]	@ (8006c34 <cleanup_stdio+0x34>)
 8006c04:	4299      	cmp	r1, r3
 8006c06:	b510      	push	{r4, lr}
 8006c08:	4604      	mov	r4, r0
 8006c0a:	d001      	beq.n	8006c10 <cleanup_stdio+0x10>
 8006c0c:	f001 f822 	bl	8007c54 <_fflush_r>
 8006c10:	68a1      	ldr	r1, [r4, #8]
 8006c12:	4b09      	ldr	r3, [pc, #36]	@ (8006c38 <cleanup_stdio+0x38>)
 8006c14:	4299      	cmp	r1, r3
 8006c16:	d002      	beq.n	8006c1e <cleanup_stdio+0x1e>
 8006c18:	4620      	mov	r0, r4
 8006c1a:	f001 f81b 	bl	8007c54 <_fflush_r>
 8006c1e:	68e1      	ldr	r1, [r4, #12]
 8006c20:	4b06      	ldr	r3, [pc, #24]	@ (8006c3c <cleanup_stdio+0x3c>)
 8006c22:	4299      	cmp	r1, r3
 8006c24:	d004      	beq.n	8006c30 <cleanup_stdio+0x30>
 8006c26:	4620      	mov	r0, r4
 8006c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c2c:	f001 b812 	b.w	8007c54 <_fflush_r>
 8006c30:	bd10      	pop	{r4, pc}
 8006c32:	bf00      	nop
 8006c34:	20005420 	.word	0x20005420
 8006c38:	20005488 	.word	0x20005488
 8006c3c:	200054f0 	.word	0x200054f0

08006c40 <global_stdio_init.part.0>:
 8006c40:	b510      	push	{r4, lr}
 8006c42:	4b0b      	ldr	r3, [pc, #44]	@ (8006c70 <global_stdio_init.part.0+0x30>)
 8006c44:	4c0b      	ldr	r4, [pc, #44]	@ (8006c74 <global_stdio_init.part.0+0x34>)
 8006c46:	4a0c      	ldr	r2, [pc, #48]	@ (8006c78 <global_stdio_init.part.0+0x38>)
 8006c48:	601a      	str	r2, [r3, #0]
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	2104      	movs	r1, #4
 8006c50:	f7ff ff94 	bl	8006b7c <std>
 8006c54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c58:	2201      	movs	r2, #1
 8006c5a:	2109      	movs	r1, #9
 8006c5c:	f7ff ff8e 	bl	8006b7c <std>
 8006c60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c64:	2202      	movs	r2, #2
 8006c66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c6a:	2112      	movs	r1, #18
 8006c6c:	f7ff bf86 	b.w	8006b7c <std>
 8006c70:	20005558 	.word	0x20005558
 8006c74:	20005420 	.word	0x20005420
 8006c78:	08006be9 	.word	0x08006be9

08006c7c <__sfp_lock_acquire>:
 8006c7c:	4801      	ldr	r0, [pc, #4]	@ (8006c84 <__sfp_lock_acquire+0x8>)
 8006c7e:	f000 ba36 	b.w	80070ee <__retarget_lock_acquire_recursive>
 8006c82:	bf00      	nop
 8006c84:	20005561 	.word	0x20005561

08006c88 <__sfp_lock_release>:
 8006c88:	4801      	ldr	r0, [pc, #4]	@ (8006c90 <__sfp_lock_release+0x8>)
 8006c8a:	f000 ba31 	b.w	80070f0 <__retarget_lock_release_recursive>
 8006c8e:	bf00      	nop
 8006c90:	20005561 	.word	0x20005561

08006c94 <__sinit>:
 8006c94:	b510      	push	{r4, lr}
 8006c96:	4604      	mov	r4, r0
 8006c98:	f7ff fff0 	bl	8006c7c <__sfp_lock_acquire>
 8006c9c:	6a23      	ldr	r3, [r4, #32]
 8006c9e:	b11b      	cbz	r3, 8006ca8 <__sinit+0x14>
 8006ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ca4:	f7ff bff0 	b.w	8006c88 <__sfp_lock_release>
 8006ca8:	4b04      	ldr	r3, [pc, #16]	@ (8006cbc <__sinit+0x28>)
 8006caa:	6223      	str	r3, [r4, #32]
 8006cac:	4b04      	ldr	r3, [pc, #16]	@ (8006cc0 <__sinit+0x2c>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1f5      	bne.n	8006ca0 <__sinit+0xc>
 8006cb4:	f7ff ffc4 	bl	8006c40 <global_stdio_init.part.0>
 8006cb8:	e7f2      	b.n	8006ca0 <__sinit+0xc>
 8006cba:	bf00      	nop
 8006cbc:	08006c01 	.word	0x08006c01
 8006cc0:	20005558 	.word	0x20005558

08006cc4 <_fwalk_sglue>:
 8006cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cc8:	4607      	mov	r7, r0
 8006cca:	4688      	mov	r8, r1
 8006ccc:	4614      	mov	r4, r2
 8006cce:	2600      	movs	r6, #0
 8006cd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006cd4:	f1b9 0901 	subs.w	r9, r9, #1
 8006cd8:	d505      	bpl.n	8006ce6 <_fwalk_sglue+0x22>
 8006cda:	6824      	ldr	r4, [r4, #0]
 8006cdc:	2c00      	cmp	r4, #0
 8006cde:	d1f7      	bne.n	8006cd0 <_fwalk_sglue+0xc>
 8006ce0:	4630      	mov	r0, r6
 8006ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ce6:	89ab      	ldrh	r3, [r5, #12]
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d907      	bls.n	8006cfc <_fwalk_sglue+0x38>
 8006cec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cf0:	3301      	adds	r3, #1
 8006cf2:	d003      	beq.n	8006cfc <_fwalk_sglue+0x38>
 8006cf4:	4629      	mov	r1, r5
 8006cf6:	4638      	mov	r0, r7
 8006cf8:	47c0      	blx	r8
 8006cfa:	4306      	orrs	r6, r0
 8006cfc:	3568      	adds	r5, #104	@ 0x68
 8006cfe:	e7e9      	b.n	8006cd4 <_fwalk_sglue+0x10>

08006d00 <iprintf>:
 8006d00:	b40f      	push	{r0, r1, r2, r3}
 8006d02:	b507      	push	{r0, r1, r2, lr}
 8006d04:	4906      	ldr	r1, [pc, #24]	@ (8006d20 <iprintf+0x20>)
 8006d06:	ab04      	add	r3, sp, #16
 8006d08:	6808      	ldr	r0, [r1, #0]
 8006d0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d0e:	6881      	ldr	r1, [r0, #8]
 8006d10:	9301      	str	r3, [sp, #4]
 8006d12:	f000 fc77 	bl	8007604 <_vfiprintf_r>
 8006d16:	b003      	add	sp, #12
 8006d18:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d1c:	b004      	add	sp, #16
 8006d1e:	4770      	bx	lr
 8006d20:	20000020 	.word	0x20000020

08006d24 <_puts_r>:
 8006d24:	6a03      	ldr	r3, [r0, #32]
 8006d26:	b570      	push	{r4, r5, r6, lr}
 8006d28:	6884      	ldr	r4, [r0, #8]
 8006d2a:	4605      	mov	r5, r0
 8006d2c:	460e      	mov	r6, r1
 8006d2e:	b90b      	cbnz	r3, 8006d34 <_puts_r+0x10>
 8006d30:	f7ff ffb0 	bl	8006c94 <__sinit>
 8006d34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d36:	07db      	lsls	r3, r3, #31
 8006d38:	d405      	bmi.n	8006d46 <_puts_r+0x22>
 8006d3a:	89a3      	ldrh	r3, [r4, #12]
 8006d3c:	0598      	lsls	r0, r3, #22
 8006d3e:	d402      	bmi.n	8006d46 <_puts_r+0x22>
 8006d40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d42:	f000 f9d4 	bl	80070ee <__retarget_lock_acquire_recursive>
 8006d46:	89a3      	ldrh	r3, [r4, #12]
 8006d48:	0719      	lsls	r1, r3, #28
 8006d4a:	d502      	bpl.n	8006d52 <_puts_r+0x2e>
 8006d4c:	6923      	ldr	r3, [r4, #16]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d135      	bne.n	8006dbe <_puts_r+0x9a>
 8006d52:	4621      	mov	r1, r4
 8006d54:	4628      	mov	r0, r5
 8006d56:	f000 f8fb 	bl	8006f50 <__swsetup_r>
 8006d5a:	b380      	cbz	r0, 8006dbe <_puts_r+0x9a>
 8006d5c:	f04f 35ff 	mov.w	r5, #4294967295
 8006d60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d62:	07da      	lsls	r2, r3, #31
 8006d64:	d405      	bmi.n	8006d72 <_puts_r+0x4e>
 8006d66:	89a3      	ldrh	r3, [r4, #12]
 8006d68:	059b      	lsls	r3, r3, #22
 8006d6a:	d402      	bmi.n	8006d72 <_puts_r+0x4e>
 8006d6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d6e:	f000 f9bf 	bl	80070f0 <__retarget_lock_release_recursive>
 8006d72:	4628      	mov	r0, r5
 8006d74:	bd70      	pop	{r4, r5, r6, pc}
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	da04      	bge.n	8006d84 <_puts_r+0x60>
 8006d7a:	69a2      	ldr	r2, [r4, #24]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	dc17      	bgt.n	8006db0 <_puts_r+0x8c>
 8006d80:	290a      	cmp	r1, #10
 8006d82:	d015      	beq.n	8006db0 <_puts_r+0x8c>
 8006d84:	6823      	ldr	r3, [r4, #0]
 8006d86:	1c5a      	adds	r2, r3, #1
 8006d88:	6022      	str	r2, [r4, #0]
 8006d8a:	7019      	strb	r1, [r3, #0]
 8006d8c:	68a3      	ldr	r3, [r4, #8]
 8006d8e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006d92:	3b01      	subs	r3, #1
 8006d94:	60a3      	str	r3, [r4, #8]
 8006d96:	2900      	cmp	r1, #0
 8006d98:	d1ed      	bne.n	8006d76 <_puts_r+0x52>
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	da11      	bge.n	8006dc2 <_puts_r+0x9e>
 8006d9e:	4622      	mov	r2, r4
 8006da0:	210a      	movs	r1, #10
 8006da2:	4628      	mov	r0, r5
 8006da4:	f000 f895 	bl	8006ed2 <__swbuf_r>
 8006da8:	3001      	adds	r0, #1
 8006daa:	d0d7      	beq.n	8006d5c <_puts_r+0x38>
 8006dac:	250a      	movs	r5, #10
 8006dae:	e7d7      	b.n	8006d60 <_puts_r+0x3c>
 8006db0:	4622      	mov	r2, r4
 8006db2:	4628      	mov	r0, r5
 8006db4:	f000 f88d 	bl	8006ed2 <__swbuf_r>
 8006db8:	3001      	adds	r0, #1
 8006dba:	d1e7      	bne.n	8006d8c <_puts_r+0x68>
 8006dbc:	e7ce      	b.n	8006d5c <_puts_r+0x38>
 8006dbe:	3e01      	subs	r6, #1
 8006dc0:	e7e4      	b.n	8006d8c <_puts_r+0x68>
 8006dc2:	6823      	ldr	r3, [r4, #0]
 8006dc4:	1c5a      	adds	r2, r3, #1
 8006dc6:	6022      	str	r2, [r4, #0]
 8006dc8:	220a      	movs	r2, #10
 8006dca:	701a      	strb	r2, [r3, #0]
 8006dcc:	e7ee      	b.n	8006dac <_puts_r+0x88>
	...

08006dd0 <puts>:
 8006dd0:	4b02      	ldr	r3, [pc, #8]	@ (8006ddc <puts+0xc>)
 8006dd2:	4601      	mov	r1, r0
 8006dd4:	6818      	ldr	r0, [r3, #0]
 8006dd6:	f7ff bfa5 	b.w	8006d24 <_puts_r>
 8006dda:	bf00      	nop
 8006ddc:	20000020 	.word	0x20000020

08006de0 <sniprintf>:
 8006de0:	b40c      	push	{r2, r3}
 8006de2:	b530      	push	{r4, r5, lr}
 8006de4:	4b18      	ldr	r3, [pc, #96]	@ (8006e48 <sniprintf+0x68>)
 8006de6:	1e0c      	subs	r4, r1, #0
 8006de8:	681d      	ldr	r5, [r3, #0]
 8006dea:	b09d      	sub	sp, #116	@ 0x74
 8006dec:	da08      	bge.n	8006e00 <sniprintf+0x20>
 8006dee:	238b      	movs	r3, #139	@ 0x8b
 8006df0:	602b      	str	r3, [r5, #0]
 8006df2:	f04f 30ff 	mov.w	r0, #4294967295
 8006df6:	b01d      	add	sp, #116	@ 0x74
 8006df8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006dfc:	b002      	add	sp, #8
 8006dfe:	4770      	bx	lr
 8006e00:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006e04:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006e08:	f04f 0300 	mov.w	r3, #0
 8006e0c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006e0e:	bf14      	ite	ne
 8006e10:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006e14:	4623      	moveq	r3, r4
 8006e16:	9304      	str	r3, [sp, #16]
 8006e18:	9307      	str	r3, [sp, #28]
 8006e1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006e1e:	9002      	str	r0, [sp, #8]
 8006e20:	9006      	str	r0, [sp, #24]
 8006e22:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006e26:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006e28:	ab21      	add	r3, sp, #132	@ 0x84
 8006e2a:	a902      	add	r1, sp, #8
 8006e2c:	4628      	mov	r0, r5
 8006e2e:	9301      	str	r3, [sp, #4]
 8006e30:	f000 fac2 	bl	80073b8 <_svfiprintf_r>
 8006e34:	1c43      	adds	r3, r0, #1
 8006e36:	bfbc      	itt	lt
 8006e38:	238b      	movlt	r3, #139	@ 0x8b
 8006e3a:	602b      	strlt	r3, [r5, #0]
 8006e3c:	2c00      	cmp	r4, #0
 8006e3e:	d0da      	beq.n	8006df6 <sniprintf+0x16>
 8006e40:	9b02      	ldr	r3, [sp, #8]
 8006e42:	2200      	movs	r2, #0
 8006e44:	701a      	strb	r2, [r3, #0]
 8006e46:	e7d6      	b.n	8006df6 <sniprintf+0x16>
 8006e48:	20000020 	.word	0x20000020

08006e4c <__sread>:
 8006e4c:	b510      	push	{r4, lr}
 8006e4e:	460c      	mov	r4, r1
 8006e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e54:	f000 f8fc 	bl	8007050 <_read_r>
 8006e58:	2800      	cmp	r0, #0
 8006e5a:	bfab      	itete	ge
 8006e5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e5e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e60:	181b      	addge	r3, r3, r0
 8006e62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e66:	bfac      	ite	ge
 8006e68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e6a:	81a3      	strhlt	r3, [r4, #12]
 8006e6c:	bd10      	pop	{r4, pc}

08006e6e <__swrite>:
 8006e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e72:	461f      	mov	r7, r3
 8006e74:	898b      	ldrh	r3, [r1, #12]
 8006e76:	05db      	lsls	r3, r3, #23
 8006e78:	4605      	mov	r5, r0
 8006e7a:	460c      	mov	r4, r1
 8006e7c:	4616      	mov	r6, r2
 8006e7e:	d505      	bpl.n	8006e8c <__swrite+0x1e>
 8006e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e84:	2302      	movs	r3, #2
 8006e86:	2200      	movs	r2, #0
 8006e88:	f000 f8d0 	bl	800702c <_lseek_r>
 8006e8c:	89a3      	ldrh	r3, [r4, #12]
 8006e8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e96:	81a3      	strh	r3, [r4, #12]
 8006e98:	4632      	mov	r2, r6
 8006e9a:	463b      	mov	r3, r7
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ea2:	f000 b8e7 	b.w	8007074 <_write_r>

08006ea6 <__sseek>:
 8006ea6:	b510      	push	{r4, lr}
 8006ea8:	460c      	mov	r4, r1
 8006eaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eae:	f000 f8bd 	bl	800702c <_lseek_r>
 8006eb2:	1c43      	adds	r3, r0, #1
 8006eb4:	89a3      	ldrh	r3, [r4, #12]
 8006eb6:	bf15      	itete	ne
 8006eb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006eba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006ebe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006ec2:	81a3      	strheq	r3, [r4, #12]
 8006ec4:	bf18      	it	ne
 8006ec6:	81a3      	strhne	r3, [r4, #12]
 8006ec8:	bd10      	pop	{r4, pc}

08006eca <__sclose>:
 8006eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ece:	f000 b89d 	b.w	800700c <_close_r>

08006ed2 <__swbuf_r>:
 8006ed2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ed4:	460e      	mov	r6, r1
 8006ed6:	4614      	mov	r4, r2
 8006ed8:	4605      	mov	r5, r0
 8006eda:	b118      	cbz	r0, 8006ee4 <__swbuf_r+0x12>
 8006edc:	6a03      	ldr	r3, [r0, #32]
 8006ede:	b90b      	cbnz	r3, 8006ee4 <__swbuf_r+0x12>
 8006ee0:	f7ff fed8 	bl	8006c94 <__sinit>
 8006ee4:	69a3      	ldr	r3, [r4, #24]
 8006ee6:	60a3      	str	r3, [r4, #8]
 8006ee8:	89a3      	ldrh	r3, [r4, #12]
 8006eea:	071a      	lsls	r2, r3, #28
 8006eec:	d501      	bpl.n	8006ef2 <__swbuf_r+0x20>
 8006eee:	6923      	ldr	r3, [r4, #16]
 8006ef0:	b943      	cbnz	r3, 8006f04 <__swbuf_r+0x32>
 8006ef2:	4621      	mov	r1, r4
 8006ef4:	4628      	mov	r0, r5
 8006ef6:	f000 f82b 	bl	8006f50 <__swsetup_r>
 8006efa:	b118      	cbz	r0, 8006f04 <__swbuf_r+0x32>
 8006efc:	f04f 37ff 	mov.w	r7, #4294967295
 8006f00:	4638      	mov	r0, r7
 8006f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f04:	6823      	ldr	r3, [r4, #0]
 8006f06:	6922      	ldr	r2, [r4, #16]
 8006f08:	1a98      	subs	r0, r3, r2
 8006f0a:	6963      	ldr	r3, [r4, #20]
 8006f0c:	b2f6      	uxtb	r6, r6
 8006f0e:	4283      	cmp	r3, r0
 8006f10:	4637      	mov	r7, r6
 8006f12:	dc05      	bgt.n	8006f20 <__swbuf_r+0x4e>
 8006f14:	4621      	mov	r1, r4
 8006f16:	4628      	mov	r0, r5
 8006f18:	f000 fe9c 	bl	8007c54 <_fflush_r>
 8006f1c:	2800      	cmp	r0, #0
 8006f1e:	d1ed      	bne.n	8006efc <__swbuf_r+0x2a>
 8006f20:	68a3      	ldr	r3, [r4, #8]
 8006f22:	3b01      	subs	r3, #1
 8006f24:	60a3      	str	r3, [r4, #8]
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	1c5a      	adds	r2, r3, #1
 8006f2a:	6022      	str	r2, [r4, #0]
 8006f2c:	701e      	strb	r6, [r3, #0]
 8006f2e:	6962      	ldr	r2, [r4, #20]
 8006f30:	1c43      	adds	r3, r0, #1
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d004      	beq.n	8006f40 <__swbuf_r+0x6e>
 8006f36:	89a3      	ldrh	r3, [r4, #12]
 8006f38:	07db      	lsls	r3, r3, #31
 8006f3a:	d5e1      	bpl.n	8006f00 <__swbuf_r+0x2e>
 8006f3c:	2e0a      	cmp	r6, #10
 8006f3e:	d1df      	bne.n	8006f00 <__swbuf_r+0x2e>
 8006f40:	4621      	mov	r1, r4
 8006f42:	4628      	mov	r0, r5
 8006f44:	f000 fe86 	bl	8007c54 <_fflush_r>
 8006f48:	2800      	cmp	r0, #0
 8006f4a:	d0d9      	beq.n	8006f00 <__swbuf_r+0x2e>
 8006f4c:	e7d6      	b.n	8006efc <__swbuf_r+0x2a>
	...

08006f50 <__swsetup_r>:
 8006f50:	b538      	push	{r3, r4, r5, lr}
 8006f52:	4b29      	ldr	r3, [pc, #164]	@ (8006ff8 <__swsetup_r+0xa8>)
 8006f54:	4605      	mov	r5, r0
 8006f56:	6818      	ldr	r0, [r3, #0]
 8006f58:	460c      	mov	r4, r1
 8006f5a:	b118      	cbz	r0, 8006f64 <__swsetup_r+0x14>
 8006f5c:	6a03      	ldr	r3, [r0, #32]
 8006f5e:	b90b      	cbnz	r3, 8006f64 <__swsetup_r+0x14>
 8006f60:	f7ff fe98 	bl	8006c94 <__sinit>
 8006f64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f68:	0719      	lsls	r1, r3, #28
 8006f6a:	d422      	bmi.n	8006fb2 <__swsetup_r+0x62>
 8006f6c:	06da      	lsls	r2, r3, #27
 8006f6e:	d407      	bmi.n	8006f80 <__swsetup_r+0x30>
 8006f70:	2209      	movs	r2, #9
 8006f72:	602a      	str	r2, [r5, #0]
 8006f74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f78:	81a3      	strh	r3, [r4, #12]
 8006f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7e:	e033      	b.n	8006fe8 <__swsetup_r+0x98>
 8006f80:	0758      	lsls	r0, r3, #29
 8006f82:	d512      	bpl.n	8006faa <__swsetup_r+0x5a>
 8006f84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f86:	b141      	cbz	r1, 8006f9a <__swsetup_r+0x4a>
 8006f88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f8c:	4299      	cmp	r1, r3
 8006f8e:	d002      	beq.n	8006f96 <__swsetup_r+0x46>
 8006f90:	4628      	mov	r0, r5
 8006f92:	f000 f8bd 	bl	8007110 <_free_r>
 8006f96:	2300      	movs	r3, #0
 8006f98:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f9a:	89a3      	ldrh	r3, [r4, #12]
 8006f9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006fa0:	81a3      	strh	r3, [r4, #12]
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	6063      	str	r3, [r4, #4]
 8006fa6:	6923      	ldr	r3, [r4, #16]
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	89a3      	ldrh	r3, [r4, #12]
 8006fac:	f043 0308 	orr.w	r3, r3, #8
 8006fb0:	81a3      	strh	r3, [r4, #12]
 8006fb2:	6923      	ldr	r3, [r4, #16]
 8006fb4:	b94b      	cbnz	r3, 8006fca <__swsetup_r+0x7a>
 8006fb6:	89a3      	ldrh	r3, [r4, #12]
 8006fb8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006fbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fc0:	d003      	beq.n	8006fca <__swsetup_r+0x7a>
 8006fc2:	4621      	mov	r1, r4
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	f000 fe93 	bl	8007cf0 <__smakebuf_r>
 8006fca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fce:	f013 0201 	ands.w	r2, r3, #1
 8006fd2:	d00a      	beq.n	8006fea <__swsetup_r+0x9a>
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	60a2      	str	r2, [r4, #8]
 8006fd8:	6962      	ldr	r2, [r4, #20]
 8006fda:	4252      	negs	r2, r2
 8006fdc:	61a2      	str	r2, [r4, #24]
 8006fde:	6922      	ldr	r2, [r4, #16]
 8006fe0:	b942      	cbnz	r2, 8006ff4 <__swsetup_r+0xa4>
 8006fe2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006fe6:	d1c5      	bne.n	8006f74 <__swsetup_r+0x24>
 8006fe8:	bd38      	pop	{r3, r4, r5, pc}
 8006fea:	0799      	lsls	r1, r3, #30
 8006fec:	bf58      	it	pl
 8006fee:	6962      	ldrpl	r2, [r4, #20]
 8006ff0:	60a2      	str	r2, [r4, #8]
 8006ff2:	e7f4      	b.n	8006fde <__swsetup_r+0x8e>
 8006ff4:	2000      	movs	r0, #0
 8006ff6:	e7f7      	b.n	8006fe8 <__swsetup_r+0x98>
 8006ff8:	20000020 	.word	0x20000020

08006ffc <memset>:
 8006ffc:	4402      	add	r2, r0
 8006ffe:	4603      	mov	r3, r0
 8007000:	4293      	cmp	r3, r2
 8007002:	d100      	bne.n	8007006 <memset+0xa>
 8007004:	4770      	bx	lr
 8007006:	f803 1b01 	strb.w	r1, [r3], #1
 800700a:	e7f9      	b.n	8007000 <memset+0x4>

0800700c <_close_r>:
 800700c:	b538      	push	{r3, r4, r5, lr}
 800700e:	4d06      	ldr	r5, [pc, #24]	@ (8007028 <_close_r+0x1c>)
 8007010:	2300      	movs	r3, #0
 8007012:	4604      	mov	r4, r0
 8007014:	4608      	mov	r0, r1
 8007016:	602b      	str	r3, [r5, #0]
 8007018:	f7f9 fe56 	bl	8000cc8 <_close>
 800701c:	1c43      	adds	r3, r0, #1
 800701e:	d102      	bne.n	8007026 <_close_r+0x1a>
 8007020:	682b      	ldr	r3, [r5, #0]
 8007022:	b103      	cbz	r3, 8007026 <_close_r+0x1a>
 8007024:	6023      	str	r3, [r4, #0]
 8007026:	bd38      	pop	{r3, r4, r5, pc}
 8007028:	2000555c 	.word	0x2000555c

0800702c <_lseek_r>:
 800702c:	b538      	push	{r3, r4, r5, lr}
 800702e:	4d07      	ldr	r5, [pc, #28]	@ (800704c <_lseek_r+0x20>)
 8007030:	4604      	mov	r4, r0
 8007032:	4608      	mov	r0, r1
 8007034:	4611      	mov	r1, r2
 8007036:	2200      	movs	r2, #0
 8007038:	602a      	str	r2, [r5, #0]
 800703a:	461a      	mov	r2, r3
 800703c:	f7f9 fe6b 	bl	8000d16 <_lseek>
 8007040:	1c43      	adds	r3, r0, #1
 8007042:	d102      	bne.n	800704a <_lseek_r+0x1e>
 8007044:	682b      	ldr	r3, [r5, #0]
 8007046:	b103      	cbz	r3, 800704a <_lseek_r+0x1e>
 8007048:	6023      	str	r3, [r4, #0]
 800704a:	bd38      	pop	{r3, r4, r5, pc}
 800704c:	2000555c 	.word	0x2000555c

08007050 <_read_r>:
 8007050:	b538      	push	{r3, r4, r5, lr}
 8007052:	4d07      	ldr	r5, [pc, #28]	@ (8007070 <_read_r+0x20>)
 8007054:	4604      	mov	r4, r0
 8007056:	4608      	mov	r0, r1
 8007058:	4611      	mov	r1, r2
 800705a:	2200      	movs	r2, #0
 800705c:	602a      	str	r2, [r5, #0]
 800705e:	461a      	mov	r2, r3
 8007060:	f7f9 fdf9 	bl	8000c56 <_read>
 8007064:	1c43      	adds	r3, r0, #1
 8007066:	d102      	bne.n	800706e <_read_r+0x1e>
 8007068:	682b      	ldr	r3, [r5, #0]
 800706a:	b103      	cbz	r3, 800706e <_read_r+0x1e>
 800706c:	6023      	str	r3, [r4, #0]
 800706e:	bd38      	pop	{r3, r4, r5, pc}
 8007070:	2000555c 	.word	0x2000555c

08007074 <_write_r>:
 8007074:	b538      	push	{r3, r4, r5, lr}
 8007076:	4d07      	ldr	r5, [pc, #28]	@ (8007094 <_write_r+0x20>)
 8007078:	4604      	mov	r4, r0
 800707a:	4608      	mov	r0, r1
 800707c:	4611      	mov	r1, r2
 800707e:	2200      	movs	r2, #0
 8007080:	602a      	str	r2, [r5, #0]
 8007082:	461a      	mov	r2, r3
 8007084:	f7f9 fe04 	bl	8000c90 <_write>
 8007088:	1c43      	adds	r3, r0, #1
 800708a:	d102      	bne.n	8007092 <_write_r+0x1e>
 800708c:	682b      	ldr	r3, [r5, #0]
 800708e:	b103      	cbz	r3, 8007092 <_write_r+0x1e>
 8007090:	6023      	str	r3, [r4, #0]
 8007092:	bd38      	pop	{r3, r4, r5, pc}
 8007094:	2000555c 	.word	0x2000555c

08007098 <__errno>:
 8007098:	4b01      	ldr	r3, [pc, #4]	@ (80070a0 <__errno+0x8>)
 800709a:	6818      	ldr	r0, [r3, #0]
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop
 80070a0:	20000020 	.word	0x20000020

080070a4 <__libc_init_array>:
 80070a4:	b570      	push	{r4, r5, r6, lr}
 80070a6:	4d0d      	ldr	r5, [pc, #52]	@ (80070dc <__libc_init_array+0x38>)
 80070a8:	4c0d      	ldr	r4, [pc, #52]	@ (80070e0 <__libc_init_array+0x3c>)
 80070aa:	1b64      	subs	r4, r4, r5
 80070ac:	10a4      	asrs	r4, r4, #2
 80070ae:	2600      	movs	r6, #0
 80070b0:	42a6      	cmp	r6, r4
 80070b2:	d109      	bne.n	80070c8 <__libc_init_array+0x24>
 80070b4:	4d0b      	ldr	r5, [pc, #44]	@ (80070e4 <__libc_init_array+0x40>)
 80070b6:	4c0c      	ldr	r4, [pc, #48]	@ (80070e8 <__libc_init_array+0x44>)
 80070b8:	f000 fed8 	bl	8007e6c <_init>
 80070bc:	1b64      	subs	r4, r4, r5
 80070be:	10a4      	asrs	r4, r4, #2
 80070c0:	2600      	movs	r6, #0
 80070c2:	42a6      	cmp	r6, r4
 80070c4:	d105      	bne.n	80070d2 <__libc_init_array+0x2e>
 80070c6:	bd70      	pop	{r4, r5, r6, pc}
 80070c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80070cc:	4798      	blx	r3
 80070ce:	3601      	adds	r6, #1
 80070d0:	e7ee      	b.n	80070b0 <__libc_init_array+0xc>
 80070d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80070d6:	4798      	blx	r3
 80070d8:	3601      	adds	r6, #1
 80070da:	e7f2      	b.n	80070c2 <__libc_init_array+0x1e>
 80070dc:	080084ec 	.word	0x080084ec
 80070e0:	080084ec 	.word	0x080084ec
 80070e4:	080084ec 	.word	0x080084ec
 80070e8:	080084f0 	.word	0x080084f0

080070ec <__retarget_lock_init_recursive>:
 80070ec:	4770      	bx	lr

080070ee <__retarget_lock_acquire_recursive>:
 80070ee:	4770      	bx	lr

080070f0 <__retarget_lock_release_recursive>:
 80070f0:	4770      	bx	lr

080070f2 <memcpy>:
 80070f2:	440a      	add	r2, r1
 80070f4:	4291      	cmp	r1, r2
 80070f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80070fa:	d100      	bne.n	80070fe <memcpy+0xc>
 80070fc:	4770      	bx	lr
 80070fe:	b510      	push	{r4, lr}
 8007100:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007104:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007108:	4291      	cmp	r1, r2
 800710a:	d1f9      	bne.n	8007100 <memcpy+0xe>
 800710c:	bd10      	pop	{r4, pc}
	...

08007110 <_free_r>:
 8007110:	b538      	push	{r3, r4, r5, lr}
 8007112:	4605      	mov	r5, r0
 8007114:	2900      	cmp	r1, #0
 8007116:	d041      	beq.n	800719c <_free_r+0x8c>
 8007118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800711c:	1f0c      	subs	r4, r1, #4
 800711e:	2b00      	cmp	r3, #0
 8007120:	bfb8      	it	lt
 8007122:	18e4      	addlt	r4, r4, r3
 8007124:	f000 f8e0 	bl	80072e8 <__malloc_lock>
 8007128:	4a1d      	ldr	r2, [pc, #116]	@ (80071a0 <_free_r+0x90>)
 800712a:	6813      	ldr	r3, [r2, #0]
 800712c:	b933      	cbnz	r3, 800713c <_free_r+0x2c>
 800712e:	6063      	str	r3, [r4, #4]
 8007130:	6014      	str	r4, [r2, #0]
 8007132:	4628      	mov	r0, r5
 8007134:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007138:	f000 b8dc 	b.w	80072f4 <__malloc_unlock>
 800713c:	42a3      	cmp	r3, r4
 800713e:	d908      	bls.n	8007152 <_free_r+0x42>
 8007140:	6820      	ldr	r0, [r4, #0]
 8007142:	1821      	adds	r1, r4, r0
 8007144:	428b      	cmp	r3, r1
 8007146:	bf01      	itttt	eq
 8007148:	6819      	ldreq	r1, [r3, #0]
 800714a:	685b      	ldreq	r3, [r3, #4]
 800714c:	1809      	addeq	r1, r1, r0
 800714e:	6021      	streq	r1, [r4, #0]
 8007150:	e7ed      	b.n	800712e <_free_r+0x1e>
 8007152:	461a      	mov	r2, r3
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	b10b      	cbz	r3, 800715c <_free_r+0x4c>
 8007158:	42a3      	cmp	r3, r4
 800715a:	d9fa      	bls.n	8007152 <_free_r+0x42>
 800715c:	6811      	ldr	r1, [r2, #0]
 800715e:	1850      	adds	r0, r2, r1
 8007160:	42a0      	cmp	r0, r4
 8007162:	d10b      	bne.n	800717c <_free_r+0x6c>
 8007164:	6820      	ldr	r0, [r4, #0]
 8007166:	4401      	add	r1, r0
 8007168:	1850      	adds	r0, r2, r1
 800716a:	4283      	cmp	r3, r0
 800716c:	6011      	str	r1, [r2, #0]
 800716e:	d1e0      	bne.n	8007132 <_free_r+0x22>
 8007170:	6818      	ldr	r0, [r3, #0]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	6053      	str	r3, [r2, #4]
 8007176:	4408      	add	r0, r1
 8007178:	6010      	str	r0, [r2, #0]
 800717a:	e7da      	b.n	8007132 <_free_r+0x22>
 800717c:	d902      	bls.n	8007184 <_free_r+0x74>
 800717e:	230c      	movs	r3, #12
 8007180:	602b      	str	r3, [r5, #0]
 8007182:	e7d6      	b.n	8007132 <_free_r+0x22>
 8007184:	6820      	ldr	r0, [r4, #0]
 8007186:	1821      	adds	r1, r4, r0
 8007188:	428b      	cmp	r3, r1
 800718a:	bf04      	itt	eq
 800718c:	6819      	ldreq	r1, [r3, #0]
 800718e:	685b      	ldreq	r3, [r3, #4]
 8007190:	6063      	str	r3, [r4, #4]
 8007192:	bf04      	itt	eq
 8007194:	1809      	addeq	r1, r1, r0
 8007196:	6021      	streq	r1, [r4, #0]
 8007198:	6054      	str	r4, [r2, #4]
 800719a:	e7ca      	b.n	8007132 <_free_r+0x22>
 800719c:	bd38      	pop	{r3, r4, r5, pc}
 800719e:	bf00      	nop
 80071a0:	20005568 	.word	0x20005568

080071a4 <sbrk_aligned>:
 80071a4:	b570      	push	{r4, r5, r6, lr}
 80071a6:	4e0f      	ldr	r6, [pc, #60]	@ (80071e4 <sbrk_aligned+0x40>)
 80071a8:	460c      	mov	r4, r1
 80071aa:	6831      	ldr	r1, [r6, #0]
 80071ac:	4605      	mov	r5, r0
 80071ae:	b911      	cbnz	r1, 80071b6 <sbrk_aligned+0x12>
 80071b0:	f000 fe16 	bl	8007de0 <_sbrk_r>
 80071b4:	6030      	str	r0, [r6, #0]
 80071b6:	4621      	mov	r1, r4
 80071b8:	4628      	mov	r0, r5
 80071ba:	f000 fe11 	bl	8007de0 <_sbrk_r>
 80071be:	1c43      	adds	r3, r0, #1
 80071c0:	d103      	bne.n	80071ca <sbrk_aligned+0x26>
 80071c2:	f04f 34ff 	mov.w	r4, #4294967295
 80071c6:	4620      	mov	r0, r4
 80071c8:	bd70      	pop	{r4, r5, r6, pc}
 80071ca:	1cc4      	adds	r4, r0, #3
 80071cc:	f024 0403 	bic.w	r4, r4, #3
 80071d0:	42a0      	cmp	r0, r4
 80071d2:	d0f8      	beq.n	80071c6 <sbrk_aligned+0x22>
 80071d4:	1a21      	subs	r1, r4, r0
 80071d6:	4628      	mov	r0, r5
 80071d8:	f000 fe02 	bl	8007de0 <_sbrk_r>
 80071dc:	3001      	adds	r0, #1
 80071de:	d1f2      	bne.n	80071c6 <sbrk_aligned+0x22>
 80071e0:	e7ef      	b.n	80071c2 <sbrk_aligned+0x1e>
 80071e2:	bf00      	nop
 80071e4:	20005564 	.word	0x20005564

080071e8 <_malloc_r>:
 80071e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071ec:	1ccd      	adds	r5, r1, #3
 80071ee:	f025 0503 	bic.w	r5, r5, #3
 80071f2:	3508      	adds	r5, #8
 80071f4:	2d0c      	cmp	r5, #12
 80071f6:	bf38      	it	cc
 80071f8:	250c      	movcc	r5, #12
 80071fa:	2d00      	cmp	r5, #0
 80071fc:	4606      	mov	r6, r0
 80071fe:	db01      	blt.n	8007204 <_malloc_r+0x1c>
 8007200:	42a9      	cmp	r1, r5
 8007202:	d904      	bls.n	800720e <_malloc_r+0x26>
 8007204:	230c      	movs	r3, #12
 8007206:	6033      	str	r3, [r6, #0]
 8007208:	2000      	movs	r0, #0
 800720a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800720e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80072e4 <_malloc_r+0xfc>
 8007212:	f000 f869 	bl	80072e8 <__malloc_lock>
 8007216:	f8d8 3000 	ldr.w	r3, [r8]
 800721a:	461c      	mov	r4, r3
 800721c:	bb44      	cbnz	r4, 8007270 <_malloc_r+0x88>
 800721e:	4629      	mov	r1, r5
 8007220:	4630      	mov	r0, r6
 8007222:	f7ff ffbf 	bl	80071a4 <sbrk_aligned>
 8007226:	1c43      	adds	r3, r0, #1
 8007228:	4604      	mov	r4, r0
 800722a:	d158      	bne.n	80072de <_malloc_r+0xf6>
 800722c:	f8d8 4000 	ldr.w	r4, [r8]
 8007230:	4627      	mov	r7, r4
 8007232:	2f00      	cmp	r7, #0
 8007234:	d143      	bne.n	80072be <_malloc_r+0xd6>
 8007236:	2c00      	cmp	r4, #0
 8007238:	d04b      	beq.n	80072d2 <_malloc_r+0xea>
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	4639      	mov	r1, r7
 800723e:	4630      	mov	r0, r6
 8007240:	eb04 0903 	add.w	r9, r4, r3
 8007244:	f000 fdcc 	bl	8007de0 <_sbrk_r>
 8007248:	4581      	cmp	r9, r0
 800724a:	d142      	bne.n	80072d2 <_malloc_r+0xea>
 800724c:	6821      	ldr	r1, [r4, #0]
 800724e:	1a6d      	subs	r5, r5, r1
 8007250:	4629      	mov	r1, r5
 8007252:	4630      	mov	r0, r6
 8007254:	f7ff ffa6 	bl	80071a4 <sbrk_aligned>
 8007258:	3001      	adds	r0, #1
 800725a:	d03a      	beq.n	80072d2 <_malloc_r+0xea>
 800725c:	6823      	ldr	r3, [r4, #0]
 800725e:	442b      	add	r3, r5
 8007260:	6023      	str	r3, [r4, #0]
 8007262:	f8d8 3000 	ldr.w	r3, [r8]
 8007266:	685a      	ldr	r2, [r3, #4]
 8007268:	bb62      	cbnz	r2, 80072c4 <_malloc_r+0xdc>
 800726a:	f8c8 7000 	str.w	r7, [r8]
 800726e:	e00f      	b.n	8007290 <_malloc_r+0xa8>
 8007270:	6822      	ldr	r2, [r4, #0]
 8007272:	1b52      	subs	r2, r2, r5
 8007274:	d420      	bmi.n	80072b8 <_malloc_r+0xd0>
 8007276:	2a0b      	cmp	r2, #11
 8007278:	d917      	bls.n	80072aa <_malloc_r+0xc2>
 800727a:	1961      	adds	r1, r4, r5
 800727c:	42a3      	cmp	r3, r4
 800727e:	6025      	str	r5, [r4, #0]
 8007280:	bf18      	it	ne
 8007282:	6059      	strne	r1, [r3, #4]
 8007284:	6863      	ldr	r3, [r4, #4]
 8007286:	bf08      	it	eq
 8007288:	f8c8 1000 	streq.w	r1, [r8]
 800728c:	5162      	str	r2, [r4, r5]
 800728e:	604b      	str	r3, [r1, #4]
 8007290:	4630      	mov	r0, r6
 8007292:	f000 f82f 	bl	80072f4 <__malloc_unlock>
 8007296:	f104 000b 	add.w	r0, r4, #11
 800729a:	1d23      	adds	r3, r4, #4
 800729c:	f020 0007 	bic.w	r0, r0, #7
 80072a0:	1ac2      	subs	r2, r0, r3
 80072a2:	bf1c      	itt	ne
 80072a4:	1a1b      	subne	r3, r3, r0
 80072a6:	50a3      	strne	r3, [r4, r2]
 80072a8:	e7af      	b.n	800720a <_malloc_r+0x22>
 80072aa:	6862      	ldr	r2, [r4, #4]
 80072ac:	42a3      	cmp	r3, r4
 80072ae:	bf0c      	ite	eq
 80072b0:	f8c8 2000 	streq.w	r2, [r8]
 80072b4:	605a      	strne	r2, [r3, #4]
 80072b6:	e7eb      	b.n	8007290 <_malloc_r+0xa8>
 80072b8:	4623      	mov	r3, r4
 80072ba:	6864      	ldr	r4, [r4, #4]
 80072bc:	e7ae      	b.n	800721c <_malloc_r+0x34>
 80072be:	463c      	mov	r4, r7
 80072c0:	687f      	ldr	r7, [r7, #4]
 80072c2:	e7b6      	b.n	8007232 <_malloc_r+0x4a>
 80072c4:	461a      	mov	r2, r3
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	42a3      	cmp	r3, r4
 80072ca:	d1fb      	bne.n	80072c4 <_malloc_r+0xdc>
 80072cc:	2300      	movs	r3, #0
 80072ce:	6053      	str	r3, [r2, #4]
 80072d0:	e7de      	b.n	8007290 <_malloc_r+0xa8>
 80072d2:	230c      	movs	r3, #12
 80072d4:	6033      	str	r3, [r6, #0]
 80072d6:	4630      	mov	r0, r6
 80072d8:	f000 f80c 	bl	80072f4 <__malloc_unlock>
 80072dc:	e794      	b.n	8007208 <_malloc_r+0x20>
 80072de:	6005      	str	r5, [r0, #0]
 80072e0:	e7d6      	b.n	8007290 <_malloc_r+0xa8>
 80072e2:	bf00      	nop
 80072e4:	20005568 	.word	0x20005568

080072e8 <__malloc_lock>:
 80072e8:	4801      	ldr	r0, [pc, #4]	@ (80072f0 <__malloc_lock+0x8>)
 80072ea:	f7ff bf00 	b.w	80070ee <__retarget_lock_acquire_recursive>
 80072ee:	bf00      	nop
 80072f0:	20005560 	.word	0x20005560

080072f4 <__malloc_unlock>:
 80072f4:	4801      	ldr	r0, [pc, #4]	@ (80072fc <__malloc_unlock+0x8>)
 80072f6:	f7ff befb 	b.w	80070f0 <__retarget_lock_release_recursive>
 80072fa:	bf00      	nop
 80072fc:	20005560 	.word	0x20005560

08007300 <__ssputs_r>:
 8007300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007304:	688e      	ldr	r6, [r1, #8]
 8007306:	461f      	mov	r7, r3
 8007308:	42be      	cmp	r6, r7
 800730a:	680b      	ldr	r3, [r1, #0]
 800730c:	4682      	mov	sl, r0
 800730e:	460c      	mov	r4, r1
 8007310:	4690      	mov	r8, r2
 8007312:	d82d      	bhi.n	8007370 <__ssputs_r+0x70>
 8007314:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007318:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800731c:	d026      	beq.n	800736c <__ssputs_r+0x6c>
 800731e:	6965      	ldr	r5, [r4, #20]
 8007320:	6909      	ldr	r1, [r1, #16]
 8007322:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007326:	eba3 0901 	sub.w	r9, r3, r1
 800732a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800732e:	1c7b      	adds	r3, r7, #1
 8007330:	444b      	add	r3, r9
 8007332:	106d      	asrs	r5, r5, #1
 8007334:	429d      	cmp	r5, r3
 8007336:	bf38      	it	cc
 8007338:	461d      	movcc	r5, r3
 800733a:	0553      	lsls	r3, r2, #21
 800733c:	d527      	bpl.n	800738e <__ssputs_r+0x8e>
 800733e:	4629      	mov	r1, r5
 8007340:	f7ff ff52 	bl	80071e8 <_malloc_r>
 8007344:	4606      	mov	r6, r0
 8007346:	b360      	cbz	r0, 80073a2 <__ssputs_r+0xa2>
 8007348:	6921      	ldr	r1, [r4, #16]
 800734a:	464a      	mov	r2, r9
 800734c:	f7ff fed1 	bl	80070f2 <memcpy>
 8007350:	89a3      	ldrh	r3, [r4, #12]
 8007352:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800735a:	81a3      	strh	r3, [r4, #12]
 800735c:	6126      	str	r6, [r4, #16]
 800735e:	6165      	str	r5, [r4, #20]
 8007360:	444e      	add	r6, r9
 8007362:	eba5 0509 	sub.w	r5, r5, r9
 8007366:	6026      	str	r6, [r4, #0]
 8007368:	60a5      	str	r5, [r4, #8]
 800736a:	463e      	mov	r6, r7
 800736c:	42be      	cmp	r6, r7
 800736e:	d900      	bls.n	8007372 <__ssputs_r+0x72>
 8007370:	463e      	mov	r6, r7
 8007372:	6820      	ldr	r0, [r4, #0]
 8007374:	4632      	mov	r2, r6
 8007376:	4641      	mov	r1, r8
 8007378:	f000 fcf6 	bl	8007d68 <memmove>
 800737c:	68a3      	ldr	r3, [r4, #8]
 800737e:	1b9b      	subs	r3, r3, r6
 8007380:	60a3      	str	r3, [r4, #8]
 8007382:	6823      	ldr	r3, [r4, #0]
 8007384:	4433      	add	r3, r6
 8007386:	6023      	str	r3, [r4, #0]
 8007388:	2000      	movs	r0, #0
 800738a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800738e:	462a      	mov	r2, r5
 8007390:	f000 fd36 	bl	8007e00 <_realloc_r>
 8007394:	4606      	mov	r6, r0
 8007396:	2800      	cmp	r0, #0
 8007398:	d1e0      	bne.n	800735c <__ssputs_r+0x5c>
 800739a:	6921      	ldr	r1, [r4, #16]
 800739c:	4650      	mov	r0, sl
 800739e:	f7ff feb7 	bl	8007110 <_free_r>
 80073a2:	230c      	movs	r3, #12
 80073a4:	f8ca 3000 	str.w	r3, [sl]
 80073a8:	89a3      	ldrh	r3, [r4, #12]
 80073aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073ae:	81a3      	strh	r3, [r4, #12]
 80073b0:	f04f 30ff 	mov.w	r0, #4294967295
 80073b4:	e7e9      	b.n	800738a <__ssputs_r+0x8a>
	...

080073b8 <_svfiprintf_r>:
 80073b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073bc:	4698      	mov	r8, r3
 80073be:	898b      	ldrh	r3, [r1, #12]
 80073c0:	061b      	lsls	r3, r3, #24
 80073c2:	b09d      	sub	sp, #116	@ 0x74
 80073c4:	4607      	mov	r7, r0
 80073c6:	460d      	mov	r5, r1
 80073c8:	4614      	mov	r4, r2
 80073ca:	d510      	bpl.n	80073ee <_svfiprintf_r+0x36>
 80073cc:	690b      	ldr	r3, [r1, #16]
 80073ce:	b973      	cbnz	r3, 80073ee <_svfiprintf_r+0x36>
 80073d0:	2140      	movs	r1, #64	@ 0x40
 80073d2:	f7ff ff09 	bl	80071e8 <_malloc_r>
 80073d6:	6028      	str	r0, [r5, #0]
 80073d8:	6128      	str	r0, [r5, #16]
 80073da:	b930      	cbnz	r0, 80073ea <_svfiprintf_r+0x32>
 80073dc:	230c      	movs	r3, #12
 80073de:	603b      	str	r3, [r7, #0]
 80073e0:	f04f 30ff 	mov.w	r0, #4294967295
 80073e4:	b01d      	add	sp, #116	@ 0x74
 80073e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ea:	2340      	movs	r3, #64	@ 0x40
 80073ec:	616b      	str	r3, [r5, #20]
 80073ee:	2300      	movs	r3, #0
 80073f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80073f2:	2320      	movs	r3, #32
 80073f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80073fc:	2330      	movs	r3, #48	@ 0x30
 80073fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800759c <_svfiprintf_r+0x1e4>
 8007402:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007406:	f04f 0901 	mov.w	r9, #1
 800740a:	4623      	mov	r3, r4
 800740c:	469a      	mov	sl, r3
 800740e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007412:	b10a      	cbz	r2, 8007418 <_svfiprintf_r+0x60>
 8007414:	2a25      	cmp	r2, #37	@ 0x25
 8007416:	d1f9      	bne.n	800740c <_svfiprintf_r+0x54>
 8007418:	ebba 0b04 	subs.w	fp, sl, r4
 800741c:	d00b      	beq.n	8007436 <_svfiprintf_r+0x7e>
 800741e:	465b      	mov	r3, fp
 8007420:	4622      	mov	r2, r4
 8007422:	4629      	mov	r1, r5
 8007424:	4638      	mov	r0, r7
 8007426:	f7ff ff6b 	bl	8007300 <__ssputs_r>
 800742a:	3001      	adds	r0, #1
 800742c:	f000 80a7 	beq.w	800757e <_svfiprintf_r+0x1c6>
 8007430:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007432:	445a      	add	r2, fp
 8007434:	9209      	str	r2, [sp, #36]	@ 0x24
 8007436:	f89a 3000 	ldrb.w	r3, [sl]
 800743a:	2b00      	cmp	r3, #0
 800743c:	f000 809f 	beq.w	800757e <_svfiprintf_r+0x1c6>
 8007440:	2300      	movs	r3, #0
 8007442:	f04f 32ff 	mov.w	r2, #4294967295
 8007446:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800744a:	f10a 0a01 	add.w	sl, sl, #1
 800744e:	9304      	str	r3, [sp, #16]
 8007450:	9307      	str	r3, [sp, #28]
 8007452:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007456:	931a      	str	r3, [sp, #104]	@ 0x68
 8007458:	4654      	mov	r4, sl
 800745a:	2205      	movs	r2, #5
 800745c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007460:	484e      	ldr	r0, [pc, #312]	@ (800759c <_svfiprintf_r+0x1e4>)
 8007462:	f7f8 fedd 	bl	8000220 <memchr>
 8007466:	9a04      	ldr	r2, [sp, #16]
 8007468:	b9d8      	cbnz	r0, 80074a2 <_svfiprintf_r+0xea>
 800746a:	06d0      	lsls	r0, r2, #27
 800746c:	bf44      	itt	mi
 800746e:	2320      	movmi	r3, #32
 8007470:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007474:	0711      	lsls	r1, r2, #28
 8007476:	bf44      	itt	mi
 8007478:	232b      	movmi	r3, #43	@ 0x2b
 800747a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800747e:	f89a 3000 	ldrb.w	r3, [sl]
 8007482:	2b2a      	cmp	r3, #42	@ 0x2a
 8007484:	d015      	beq.n	80074b2 <_svfiprintf_r+0xfa>
 8007486:	9a07      	ldr	r2, [sp, #28]
 8007488:	4654      	mov	r4, sl
 800748a:	2000      	movs	r0, #0
 800748c:	f04f 0c0a 	mov.w	ip, #10
 8007490:	4621      	mov	r1, r4
 8007492:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007496:	3b30      	subs	r3, #48	@ 0x30
 8007498:	2b09      	cmp	r3, #9
 800749a:	d94b      	bls.n	8007534 <_svfiprintf_r+0x17c>
 800749c:	b1b0      	cbz	r0, 80074cc <_svfiprintf_r+0x114>
 800749e:	9207      	str	r2, [sp, #28]
 80074a0:	e014      	b.n	80074cc <_svfiprintf_r+0x114>
 80074a2:	eba0 0308 	sub.w	r3, r0, r8
 80074a6:	fa09 f303 	lsl.w	r3, r9, r3
 80074aa:	4313      	orrs	r3, r2
 80074ac:	9304      	str	r3, [sp, #16]
 80074ae:	46a2      	mov	sl, r4
 80074b0:	e7d2      	b.n	8007458 <_svfiprintf_r+0xa0>
 80074b2:	9b03      	ldr	r3, [sp, #12]
 80074b4:	1d19      	adds	r1, r3, #4
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	9103      	str	r1, [sp, #12]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	bfbb      	ittet	lt
 80074be:	425b      	neglt	r3, r3
 80074c0:	f042 0202 	orrlt.w	r2, r2, #2
 80074c4:	9307      	strge	r3, [sp, #28]
 80074c6:	9307      	strlt	r3, [sp, #28]
 80074c8:	bfb8      	it	lt
 80074ca:	9204      	strlt	r2, [sp, #16]
 80074cc:	7823      	ldrb	r3, [r4, #0]
 80074ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80074d0:	d10a      	bne.n	80074e8 <_svfiprintf_r+0x130>
 80074d2:	7863      	ldrb	r3, [r4, #1]
 80074d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80074d6:	d132      	bne.n	800753e <_svfiprintf_r+0x186>
 80074d8:	9b03      	ldr	r3, [sp, #12]
 80074da:	1d1a      	adds	r2, r3, #4
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	9203      	str	r2, [sp, #12]
 80074e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074e4:	3402      	adds	r4, #2
 80074e6:	9305      	str	r3, [sp, #20]
 80074e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80075ac <_svfiprintf_r+0x1f4>
 80074ec:	7821      	ldrb	r1, [r4, #0]
 80074ee:	2203      	movs	r2, #3
 80074f0:	4650      	mov	r0, sl
 80074f2:	f7f8 fe95 	bl	8000220 <memchr>
 80074f6:	b138      	cbz	r0, 8007508 <_svfiprintf_r+0x150>
 80074f8:	9b04      	ldr	r3, [sp, #16]
 80074fa:	eba0 000a 	sub.w	r0, r0, sl
 80074fe:	2240      	movs	r2, #64	@ 0x40
 8007500:	4082      	lsls	r2, r0
 8007502:	4313      	orrs	r3, r2
 8007504:	3401      	adds	r4, #1
 8007506:	9304      	str	r3, [sp, #16]
 8007508:	f814 1b01 	ldrb.w	r1, [r4], #1
 800750c:	4824      	ldr	r0, [pc, #144]	@ (80075a0 <_svfiprintf_r+0x1e8>)
 800750e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007512:	2206      	movs	r2, #6
 8007514:	f7f8 fe84 	bl	8000220 <memchr>
 8007518:	2800      	cmp	r0, #0
 800751a:	d036      	beq.n	800758a <_svfiprintf_r+0x1d2>
 800751c:	4b21      	ldr	r3, [pc, #132]	@ (80075a4 <_svfiprintf_r+0x1ec>)
 800751e:	bb1b      	cbnz	r3, 8007568 <_svfiprintf_r+0x1b0>
 8007520:	9b03      	ldr	r3, [sp, #12]
 8007522:	3307      	adds	r3, #7
 8007524:	f023 0307 	bic.w	r3, r3, #7
 8007528:	3308      	adds	r3, #8
 800752a:	9303      	str	r3, [sp, #12]
 800752c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800752e:	4433      	add	r3, r6
 8007530:	9309      	str	r3, [sp, #36]	@ 0x24
 8007532:	e76a      	b.n	800740a <_svfiprintf_r+0x52>
 8007534:	fb0c 3202 	mla	r2, ip, r2, r3
 8007538:	460c      	mov	r4, r1
 800753a:	2001      	movs	r0, #1
 800753c:	e7a8      	b.n	8007490 <_svfiprintf_r+0xd8>
 800753e:	2300      	movs	r3, #0
 8007540:	3401      	adds	r4, #1
 8007542:	9305      	str	r3, [sp, #20]
 8007544:	4619      	mov	r1, r3
 8007546:	f04f 0c0a 	mov.w	ip, #10
 800754a:	4620      	mov	r0, r4
 800754c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007550:	3a30      	subs	r2, #48	@ 0x30
 8007552:	2a09      	cmp	r2, #9
 8007554:	d903      	bls.n	800755e <_svfiprintf_r+0x1a6>
 8007556:	2b00      	cmp	r3, #0
 8007558:	d0c6      	beq.n	80074e8 <_svfiprintf_r+0x130>
 800755a:	9105      	str	r1, [sp, #20]
 800755c:	e7c4      	b.n	80074e8 <_svfiprintf_r+0x130>
 800755e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007562:	4604      	mov	r4, r0
 8007564:	2301      	movs	r3, #1
 8007566:	e7f0      	b.n	800754a <_svfiprintf_r+0x192>
 8007568:	ab03      	add	r3, sp, #12
 800756a:	9300      	str	r3, [sp, #0]
 800756c:	462a      	mov	r2, r5
 800756e:	4b0e      	ldr	r3, [pc, #56]	@ (80075a8 <_svfiprintf_r+0x1f0>)
 8007570:	a904      	add	r1, sp, #16
 8007572:	4638      	mov	r0, r7
 8007574:	f3af 8000 	nop.w
 8007578:	1c42      	adds	r2, r0, #1
 800757a:	4606      	mov	r6, r0
 800757c:	d1d6      	bne.n	800752c <_svfiprintf_r+0x174>
 800757e:	89ab      	ldrh	r3, [r5, #12]
 8007580:	065b      	lsls	r3, r3, #25
 8007582:	f53f af2d 	bmi.w	80073e0 <_svfiprintf_r+0x28>
 8007586:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007588:	e72c      	b.n	80073e4 <_svfiprintf_r+0x2c>
 800758a:	ab03      	add	r3, sp, #12
 800758c:	9300      	str	r3, [sp, #0]
 800758e:	462a      	mov	r2, r5
 8007590:	4b05      	ldr	r3, [pc, #20]	@ (80075a8 <_svfiprintf_r+0x1f0>)
 8007592:	a904      	add	r1, sp, #16
 8007594:	4638      	mov	r0, r7
 8007596:	f000 f9bb 	bl	8007910 <_printf_i>
 800759a:	e7ed      	b.n	8007578 <_svfiprintf_r+0x1c0>
 800759c:	080084b1 	.word	0x080084b1
 80075a0:	080084bb 	.word	0x080084bb
 80075a4:	00000000 	.word	0x00000000
 80075a8:	08007301 	.word	0x08007301
 80075ac:	080084b7 	.word	0x080084b7

080075b0 <__sfputc_r>:
 80075b0:	6893      	ldr	r3, [r2, #8]
 80075b2:	3b01      	subs	r3, #1
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	b410      	push	{r4}
 80075b8:	6093      	str	r3, [r2, #8]
 80075ba:	da08      	bge.n	80075ce <__sfputc_r+0x1e>
 80075bc:	6994      	ldr	r4, [r2, #24]
 80075be:	42a3      	cmp	r3, r4
 80075c0:	db01      	blt.n	80075c6 <__sfputc_r+0x16>
 80075c2:	290a      	cmp	r1, #10
 80075c4:	d103      	bne.n	80075ce <__sfputc_r+0x1e>
 80075c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075ca:	f7ff bc82 	b.w	8006ed2 <__swbuf_r>
 80075ce:	6813      	ldr	r3, [r2, #0]
 80075d0:	1c58      	adds	r0, r3, #1
 80075d2:	6010      	str	r0, [r2, #0]
 80075d4:	7019      	strb	r1, [r3, #0]
 80075d6:	4608      	mov	r0, r1
 80075d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075dc:	4770      	bx	lr

080075de <__sfputs_r>:
 80075de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075e0:	4606      	mov	r6, r0
 80075e2:	460f      	mov	r7, r1
 80075e4:	4614      	mov	r4, r2
 80075e6:	18d5      	adds	r5, r2, r3
 80075e8:	42ac      	cmp	r4, r5
 80075ea:	d101      	bne.n	80075f0 <__sfputs_r+0x12>
 80075ec:	2000      	movs	r0, #0
 80075ee:	e007      	b.n	8007600 <__sfputs_r+0x22>
 80075f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075f4:	463a      	mov	r2, r7
 80075f6:	4630      	mov	r0, r6
 80075f8:	f7ff ffda 	bl	80075b0 <__sfputc_r>
 80075fc:	1c43      	adds	r3, r0, #1
 80075fe:	d1f3      	bne.n	80075e8 <__sfputs_r+0xa>
 8007600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007604 <_vfiprintf_r>:
 8007604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007608:	460d      	mov	r5, r1
 800760a:	b09d      	sub	sp, #116	@ 0x74
 800760c:	4614      	mov	r4, r2
 800760e:	4698      	mov	r8, r3
 8007610:	4606      	mov	r6, r0
 8007612:	b118      	cbz	r0, 800761c <_vfiprintf_r+0x18>
 8007614:	6a03      	ldr	r3, [r0, #32]
 8007616:	b90b      	cbnz	r3, 800761c <_vfiprintf_r+0x18>
 8007618:	f7ff fb3c 	bl	8006c94 <__sinit>
 800761c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800761e:	07d9      	lsls	r1, r3, #31
 8007620:	d405      	bmi.n	800762e <_vfiprintf_r+0x2a>
 8007622:	89ab      	ldrh	r3, [r5, #12]
 8007624:	059a      	lsls	r2, r3, #22
 8007626:	d402      	bmi.n	800762e <_vfiprintf_r+0x2a>
 8007628:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800762a:	f7ff fd60 	bl	80070ee <__retarget_lock_acquire_recursive>
 800762e:	89ab      	ldrh	r3, [r5, #12]
 8007630:	071b      	lsls	r3, r3, #28
 8007632:	d501      	bpl.n	8007638 <_vfiprintf_r+0x34>
 8007634:	692b      	ldr	r3, [r5, #16]
 8007636:	b99b      	cbnz	r3, 8007660 <_vfiprintf_r+0x5c>
 8007638:	4629      	mov	r1, r5
 800763a:	4630      	mov	r0, r6
 800763c:	f7ff fc88 	bl	8006f50 <__swsetup_r>
 8007640:	b170      	cbz	r0, 8007660 <_vfiprintf_r+0x5c>
 8007642:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007644:	07dc      	lsls	r4, r3, #31
 8007646:	d504      	bpl.n	8007652 <_vfiprintf_r+0x4e>
 8007648:	f04f 30ff 	mov.w	r0, #4294967295
 800764c:	b01d      	add	sp, #116	@ 0x74
 800764e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007652:	89ab      	ldrh	r3, [r5, #12]
 8007654:	0598      	lsls	r0, r3, #22
 8007656:	d4f7      	bmi.n	8007648 <_vfiprintf_r+0x44>
 8007658:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800765a:	f7ff fd49 	bl	80070f0 <__retarget_lock_release_recursive>
 800765e:	e7f3      	b.n	8007648 <_vfiprintf_r+0x44>
 8007660:	2300      	movs	r3, #0
 8007662:	9309      	str	r3, [sp, #36]	@ 0x24
 8007664:	2320      	movs	r3, #32
 8007666:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800766a:	f8cd 800c 	str.w	r8, [sp, #12]
 800766e:	2330      	movs	r3, #48	@ 0x30
 8007670:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007820 <_vfiprintf_r+0x21c>
 8007674:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007678:	f04f 0901 	mov.w	r9, #1
 800767c:	4623      	mov	r3, r4
 800767e:	469a      	mov	sl, r3
 8007680:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007684:	b10a      	cbz	r2, 800768a <_vfiprintf_r+0x86>
 8007686:	2a25      	cmp	r2, #37	@ 0x25
 8007688:	d1f9      	bne.n	800767e <_vfiprintf_r+0x7a>
 800768a:	ebba 0b04 	subs.w	fp, sl, r4
 800768e:	d00b      	beq.n	80076a8 <_vfiprintf_r+0xa4>
 8007690:	465b      	mov	r3, fp
 8007692:	4622      	mov	r2, r4
 8007694:	4629      	mov	r1, r5
 8007696:	4630      	mov	r0, r6
 8007698:	f7ff ffa1 	bl	80075de <__sfputs_r>
 800769c:	3001      	adds	r0, #1
 800769e:	f000 80a7 	beq.w	80077f0 <_vfiprintf_r+0x1ec>
 80076a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076a4:	445a      	add	r2, fp
 80076a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80076a8:	f89a 3000 	ldrb.w	r3, [sl]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	f000 809f 	beq.w	80077f0 <_vfiprintf_r+0x1ec>
 80076b2:	2300      	movs	r3, #0
 80076b4:	f04f 32ff 	mov.w	r2, #4294967295
 80076b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076bc:	f10a 0a01 	add.w	sl, sl, #1
 80076c0:	9304      	str	r3, [sp, #16]
 80076c2:	9307      	str	r3, [sp, #28]
 80076c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80076ca:	4654      	mov	r4, sl
 80076cc:	2205      	movs	r2, #5
 80076ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076d2:	4853      	ldr	r0, [pc, #332]	@ (8007820 <_vfiprintf_r+0x21c>)
 80076d4:	f7f8 fda4 	bl	8000220 <memchr>
 80076d8:	9a04      	ldr	r2, [sp, #16]
 80076da:	b9d8      	cbnz	r0, 8007714 <_vfiprintf_r+0x110>
 80076dc:	06d1      	lsls	r1, r2, #27
 80076de:	bf44      	itt	mi
 80076e0:	2320      	movmi	r3, #32
 80076e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076e6:	0713      	lsls	r3, r2, #28
 80076e8:	bf44      	itt	mi
 80076ea:	232b      	movmi	r3, #43	@ 0x2b
 80076ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076f0:	f89a 3000 	ldrb.w	r3, [sl]
 80076f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80076f6:	d015      	beq.n	8007724 <_vfiprintf_r+0x120>
 80076f8:	9a07      	ldr	r2, [sp, #28]
 80076fa:	4654      	mov	r4, sl
 80076fc:	2000      	movs	r0, #0
 80076fe:	f04f 0c0a 	mov.w	ip, #10
 8007702:	4621      	mov	r1, r4
 8007704:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007708:	3b30      	subs	r3, #48	@ 0x30
 800770a:	2b09      	cmp	r3, #9
 800770c:	d94b      	bls.n	80077a6 <_vfiprintf_r+0x1a2>
 800770e:	b1b0      	cbz	r0, 800773e <_vfiprintf_r+0x13a>
 8007710:	9207      	str	r2, [sp, #28]
 8007712:	e014      	b.n	800773e <_vfiprintf_r+0x13a>
 8007714:	eba0 0308 	sub.w	r3, r0, r8
 8007718:	fa09 f303 	lsl.w	r3, r9, r3
 800771c:	4313      	orrs	r3, r2
 800771e:	9304      	str	r3, [sp, #16]
 8007720:	46a2      	mov	sl, r4
 8007722:	e7d2      	b.n	80076ca <_vfiprintf_r+0xc6>
 8007724:	9b03      	ldr	r3, [sp, #12]
 8007726:	1d19      	adds	r1, r3, #4
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	9103      	str	r1, [sp, #12]
 800772c:	2b00      	cmp	r3, #0
 800772e:	bfbb      	ittet	lt
 8007730:	425b      	neglt	r3, r3
 8007732:	f042 0202 	orrlt.w	r2, r2, #2
 8007736:	9307      	strge	r3, [sp, #28]
 8007738:	9307      	strlt	r3, [sp, #28]
 800773a:	bfb8      	it	lt
 800773c:	9204      	strlt	r2, [sp, #16]
 800773e:	7823      	ldrb	r3, [r4, #0]
 8007740:	2b2e      	cmp	r3, #46	@ 0x2e
 8007742:	d10a      	bne.n	800775a <_vfiprintf_r+0x156>
 8007744:	7863      	ldrb	r3, [r4, #1]
 8007746:	2b2a      	cmp	r3, #42	@ 0x2a
 8007748:	d132      	bne.n	80077b0 <_vfiprintf_r+0x1ac>
 800774a:	9b03      	ldr	r3, [sp, #12]
 800774c:	1d1a      	adds	r2, r3, #4
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	9203      	str	r2, [sp, #12]
 8007752:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007756:	3402      	adds	r4, #2
 8007758:	9305      	str	r3, [sp, #20]
 800775a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007830 <_vfiprintf_r+0x22c>
 800775e:	7821      	ldrb	r1, [r4, #0]
 8007760:	2203      	movs	r2, #3
 8007762:	4650      	mov	r0, sl
 8007764:	f7f8 fd5c 	bl	8000220 <memchr>
 8007768:	b138      	cbz	r0, 800777a <_vfiprintf_r+0x176>
 800776a:	9b04      	ldr	r3, [sp, #16]
 800776c:	eba0 000a 	sub.w	r0, r0, sl
 8007770:	2240      	movs	r2, #64	@ 0x40
 8007772:	4082      	lsls	r2, r0
 8007774:	4313      	orrs	r3, r2
 8007776:	3401      	adds	r4, #1
 8007778:	9304      	str	r3, [sp, #16]
 800777a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800777e:	4829      	ldr	r0, [pc, #164]	@ (8007824 <_vfiprintf_r+0x220>)
 8007780:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007784:	2206      	movs	r2, #6
 8007786:	f7f8 fd4b 	bl	8000220 <memchr>
 800778a:	2800      	cmp	r0, #0
 800778c:	d03f      	beq.n	800780e <_vfiprintf_r+0x20a>
 800778e:	4b26      	ldr	r3, [pc, #152]	@ (8007828 <_vfiprintf_r+0x224>)
 8007790:	bb1b      	cbnz	r3, 80077da <_vfiprintf_r+0x1d6>
 8007792:	9b03      	ldr	r3, [sp, #12]
 8007794:	3307      	adds	r3, #7
 8007796:	f023 0307 	bic.w	r3, r3, #7
 800779a:	3308      	adds	r3, #8
 800779c:	9303      	str	r3, [sp, #12]
 800779e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077a0:	443b      	add	r3, r7
 80077a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80077a4:	e76a      	b.n	800767c <_vfiprintf_r+0x78>
 80077a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80077aa:	460c      	mov	r4, r1
 80077ac:	2001      	movs	r0, #1
 80077ae:	e7a8      	b.n	8007702 <_vfiprintf_r+0xfe>
 80077b0:	2300      	movs	r3, #0
 80077b2:	3401      	adds	r4, #1
 80077b4:	9305      	str	r3, [sp, #20]
 80077b6:	4619      	mov	r1, r3
 80077b8:	f04f 0c0a 	mov.w	ip, #10
 80077bc:	4620      	mov	r0, r4
 80077be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077c2:	3a30      	subs	r2, #48	@ 0x30
 80077c4:	2a09      	cmp	r2, #9
 80077c6:	d903      	bls.n	80077d0 <_vfiprintf_r+0x1cc>
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d0c6      	beq.n	800775a <_vfiprintf_r+0x156>
 80077cc:	9105      	str	r1, [sp, #20]
 80077ce:	e7c4      	b.n	800775a <_vfiprintf_r+0x156>
 80077d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80077d4:	4604      	mov	r4, r0
 80077d6:	2301      	movs	r3, #1
 80077d8:	e7f0      	b.n	80077bc <_vfiprintf_r+0x1b8>
 80077da:	ab03      	add	r3, sp, #12
 80077dc:	9300      	str	r3, [sp, #0]
 80077de:	462a      	mov	r2, r5
 80077e0:	4b12      	ldr	r3, [pc, #72]	@ (800782c <_vfiprintf_r+0x228>)
 80077e2:	a904      	add	r1, sp, #16
 80077e4:	4630      	mov	r0, r6
 80077e6:	f3af 8000 	nop.w
 80077ea:	4607      	mov	r7, r0
 80077ec:	1c78      	adds	r0, r7, #1
 80077ee:	d1d6      	bne.n	800779e <_vfiprintf_r+0x19a>
 80077f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077f2:	07d9      	lsls	r1, r3, #31
 80077f4:	d405      	bmi.n	8007802 <_vfiprintf_r+0x1fe>
 80077f6:	89ab      	ldrh	r3, [r5, #12]
 80077f8:	059a      	lsls	r2, r3, #22
 80077fa:	d402      	bmi.n	8007802 <_vfiprintf_r+0x1fe>
 80077fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077fe:	f7ff fc77 	bl	80070f0 <__retarget_lock_release_recursive>
 8007802:	89ab      	ldrh	r3, [r5, #12]
 8007804:	065b      	lsls	r3, r3, #25
 8007806:	f53f af1f 	bmi.w	8007648 <_vfiprintf_r+0x44>
 800780a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800780c:	e71e      	b.n	800764c <_vfiprintf_r+0x48>
 800780e:	ab03      	add	r3, sp, #12
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	462a      	mov	r2, r5
 8007814:	4b05      	ldr	r3, [pc, #20]	@ (800782c <_vfiprintf_r+0x228>)
 8007816:	a904      	add	r1, sp, #16
 8007818:	4630      	mov	r0, r6
 800781a:	f000 f879 	bl	8007910 <_printf_i>
 800781e:	e7e4      	b.n	80077ea <_vfiprintf_r+0x1e6>
 8007820:	080084b1 	.word	0x080084b1
 8007824:	080084bb 	.word	0x080084bb
 8007828:	00000000 	.word	0x00000000
 800782c:	080075df 	.word	0x080075df
 8007830:	080084b7 	.word	0x080084b7

08007834 <_printf_common>:
 8007834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007838:	4616      	mov	r6, r2
 800783a:	4698      	mov	r8, r3
 800783c:	688a      	ldr	r2, [r1, #8]
 800783e:	690b      	ldr	r3, [r1, #16]
 8007840:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007844:	4293      	cmp	r3, r2
 8007846:	bfb8      	it	lt
 8007848:	4613      	movlt	r3, r2
 800784a:	6033      	str	r3, [r6, #0]
 800784c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007850:	4607      	mov	r7, r0
 8007852:	460c      	mov	r4, r1
 8007854:	b10a      	cbz	r2, 800785a <_printf_common+0x26>
 8007856:	3301      	adds	r3, #1
 8007858:	6033      	str	r3, [r6, #0]
 800785a:	6823      	ldr	r3, [r4, #0]
 800785c:	0699      	lsls	r1, r3, #26
 800785e:	bf42      	ittt	mi
 8007860:	6833      	ldrmi	r3, [r6, #0]
 8007862:	3302      	addmi	r3, #2
 8007864:	6033      	strmi	r3, [r6, #0]
 8007866:	6825      	ldr	r5, [r4, #0]
 8007868:	f015 0506 	ands.w	r5, r5, #6
 800786c:	d106      	bne.n	800787c <_printf_common+0x48>
 800786e:	f104 0a19 	add.w	sl, r4, #25
 8007872:	68e3      	ldr	r3, [r4, #12]
 8007874:	6832      	ldr	r2, [r6, #0]
 8007876:	1a9b      	subs	r3, r3, r2
 8007878:	42ab      	cmp	r3, r5
 800787a:	dc26      	bgt.n	80078ca <_printf_common+0x96>
 800787c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007880:	6822      	ldr	r2, [r4, #0]
 8007882:	3b00      	subs	r3, #0
 8007884:	bf18      	it	ne
 8007886:	2301      	movne	r3, #1
 8007888:	0692      	lsls	r2, r2, #26
 800788a:	d42b      	bmi.n	80078e4 <_printf_common+0xb0>
 800788c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007890:	4641      	mov	r1, r8
 8007892:	4638      	mov	r0, r7
 8007894:	47c8      	blx	r9
 8007896:	3001      	adds	r0, #1
 8007898:	d01e      	beq.n	80078d8 <_printf_common+0xa4>
 800789a:	6823      	ldr	r3, [r4, #0]
 800789c:	6922      	ldr	r2, [r4, #16]
 800789e:	f003 0306 	and.w	r3, r3, #6
 80078a2:	2b04      	cmp	r3, #4
 80078a4:	bf02      	ittt	eq
 80078a6:	68e5      	ldreq	r5, [r4, #12]
 80078a8:	6833      	ldreq	r3, [r6, #0]
 80078aa:	1aed      	subeq	r5, r5, r3
 80078ac:	68a3      	ldr	r3, [r4, #8]
 80078ae:	bf0c      	ite	eq
 80078b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078b4:	2500      	movne	r5, #0
 80078b6:	4293      	cmp	r3, r2
 80078b8:	bfc4      	itt	gt
 80078ba:	1a9b      	subgt	r3, r3, r2
 80078bc:	18ed      	addgt	r5, r5, r3
 80078be:	2600      	movs	r6, #0
 80078c0:	341a      	adds	r4, #26
 80078c2:	42b5      	cmp	r5, r6
 80078c4:	d11a      	bne.n	80078fc <_printf_common+0xc8>
 80078c6:	2000      	movs	r0, #0
 80078c8:	e008      	b.n	80078dc <_printf_common+0xa8>
 80078ca:	2301      	movs	r3, #1
 80078cc:	4652      	mov	r2, sl
 80078ce:	4641      	mov	r1, r8
 80078d0:	4638      	mov	r0, r7
 80078d2:	47c8      	blx	r9
 80078d4:	3001      	adds	r0, #1
 80078d6:	d103      	bne.n	80078e0 <_printf_common+0xac>
 80078d8:	f04f 30ff 	mov.w	r0, #4294967295
 80078dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078e0:	3501      	adds	r5, #1
 80078e2:	e7c6      	b.n	8007872 <_printf_common+0x3e>
 80078e4:	18e1      	adds	r1, r4, r3
 80078e6:	1c5a      	adds	r2, r3, #1
 80078e8:	2030      	movs	r0, #48	@ 0x30
 80078ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80078ee:	4422      	add	r2, r4
 80078f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80078f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80078f8:	3302      	adds	r3, #2
 80078fa:	e7c7      	b.n	800788c <_printf_common+0x58>
 80078fc:	2301      	movs	r3, #1
 80078fe:	4622      	mov	r2, r4
 8007900:	4641      	mov	r1, r8
 8007902:	4638      	mov	r0, r7
 8007904:	47c8      	blx	r9
 8007906:	3001      	adds	r0, #1
 8007908:	d0e6      	beq.n	80078d8 <_printf_common+0xa4>
 800790a:	3601      	adds	r6, #1
 800790c:	e7d9      	b.n	80078c2 <_printf_common+0x8e>
	...

08007910 <_printf_i>:
 8007910:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007914:	7e0f      	ldrb	r7, [r1, #24]
 8007916:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007918:	2f78      	cmp	r7, #120	@ 0x78
 800791a:	4691      	mov	r9, r2
 800791c:	4680      	mov	r8, r0
 800791e:	460c      	mov	r4, r1
 8007920:	469a      	mov	sl, r3
 8007922:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007926:	d807      	bhi.n	8007938 <_printf_i+0x28>
 8007928:	2f62      	cmp	r7, #98	@ 0x62
 800792a:	d80a      	bhi.n	8007942 <_printf_i+0x32>
 800792c:	2f00      	cmp	r7, #0
 800792e:	f000 80d1 	beq.w	8007ad4 <_printf_i+0x1c4>
 8007932:	2f58      	cmp	r7, #88	@ 0x58
 8007934:	f000 80b8 	beq.w	8007aa8 <_printf_i+0x198>
 8007938:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800793c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007940:	e03a      	b.n	80079b8 <_printf_i+0xa8>
 8007942:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007946:	2b15      	cmp	r3, #21
 8007948:	d8f6      	bhi.n	8007938 <_printf_i+0x28>
 800794a:	a101      	add	r1, pc, #4	@ (adr r1, 8007950 <_printf_i+0x40>)
 800794c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007950:	080079a9 	.word	0x080079a9
 8007954:	080079bd 	.word	0x080079bd
 8007958:	08007939 	.word	0x08007939
 800795c:	08007939 	.word	0x08007939
 8007960:	08007939 	.word	0x08007939
 8007964:	08007939 	.word	0x08007939
 8007968:	080079bd 	.word	0x080079bd
 800796c:	08007939 	.word	0x08007939
 8007970:	08007939 	.word	0x08007939
 8007974:	08007939 	.word	0x08007939
 8007978:	08007939 	.word	0x08007939
 800797c:	08007abb 	.word	0x08007abb
 8007980:	080079e7 	.word	0x080079e7
 8007984:	08007a75 	.word	0x08007a75
 8007988:	08007939 	.word	0x08007939
 800798c:	08007939 	.word	0x08007939
 8007990:	08007add 	.word	0x08007add
 8007994:	08007939 	.word	0x08007939
 8007998:	080079e7 	.word	0x080079e7
 800799c:	08007939 	.word	0x08007939
 80079a0:	08007939 	.word	0x08007939
 80079a4:	08007a7d 	.word	0x08007a7d
 80079a8:	6833      	ldr	r3, [r6, #0]
 80079aa:	1d1a      	adds	r2, r3, #4
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	6032      	str	r2, [r6, #0]
 80079b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80079b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80079b8:	2301      	movs	r3, #1
 80079ba:	e09c      	b.n	8007af6 <_printf_i+0x1e6>
 80079bc:	6833      	ldr	r3, [r6, #0]
 80079be:	6820      	ldr	r0, [r4, #0]
 80079c0:	1d19      	adds	r1, r3, #4
 80079c2:	6031      	str	r1, [r6, #0]
 80079c4:	0606      	lsls	r6, r0, #24
 80079c6:	d501      	bpl.n	80079cc <_printf_i+0xbc>
 80079c8:	681d      	ldr	r5, [r3, #0]
 80079ca:	e003      	b.n	80079d4 <_printf_i+0xc4>
 80079cc:	0645      	lsls	r5, r0, #25
 80079ce:	d5fb      	bpl.n	80079c8 <_printf_i+0xb8>
 80079d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80079d4:	2d00      	cmp	r5, #0
 80079d6:	da03      	bge.n	80079e0 <_printf_i+0xd0>
 80079d8:	232d      	movs	r3, #45	@ 0x2d
 80079da:	426d      	negs	r5, r5
 80079dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079e0:	4858      	ldr	r0, [pc, #352]	@ (8007b44 <_printf_i+0x234>)
 80079e2:	230a      	movs	r3, #10
 80079e4:	e011      	b.n	8007a0a <_printf_i+0xfa>
 80079e6:	6821      	ldr	r1, [r4, #0]
 80079e8:	6833      	ldr	r3, [r6, #0]
 80079ea:	0608      	lsls	r0, r1, #24
 80079ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80079f0:	d402      	bmi.n	80079f8 <_printf_i+0xe8>
 80079f2:	0649      	lsls	r1, r1, #25
 80079f4:	bf48      	it	mi
 80079f6:	b2ad      	uxthmi	r5, r5
 80079f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80079fa:	4852      	ldr	r0, [pc, #328]	@ (8007b44 <_printf_i+0x234>)
 80079fc:	6033      	str	r3, [r6, #0]
 80079fe:	bf14      	ite	ne
 8007a00:	230a      	movne	r3, #10
 8007a02:	2308      	moveq	r3, #8
 8007a04:	2100      	movs	r1, #0
 8007a06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a0a:	6866      	ldr	r6, [r4, #4]
 8007a0c:	60a6      	str	r6, [r4, #8]
 8007a0e:	2e00      	cmp	r6, #0
 8007a10:	db05      	blt.n	8007a1e <_printf_i+0x10e>
 8007a12:	6821      	ldr	r1, [r4, #0]
 8007a14:	432e      	orrs	r6, r5
 8007a16:	f021 0104 	bic.w	r1, r1, #4
 8007a1a:	6021      	str	r1, [r4, #0]
 8007a1c:	d04b      	beq.n	8007ab6 <_printf_i+0x1a6>
 8007a1e:	4616      	mov	r6, r2
 8007a20:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a24:	fb03 5711 	mls	r7, r3, r1, r5
 8007a28:	5dc7      	ldrb	r7, [r0, r7]
 8007a2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a2e:	462f      	mov	r7, r5
 8007a30:	42bb      	cmp	r3, r7
 8007a32:	460d      	mov	r5, r1
 8007a34:	d9f4      	bls.n	8007a20 <_printf_i+0x110>
 8007a36:	2b08      	cmp	r3, #8
 8007a38:	d10b      	bne.n	8007a52 <_printf_i+0x142>
 8007a3a:	6823      	ldr	r3, [r4, #0]
 8007a3c:	07df      	lsls	r7, r3, #31
 8007a3e:	d508      	bpl.n	8007a52 <_printf_i+0x142>
 8007a40:	6923      	ldr	r3, [r4, #16]
 8007a42:	6861      	ldr	r1, [r4, #4]
 8007a44:	4299      	cmp	r1, r3
 8007a46:	bfde      	ittt	le
 8007a48:	2330      	movle	r3, #48	@ 0x30
 8007a4a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a4e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a52:	1b92      	subs	r2, r2, r6
 8007a54:	6122      	str	r2, [r4, #16]
 8007a56:	f8cd a000 	str.w	sl, [sp]
 8007a5a:	464b      	mov	r3, r9
 8007a5c:	aa03      	add	r2, sp, #12
 8007a5e:	4621      	mov	r1, r4
 8007a60:	4640      	mov	r0, r8
 8007a62:	f7ff fee7 	bl	8007834 <_printf_common>
 8007a66:	3001      	adds	r0, #1
 8007a68:	d14a      	bne.n	8007b00 <_printf_i+0x1f0>
 8007a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a6e:	b004      	add	sp, #16
 8007a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	f043 0320 	orr.w	r3, r3, #32
 8007a7a:	6023      	str	r3, [r4, #0]
 8007a7c:	4832      	ldr	r0, [pc, #200]	@ (8007b48 <_printf_i+0x238>)
 8007a7e:	2778      	movs	r7, #120	@ 0x78
 8007a80:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a84:	6823      	ldr	r3, [r4, #0]
 8007a86:	6831      	ldr	r1, [r6, #0]
 8007a88:	061f      	lsls	r7, r3, #24
 8007a8a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a8e:	d402      	bmi.n	8007a96 <_printf_i+0x186>
 8007a90:	065f      	lsls	r7, r3, #25
 8007a92:	bf48      	it	mi
 8007a94:	b2ad      	uxthmi	r5, r5
 8007a96:	6031      	str	r1, [r6, #0]
 8007a98:	07d9      	lsls	r1, r3, #31
 8007a9a:	bf44      	itt	mi
 8007a9c:	f043 0320 	orrmi.w	r3, r3, #32
 8007aa0:	6023      	strmi	r3, [r4, #0]
 8007aa2:	b11d      	cbz	r5, 8007aac <_printf_i+0x19c>
 8007aa4:	2310      	movs	r3, #16
 8007aa6:	e7ad      	b.n	8007a04 <_printf_i+0xf4>
 8007aa8:	4826      	ldr	r0, [pc, #152]	@ (8007b44 <_printf_i+0x234>)
 8007aaa:	e7e9      	b.n	8007a80 <_printf_i+0x170>
 8007aac:	6823      	ldr	r3, [r4, #0]
 8007aae:	f023 0320 	bic.w	r3, r3, #32
 8007ab2:	6023      	str	r3, [r4, #0]
 8007ab4:	e7f6      	b.n	8007aa4 <_printf_i+0x194>
 8007ab6:	4616      	mov	r6, r2
 8007ab8:	e7bd      	b.n	8007a36 <_printf_i+0x126>
 8007aba:	6833      	ldr	r3, [r6, #0]
 8007abc:	6825      	ldr	r5, [r4, #0]
 8007abe:	6961      	ldr	r1, [r4, #20]
 8007ac0:	1d18      	adds	r0, r3, #4
 8007ac2:	6030      	str	r0, [r6, #0]
 8007ac4:	062e      	lsls	r6, r5, #24
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	d501      	bpl.n	8007ace <_printf_i+0x1be>
 8007aca:	6019      	str	r1, [r3, #0]
 8007acc:	e002      	b.n	8007ad4 <_printf_i+0x1c4>
 8007ace:	0668      	lsls	r0, r5, #25
 8007ad0:	d5fb      	bpl.n	8007aca <_printf_i+0x1ba>
 8007ad2:	8019      	strh	r1, [r3, #0]
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	6123      	str	r3, [r4, #16]
 8007ad8:	4616      	mov	r6, r2
 8007ada:	e7bc      	b.n	8007a56 <_printf_i+0x146>
 8007adc:	6833      	ldr	r3, [r6, #0]
 8007ade:	1d1a      	adds	r2, r3, #4
 8007ae0:	6032      	str	r2, [r6, #0]
 8007ae2:	681e      	ldr	r6, [r3, #0]
 8007ae4:	6862      	ldr	r2, [r4, #4]
 8007ae6:	2100      	movs	r1, #0
 8007ae8:	4630      	mov	r0, r6
 8007aea:	f7f8 fb99 	bl	8000220 <memchr>
 8007aee:	b108      	cbz	r0, 8007af4 <_printf_i+0x1e4>
 8007af0:	1b80      	subs	r0, r0, r6
 8007af2:	6060      	str	r0, [r4, #4]
 8007af4:	6863      	ldr	r3, [r4, #4]
 8007af6:	6123      	str	r3, [r4, #16]
 8007af8:	2300      	movs	r3, #0
 8007afa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007afe:	e7aa      	b.n	8007a56 <_printf_i+0x146>
 8007b00:	6923      	ldr	r3, [r4, #16]
 8007b02:	4632      	mov	r2, r6
 8007b04:	4649      	mov	r1, r9
 8007b06:	4640      	mov	r0, r8
 8007b08:	47d0      	blx	sl
 8007b0a:	3001      	adds	r0, #1
 8007b0c:	d0ad      	beq.n	8007a6a <_printf_i+0x15a>
 8007b0e:	6823      	ldr	r3, [r4, #0]
 8007b10:	079b      	lsls	r3, r3, #30
 8007b12:	d413      	bmi.n	8007b3c <_printf_i+0x22c>
 8007b14:	68e0      	ldr	r0, [r4, #12]
 8007b16:	9b03      	ldr	r3, [sp, #12]
 8007b18:	4298      	cmp	r0, r3
 8007b1a:	bfb8      	it	lt
 8007b1c:	4618      	movlt	r0, r3
 8007b1e:	e7a6      	b.n	8007a6e <_printf_i+0x15e>
 8007b20:	2301      	movs	r3, #1
 8007b22:	4632      	mov	r2, r6
 8007b24:	4649      	mov	r1, r9
 8007b26:	4640      	mov	r0, r8
 8007b28:	47d0      	blx	sl
 8007b2a:	3001      	adds	r0, #1
 8007b2c:	d09d      	beq.n	8007a6a <_printf_i+0x15a>
 8007b2e:	3501      	adds	r5, #1
 8007b30:	68e3      	ldr	r3, [r4, #12]
 8007b32:	9903      	ldr	r1, [sp, #12]
 8007b34:	1a5b      	subs	r3, r3, r1
 8007b36:	42ab      	cmp	r3, r5
 8007b38:	dcf2      	bgt.n	8007b20 <_printf_i+0x210>
 8007b3a:	e7eb      	b.n	8007b14 <_printf_i+0x204>
 8007b3c:	2500      	movs	r5, #0
 8007b3e:	f104 0619 	add.w	r6, r4, #25
 8007b42:	e7f5      	b.n	8007b30 <_printf_i+0x220>
 8007b44:	080084c2 	.word	0x080084c2
 8007b48:	080084d3 	.word	0x080084d3

08007b4c <__sflush_r>:
 8007b4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b54:	0716      	lsls	r6, r2, #28
 8007b56:	4605      	mov	r5, r0
 8007b58:	460c      	mov	r4, r1
 8007b5a:	d454      	bmi.n	8007c06 <__sflush_r+0xba>
 8007b5c:	684b      	ldr	r3, [r1, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	dc02      	bgt.n	8007b68 <__sflush_r+0x1c>
 8007b62:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	dd48      	ble.n	8007bfa <__sflush_r+0xae>
 8007b68:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b6a:	2e00      	cmp	r6, #0
 8007b6c:	d045      	beq.n	8007bfa <__sflush_r+0xae>
 8007b6e:	2300      	movs	r3, #0
 8007b70:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b74:	682f      	ldr	r7, [r5, #0]
 8007b76:	6a21      	ldr	r1, [r4, #32]
 8007b78:	602b      	str	r3, [r5, #0]
 8007b7a:	d030      	beq.n	8007bde <__sflush_r+0x92>
 8007b7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b7e:	89a3      	ldrh	r3, [r4, #12]
 8007b80:	0759      	lsls	r1, r3, #29
 8007b82:	d505      	bpl.n	8007b90 <__sflush_r+0x44>
 8007b84:	6863      	ldr	r3, [r4, #4]
 8007b86:	1ad2      	subs	r2, r2, r3
 8007b88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b8a:	b10b      	cbz	r3, 8007b90 <__sflush_r+0x44>
 8007b8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b8e:	1ad2      	subs	r2, r2, r3
 8007b90:	2300      	movs	r3, #0
 8007b92:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b94:	6a21      	ldr	r1, [r4, #32]
 8007b96:	4628      	mov	r0, r5
 8007b98:	47b0      	blx	r6
 8007b9a:	1c43      	adds	r3, r0, #1
 8007b9c:	89a3      	ldrh	r3, [r4, #12]
 8007b9e:	d106      	bne.n	8007bae <__sflush_r+0x62>
 8007ba0:	6829      	ldr	r1, [r5, #0]
 8007ba2:	291d      	cmp	r1, #29
 8007ba4:	d82b      	bhi.n	8007bfe <__sflush_r+0xb2>
 8007ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8007c50 <__sflush_r+0x104>)
 8007ba8:	40ca      	lsrs	r2, r1
 8007baa:	07d6      	lsls	r6, r2, #31
 8007bac:	d527      	bpl.n	8007bfe <__sflush_r+0xb2>
 8007bae:	2200      	movs	r2, #0
 8007bb0:	6062      	str	r2, [r4, #4]
 8007bb2:	04d9      	lsls	r1, r3, #19
 8007bb4:	6922      	ldr	r2, [r4, #16]
 8007bb6:	6022      	str	r2, [r4, #0]
 8007bb8:	d504      	bpl.n	8007bc4 <__sflush_r+0x78>
 8007bba:	1c42      	adds	r2, r0, #1
 8007bbc:	d101      	bne.n	8007bc2 <__sflush_r+0x76>
 8007bbe:	682b      	ldr	r3, [r5, #0]
 8007bc0:	b903      	cbnz	r3, 8007bc4 <__sflush_r+0x78>
 8007bc2:	6560      	str	r0, [r4, #84]	@ 0x54
 8007bc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bc6:	602f      	str	r7, [r5, #0]
 8007bc8:	b1b9      	cbz	r1, 8007bfa <__sflush_r+0xae>
 8007bca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007bce:	4299      	cmp	r1, r3
 8007bd0:	d002      	beq.n	8007bd8 <__sflush_r+0x8c>
 8007bd2:	4628      	mov	r0, r5
 8007bd4:	f7ff fa9c 	bl	8007110 <_free_r>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bdc:	e00d      	b.n	8007bfa <__sflush_r+0xae>
 8007bde:	2301      	movs	r3, #1
 8007be0:	4628      	mov	r0, r5
 8007be2:	47b0      	blx	r6
 8007be4:	4602      	mov	r2, r0
 8007be6:	1c50      	adds	r0, r2, #1
 8007be8:	d1c9      	bne.n	8007b7e <__sflush_r+0x32>
 8007bea:	682b      	ldr	r3, [r5, #0]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d0c6      	beq.n	8007b7e <__sflush_r+0x32>
 8007bf0:	2b1d      	cmp	r3, #29
 8007bf2:	d001      	beq.n	8007bf8 <__sflush_r+0xac>
 8007bf4:	2b16      	cmp	r3, #22
 8007bf6:	d11e      	bne.n	8007c36 <__sflush_r+0xea>
 8007bf8:	602f      	str	r7, [r5, #0]
 8007bfa:	2000      	movs	r0, #0
 8007bfc:	e022      	b.n	8007c44 <__sflush_r+0xf8>
 8007bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c02:	b21b      	sxth	r3, r3
 8007c04:	e01b      	b.n	8007c3e <__sflush_r+0xf2>
 8007c06:	690f      	ldr	r7, [r1, #16]
 8007c08:	2f00      	cmp	r7, #0
 8007c0a:	d0f6      	beq.n	8007bfa <__sflush_r+0xae>
 8007c0c:	0793      	lsls	r3, r2, #30
 8007c0e:	680e      	ldr	r6, [r1, #0]
 8007c10:	bf08      	it	eq
 8007c12:	694b      	ldreq	r3, [r1, #20]
 8007c14:	600f      	str	r7, [r1, #0]
 8007c16:	bf18      	it	ne
 8007c18:	2300      	movne	r3, #0
 8007c1a:	eba6 0807 	sub.w	r8, r6, r7
 8007c1e:	608b      	str	r3, [r1, #8]
 8007c20:	f1b8 0f00 	cmp.w	r8, #0
 8007c24:	dde9      	ble.n	8007bfa <__sflush_r+0xae>
 8007c26:	6a21      	ldr	r1, [r4, #32]
 8007c28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007c2a:	4643      	mov	r3, r8
 8007c2c:	463a      	mov	r2, r7
 8007c2e:	4628      	mov	r0, r5
 8007c30:	47b0      	blx	r6
 8007c32:	2800      	cmp	r0, #0
 8007c34:	dc08      	bgt.n	8007c48 <__sflush_r+0xfc>
 8007c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c3e:	81a3      	strh	r3, [r4, #12]
 8007c40:	f04f 30ff 	mov.w	r0, #4294967295
 8007c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c48:	4407      	add	r7, r0
 8007c4a:	eba8 0800 	sub.w	r8, r8, r0
 8007c4e:	e7e7      	b.n	8007c20 <__sflush_r+0xd4>
 8007c50:	20400001 	.word	0x20400001

08007c54 <_fflush_r>:
 8007c54:	b538      	push	{r3, r4, r5, lr}
 8007c56:	690b      	ldr	r3, [r1, #16]
 8007c58:	4605      	mov	r5, r0
 8007c5a:	460c      	mov	r4, r1
 8007c5c:	b913      	cbnz	r3, 8007c64 <_fflush_r+0x10>
 8007c5e:	2500      	movs	r5, #0
 8007c60:	4628      	mov	r0, r5
 8007c62:	bd38      	pop	{r3, r4, r5, pc}
 8007c64:	b118      	cbz	r0, 8007c6e <_fflush_r+0x1a>
 8007c66:	6a03      	ldr	r3, [r0, #32]
 8007c68:	b90b      	cbnz	r3, 8007c6e <_fflush_r+0x1a>
 8007c6a:	f7ff f813 	bl	8006c94 <__sinit>
 8007c6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d0f3      	beq.n	8007c5e <_fflush_r+0xa>
 8007c76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c78:	07d0      	lsls	r0, r2, #31
 8007c7a:	d404      	bmi.n	8007c86 <_fflush_r+0x32>
 8007c7c:	0599      	lsls	r1, r3, #22
 8007c7e:	d402      	bmi.n	8007c86 <_fflush_r+0x32>
 8007c80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c82:	f7ff fa34 	bl	80070ee <__retarget_lock_acquire_recursive>
 8007c86:	4628      	mov	r0, r5
 8007c88:	4621      	mov	r1, r4
 8007c8a:	f7ff ff5f 	bl	8007b4c <__sflush_r>
 8007c8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c90:	07da      	lsls	r2, r3, #31
 8007c92:	4605      	mov	r5, r0
 8007c94:	d4e4      	bmi.n	8007c60 <_fflush_r+0xc>
 8007c96:	89a3      	ldrh	r3, [r4, #12]
 8007c98:	059b      	lsls	r3, r3, #22
 8007c9a:	d4e1      	bmi.n	8007c60 <_fflush_r+0xc>
 8007c9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c9e:	f7ff fa27 	bl	80070f0 <__retarget_lock_release_recursive>
 8007ca2:	e7dd      	b.n	8007c60 <_fflush_r+0xc>

08007ca4 <__swhatbuf_r>:
 8007ca4:	b570      	push	{r4, r5, r6, lr}
 8007ca6:	460c      	mov	r4, r1
 8007ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cac:	2900      	cmp	r1, #0
 8007cae:	b096      	sub	sp, #88	@ 0x58
 8007cb0:	4615      	mov	r5, r2
 8007cb2:	461e      	mov	r6, r3
 8007cb4:	da0d      	bge.n	8007cd2 <__swhatbuf_r+0x2e>
 8007cb6:	89a3      	ldrh	r3, [r4, #12]
 8007cb8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007cbc:	f04f 0100 	mov.w	r1, #0
 8007cc0:	bf14      	ite	ne
 8007cc2:	2340      	movne	r3, #64	@ 0x40
 8007cc4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007cc8:	2000      	movs	r0, #0
 8007cca:	6031      	str	r1, [r6, #0]
 8007ccc:	602b      	str	r3, [r5, #0]
 8007cce:	b016      	add	sp, #88	@ 0x58
 8007cd0:	bd70      	pop	{r4, r5, r6, pc}
 8007cd2:	466a      	mov	r2, sp
 8007cd4:	f000 f862 	bl	8007d9c <_fstat_r>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	dbec      	blt.n	8007cb6 <__swhatbuf_r+0x12>
 8007cdc:	9901      	ldr	r1, [sp, #4]
 8007cde:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ce2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007ce6:	4259      	negs	r1, r3
 8007ce8:	4159      	adcs	r1, r3
 8007cea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cee:	e7eb      	b.n	8007cc8 <__swhatbuf_r+0x24>

08007cf0 <__smakebuf_r>:
 8007cf0:	898b      	ldrh	r3, [r1, #12]
 8007cf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cf4:	079d      	lsls	r5, r3, #30
 8007cf6:	4606      	mov	r6, r0
 8007cf8:	460c      	mov	r4, r1
 8007cfa:	d507      	bpl.n	8007d0c <__smakebuf_r+0x1c>
 8007cfc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007d00:	6023      	str	r3, [r4, #0]
 8007d02:	6123      	str	r3, [r4, #16]
 8007d04:	2301      	movs	r3, #1
 8007d06:	6163      	str	r3, [r4, #20]
 8007d08:	b003      	add	sp, #12
 8007d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d0c:	ab01      	add	r3, sp, #4
 8007d0e:	466a      	mov	r2, sp
 8007d10:	f7ff ffc8 	bl	8007ca4 <__swhatbuf_r>
 8007d14:	9f00      	ldr	r7, [sp, #0]
 8007d16:	4605      	mov	r5, r0
 8007d18:	4639      	mov	r1, r7
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	f7ff fa64 	bl	80071e8 <_malloc_r>
 8007d20:	b948      	cbnz	r0, 8007d36 <__smakebuf_r+0x46>
 8007d22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d26:	059a      	lsls	r2, r3, #22
 8007d28:	d4ee      	bmi.n	8007d08 <__smakebuf_r+0x18>
 8007d2a:	f023 0303 	bic.w	r3, r3, #3
 8007d2e:	f043 0302 	orr.w	r3, r3, #2
 8007d32:	81a3      	strh	r3, [r4, #12]
 8007d34:	e7e2      	b.n	8007cfc <__smakebuf_r+0xc>
 8007d36:	89a3      	ldrh	r3, [r4, #12]
 8007d38:	6020      	str	r0, [r4, #0]
 8007d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d3e:	81a3      	strh	r3, [r4, #12]
 8007d40:	9b01      	ldr	r3, [sp, #4]
 8007d42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d46:	b15b      	cbz	r3, 8007d60 <__smakebuf_r+0x70>
 8007d48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d4c:	4630      	mov	r0, r6
 8007d4e:	f000 f837 	bl	8007dc0 <_isatty_r>
 8007d52:	b128      	cbz	r0, 8007d60 <__smakebuf_r+0x70>
 8007d54:	89a3      	ldrh	r3, [r4, #12]
 8007d56:	f023 0303 	bic.w	r3, r3, #3
 8007d5a:	f043 0301 	orr.w	r3, r3, #1
 8007d5e:	81a3      	strh	r3, [r4, #12]
 8007d60:	89a3      	ldrh	r3, [r4, #12]
 8007d62:	431d      	orrs	r5, r3
 8007d64:	81a5      	strh	r5, [r4, #12]
 8007d66:	e7cf      	b.n	8007d08 <__smakebuf_r+0x18>

08007d68 <memmove>:
 8007d68:	4288      	cmp	r0, r1
 8007d6a:	b510      	push	{r4, lr}
 8007d6c:	eb01 0402 	add.w	r4, r1, r2
 8007d70:	d902      	bls.n	8007d78 <memmove+0x10>
 8007d72:	4284      	cmp	r4, r0
 8007d74:	4623      	mov	r3, r4
 8007d76:	d807      	bhi.n	8007d88 <memmove+0x20>
 8007d78:	1e43      	subs	r3, r0, #1
 8007d7a:	42a1      	cmp	r1, r4
 8007d7c:	d008      	beq.n	8007d90 <memmove+0x28>
 8007d7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d86:	e7f8      	b.n	8007d7a <memmove+0x12>
 8007d88:	4402      	add	r2, r0
 8007d8a:	4601      	mov	r1, r0
 8007d8c:	428a      	cmp	r2, r1
 8007d8e:	d100      	bne.n	8007d92 <memmove+0x2a>
 8007d90:	bd10      	pop	{r4, pc}
 8007d92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d9a:	e7f7      	b.n	8007d8c <memmove+0x24>

08007d9c <_fstat_r>:
 8007d9c:	b538      	push	{r3, r4, r5, lr}
 8007d9e:	4d07      	ldr	r5, [pc, #28]	@ (8007dbc <_fstat_r+0x20>)
 8007da0:	2300      	movs	r3, #0
 8007da2:	4604      	mov	r4, r0
 8007da4:	4608      	mov	r0, r1
 8007da6:	4611      	mov	r1, r2
 8007da8:	602b      	str	r3, [r5, #0]
 8007daa:	f7f8 ff99 	bl	8000ce0 <_fstat>
 8007dae:	1c43      	adds	r3, r0, #1
 8007db0:	d102      	bne.n	8007db8 <_fstat_r+0x1c>
 8007db2:	682b      	ldr	r3, [r5, #0]
 8007db4:	b103      	cbz	r3, 8007db8 <_fstat_r+0x1c>
 8007db6:	6023      	str	r3, [r4, #0]
 8007db8:	bd38      	pop	{r3, r4, r5, pc}
 8007dba:	bf00      	nop
 8007dbc:	2000555c 	.word	0x2000555c

08007dc0 <_isatty_r>:
 8007dc0:	b538      	push	{r3, r4, r5, lr}
 8007dc2:	4d06      	ldr	r5, [pc, #24]	@ (8007ddc <_isatty_r+0x1c>)
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	4608      	mov	r0, r1
 8007dca:	602b      	str	r3, [r5, #0]
 8007dcc:	f7f8 ff98 	bl	8000d00 <_isatty>
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	d102      	bne.n	8007dda <_isatty_r+0x1a>
 8007dd4:	682b      	ldr	r3, [r5, #0]
 8007dd6:	b103      	cbz	r3, 8007dda <_isatty_r+0x1a>
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	bd38      	pop	{r3, r4, r5, pc}
 8007ddc:	2000555c 	.word	0x2000555c

08007de0 <_sbrk_r>:
 8007de0:	b538      	push	{r3, r4, r5, lr}
 8007de2:	4d06      	ldr	r5, [pc, #24]	@ (8007dfc <_sbrk_r+0x1c>)
 8007de4:	2300      	movs	r3, #0
 8007de6:	4604      	mov	r4, r0
 8007de8:	4608      	mov	r0, r1
 8007dea:	602b      	str	r3, [r5, #0]
 8007dec:	f7f8 ffa0 	bl	8000d30 <_sbrk>
 8007df0:	1c43      	adds	r3, r0, #1
 8007df2:	d102      	bne.n	8007dfa <_sbrk_r+0x1a>
 8007df4:	682b      	ldr	r3, [r5, #0]
 8007df6:	b103      	cbz	r3, 8007dfa <_sbrk_r+0x1a>
 8007df8:	6023      	str	r3, [r4, #0]
 8007dfa:	bd38      	pop	{r3, r4, r5, pc}
 8007dfc:	2000555c 	.word	0x2000555c

08007e00 <_realloc_r>:
 8007e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e04:	4607      	mov	r7, r0
 8007e06:	4614      	mov	r4, r2
 8007e08:	460d      	mov	r5, r1
 8007e0a:	b921      	cbnz	r1, 8007e16 <_realloc_r+0x16>
 8007e0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e10:	4611      	mov	r1, r2
 8007e12:	f7ff b9e9 	b.w	80071e8 <_malloc_r>
 8007e16:	b92a      	cbnz	r2, 8007e24 <_realloc_r+0x24>
 8007e18:	f7ff f97a 	bl	8007110 <_free_r>
 8007e1c:	4625      	mov	r5, r4
 8007e1e:	4628      	mov	r0, r5
 8007e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e24:	f000 f81a 	bl	8007e5c <_malloc_usable_size_r>
 8007e28:	4284      	cmp	r4, r0
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	d802      	bhi.n	8007e34 <_realloc_r+0x34>
 8007e2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e32:	d8f4      	bhi.n	8007e1e <_realloc_r+0x1e>
 8007e34:	4621      	mov	r1, r4
 8007e36:	4638      	mov	r0, r7
 8007e38:	f7ff f9d6 	bl	80071e8 <_malloc_r>
 8007e3c:	4680      	mov	r8, r0
 8007e3e:	b908      	cbnz	r0, 8007e44 <_realloc_r+0x44>
 8007e40:	4645      	mov	r5, r8
 8007e42:	e7ec      	b.n	8007e1e <_realloc_r+0x1e>
 8007e44:	42b4      	cmp	r4, r6
 8007e46:	4622      	mov	r2, r4
 8007e48:	4629      	mov	r1, r5
 8007e4a:	bf28      	it	cs
 8007e4c:	4632      	movcs	r2, r6
 8007e4e:	f7ff f950 	bl	80070f2 <memcpy>
 8007e52:	4629      	mov	r1, r5
 8007e54:	4638      	mov	r0, r7
 8007e56:	f7ff f95b 	bl	8007110 <_free_r>
 8007e5a:	e7f1      	b.n	8007e40 <_realloc_r+0x40>

08007e5c <_malloc_usable_size_r>:
 8007e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e60:	1f18      	subs	r0, r3, #4
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	bfbc      	itt	lt
 8007e66:	580b      	ldrlt	r3, [r1, r0]
 8007e68:	18c0      	addlt	r0, r0, r3
 8007e6a:	4770      	bx	lr

08007e6c <_init>:
 8007e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6e:	bf00      	nop
 8007e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e72:	bc08      	pop	{r3}
 8007e74:	469e      	mov	lr, r3
 8007e76:	4770      	bx	lr

08007e78 <_fini>:
 8007e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7a:	bf00      	nop
 8007e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7e:	bc08      	pop	{r3}
 8007e80:	469e      	mov	lr, r3
 8007e82:	4770      	bx	lr
