* Lolasol - Low Latency Solana
Implementing a low latency arbitrage bot for Solana dex's.

** Design Principles
- *Mechanical Sympathy*
  Work with hardware, not against it
- *Zero-Copy Architecture*
  Data flows from NIC to decision without copies
- *Cache-Aware Design*
  Optimize for L1/L2/L# cache hierarchy
- *Predictable Latency*
  Prefer consistent 50μs over variable 10-100μs

** Compute & Hardware
- Intel i7-12700H Processor
  - 6 P-cores (12 threads) for performance-critical paths
  - 8 E-cores (8 threads) for I/0 operations
  - 25MB L3 shared cache

- Memory Architecture
  - DDR5 RAM (32GB total)

