-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "11/09/2020 21:19:00"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	layer_test IS
    PORT (
	i_clk : IN std_logic;
	i_rst : IN std_logic;
	i_enable : IN std_logic;
	i_fxp : IN std_logic_vector(15 DOWNTO 0);
	o_mac_done : BUFFER std_logic;
	o_done : BUFFER std_logic;
	o_fxp_n0 : BUFFER std_logic_vector(15 DOWNTO 0);
	o_fxp_n1 : BUFFER std_logic_vector(15 DOWNTO 0);
	o_fxp_n2 : BUFFER std_logic_vector(15 DOWNTO 0);
	o_fxp_n3 : BUFFER std_logic_vector(15 DOWNTO 0);
	o_fxp_n4 : BUFFER std_logic_vector(15 DOWNTO 0);
	o_fxp_n5 : BUFFER std_logic_vector(15 DOWNTO 0)
	);
END layer_test;

-- Design Ports Information
-- o_mac_done	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_done	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[0]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[1]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[2]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[4]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[5]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[6]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[7]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[8]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[9]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[10]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[11]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[12]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[13]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[14]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n0[15]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[1]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[2]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[3]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[4]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[5]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[6]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[7]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[8]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[9]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[10]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[11]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[12]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[13]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[14]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n1[15]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[3]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[4]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[5]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[7]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[8]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[9]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[10]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[11]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[12]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[13]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[14]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n2[15]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[1]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[2]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[3]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[5]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[6]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[7]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[8]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[9]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[10]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[11]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[12]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[13]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[14]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n3[15]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[0]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[3]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[5]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[6]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[7]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[8]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[9]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[10]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[11]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[12]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[13]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[14]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n4[15]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[0]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[1]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[2]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[3]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[4]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[8]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[9]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[11]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[12]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[13]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[14]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_fxp_n5[15]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_enable	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[0]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[1]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[2]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[3]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[4]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[5]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[6]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[7]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[8]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[9]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[10]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[11]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[12]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[13]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[14]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_fxp[15]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF layer_test IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_clk : std_logic;
SIGNAL ww_i_rst : std_logic;
SIGNAL ww_i_enable : std_logic;
SIGNAL ww_i_fxp : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_o_mac_done : std_logic;
SIGNAL ww_o_done : std_logic;
SIGNAL ww_o_fxp_n0 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_o_fxp_n1 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_o_fxp_n2 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_o_fxp_n3 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_o_fxp_n4 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_o_fxp_n5 : std_logic_vector(15 DOWNTO 0);
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \i_rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \o_mac_done~output_o\ : std_logic;
SIGNAL \o_done~output_o\ : std_logic;
SIGNAL \o_fxp_n0[0]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[1]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[2]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[3]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[4]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[5]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[6]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[7]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[8]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[9]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[10]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[11]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[12]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[13]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[14]~output_o\ : std_logic;
SIGNAL \o_fxp_n0[15]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[0]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[1]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[2]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[3]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[4]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[5]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[6]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[7]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[8]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[9]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[10]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[11]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[12]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[13]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[14]~output_o\ : std_logic;
SIGNAL \o_fxp_n1[15]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[0]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[1]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[2]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[3]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[4]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[5]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[6]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[7]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[8]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[9]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[10]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[11]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[12]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[13]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[14]~output_o\ : std_logic;
SIGNAL \o_fxp_n2[15]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[0]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[1]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[2]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[3]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[4]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[5]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[6]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[7]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[8]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[9]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[10]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[11]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[12]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[13]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[14]~output_o\ : std_logic;
SIGNAL \o_fxp_n3[15]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[0]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[1]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[2]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[3]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[4]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[5]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[6]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[7]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[8]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[9]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[10]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[11]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[12]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[13]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[14]~output_o\ : std_logic;
SIGNAL \o_fxp_n4[15]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[0]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[1]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[2]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[3]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[4]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[5]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[6]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[7]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[8]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[9]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[10]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[11]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[12]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[13]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[14]~output_o\ : std_logic;
SIGNAL \o_fxp_n5[15]~output_o\ : std_logic;
SIGNAL \i_clk~input_o\ : std_logic;
SIGNAL \i_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \n0|r_sinapse_count[0]~32_combout\ : std_logic;
SIGNAL \n0|r_sm.s_wait_relu~feeder_combout\ : std_logic;
SIGNAL \i_enable~input_o\ : std_logic;
SIGNAL \Selector13~0_combout\ : std_logic;
SIGNAL \Selector12~0_combout\ : std_logic;
SIGNAL \Selector11~0_combout\ : std_logic;
SIGNAL \Selector11~1_combout\ : std_logic;
SIGNAL \r_sm~8_combout\ : std_logic;
SIGNAL \r_sm.s_clear~q\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \r_sm.s_idle~q\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \r_sm.s_sinapse~q\ : std_logic;
SIGNAL \Selector5~0_combout\ : std_logic;
SIGNAL \r_enable_n0~q\ : std_logic;
SIGNAL \n0|r_sm.s_wait_relu~q\ : std_logic;
SIGNAL \n0|r_sm.s_clear~feeder_combout\ : std_logic;
SIGNAL \n0|r_sm.s_clear~q\ : std_logic;
SIGNAL \n0|Selector34~0_combout\ : std_logic;
SIGNAL \n0|r_sm.s_idle~0_combout\ : std_logic;
SIGNAL \n0|r_sm.s_idle~q\ : std_logic;
SIGNAL \n0|r_sm.s_wait_weight~feeder_combout\ : std_logic;
SIGNAL \n0|r_sm.s_wait_weight~q\ : std_logic;
SIGNAL \n0|Selector2~0_combout\ : std_logic;
SIGNAL \n0|r_sm.s_mac~q\ : std_logic;
SIGNAL \n0|r_sm.s_wait_mac~q\ : std_logic;
SIGNAL \n0|r_sm.s_mac_result~q\ : std_logic;
SIGNAL \n0|Selector1~0_combout\ : std_logic;
SIGNAL \n0|r_sm.s_get_weight~q\ : std_logic;
SIGNAL \n0|r_sinapse_count[0]~33\ : std_logic;
SIGNAL \n0|r_sinapse_count[1]~34_combout\ : std_logic;
SIGNAL \n0|Selector33~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[1]~35\ : std_logic;
SIGNAL \n0|r_sinapse_count[2]~36_combout\ : std_logic;
SIGNAL \n0|Selector32~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[2]~37\ : std_logic;
SIGNAL \n0|r_sinapse_count[3]~38_combout\ : std_logic;
SIGNAL \n0|Selector31~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[3]~39\ : std_logic;
SIGNAL \n0|r_sinapse_count[4]~40_combout\ : std_logic;
SIGNAL \n0|Selector30~0_combout\ : std_logic;
SIGNAL \n0|LessThan0~1_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[4]~41\ : std_logic;
SIGNAL \n0|r_sinapse_count[5]~42_combout\ : std_logic;
SIGNAL \n0|Selector29~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[5]~43\ : std_logic;
SIGNAL \n0|r_sinapse_count[6]~44_combout\ : std_logic;
SIGNAL \n0|Selector28~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[6]~45\ : std_logic;
SIGNAL \n0|r_sinapse_count[7]~46_combout\ : std_logic;
SIGNAL \n0|Selector27~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[7]~47\ : std_logic;
SIGNAL \n0|r_sinapse_count[8]~48_combout\ : std_logic;
SIGNAL \n0|Selector26~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[8]~49\ : std_logic;
SIGNAL \n0|r_sinapse_count[9]~50_combout\ : std_logic;
SIGNAL \n0|Selector25~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[9]~51\ : std_logic;
SIGNAL \n0|r_sinapse_count[10]~52_combout\ : std_logic;
SIGNAL \n0|Selector24~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[10]~53\ : std_logic;
SIGNAL \n0|r_sinapse_count[11]~54_combout\ : std_logic;
SIGNAL \n0|Selector23~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[11]~55\ : std_logic;
SIGNAL \n0|r_sinapse_count[12]~56_combout\ : std_logic;
SIGNAL \n0|Selector22~0_combout\ : std_logic;
SIGNAL \n0|LessThan0~3_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[12]~57\ : std_logic;
SIGNAL \n0|r_sinapse_count[13]~58_combout\ : std_logic;
SIGNAL \n0|Selector21~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[13]~59\ : std_logic;
SIGNAL \n0|r_sinapse_count[14]~60_combout\ : std_logic;
SIGNAL \n0|Selector20~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[14]~61\ : std_logic;
SIGNAL \n0|r_sinapse_count[15]~62_combout\ : std_logic;
SIGNAL \n0|Selector19~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[15]~63\ : std_logic;
SIGNAL \n0|r_sinapse_count[16]~64_combout\ : std_logic;
SIGNAL \n0|Selector18~0_combout\ : std_logic;
SIGNAL \n0|LessThan0~4_combout\ : std_logic;
SIGNAL \n0|LessThan0~2_combout\ : std_logic;
SIGNAL \n0|LessThan0~5_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[16]~65\ : std_logic;
SIGNAL \n0|r_sinapse_count[17]~66_combout\ : std_logic;
SIGNAL \n0|Selector17~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[17]~67\ : std_logic;
SIGNAL \n0|r_sinapse_count[18]~68_combout\ : std_logic;
SIGNAL \n0|Selector16~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[18]~69\ : std_logic;
SIGNAL \n0|r_sinapse_count[19]~70_combout\ : std_logic;
SIGNAL \n0|Selector15~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[19]~71\ : std_logic;
SIGNAL \n0|r_sinapse_count[20]~72_combout\ : std_logic;
SIGNAL \n0|Selector14~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[20]~73\ : std_logic;
SIGNAL \n0|r_sinapse_count[21]~74_combout\ : std_logic;
SIGNAL \n0|Selector13~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[21]~75\ : std_logic;
SIGNAL \n0|r_sinapse_count[22]~76_combout\ : std_logic;
SIGNAL \n0|Selector12~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[22]~77\ : std_logic;
SIGNAL \n0|r_sinapse_count[23]~78_combout\ : std_logic;
SIGNAL \n0|Selector11~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[23]~79\ : std_logic;
SIGNAL \n0|r_sinapse_count[24]~80_combout\ : std_logic;
SIGNAL \n0|Selector10~0_combout\ : std_logic;
SIGNAL \n0|LessThan0~6_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[24]~81\ : std_logic;
SIGNAL \n0|r_sinapse_count[25]~82_combout\ : std_logic;
SIGNAL \n0|Selector9~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[25]~83\ : std_logic;
SIGNAL \n0|r_sinapse_count[26]~84_combout\ : std_logic;
SIGNAL \n0|Selector8~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[26]~85\ : std_logic;
SIGNAL \n0|r_sinapse_count[27]~86_combout\ : std_logic;
SIGNAL \n0|Selector7~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[27]~87\ : std_logic;
SIGNAL \n0|r_sinapse_count[28]~88_combout\ : std_logic;
SIGNAL \n0|Selector6~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[28]~89\ : std_logic;
SIGNAL \n0|r_sinapse_count[29]~90_combout\ : std_logic;
SIGNAL \n0|Selector5~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[29]~91\ : std_logic;
SIGNAL \n0|r_sinapse_count[30]~92_combout\ : std_logic;
SIGNAL \n0|Selector4~0_combout\ : std_logic;
SIGNAL \n0|LessThan0~7_combout\ : std_logic;
SIGNAL \n0|LessThan0~8_combout\ : std_logic;
SIGNAL \n0|LessThan0~0_combout\ : std_logic;
SIGNAL \n0|r_sinapse_count[30]~93\ : std_logic;
SIGNAL \n0|r_sinapse_count[31]~94_combout\ : std_logic;
SIGNAL \n0|Selector3~0_combout\ : std_logic;
SIGNAL \n0|LessThan0~9_combout\ : std_logic;
SIGNAL \n0|r_sm~12_combout\ : std_logic;
SIGNAL \n0|r_sm.s_bias~q\ : std_logic;
SIGNAL \n0|r_sm.s_relu~feeder_combout\ : std_logic;
SIGNAL \n0|r_sm.s_relu~q\ : std_logic;
SIGNAL \n0|Selector35~0_combout\ : std_logic;
SIGNAL \n0|Selector35~1_combout\ : std_logic;
SIGNAL \n0|r_mac_enable~q\ : std_logic;
SIGNAL \i_rst~input_o\ : std_logic;
SIGNAL \n0|mac_n1|o_done~q\ : std_logic;
SIGNAL \Selector3~0_combout\ : std_logic;
SIGNAL \r_sm.s_wait_sinapse~q\ : std_logic;
SIGNAL \r_sm~7_combout\ : std_logic;
SIGNAL \r_sm.s_get_data~q\ : std_logic;
SIGNAL \Selector4~0_combout\ : std_logic;
SIGNAL \r_mac_done~q\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \r_done~q\ : std_logic;
SIGNAL \n0|r_addr[0]~feeder_combout\ : std_logic;
SIGNAL \n0|r_addr[0]~0_combout\ : std_logic;
SIGNAL \n0|r_addr[2]~feeder_combout\ : std_logic;
SIGNAL \n0|r_addr[4]~feeder_combout\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \i_fxp[0]~input_o\ : std_logic;
SIGNAL \i_fxp[1]~input_o\ : std_logic;
SIGNAL \i_fxp[2]~input_o\ : std_logic;
SIGNAL \i_fxp[3]~input_o\ : std_logic;
SIGNAL \i_fxp[4]~input_o\ : std_logic;
SIGNAL \i_fxp[5]~input_o\ : std_logic;
SIGNAL \i_fxp[6]~input_o\ : std_logic;
SIGNAL \i_fxp[7]~input_o\ : std_logic;
SIGNAL \i_fxp[8]~input_o\ : std_logic;
SIGNAL \i_fxp[9]~input_o\ : std_logic;
SIGNAL \i_fxp[10]~input_o\ : std_logic;
SIGNAL \i_fxp[11]~input_o\ : std_logic;
SIGNAL \i_fxp[12]~input_o\ : std_logic;
SIGNAL \i_fxp[13]~input_o\ : std_logic;
SIGNAL \i_fxp[14]~input_o\ : std_logic;
SIGNAL \i_fxp[15]~input_o\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \n0|mac_n1|result~0_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~1_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~3_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \n0|mac_n1|result~4_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \n0|mac_n1|result~5_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \n0|mac_n1|result~6_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \n0|mac_n1|result~7_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \n0|mac_n1|result~8_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \n0|mac_n1|result~9_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \n0|mac_n1|result~10_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \n0|mac_n1|result~11_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \n0|mac_n1|result~12_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \n0|mac_n1|result~13_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \n0|mac_n1|result~14_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \n0|mac_n1|result~15_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \n0|mac_n1|result~16_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \n0|mac_n1|result~2_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~1\ : std_logic;
SIGNAL \n0|mac_n1|Add1~3\ : std_logic;
SIGNAL \n0|mac_n1|Add1~5\ : std_logic;
SIGNAL \n0|mac_n1|Add1~7\ : std_logic;
SIGNAL \n0|mac_n1|Add1~9\ : std_logic;
SIGNAL \n0|mac_n1|Add1~11\ : std_logic;
SIGNAL \n0|mac_n1|Add1~13\ : std_logic;
SIGNAL \n0|mac_n1|Add1~15\ : std_logic;
SIGNAL \n0|mac_n1|Add1~17\ : std_logic;
SIGNAL \n0|mac_n1|Add1~19\ : std_logic;
SIGNAL \n0|mac_n1|Add1~21\ : std_logic;
SIGNAL \n0|mac_n1|Add1~23\ : std_logic;
SIGNAL \n0|mac_n1|Add1~25\ : std_logic;
SIGNAL \n0|mac_n1|Add1~27\ : std_logic;
SIGNAL \n0|mac_n1|Add1~29\ : std_logic;
SIGNAL \n0|mac_n1|Add1~30_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \n0|mac_n1|rounds~1_combout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \n0|mac_n1|rounds~0_combout\ : std_logic;
SIGNAL \n0|mac_n1|rounds~2_combout\ : std_logic;
SIGNAL \n0|mac_n1|round_overflow~0_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~31\ : std_logic;
SIGNAL \n0|mac_n1|Add1~32_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~6_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~12_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~10_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~8_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~18_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~22_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~24_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~28_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~26_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~20_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~20_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~16_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~14_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~18_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~19_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~2_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~0_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add1~4_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~17_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~21_combout\ : std_logic;
SIGNAL \n0|mac_n1|round_overflow~1_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[3]~3_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[4]~4_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[4]~5_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[3]~6_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[3]~1_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[3]~7_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[2]~8_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[2]~9_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[1]~10_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[1]~11_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[0]~12_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[0]~13_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-1]~14_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-1]~15_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-2]~16_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-2]~17_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-3]~18_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-3]~19_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-4]~20_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-4]~21_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-5]~22_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-5]~23_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-6]~24_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-6]~25_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-7]~26_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-7]~27_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-8]~28_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-8]~29_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-9]~30_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-9]~31_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-10]~32_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-10]~33_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-11]~0_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_mult[-11]~2_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add0~0_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add0~30_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~22_combout\ : std_logic;
SIGNAL \i_rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-11]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~1\ : std_logic;
SIGNAL \n0|mac_n1|Add0~2_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~36_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-10]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~3\ : std_logic;
SIGNAL \n0|mac_n1|Add0~4_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~35_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-9]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~5\ : std_logic;
SIGNAL \n0|mac_n1|Add0~6_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~34_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-8]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~7\ : std_logic;
SIGNAL \n0|mac_n1|Add0~8_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~33_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-7]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~9\ : std_logic;
SIGNAL \n0|mac_n1|Add0~10_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~32_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-6]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~11\ : std_logic;
SIGNAL \n0|mac_n1|Add0~12_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~31_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-5]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~13\ : std_logic;
SIGNAL \n0|mac_n1|Add0~14_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~30_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-4]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~15\ : std_logic;
SIGNAL \n0|mac_n1|Add0~16_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~29_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-3]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~17\ : std_logic;
SIGNAL \n0|mac_n1|Add0~18_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~28_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-2]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~19\ : std_logic;
SIGNAL \n0|mac_n1|Add0~20_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~27_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[-1]~q\ : std_logic;
SIGNAL \n0|mac_n1|Add0~21\ : std_logic;
SIGNAL \n0|mac_n1|Add0~22_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~26_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add0~23\ : std_logic;
SIGNAL \n0|mac_n1|Add0~24_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~25_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add0~25\ : std_logic;
SIGNAL \n0|mac_n1|Add0~26_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~24_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add0~27\ : std_logic;
SIGNAL \n0|mac_n1|Add0~28_combout\ : std_logic;
SIGNAL \n0|mac_n1|result~23_combout\ : std_logic;
SIGNAL \n0|mac_n1|Add0~29\ : std_logic;
SIGNAL \n0|mac_n1|Add0~31\ : std_logic;
SIGNAL \n0|mac_n1|Add0~32_combout\ : std_logic;
SIGNAL \n0|mac_n1|r_data_out[4]~0_combout\ : std_logic;
SIGNAL \n0|Add1~1\ : std_logic;
SIGNAL \n0|Add1~3\ : std_logic;
SIGNAL \n0|Add1~5\ : std_logic;
SIGNAL \n0|Add1~7\ : std_logic;
SIGNAL \n0|Add1~9\ : std_logic;
SIGNAL \n0|Add1~11\ : std_logic;
SIGNAL \n0|Add1~13\ : std_logic;
SIGNAL \n0|Add1~15\ : std_logic;
SIGNAL \n0|Add1~17\ : std_logic;
SIGNAL \n0|Add1~19\ : std_logic;
SIGNAL \n0|Add1~21\ : std_logic;
SIGNAL \n0|Add1~23\ : std_logic;
SIGNAL \n0|Add1~25\ : std_logic;
SIGNAL \n0|Add1~27\ : std_logic;
SIGNAL \n0|Add1~28_combout\ : std_logic;
SIGNAL \n0|Add1~29\ : std_logic;
SIGNAL \n0|Add1~30_combout\ : std_logic;
SIGNAL \n0|Add1~0_combout\ : std_logic;
SIGNAL \n0|result~7_combout\ : std_logic;
SIGNAL \n0|r_bias[0]~0_combout\ : std_logic;
SIGNAL \n0|r_relu_in[1]~feeder_combout\ : std_logic;
SIGNAL \n0|r_relu_in[1]~0_combout\ : std_logic;
SIGNAL \n0|Add1~4_combout\ : std_logic;
SIGNAL \n0|result~5_combout\ : std_logic;
SIGNAL \n0|r_relu_in[3]~feeder_combout\ : std_logic;
SIGNAL \n0|Add1~2_combout\ : std_logic;
SIGNAL \n0|result~6_combout\ : std_logic;
SIGNAL \n0|result~0_combout\ : std_logic;
SIGNAL \n0|r_relu_in[0]~feeder_combout\ : std_logic;
SIGNAL \n0|act_relu|LessThan0~1_combout\ : std_logic;
SIGNAL \n0|Add1~8_combout\ : std_logic;
SIGNAL \n0|result~3_combout\ : std_logic;
SIGNAL \n0|r_relu_in[5]~feeder_combout\ : std_logic;
SIGNAL \n0|Add1~6_combout\ : std_logic;
SIGNAL \n0|result~4_combout\ : std_logic;
SIGNAL \n0|Add1~10_combout\ : std_logic;
SIGNAL \n0|result~2_combout\ : std_logic;
SIGNAL \n0|Add1~12_combout\ : std_logic;
SIGNAL \n0|result~1_combout\ : std_logic;
SIGNAL \n0|r_bias[7]~feeder_combout\ : std_logic;
SIGNAL \n0|r_relu_in[7]~feeder_combout\ : std_logic;
SIGNAL \n0|act_relu|LessThan0~0_combout\ : std_logic;
SIGNAL \n0|Add1~14_combout\ : std_logic;
SIGNAL \n0|result~8_combout\ : std_logic;
SIGNAL \n0|Add1~18_combout\ : std_logic;
SIGNAL \n0|result~10_combout\ : std_logic;
SIGNAL \n0|r_relu_in[10]~feeder_combout\ : std_logic;
SIGNAL \n0|Add1~20_combout\ : std_logic;
SIGNAL \n0|result~11_combout\ : std_logic;
SIGNAL \n0|Add1~16_combout\ : std_logic;
SIGNAL \n0|result~9_combout\ : std_logic;
SIGNAL \n0|r_relu_in[9]~feeder_combout\ : std_logic;
SIGNAL \n0|act_relu|LessThan0~2_combout\ : std_logic;
SIGNAL \n0|Add1~22_combout\ : std_logic;
SIGNAL \n0|result~12_combout\ : std_logic;
SIGNAL \n0|Add1~24_combout\ : std_logic;
SIGNAL \n0|result~13_combout\ : std_logic;
SIGNAL \n0|Add1~26_combout\ : std_logic;
SIGNAL \n0|result~14_combout\ : std_logic;
SIGNAL \n0|r_relu_in[14]~feeder_combout\ : std_logic;
SIGNAL \n0|act_relu|LessThan0~3_combout\ : std_logic;
SIGNAL \n0|r_bias[15]~1_combout\ : std_logic;
SIGNAL \n0|Selector36~0_combout\ : std_logic;
SIGNAL \n0|r_relu_enable~q\ : std_logic;
SIGNAL \n0|act_relu|r_out[2]~0_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out[2]~1_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~2_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~3_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~4_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~5_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~6_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~7_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~8_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~9_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~10_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~11_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~12_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~13_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~14_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~15_combout\ : std_logic;
SIGNAL \n0|act_relu|r_out~16_combout\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \n1|mac_n1|result~0_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~1_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \n1|mac_n1|rounds~1_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \n1|mac_n1|rounds~0_combout\ : std_logic;
SIGNAL \n1|mac_n1|rounds~2_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \n1|mac_n1|result~2_combout\ : std_logic;
SIGNAL \n1|mac_n1|round_overflow~0_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \n1|mac_n1|result~3_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \n1|mac_n1|result~4_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \n1|mac_n1|result~5_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \n1|mac_n1|result~6_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \n1|mac_n1|result~7_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \n1|mac_n1|result~8_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \n1|mac_n1|result~9_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \n1|mac_n1|result~10_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \n1|mac_n1|result~11_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \n1|mac_n1|result~12_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \n1|mac_n1|result~13_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \n1|mac_n1|result~14_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \n1|mac_n1|result~15_combout\ : std_logic;
SIGNAL \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \n1|mac_n1|result~16_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~1\ : std_logic;
SIGNAL \n1|mac_n1|Add1~3\ : std_logic;
SIGNAL \n1|mac_n1|Add1~5\ : std_logic;
SIGNAL \n1|mac_n1|Add1~7\ : std_logic;
SIGNAL \n1|mac_n1|Add1~9\ : std_logic;
SIGNAL \n1|mac_n1|Add1~11\ : std_logic;
SIGNAL \n1|mac_n1|Add1~13\ : std_logic;
SIGNAL \n1|mac_n1|Add1~15\ : std_logic;
SIGNAL \n1|mac_n1|Add1~17\ : std_logic;
SIGNAL \n1|mac_n1|Add1~19\ : std_logic;
SIGNAL \n1|mac_n1|Add1~21\ : std_logic;
SIGNAL \n1|mac_n1|Add1~23\ : std_logic;
SIGNAL \n1|mac_n1|Add1~25\ : std_logic;
SIGNAL \n1|mac_n1|Add1~27\ : std_logic;
SIGNAL \n1|mac_n1|Add1~29\ : std_logic;
SIGNAL \n1|mac_n1|Add1~31\ : std_logic;
SIGNAL \n1|mac_n1|Add1~32_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~30_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~4_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~2_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~0_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~17_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~14_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~18_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~20_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~16_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~19_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~26_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~24_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~22_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~28_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~20_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~6_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~8_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~10_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add1~12_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~18_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~21_combout\ : std_logic;
SIGNAL \n1|mac_n1|round_overflow~1_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[3]~3_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[4]~4_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[3]~1_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[4]~5_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[3]~6_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[3]~7_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[2]~8_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[2]~9_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[1]~10_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[1]~11_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[0]~12_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[0]~13_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-1]~14_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-1]~15_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-2]~16_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-2]~17_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-3]~18_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-3]~19_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-4]~20_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-4]~21_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-5]~22_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-5]~23_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-6]~24_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-6]~25_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-7]~26_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-7]~27_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-8]~28_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-8]~29_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-9]~30_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-9]~31_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-10]~32_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-10]~33_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-11]~0_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_mult[-11]~2_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add0~0_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add0~30_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~22_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-11]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~1\ : std_logic;
SIGNAL \n1|mac_n1|Add0~2_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~36_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-10]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~3\ : std_logic;
SIGNAL \n1|mac_n1|Add0~4_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~35_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-9]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~5\ : std_logic;
SIGNAL \n1|mac_n1|Add0~6_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~34_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-8]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~7\ : std_logic;
SIGNAL \n1|mac_n1|Add0~8_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~33_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-7]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~9\ : std_logic;
SIGNAL \n1|mac_n1|Add0~10_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~32_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-6]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~11\ : std_logic;
SIGNAL \n1|mac_n1|Add0~12_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~31_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-5]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~13\ : std_logic;
SIGNAL \n1|mac_n1|Add0~14_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~30_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-4]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~15\ : std_logic;
SIGNAL \n1|mac_n1|Add0~16_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~29_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-3]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~17\ : std_logic;
SIGNAL \n1|mac_n1|Add0~18_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~28_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-2]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~19\ : std_logic;
SIGNAL \n1|mac_n1|Add0~20_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~27_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[-1]~q\ : std_logic;
SIGNAL \n1|mac_n1|Add0~21\ : std_logic;
SIGNAL \n1|mac_n1|Add0~22_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~26_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add0~23\ : std_logic;
SIGNAL \n1|mac_n1|Add0~24_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~25_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add0~25\ : std_logic;
SIGNAL \n1|mac_n1|Add0~26_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~24_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add0~27\ : std_logic;
SIGNAL \n1|mac_n1|Add0~28_combout\ : std_logic;
SIGNAL \n1|mac_n1|result~23_combout\ : std_logic;
SIGNAL \n1|mac_n1|Add0~29\ : std_logic;
SIGNAL \n1|mac_n1|Add0~31\ : std_logic;
SIGNAL \n1|mac_n1|Add0~32_combout\ : std_logic;
SIGNAL \n1|mac_n1|r_data_out[4]~0_combout\ : std_logic;
SIGNAL \n1|Add1~1\ : std_logic;
SIGNAL \n1|Add1~3\ : std_logic;
SIGNAL \n1|Add1~5\ : std_logic;
SIGNAL \n1|Add1~7\ : std_logic;
SIGNAL \n1|Add1~9\ : std_logic;
SIGNAL \n1|Add1~11\ : std_logic;
SIGNAL \n1|Add1~13\ : std_logic;
SIGNAL \n1|Add1~15\ : std_logic;
SIGNAL \n1|Add1~17\ : std_logic;
SIGNAL \n1|Add1~19\ : std_logic;
SIGNAL \n1|Add1~21\ : std_logic;
SIGNAL \n1|Add1~23\ : std_logic;
SIGNAL \n1|Add1~24_combout\ : std_logic;
SIGNAL \n1|Add1~25\ : std_logic;
SIGNAL \n1|Add1~26_combout\ : std_logic;
SIGNAL \n1|result~0_combout\ : std_logic;
SIGNAL \n1|r_relu_in[0]~feeder_combout\ : std_logic;
SIGNAL \n1|r_bias[15]~0_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out[6]~0_combout\ : std_logic;
SIGNAL \n1|Add1~10_combout\ : std_logic;
SIGNAL \n1|result~8_combout\ : std_logic;
SIGNAL \n1|Add1~14_combout\ : std_logic;
SIGNAL \n1|result~10_combout\ : std_logic;
SIGNAL \n1|Add1~16_combout\ : std_logic;
SIGNAL \n1|result~11_combout\ : std_logic;
SIGNAL \n1|Add1~12_combout\ : std_logic;
SIGNAL \n1|result~9_combout\ : std_logic;
SIGNAL \n1|r_relu_in[9]~feeder_combout\ : std_logic;
SIGNAL \n1|act_relu|LessThan0~2_combout\ : std_logic;
SIGNAL \n1|Add1~18_combout\ : std_logic;
SIGNAL \n1|result~12_combout\ : std_logic;
SIGNAL \n1|Add1~20_combout\ : std_logic;
SIGNAL \n1|result~13_combout\ : std_logic;
SIGNAL \n1|Add1~22_combout\ : std_logic;
SIGNAL \n1|result~14_combout\ : std_logic;
SIGNAL \n1|r_relu_in[14]~feeder_combout\ : std_logic;
SIGNAL \n1|act_relu|LessThan0~3_combout\ : std_logic;
SIGNAL \n1|Add1~6_combout\ : std_logic;
SIGNAL \n1|result~2_combout\ : std_logic;
SIGNAL \n1|Add1~2_combout\ : std_logic;
SIGNAL \n1|result~4_combout\ : std_logic;
SIGNAL \n1|r_relu_in[4]~feeder_combout\ : std_logic;
SIGNAL \n1|Add1~4_combout\ : std_logic;
SIGNAL \n1|result~3_combout\ : std_logic;
SIGNAL \n1|Add1~8_combout\ : std_logic;
SIGNAL \n1|result~1_combout\ : std_logic;
SIGNAL \n1|r_relu_in[7]~feeder_combout\ : std_logic;
SIGNAL \n1|act_relu|LessThan0~0_combout\ : std_logic;
SIGNAL \n1|result~7_combout\ : std_logic;
SIGNAL \n1|r_relu_in[1]~feeder_combout\ : std_logic;
SIGNAL \n1|Add1~0_combout\ : std_logic;
SIGNAL \n1|result~5_combout\ : std_logic;
SIGNAL \n1|r_relu_in[3]~feeder_combout\ : std_logic;
SIGNAL \n1|result~6_combout\ : std_logic;
SIGNAL \n1|act_relu|LessThan0~1_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out[6]~1_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~2_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~3_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~4_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~5_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~6_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~7_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~8_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~9_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~10_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~11_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~12_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~13_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~14_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~15_combout\ : std_logic;
SIGNAL \n1|act_relu|r_out~16_combout\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \n2|mac_n1|result~0_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~1_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~2_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \n2|mac_n1|rounds~0_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \n2|mac_n1|rounds~1_combout\ : std_logic;
SIGNAL \n2|mac_n1|rounds~2_combout\ : std_logic;
SIGNAL \n2|mac_n1|round_overflow~0_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~0_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-11]~0_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \n2|mac_n1|result~3_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \n2|mac_n1|result~4_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \n2|mac_n1|result~5_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \n2|mac_n1|result~6_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \n2|mac_n1|result~7_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \n2|mac_n1|result~8_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \n2|mac_n1|result~9_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \n2|mac_n1|result~10_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \n2|mac_n1|result~11_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \n2|mac_n1|result~12_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \n2|mac_n1|result~13_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \n2|mac_n1|result~14_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \n2|mac_n1|result~15_combout\ : std_logic;
SIGNAL \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \n2|mac_n1|result~16_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~1\ : std_logic;
SIGNAL \n2|mac_n1|Add1~3\ : std_logic;
SIGNAL \n2|mac_n1|Add1~5\ : std_logic;
SIGNAL \n2|mac_n1|Add1~7\ : std_logic;
SIGNAL \n2|mac_n1|Add1~9\ : std_logic;
SIGNAL \n2|mac_n1|Add1~11\ : std_logic;
SIGNAL \n2|mac_n1|Add1~13\ : std_logic;
SIGNAL \n2|mac_n1|Add1~15\ : std_logic;
SIGNAL \n2|mac_n1|Add1~17\ : std_logic;
SIGNAL \n2|mac_n1|Add1~19\ : std_logic;
SIGNAL \n2|mac_n1|Add1~21\ : std_logic;
SIGNAL \n2|mac_n1|Add1~23\ : std_logic;
SIGNAL \n2|mac_n1|Add1~25\ : std_logic;
SIGNAL \n2|mac_n1|Add1~27\ : std_logic;
SIGNAL \n2|mac_n1|Add1~29\ : std_logic;
SIGNAL \n2|mac_n1|Add1~31\ : std_logic;
SIGNAL \n2|mac_n1|Add1~32_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~30_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~18_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~16_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~14_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~20_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~19_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~6_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~8_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~10_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~12_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~18_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~22_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~24_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~28_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~26_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~20_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~2_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add1~4_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~17_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~21_combout\ : std_logic;
SIGNAL \n2|mac_n1|round_overflow~1_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[3]~1_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-11]~2_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add0~0_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[3]~3_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[4]~4_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[4]~5_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[3]~6_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[3]~7_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[2]~8_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[2]~9_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[1]~10_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[1]~11_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[0]~12_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[0]~13_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-1]~14_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-1]~15_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-2]~16_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-2]~17_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-3]~18_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-3]~19_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-4]~20_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-4]~21_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-5]~22_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-5]~23_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-6]~24_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-6]~25_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-7]~26_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-7]~27_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-8]~28_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-8]~29_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-9]~30_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-9]~31_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-10]~32_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_mult[-10]~33_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add0~1\ : std_logic;
SIGNAL \n2|mac_n1|Add0~2_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~36_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-10]~q\ : std_logic;
SIGNAL \n2|mac_n1|Add0~3\ : std_logic;
SIGNAL \n2|mac_n1|Add0~4_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~35_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-9]~q\ : std_logic;
SIGNAL \n2|mac_n1|Add0~5\ : std_logic;
SIGNAL \n2|mac_n1|Add0~6_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~34_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-8]~q\ : std_logic;
SIGNAL \n2|mac_n1|Add0~7\ : std_logic;
SIGNAL \n2|mac_n1|Add0~8_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~33_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-7]~q\ : std_logic;
SIGNAL \n2|mac_n1|Add0~9\ : std_logic;
SIGNAL \n2|mac_n1|Add0~10_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~32_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-6]~q\ : std_logic;
SIGNAL \n2|mac_n1|Add0~11\ : std_logic;
SIGNAL \n2|mac_n1|Add0~12_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~31_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-5]~q\ : std_logic;
SIGNAL \n2|mac_n1|Add0~13\ : std_logic;
SIGNAL \n2|mac_n1|Add0~14_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~30_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-4]~q\ : std_logic;
SIGNAL \n2|mac_n1|Add0~15\ : std_logic;
SIGNAL \n2|mac_n1|Add0~16_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~29_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-3]~q\ : std_logic;
SIGNAL \n2|mac_n1|Add0~17\ : std_logic;
SIGNAL \n2|mac_n1|Add0~18_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~28_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-2]~q\ : std_logic;
SIGNAL \n2|mac_n1|Add0~19\ : std_logic;
SIGNAL \n2|mac_n1|Add0~20_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~27_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-1]~q\ : std_logic;
SIGNAL \n2|mac_n1|Add0~21\ : std_logic;
SIGNAL \n2|mac_n1|Add0~22_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~26_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add0~23\ : std_logic;
SIGNAL \n2|mac_n1|Add0~24_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~25_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add0~25\ : std_logic;
SIGNAL \n2|mac_n1|Add0~26_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~24_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add0~27\ : std_logic;
SIGNAL \n2|mac_n1|Add0~28_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~23_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add0~29\ : std_logic;
SIGNAL \n2|mac_n1|Add0~31\ : std_logic;
SIGNAL \n2|mac_n1|Add0~32_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[4]~0_combout\ : std_logic;
SIGNAL \n2|mac_n1|Add0~30_combout\ : std_logic;
SIGNAL \n2|mac_n1|result~22_combout\ : std_logic;
SIGNAL \n2|mac_n1|r_data_out[-11]~q\ : std_logic;
SIGNAL \n2|Add1~1\ : std_logic;
SIGNAL \n2|Add1~3\ : std_logic;
SIGNAL \n2|Add1~5\ : std_logic;
SIGNAL \n2|Add1~7\ : std_logic;
SIGNAL \n2|Add1~9\ : std_logic;
SIGNAL \n2|Add1~11\ : std_logic;
SIGNAL \n2|Add1~13\ : std_logic;
SIGNAL \n2|Add1~15\ : std_logic;
SIGNAL \n2|Add1~17\ : std_logic;
SIGNAL \n2|Add1~19\ : std_logic;
SIGNAL \n2|Add1~21\ : std_logic;
SIGNAL \n2|Add1~23\ : std_logic;
SIGNAL \n2|Add1~25\ : std_logic;
SIGNAL \n2|Add1~27\ : std_logic;
SIGNAL \n2|Add1~29\ : std_logic;
SIGNAL \n2|Add1~30_combout\ : std_logic;
SIGNAL \n2|Add1~28_combout\ : std_logic;
SIGNAL \n2|result~0_combout\ : std_logic;
SIGNAL \n2|r_relu_in[0]~feeder_combout\ : std_logic;
SIGNAL \n2|Add1~12_combout\ : std_logic;
SIGNAL \n2|result~1_combout\ : std_logic;
SIGNAL \n2|r_relu_in[7]~feeder_combout\ : std_logic;
SIGNAL \n2|Add1~6_combout\ : std_logic;
SIGNAL \n2|result~4_combout\ : std_logic;
SIGNAL \n2|r_relu_in[4]~feeder_combout\ : std_logic;
SIGNAL \n2|Add1~8_combout\ : std_logic;
SIGNAL \n2|result~3_combout\ : std_logic;
SIGNAL \n2|Add1~10_combout\ : std_logic;
SIGNAL \n2|result~2_combout\ : std_logic;
SIGNAL \n2|r_relu_in[6]~feeder_combout\ : std_logic;
SIGNAL \n2|act_relu|LessThan0~0_combout\ : std_logic;
SIGNAL \n2|Add1~26_combout\ : std_logic;
SIGNAL \n2|result~14_combout\ : std_logic;
SIGNAL \n2|r_relu_in[14]~feeder_combout\ : std_logic;
SIGNAL \n2|Add1~20_combout\ : std_logic;
SIGNAL \n2|result~11_combout\ : std_logic;
SIGNAL \n2|r_relu_in[11]~feeder_combout\ : std_logic;
SIGNAL \n2|Add1~16_combout\ : std_logic;
SIGNAL \n2|result~9_combout\ : std_logic;
SIGNAL \n2|r_relu_in[9]~feeder_combout\ : std_logic;
SIGNAL \n2|Add1~18_combout\ : std_logic;
SIGNAL \n2|result~10_combout\ : std_logic;
SIGNAL \n2|Add1~14_combout\ : std_logic;
SIGNAL \n2|result~8_combout\ : std_logic;
SIGNAL \n2|r_relu_in[8]~feeder_combout\ : std_logic;
SIGNAL \n2|act_relu|LessThan0~2_combout\ : std_logic;
SIGNAL \n2|Add1~24_combout\ : std_logic;
SIGNAL \n2|result~13_combout\ : std_logic;
SIGNAL \n2|Add1~22_combout\ : std_logic;
SIGNAL \n2|result~12_combout\ : std_logic;
SIGNAL \n2|r_relu_in[12]~feeder_combout\ : std_logic;
SIGNAL \n2|act_relu|LessThan0~3_combout\ : std_logic;
SIGNAL \n2|Add1~0_combout\ : std_logic;
SIGNAL \n2|result~7_combout\ : std_logic;
SIGNAL \n2|r_relu_in[1]~feeder_combout\ : std_logic;
SIGNAL \n2|Add1~4_combout\ : std_logic;
SIGNAL \n2|result~5_combout\ : std_logic;
SIGNAL \n2|r_relu_in[3]~feeder_combout\ : std_logic;
SIGNAL \n2|Add1~2_combout\ : std_logic;
SIGNAL \n2|result~6_combout\ : std_logic;
SIGNAL \n2|act_relu|LessThan0~1_combout\ : std_logic;
SIGNAL \n2|r_bias[15]~0_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out[15]~0_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out[15]~1_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~2_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~3_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~4_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~5_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~6_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~7_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~8_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~9_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~10_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~11_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~12_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~13_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~14_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~15_combout\ : std_logic;
SIGNAL \n2|act_relu|r_out~16_combout\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \n3|mac_n1|rounds~0_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \n3|mac_n1|rounds~1_combout\ : std_logic;
SIGNAL \n3|mac_n1|rounds~2_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \n3|mac_n1|result~0_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~1_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~2_combout\ : std_logic;
SIGNAL \n3|mac_n1|round_overflow~0_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~0_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-11]~0_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \n3|mac_n1|result~3_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \n3|mac_n1|result~4_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \n3|mac_n1|result~5_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \n3|mac_n1|result~6_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \n3|mac_n1|result~7_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \n3|mac_n1|result~8_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \n3|mac_n1|result~9_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \n3|mac_n1|result~10_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \n3|mac_n1|result~11_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \n3|mac_n1|result~12_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \n3|mac_n1|result~13_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \n3|mac_n1|result~14_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \n3|mac_n1|result~15_combout\ : std_logic;
SIGNAL \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \n3|mac_n1|result~16_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~1\ : std_logic;
SIGNAL \n3|mac_n1|Add1~3\ : std_logic;
SIGNAL \n3|mac_n1|Add1~5\ : std_logic;
SIGNAL \n3|mac_n1|Add1~7\ : std_logic;
SIGNAL \n3|mac_n1|Add1~9\ : std_logic;
SIGNAL \n3|mac_n1|Add1~11\ : std_logic;
SIGNAL \n3|mac_n1|Add1~13\ : std_logic;
SIGNAL \n3|mac_n1|Add1~15\ : std_logic;
SIGNAL \n3|mac_n1|Add1~17\ : std_logic;
SIGNAL \n3|mac_n1|Add1~19\ : std_logic;
SIGNAL \n3|mac_n1|Add1~21\ : std_logic;
SIGNAL \n3|mac_n1|Add1~23\ : std_logic;
SIGNAL \n3|mac_n1|Add1~25\ : std_logic;
SIGNAL \n3|mac_n1|Add1~27\ : std_logic;
SIGNAL \n3|mac_n1|Add1~29\ : std_logic;
SIGNAL \n3|mac_n1|Add1~30_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~31\ : std_logic;
SIGNAL \n3|mac_n1|Add1~32_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~14_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~20_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~16_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~18_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~19_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~22_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~24_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~26_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~28_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~20_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~6_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~12_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~10_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~8_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~18_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~2_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add1~4_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~17_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~21_combout\ : std_logic;
SIGNAL \n3|mac_n1|round_overflow~1_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[3]~1_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-11]~2_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add0~0_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[4]~0_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[3]~3_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[4]~4_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[4]~5_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[3]~6_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[3]~7_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[2]~8_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[2]~9_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[1]~10_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[1]~11_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[0]~12_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[0]~13_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-1]~14_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-1]~15_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-2]~16_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-2]~17_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-3]~18_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-3]~19_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-4]~20_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-4]~21_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-5]~22_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-5]~23_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-6]~24_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-6]~25_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-7]~26_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-7]~27_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-8]~28_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-8]~29_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-9]~30_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-9]~31_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-10]~32_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_mult[-10]~33_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add0~1\ : std_logic;
SIGNAL \n3|mac_n1|Add0~2_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add0~30_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~36_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-10]~q\ : std_logic;
SIGNAL \n3|mac_n1|Add0~3\ : std_logic;
SIGNAL \n3|mac_n1|Add0~4_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~35_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-9]~q\ : std_logic;
SIGNAL \n3|mac_n1|Add0~5\ : std_logic;
SIGNAL \n3|mac_n1|Add0~6_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~34_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-8]~q\ : std_logic;
SIGNAL \n3|mac_n1|Add0~7\ : std_logic;
SIGNAL \n3|mac_n1|Add0~8_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~33_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-7]~q\ : std_logic;
SIGNAL \n3|mac_n1|Add0~9\ : std_logic;
SIGNAL \n3|mac_n1|Add0~10_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~32_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-6]~q\ : std_logic;
SIGNAL \n3|mac_n1|Add0~11\ : std_logic;
SIGNAL \n3|mac_n1|Add0~12_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~31_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-5]~q\ : std_logic;
SIGNAL \n3|mac_n1|Add0~13\ : std_logic;
SIGNAL \n3|mac_n1|Add0~14_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~30_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-4]~q\ : std_logic;
SIGNAL \n3|mac_n1|Add0~15\ : std_logic;
SIGNAL \n3|mac_n1|Add0~16_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~29_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-3]~q\ : std_logic;
SIGNAL \n3|mac_n1|Add0~17\ : std_logic;
SIGNAL \n3|mac_n1|Add0~18_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~28_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-2]~q\ : std_logic;
SIGNAL \n3|mac_n1|Add0~19\ : std_logic;
SIGNAL \n3|mac_n1|Add0~20_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~27_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-1]~q\ : std_logic;
SIGNAL \n3|mac_n1|Add0~21\ : std_logic;
SIGNAL \n3|mac_n1|Add0~22_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~26_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add0~23\ : std_logic;
SIGNAL \n3|mac_n1|Add0~24_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~25_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add0~25\ : std_logic;
SIGNAL \n3|mac_n1|Add0~26_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~24_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add0~27\ : std_logic;
SIGNAL \n3|mac_n1|Add0~28_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~23_combout\ : std_logic;
SIGNAL \n3|mac_n1|Add0~29\ : std_logic;
SIGNAL \n3|mac_n1|Add0~31\ : std_logic;
SIGNAL \n3|mac_n1|Add0~32_combout\ : std_logic;
SIGNAL \n3|mac_n1|result~22_combout\ : std_logic;
SIGNAL \n3|mac_n1|r_data_out[-11]~q\ : std_logic;
SIGNAL \n3|Add1~0_combout\ : std_logic;
SIGNAL \n3|Add1~1\ : std_logic;
SIGNAL \n3|Add1~3\ : std_logic;
SIGNAL \n3|Add1~5\ : std_logic;
SIGNAL \n3|Add1~7\ : std_logic;
SIGNAL \n3|Add1~9\ : std_logic;
SIGNAL \n3|Add1~11\ : std_logic;
SIGNAL \n3|Add1~13\ : std_logic;
SIGNAL \n3|Add1~15\ : std_logic;
SIGNAL \n3|Add1~17\ : std_logic;
SIGNAL \n3|Add1~19\ : std_logic;
SIGNAL \n3|Add1~21\ : std_logic;
SIGNAL \n3|Add1~23\ : std_logic;
SIGNAL \n3|Add1~25\ : std_logic;
SIGNAL \n3|Add1~27\ : std_logic;
SIGNAL \n3|Add1~29\ : std_logic;
SIGNAL \n3|Add1~31\ : std_logic;
SIGNAL \n3|Add1~32_combout\ : std_logic;
SIGNAL \n3|Add1~30_combout\ : std_logic;
SIGNAL \n3|result~0_combout\ : std_logic;
SIGNAL \n3|r_relu_in[0]~feeder_combout\ : std_logic;
SIGNAL \n3|r_bias[15]~0_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out[4]~0_combout\ : std_logic;
SIGNAL \n3|Add1~12_combout\ : std_logic;
SIGNAL \n3|result~2_combout\ : std_logic;
SIGNAL \n3|r_relu_in[6]~feeder_combout\ : std_logic;
SIGNAL \n3|Add1~14_combout\ : std_logic;
SIGNAL \n3|result~1_combout\ : std_logic;
SIGNAL \n3|r_relu_in[7]~feeder_combout\ : std_logic;
SIGNAL \n3|Add1~10_combout\ : std_logic;
SIGNAL \n3|result~3_combout\ : std_logic;
SIGNAL \n3|Add1~8_combout\ : std_logic;
SIGNAL \n3|result~4_combout\ : std_logic;
SIGNAL \n3|r_relu_in[4]~feeder_combout\ : std_logic;
SIGNAL \n3|act_relu|LessThan0~0_combout\ : std_logic;
SIGNAL \n3|Add1~2_combout\ : std_logic;
SIGNAL \n3|result~7_combout\ : std_logic;
SIGNAL \n3|Add1~4_combout\ : std_logic;
SIGNAL \n3|result~6_combout\ : std_logic;
SIGNAL \n3|Add1~6_combout\ : std_logic;
SIGNAL \n3|result~5_combout\ : std_logic;
SIGNAL \n3|r_relu_in[3]~feeder_combout\ : std_logic;
SIGNAL \n3|act_relu|LessThan0~1_combout\ : std_logic;
SIGNAL \n3|Add1~28_combout\ : std_logic;
SIGNAL \n3|result~14_combout\ : std_logic;
SIGNAL \n3|r_relu_in[14]~feeder_combout\ : std_logic;
SIGNAL \n3|Add1~18_combout\ : std_logic;
SIGNAL \n3|result~9_combout\ : std_logic;
SIGNAL \n3|r_relu_in[9]~feeder_combout\ : std_logic;
SIGNAL \n3|Add1~20_combout\ : std_logic;
SIGNAL \n3|result~10_combout\ : std_logic;
SIGNAL \n3|Add1~22_combout\ : std_logic;
SIGNAL \n3|result~11_combout\ : std_logic;
SIGNAL \n3|Add1~16_combout\ : std_logic;
SIGNAL \n3|result~8_combout\ : std_logic;
SIGNAL \n3|act_relu|LessThan0~2_combout\ : std_logic;
SIGNAL \n3|Add1~26_combout\ : std_logic;
SIGNAL \n3|result~13_combout\ : std_logic;
SIGNAL \n3|Add1~24_combout\ : std_logic;
SIGNAL \n3|result~12_combout\ : std_logic;
SIGNAL \n3|r_relu_in[12]~feeder_combout\ : std_logic;
SIGNAL \n3|act_relu|LessThan0~3_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out[4]~1_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~2_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~3_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~4_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~5_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~6_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~7_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~8_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~9_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~10_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~11_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~12_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~13_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~14_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~15_combout\ : std_logic;
SIGNAL \n3|act_relu|r_out~16_combout\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \n4|mac_n1|result~0_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~1_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \n4|mac_n1|result~3_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \n4|mac_n1|result~4_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \n4|mac_n1|result~5_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \n4|mac_n1|result~6_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \n4|mac_n1|result~7_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \n4|mac_n1|result~8_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \n4|mac_n1|result~9_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \n4|mac_n1|result~10_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \n4|mac_n1|result~11_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \n4|mac_n1|result~12_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \n4|mac_n1|result~13_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \n4|mac_n1|result~14_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \n4|mac_n1|result~15_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \n4|mac_n1|result~16_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \n4|mac_n1|result~2_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~1\ : std_logic;
SIGNAL \n4|mac_n1|Add1~3\ : std_logic;
SIGNAL \n4|mac_n1|Add1~5\ : std_logic;
SIGNAL \n4|mac_n1|Add1~7\ : std_logic;
SIGNAL \n4|mac_n1|Add1~9\ : std_logic;
SIGNAL \n4|mac_n1|Add1~11\ : std_logic;
SIGNAL \n4|mac_n1|Add1~13\ : std_logic;
SIGNAL \n4|mac_n1|Add1~15\ : std_logic;
SIGNAL \n4|mac_n1|Add1~17\ : std_logic;
SIGNAL \n4|mac_n1|Add1~19\ : std_logic;
SIGNAL \n4|mac_n1|Add1~21\ : std_logic;
SIGNAL \n4|mac_n1|Add1~23\ : std_logic;
SIGNAL \n4|mac_n1|Add1~25\ : std_logic;
SIGNAL \n4|mac_n1|Add1~27\ : std_logic;
SIGNAL \n4|mac_n1|Add1~29\ : std_logic;
SIGNAL \n4|mac_n1|Add1~30_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \n4|mac_n1|rounds~0_combout\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \n4|mac_n1|rounds~1_combout\ : std_logic;
SIGNAL \n4|mac_n1|rounds~2_combout\ : std_logic;
SIGNAL \n4|mac_n1|round_overflow~0_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~31\ : std_logic;
SIGNAL \n4|mac_n1|Add1~32_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~10_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~12_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~6_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~8_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~18_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~14_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~16_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~20_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~18_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~19_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~0_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~2_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~4_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~17_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~28_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~24_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~22_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add1~26_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~20_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~21_combout\ : std_logic;
SIGNAL \n4|mac_n1|round_overflow~1_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[3]~3_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[4]~4_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[3]~1_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[4]~5_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[3]~6_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[3]~7_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[2]~8_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[2]~9_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[1]~10_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[1]~11_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[0]~12_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[0]~13_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-1]~14_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-1]~15_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-2]~16_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-2]~17_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-3]~18_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-3]~19_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-4]~20_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-4]~21_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-5]~22_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-5]~23_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-6]~24_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-6]~25_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-7]~26_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-7]~27_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-8]~28_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-8]~29_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-9]~30_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-9]~31_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-10]~32_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-10]~33_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-11]~0_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_mult[-11]~2_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add0~0_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add0~30_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~22_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-11]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~1\ : std_logic;
SIGNAL \n4|mac_n1|Add0~2_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~36_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-10]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~3\ : std_logic;
SIGNAL \n4|mac_n1|Add0~4_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~35_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-9]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~5\ : std_logic;
SIGNAL \n4|mac_n1|Add0~6_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~34_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-8]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~7\ : std_logic;
SIGNAL \n4|mac_n1|Add0~8_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~33_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-7]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~9\ : std_logic;
SIGNAL \n4|mac_n1|Add0~10_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~32_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-6]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~11\ : std_logic;
SIGNAL \n4|mac_n1|Add0~12_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~31_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-5]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~13\ : std_logic;
SIGNAL \n4|mac_n1|Add0~14_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~30_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-4]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~15\ : std_logic;
SIGNAL \n4|mac_n1|Add0~16_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~29_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-3]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~17\ : std_logic;
SIGNAL \n4|mac_n1|Add0~18_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~28_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-2]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~19\ : std_logic;
SIGNAL \n4|mac_n1|Add0~20_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~27_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[-1]~q\ : std_logic;
SIGNAL \n4|mac_n1|Add0~21\ : std_logic;
SIGNAL \n4|mac_n1|Add0~22_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~26_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add0~23\ : std_logic;
SIGNAL \n4|mac_n1|Add0~24_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~25_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add0~25\ : std_logic;
SIGNAL \n4|mac_n1|Add0~26_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~24_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add0~27\ : std_logic;
SIGNAL \n4|mac_n1|Add0~28_combout\ : std_logic;
SIGNAL \n4|mac_n1|result~23_combout\ : std_logic;
SIGNAL \n4|mac_n1|Add0~29\ : std_logic;
SIGNAL \n4|mac_n1|Add0~31\ : std_logic;
SIGNAL \n4|mac_n1|Add0~32_combout\ : std_logic;
SIGNAL \n4|mac_n1|r_data_out[4]~0_combout\ : std_logic;
SIGNAL \n4|Add1~1\ : std_logic;
SIGNAL \n4|Add1~3\ : std_logic;
SIGNAL \n4|Add1~5\ : std_logic;
SIGNAL \n4|Add1~7\ : std_logic;
SIGNAL \n4|Add1~9\ : std_logic;
SIGNAL \n4|Add1~11\ : std_logic;
SIGNAL \n4|Add1~13\ : std_logic;
SIGNAL \n4|Add1~15\ : std_logic;
SIGNAL \n4|Add1~17\ : std_logic;
SIGNAL \n4|Add1~19\ : std_logic;
SIGNAL \n4|Add1~21\ : std_logic;
SIGNAL \n4|Add1~23\ : std_logic;
SIGNAL \n4|Add1~25\ : std_logic;
SIGNAL \n4|Add1~27\ : std_logic;
SIGNAL \n4|Add1~29\ : std_logic;
SIGNAL \n4|Add1~30_combout\ : std_logic;
SIGNAL \n4|Add1~31\ : std_logic;
SIGNAL \n4|Add1~32_combout\ : std_logic;
SIGNAL \n4|Add1~0_combout\ : std_logic;
SIGNAL \n4|result~0_combout\ : std_logic;
SIGNAL \n4|Add1~14_combout\ : std_logic;
SIGNAL \n4|result~1_combout\ : std_logic;
SIGNAL \n4|r_relu_in[7]~feeder_combout\ : std_logic;
SIGNAL \n4|Add1~8_combout\ : std_logic;
SIGNAL \n4|result~4_combout\ : std_logic;
SIGNAL \n4|r_relu_in[4]~feeder_combout\ : std_logic;
SIGNAL \n4|Add1~10_combout\ : std_logic;
SIGNAL \n4|result~3_combout\ : std_logic;
SIGNAL \n4|Add1~12_combout\ : std_logic;
SIGNAL \n4|result~2_combout\ : std_logic;
SIGNAL \n4|r_relu_in[6]~feeder_combout\ : std_logic;
SIGNAL \n4|act_relu|LessThan0~0_combout\ : std_logic;
SIGNAL \n4|Add1~2_combout\ : std_logic;
SIGNAL \n4|result~7_combout\ : std_logic;
SIGNAL \n4|r_relu_in[1]~feeder_combout\ : std_logic;
SIGNAL \n4|Add1~6_combout\ : std_logic;
SIGNAL \n4|result~5_combout\ : std_logic;
SIGNAL \n4|r_relu_in[3]~feeder_combout\ : std_logic;
SIGNAL \n4|Add1~4_combout\ : std_logic;
SIGNAL \n4|result~6_combout\ : std_logic;
SIGNAL \n4|act_relu|LessThan0~1_combout\ : std_logic;
SIGNAL \n4|Add1~18_combout\ : std_logic;
SIGNAL \n4|result~9_combout\ : std_logic;
SIGNAL \n4|Add1~20_combout\ : std_logic;
SIGNAL \n4|result~10_combout\ : std_logic;
SIGNAL \n4|Add1~22_combout\ : std_logic;
SIGNAL \n4|result~11_combout\ : std_logic;
SIGNAL \n4|Add1~16_combout\ : std_logic;
SIGNAL \n4|result~8_combout\ : std_logic;
SIGNAL \n4|r_relu_in[8]~feeder_combout\ : std_logic;
SIGNAL \n4|act_relu|LessThan0~2_combout\ : std_logic;
SIGNAL \n4|Add1~28_combout\ : std_logic;
SIGNAL \n4|result~14_combout\ : std_logic;
SIGNAL \n4|r_relu_in[14]~feeder_combout\ : std_logic;
SIGNAL \n4|Add1~26_combout\ : std_logic;
SIGNAL \n4|result~13_combout\ : std_logic;
SIGNAL \n4|Add1~24_combout\ : std_logic;
SIGNAL \n4|result~12_combout\ : std_logic;
SIGNAL \n4|act_relu|LessThan0~3_combout\ : std_logic;
SIGNAL \n4|r_bias[15]~0_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out[5]~0_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out[5]~1_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~2_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~3_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~4_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~5_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~6_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~7_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~8_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~9_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~10_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~11_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~12_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~13_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~14_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~15_combout\ : std_logic;
SIGNAL \n4|act_relu|r_out~16_combout\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \n5|mac_n1|result~0_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~1_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~3_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \n5|mac_n1|result~4_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \n5|mac_n1|result~5_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \n5|mac_n1|result~6_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \n5|mac_n1|result~7_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \n5|mac_n1|result~8_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \n5|mac_n1|result~9_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \n5|mac_n1|result~10_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \n5|mac_n1|result~11_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \n5|mac_n1|result~12_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \n5|mac_n1|result~13_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \n5|mac_n1|result~14_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \n5|mac_n1|result~15_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \n5|mac_n1|result~16_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \n5|mac_n1|result~2_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~1\ : std_logic;
SIGNAL \n5|mac_n1|Add1~3\ : std_logic;
SIGNAL \n5|mac_n1|Add1~5\ : std_logic;
SIGNAL \n5|mac_n1|Add1~7\ : std_logic;
SIGNAL \n5|mac_n1|Add1~9\ : std_logic;
SIGNAL \n5|mac_n1|Add1~11\ : std_logic;
SIGNAL \n5|mac_n1|Add1~13\ : std_logic;
SIGNAL \n5|mac_n1|Add1~15\ : std_logic;
SIGNAL \n5|mac_n1|Add1~17\ : std_logic;
SIGNAL \n5|mac_n1|Add1~19\ : std_logic;
SIGNAL \n5|mac_n1|Add1~21\ : std_logic;
SIGNAL \n5|mac_n1|Add1~23\ : std_logic;
SIGNAL \n5|mac_n1|Add1~25\ : std_logic;
SIGNAL \n5|mac_n1|Add1~27\ : std_logic;
SIGNAL \n5|mac_n1|Add1~29\ : std_logic;
SIGNAL \n5|mac_n1|Add1~30_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \n5|mac_n1|rounds~1_combout\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \n5|mac_n1|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \n5|mac_n1|rounds~0_combout\ : std_logic;
SIGNAL \n5|mac_n1|rounds~2_combout\ : std_logic;
SIGNAL \n5|mac_n1|round_overflow~0_combout\ : std_logic;
SIGNAL \n5|mac_n1|overflowx~0_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~20_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~16_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~18_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~14_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~20_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~31\ : std_logic;
SIGNAL \n5|mac_n1|Add1~32_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~28_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~24_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~22_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~26_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~21_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~0_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~6_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~8_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~10_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~12_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~18_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~2_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add1~4_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~17_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~19_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~22_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[3]~3_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[4]~4_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[4]~5_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[3]~6_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[3]~1_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[3]~7_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[2]~8_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[2]~9_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[1]~10_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[1]~11_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[0]~12_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[0]~13_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-1]~14_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-1]~15_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-2]~16_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-2]~17_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-3]~18_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-3]~19_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-4]~20_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-4]~21_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-5]~22_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-5]~23_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-6]~24_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-6]~25_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-7]~26_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-7]~27_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-8]~28_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-8]~29_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-9]~30_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-9]~31_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-10]~32_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-10]~33_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-11]~0_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_mult[-11]~2_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add0~0_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add0~30_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~23_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-11]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~1\ : std_logic;
SIGNAL \n5|mac_n1|Add0~2_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~37_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-10]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~3\ : std_logic;
SIGNAL \n5|mac_n1|Add0~4_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~36_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-9]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~5\ : std_logic;
SIGNAL \n5|mac_n1|Add0~6_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~35_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-8]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~7\ : std_logic;
SIGNAL \n5|mac_n1|Add0~8_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~34_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-7]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~9\ : std_logic;
SIGNAL \n5|mac_n1|Add0~10_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~33_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-6]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~11\ : std_logic;
SIGNAL \n5|mac_n1|Add0~12_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~32_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-5]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~13\ : std_logic;
SIGNAL \n5|mac_n1|Add0~14_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~31_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-4]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~15\ : std_logic;
SIGNAL \n5|mac_n1|Add0~16_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~30_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-3]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~17\ : std_logic;
SIGNAL \n5|mac_n1|Add0~18_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~29_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-2]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~19\ : std_logic;
SIGNAL \n5|mac_n1|Add0~20_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~28_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[-1]~q\ : std_logic;
SIGNAL \n5|mac_n1|Add0~21\ : std_logic;
SIGNAL \n5|mac_n1|Add0~22_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~27_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add0~23\ : std_logic;
SIGNAL \n5|mac_n1|Add0~24_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~26_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add0~25\ : std_logic;
SIGNAL \n5|mac_n1|Add0~26_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~25_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add0~27\ : std_logic;
SIGNAL \n5|mac_n1|Add0~28_combout\ : std_logic;
SIGNAL \n5|mac_n1|result~24_combout\ : std_logic;
SIGNAL \n5|mac_n1|Add0~29\ : std_logic;
SIGNAL \n5|mac_n1|Add0~31\ : std_logic;
SIGNAL \n5|mac_n1|Add0~32_combout\ : std_logic;
SIGNAL \n5|mac_n1|r_data_out[4]~0_combout\ : std_logic;
SIGNAL \n5|Add1~1\ : std_logic;
SIGNAL \n5|Add1~3\ : std_logic;
SIGNAL \n5|Add1~5\ : std_logic;
SIGNAL \n5|Add1~7\ : std_logic;
SIGNAL \n5|Add1~9\ : std_logic;
SIGNAL \n5|Add1~11\ : std_logic;
SIGNAL \n5|Add1~13\ : std_logic;
SIGNAL \n5|Add1~15\ : std_logic;
SIGNAL \n5|Add1~17\ : std_logic;
SIGNAL \n5|Add1~19\ : std_logic;
SIGNAL \n5|Add1~21\ : std_logic;
SIGNAL \n5|Add1~23\ : std_logic;
SIGNAL \n5|Add1~25\ : std_logic;
SIGNAL \n5|Add1~27\ : std_logic;
SIGNAL \n5|Add1~29\ : std_logic;
SIGNAL \n5|Add1~31\ : std_logic;
SIGNAL \n5|Add1~32_combout\ : std_logic;
SIGNAL \n5|Add1~18_combout\ : std_logic;
SIGNAL \n5|Add1~30_combout\ : std_logic;
SIGNAL \n5|result~9_combout\ : std_logic;
SIGNAL \n5|r_relu_in[9]~feeder_combout\ : std_logic;
SIGNAL \n5|Add1~20_combout\ : std_logic;
SIGNAL \n5|result~10_combout\ : std_logic;
SIGNAL \n5|r_relu_in[10]~feeder_combout\ : std_logic;
SIGNAL \n5|Add1~22_combout\ : std_logic;
SIGNAL \n5|result~11_combout\ : std_logic;
SIGNAL \n5|Add1~16_combout\ : std_logic;
SIGNAL \n5|result~8_combout\ : std_logic;
SIGNAL \n5|r_relu_in[8]~feeder_combout\ : std_logic;
SIGNAL \n5|act_relu|LessThan0~2_combout\ : std_logic;
SIGNAL \n5|Add1~28_combout\ : std_logic;
SIGNAL \n5|result~14_combout\ : std_logic;
SIGNAL \n5|r_relu_in[14]~feeder_combout\ : std_logic;
SIGNAL \n5|Add1~26_combout\ : std_logic;
SIGNAL \n5|result~13_combout\ : std_logic;
SIGNAL \n5|Add1~24_combout\ : std_logic;
SIGNAL \n5|result~12_combout\ : std_logic;
SIGNAL \n5|r_relu_in[12]~feeder_combout\ : std_logic;
SIGNAL \n5|act_relu|LessThan0~3_combout\ : std_logic;
SIGNAL \n5|Add1~14_combout\ : std_logic;
SIGNAL \n5|result~1_combout\ : std_logic;
SIGNAL \n5|Add1~12_combout\ : std_logic;
SIGNAL \n5|result~2_combout\ : std_logic;
SIGNAL \n5|r_relu_in[6]~feeder_combout\ : std_logic;
SIGNAL \n5|Add1~10_combout\ : std_logic;
SIGNAL \n5|result~3_combout\ : std_logic;
SIGNAL \n5|Add1~8_combout\ : std_logic;
SIGNAL \n5|result~4_combout\ : std_logic;
SIGNAL \n5|r_relu_in[4]~feeder_combout\ : std_logic;
SIGNAL \n5|act_relu|LessThan0~0_combout\ : std_logic;
SIGNAL \n5|Add1~6_combout\ : std_logic;
SIGNAL \n5|result~5_combout\ : std_logic;
SIGNAL \n5|r_relu_in[3]~feeder_combout\ : std_logic;
SIGNAL \n5|Add1~2_combout\ : std_logic;
SIGNAL \n5|result~7_combout\ : std_logic;
SIGNAL \n5|r_relu_in[1]~feeder_combout\ : std_logic;
SIGNAL \n5|Add1~4_combout\ : std_logic;
SIGNAL \n5|result~6_combout\ : std_logic;
SIGNAL \n5|Add1~0_combout\ : std_logic;
SIGNAL \n5|result~0_combout\ : std_logic;
SIGNAL \n5|act_relu|LessThan0~1_combout\ : std_logic;
SIGNAL \n5|r_bias[15]~0_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out[8]~0_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out[8]~1_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~2_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~3_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~4_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~5_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~6_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~7_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~8_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~9_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~10_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~11_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~12_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~13_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~14_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~15_combout\ : std_logic;
SIGNAL \n5|act_relu|r_out~16_combout\ : std_logic;
SIGNAL \n1|r_relu_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n0|r_sinapse_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \n0|act_relu|r_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n1|act_relu|r_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n4|act_relu|r_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n3|act_relu|r_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n2|r_bias\ : std_logic_vector(15 DOWNTO 0);
SIGNAL r_sinapse : std_logic_vector(2 DOWNTO 0);
SIGNAL \n2|act_relu|r_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n5|act_relu|r_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n0|r_relu_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n2|r_relu_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n3|r_relu_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n4|r_relu_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n5|r_relu_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n0|r_bias\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n1|r_bias\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n0|mac_n1|r_data_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \n3|r_bias\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n4|r_bias\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n5|r_bias\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \n1|mac_n1|r_data_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \n2|mac_n1|r_data_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \n3|mac_n1|r_data_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \n4|mac_n1|r_data_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \n5|mac_n1|r_data_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \n0|r_addr\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_i_rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_i_rst~input_o\ : std_logic;
SIGNAL \n0|ALT_INV_r_sm.s_get_weight~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_i_clk <= i_clk;
ww_i_rst <= i_rst;
ww_i_enable <= i_enable;
ww_i_fxp <= i_fxp;
o_mac_done <= ww_o_mac_done;
o_done <= ww_o_done;
o_fxp_n0 <= ww_o_fxp_n0;
o_fxp_n1 <= ww_o_fxp_n1;
o_fxp_n2 <= ww_o_fxp_n2;
o_fxp_n3 <= ww_o_fxp_n3;
o_fxp_n4 <= ww_o_fxp_n4;
o_fxp_n5 <= ww_o_fxp_n5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\n0|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\n0|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~3\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~2\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~1\ & \n0|mac_n1|Mult0|auto_generated|mac_mult1~0\);

\n0|mac_n1|Mult0|auto_generated|mac_out2~0\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\n0|mac_n1|Mult0|auto_generated|mac_out2~1\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\n0|mac_n1|Mult0|auto_generated|mac_out2~2\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\n0|mac_n1|Mult0|auto_generated|mac_out2~3\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\n0|mac_n1|Mult0|auto_generated|mac_out2~dataout\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\n1|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\n1|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~3\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~2\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~1\ & \n1|mac_n1|Mult0|auto_generated|mac_mult1~0\);

\n1|mac_n1|Mult0|auto_generated|mac_out2~0\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\n1|mac_n1|Mult0|auto_generated|mac_out2~1\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\n1|mac_n1|Mult0|auto_generated|mac_out2~2\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\n1|mac_n1|Mult0|auto_generated|mac_out2~3\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\n1|mac_n1|Mult0|auto_generated|mac_out2~dataout\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\n2|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\n2|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~3\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~2\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~1\ & \n2|mac_n1|Mult0|auto_generated|mac_mult1~0\);

\n2|mac_n1|Mult0|auto_generated|mac_out2~0\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\n2|mac_n1|Mult0|auto_generated|mac_out2~1\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\n2|mac_n1|Mult0|auto_generated|mac_out2~2\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\n2|mac_n1|Mult0|auto_generated|mac_out2~3\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\n2|mac_n1|Mult0|auto_generated|mac_out2~dataout\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\n3|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\n3|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~3\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~2\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~1\ & \n3|mac_n1|Mult0|auto_generated|mac_mult1~0\);

\n3|mac_n1|Mult0|auto_generated|mac_out2~0\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\n3|mac_n1|Mult0|auto_generated|mac_out2~1\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\n3|mac_n1|Mult0|auto_generated|mac_out2~2\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\n3|mac_n1|Mult0|auto_generated|mac_out2~3\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\n3|mac_n1|Mult0|auto_generated|mac_out2~dataout\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\n4|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\n4|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~3\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~2\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~1\ & \n4|mac_n1|Mult0|auto_generated|mac_mult1~0\);

\n4|mac_n1|Mult0|auto_generated|mac_out2~0\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\n4|mac_n1|Mult0|auto_generated|mac_out2~1\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\n4|mac_n1|Mult0|auto_generated|mac_out2~2\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\n4|mac_n1|Mult0|auto_generated|mac_out2~3\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\n4|mac_n1|Mult0|auto_generated|mac_out2~dataout\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\n5|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\n5|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~3\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~2\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~1\ & \n5|mac_n1|Mult0|auto_generated|mac_mult1~0\);

\n5|mac_n1|Mult0|auto_generated|mac_out2~0\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\n5|mac_n1|Mult0|auto_generated|mac_out2~1\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\n5|mac_n1|Mult0|auto_generated|mac_out2~2\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\n5|mac_n1|Mult0|auto_generated|mac_out2~3\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\n5|mac_n1|Mult0|auto_generated|mac_out2~dataout\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ & 
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ & 
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ & 
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ & \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ & 
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0~portadataout\ & gnd & gnd);

\n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\i_fxp[15]~input_o\ & \i_fxp[14]~input_o\ & \i_fxp[13]~input_o\ & \i_fxp[12]~input_o\ & \i_fxp[11]~input_o\ & \i_fxp[10]~input_o\ & \i_fxp[9]~input_o\ & \i_fxp[8]~input_o\ & \i_fxp[7]~input_o\ & 
\i_fxp[6]~input_o\ & \i_fxp[5]~input_o\ & \i_fxp[4]~input_o\ & \i_fxp[3]~input_o\ & \i_fxp[2]~input_o\ & \i_fxp[1]~input_o\ & \i_fxp[0]~input_o\ & gnd & gnd);

\n0|mac_n1|Mult0|auto_generated|mac_mult1~0\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~1\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~2\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~3\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\n0|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ & 
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ & 
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ & 
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ & \n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ & 
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ & gnd & gnd);

\n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\i_fxp[15]~input_o\ & \i_fxp[14]~input_o\ & \i_fxp[13]~input_o\ & \i_fxp[12]~input_o\ & \i_fxp[11]~input_o\ & \i_fxp[10]~input_o\ & \i_fxp[9]~input_o\ & \i_fxp[8]~input_o\ & \i_fxp[7]~input_o\ & 
\i_fxp[6]~input_o\ & \i_fxp[5]~input_o\ & \i_fxp[4]~input_o\ & \i_fxp[3]~input_o\ & \i_fxp[2]~input_o\ & \i_fxp[1]~input_o\ & \i_fxp[0]~input_o\ & gnd & gnd);

\n1|mac_n1|Mult0|auto_generated|mac_mult1~0\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~1\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~2\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~3\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\n1|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ & 
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ & 
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ & 
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4~portadataout\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ & \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ & 
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ & gnd & gnd);

\n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\i_fxp[15]~input_o\ & \i_fxp[14]~input_o\ & \i_fxp[13]~input_o\ & \i_fxp[12]~input_o\ & \i_fxp[11]~input_o\ & \i_fxp[10]~input_o\ & \i_fxp[9]~input_o\ & \i_fxp[8]~input_o\ & \i_fxp[7]~input_o\ & 
\i_fxp[6]~input_o\ & \i_fxp[5]~input_o\ & \i_fxp[4]~input_o\ & \i_fxp[3]~input_o\ & \i_fxp[2]~input_o\ & \i_fxp[1]~input_o\ & \i_fxp[0]~input_o\ & gnd & gnd);

\n2|mac_n1|Mult0|auto_generated|mac_mult1~0\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~1\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~2\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~3\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\n2|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ & 
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ & 
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ & 
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ & \n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ & 
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ & gnd & gnd);

\n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\i_fxp[15]~input_o\ & \i_fxp[14]~input_o\ & \i_fxp[13]~input_o\ & \i_fxp[12]~input_o\ & \i_fxp[11]~input_o\ & \i_fxp[10]~input_o\ & \i_fxp[9]~input_o\ & \i_fxp[8]~input_o\ & \i_fxp[7]~input_o\ & 
\i_fxp[6]~input_o\ & \i_fxp[5]~input_o\ & \i_fxp[4]~input_o\ & \i_fxp[3]~input_o\ & \i_fxp[2]~input_o\ & \i_fxp[1]~input_o\ & \i_fxp[0]~input_o\ & gnd & gnd);

\n3|mac_n1|Mult0|auto_generated|mac_mult1~0\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~1\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~2\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~3\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\n3|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ & 
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ & 
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8~portadataout\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ & 
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ & \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ & 
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ & gnd & gnd);

\n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\i_fxp[15]~input_o\ & \i_fxp[14]~input_o\ & \i_fxp[13]~input_o\ & \i_fxp[12]~input_o\ & \i_fxp[11]~input_o\ & \i_fxp[10]~input_o\ & \i_fxp[9]~input_o\ & \i_fxp[8]~input_o\ & \i_fxp[7]~input_o\ & 
\i_fxp[6]~input_o\ & \i_fxp[5]~input_o\ & \i_fxp[4]~input_o\ & \i_fxp[3]~input_o\ & \i_fxp[2]~input_o\ & \i_fxp[1]~input_o\ & \i_fxp[0]~input_o\ & gnd & gnd);

\n4|mac_n1|Mult0|auto_generated|mac_mult1~0\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~1\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~2\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~3\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\n4|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ & 
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ & 
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ & 
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ & \n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ & 
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ & gnd & gnd);

\n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\i_fxp[15]~input_o\ & \i_fxp[14]~input_o\ & \i_fxp[13]~input_o\ & \i_fxp[12]~input_o\ & \i_fxp[11]~input_o\ & \i_fxp[10]~input_o\ & \i_fxp[9]~input_o\ & \i_fxp[8]~input_o\ & \i_fxp[7]~input_o\ & 
\i_fxp[6]~input_o\ & \i_fxp[5]~input_o\ & \i_fxp[4]~input_o\ & \i_fxp[3]~input_o\ & \i_fxp[2]~input_o\ & \i_fxp[1]~input_o\ & \i_fxp[0]~input_o\ & gnd & gnd);

\n5|mac_n1|Mult0|auto_generated|mac_mult1~0\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~1\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~2\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~3\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~dataout\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\n5|mac_n1|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\n0|r_addr\(4) & \n0|r_addr\(3) & \n0|r_addr\(2) & \n0|r_addr\(1) & \n0|r_addr\(0));

\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\n1|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(32);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(33);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(34);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ <= \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(35);

\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\n0|r_addr\(4) & \n0|r_addr\(3) & \n0|r_addr\(2) & \n0|r_addr\(1) & \n0|r_addr\(0));

\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(4);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(5);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(6);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(7);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(8);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(9);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(10);
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(11);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(12);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(13);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(14);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(15);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(16);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(17);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(18);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(19);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(20);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(21);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(22);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(23);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(24);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(25);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(26);
\n3|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(27);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(28);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(29);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(30);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(31);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(32);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(33);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(34);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ <= \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(35);

\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\n0|r_addr\(4) & \n0|r_addr\(3) & \n0|r_addr\(2) & \n0|r_addr\(1) & \n0|r_addr\(0));

\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a1\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a2\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a3\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a5\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a6\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a7\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a9\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a10\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(18);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a11\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(19);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a12\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(20);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a13\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(21);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a14\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(22);
\n5|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a15\ <= \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(23);

\i_rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i_rst~input_o\);

\i_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i_clk~input_o\);
\ALT_INV_i_rst~inputclkctrl_outclk\ <= NOT \i_rst~inputclkctrl_outclk\;
\ALT_INV_i_rst~input_o\ <= NOT \i_rst~input_o\;
\n0|ALT_INV_r_sm.s_get_weight~q\ <= NOT \n0|r_sm.s_get_weight~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X115_Y33_N2
\o_mac_done~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_mac_done~q\,
	devoe => ww_devoe,
	o => \o_mac_done~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\o_done~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \r_done~q\,
	devoe => ww_devoe,
	o => \o_done~output_o\);

-- Location: IOOBUF_X115_Y27_N9
\o_fxp_n0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(0),
	devoe => ww_devoe,
	o => \o_fxp_n0[0]~output_o\);

-- Location: IOOBUF_X115_Y26_N23
\o_fxp_n0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(1),
	devoe => ww_devoe,
	o => \o_fxp_n0[1]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\o_fxp_n0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(2),
	devoe => ww_devoe,
	o => \o_fxp_n0[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\o_fxp_n0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(3),
	devoe => ww_devoe,
	o => \o_fxp_n0[3]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\o_fxp_n0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(4),
	devoe => ww_devoe,
	o => \o_fxp_n0[4]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\o_fxp_n0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(5),
	devoe => ww_devoe,
	o => \o_fxp_n0[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N2
\o_fxp_n0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(6),
	devoe => ww_devoe,
	o => \o_fxp_n0[6]~output_o\);

-- Location: IOOBUF_X115_Y32_N2
\o_fxp_n0[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(7),
	devoe => ww_devoe,
	o => \o_fxp_n0[7]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\o_fxp_n0[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(8),
	devoe => ww_devoe,
	o => \o_fxp_n0[8]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\o_fxp_n0[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(9),
	devoe => ww_devoe,
	o => \o_fxp_n0[9]~output_o\);

-- Location: IOOBUF_X115_Y26_N16
\o_fxp_n0[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(10),
	devoe => ww_devoe,
	o => \o_fxp_n0[10]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\o_fxp_n0[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(11),
	devoe => ww_devoe,
	o => \o_fxp_n0[11]~output_o\);

-- Location: IOOBUF_X115_Y29_N9
\o_fxp_n0[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(12),
	devoe => ww_devoe,
	o => \o_fxp_n0[12]~output_o\);

-- Location: IOOBUF_X115_Y27_N2
\o_fxp_n0[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(13),
	devoe => ww_devoe,
	o => \o_fxp_n0[13]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\o_fxp_n0[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n0|act_relu|r_out\(14),
	devoe => ww_devoe,
	o => \o_fxp_n0[14]~output_o\);

-- Location: IOOBUF_X105_Y73_N2
\o_fxp_n0[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_fxp_n0[15]~output_o\);

-- Location: IOOBUF_X115_Y17_N2
\o_fxp_n1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(0),
	devoe => ww_devoe,
	o => \o_fxp_n1[0]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\o_fxp_n1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(1),
	devoe => ww_devoe,
	o => \o_fxp_n1[1]~output_o\);

-- Location: IOOBUF_X115_Y22_N16
\o_fxp_n1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(2),
	devoe => ww_devoe,
	o => \o_fxp_n1[2]~output_o\);

-- Location: IOOBUF_X115_Y22_N23
\o_fxp_n1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(3),
	devoe => ww_devoe,
	o => \o_fxp_n1[3]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\o_fxp_n1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(4),
	devoe => ww_devoe,
	o => \o_fxp_n1[4]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\o_fxp_n1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(5),
	devoe => ww_devoe,
	o => \o_fxp_n1[5]~output_o\);

-- Location: IOOBUF_X115_Y23_N9
\o_fxp_n1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(6),
	devoe => ww_devoe,
	o => \o_fxp_n1[6]~output_o\);

-- Location: IOOBUF_X115_Y24_N9
\o_fxp_n1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(7),
	devoe => ww_devoe,
	o => \o_fxp_n1[7]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\o_fxp_n1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(8),
	devoe => ww_devoe,
	o => \o_fxp_n1[8]~output_o\);

-- Location: IOOBUF_X115_Y23_N2
\o_fxp_n1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(9),
	devoe => ww_devoe,
	o => \o_fxp_n1[9]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\o_fxp_n1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(10),
	devoe => ww_devoe,
	o => \o_fxp_n1[10]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\o_fxp_n1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(11),
	devoe => ww_devoe,
	o => \o_fxp_n1[11]~output_o\);

-- Location: IOOBUF_X115_Y24_N2
\o_fxp_n1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(12),
	devoe => ww_devoe,
	o => \o_fxp_n1[12]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\o_fxp_n1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(13),
	devoe => ww_devoe,
	o => \o_fxp_n1[13]~output_o\);

-- Location: IOOBUF_X115_Y18_N9
\o_fxp_n1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n1|act_relu|r_out\(14),
	devoe => ww_devoe,
	o => \o_fxp_n1[14]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\o_fxp_n1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_fxp_n1[15]~output_o\);

-- Location: IOOBUF_X83_Y0_N9
\o_fxp_n2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(0),
	devoe => ww_devoe,
	o => \o_fxp_n2[0]~output_o\);

-- Location: IOOBUF_X96_Y0_N16
\o_fxp_n2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(1),
	devoe => ww_devoe,
	o => \o_fxp_n2[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\o_fxp_n2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(2),
	devoe => ww_devoe,
	o => \o_fxp_n2[2]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\o_fxp_n2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(3),
	devoe => ww_devoe,
	o => \o_fxp_n2[3]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\o_fxp_n2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(4),
	devoe => ww_devoe,
	o => \o_fxp_n2[4]~output_o\);

-- Location: IOOBUF_X96_Y0_N23
\o_fxp_n2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(5),
	devoe => ww_devoe,
	o => \o_fxp_n2[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\o_fxp_n2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(6),
	devoe => ww_devoe,
	o => \o_fxp_n2[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\o_fxp_n2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(7),
	devoe => ww_devoe,
	o => \o_fxp_n2[7]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\o_fxp_n2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(8),
	devoe => ww_devoe,
	o => \o_fxp_n2[8]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\o_fxp_n2[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(9),
	devoe => ww_devoe,
	o => \o_fxp_n2[9]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\o_fxp_n2[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(10),
	devoe => ww_devoe,
	o => \o_fxp_n2[10]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\o_fxp_n2[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(11),
	devoe => ww_devoe,
	o => \o_fxp_n2[11]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\o_fxp_n2[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(12),
	devoe => ww_devoe,
	o => \o_fxp_n2[12]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\o_fxp_n2[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(13),
	devoe => ww_devoe,
	o => \o_fxp_n2[13]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\o_fxp_n2[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n2|act_relu|r_out\(14),
	devoe => ww_devoe,
	o => \o_fxp_n2[14]~output_o\);

-- Location: IOOBUF_X13_Y73_N9
\o_fxp_n2[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_fxp_n2[15]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\o_fxp_n3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(0),
	devoe => ww_devoe,
	o => \o_fxp_n3[0]~output_o\);

-- Location: IOOBUF_X89_Y0_N9
\o_fxp_n3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(1),
	devoe => ww_devoe,
	o => \o_fxp_n3[1]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\o_fxp_n3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(2),
	devoe => ww_devoe,
	o => \o_fxp_n3[2]~output_o\);

-- Location: IOOBUF_X91_Y0_N16
\o_fxp_n3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(3),
	devoe => ww_devoe,
	o => \o_fxp_n3[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\o_fxp_n3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(4),
	devoe => ww_devoe,
	o => \o_fxp_n3[4]~output_o\);

-- Location: IOOBUF_X91_Y0_N23
\o_fxp_n3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(5),
	devoe => ww_devoe,
	o => \o_fxp_n3[5]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\o_fxp_n3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(6),
	devoe => ww_devoe,
	o => \o_fxp_n3[6]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\o_fxp_n3[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(7),
	devoe => ww_devoe,
	o => \o_fxp_n3[7]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\o_fxp_n3[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(8),
	devoe => ww_devoe,
	o => \o_fxp_n3[8]~output_o\);

-- Location: IOOBUF_X85_Y0_N16
\o_fxp_n3[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(9),
	devoe => ww_devoe,
	o => \o_fxp_n3[9]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\o_fxp_n3[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(10),
	devoe => ww_devoe,
	o => \o_fxp_n3[10]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\o_fxp_n3[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(11),
	devoe => ww_devoe,
	o => \o_fxp_n3[11]~output_o\);

-- Location: IOOBUF_X94_Y0_N9
\o_fxp_n3[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(12),
	devoe => ww_devoe,
	o => \o_fxp_n3[12]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\o_fxp_n3[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(13),
	devoe => ww_devoe,
	o => \o_fxp_n3[13]~output_o\);

-- Location: IOOBUF_X85_Y0_N2
\o_fxp_n3[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n3|act_relu|r_out\(14),
	devoe => ww_devoe,
	o => \o_fxp_n3[14]~output_o\);

-- Location: IOOBUF_X113_Y73_N2
\o_fxp_n3[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_fxp_n3[15]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\o_fxp_n4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(0),
	devoe => ww_devoe,
	o => \o_fxp_n4[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\o_fxp_n4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(1),
	devoe => ww_devoe,
	o => \o_fxp_n4[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\o_fxp_n4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(2),
	devoe => ww_devoe,
	o => \o_fxp_n4[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\o_fxp_n4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(3),
	devoe => ww_devoe,
	o => \o_fxp_n4[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\o_fxp_n4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(4),
	devoe => ww_devoe,
	o => \o_fxp_n4[4]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\o_fxp_n4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(5),
	devoe => ww_devoe,
	o => \o_fxp_n4[5]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\o_fxp_n4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(6),
	devoe => ww_devoe,
	o => \o_fxp_n4[6]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\o_fxp_n4[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(7),
	devoe => ww_devoe,
	o => \o_fxp_n4[7]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\o_fxp_n4[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(8),
	devoe => ww_devoe,
	o => \o_fxp_n4[8]~output_o\);

-- Location: IOOBUF_X96_Y0_N9
\o_fxp_n4[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(9),
	devoe => ww_devoe,
	o => \o_fxp_n4[9]~output_o\);

-- Location: IOOBUF_X100_Y0_N23
\o_fxp_n4[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(10),
	devoe => ww_devoe,
	o => \o_fxp_n4[10]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\o_fxp_n4[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(11),
	devoe => ww_devoe,
	o => \o_fxp_n4[11]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\o_fxp_n4[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(12),
	devoe => ww_devoe,
	o => \o_fxp_n4[12]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\o_fxp_n4[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(13),
	devoe => ww_devoe,
	o => \o_fxp_n4[13]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\o_fxp_n4[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n4|act_relu|r_out\(14),
	devoe => ww_devoe,
	o => \o_fxp_n4[14]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\o_fxp_n4[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_fxp_n4[15]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\o_fxp_n5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(0),
	devoe => ww_devoe,
	o => \o_fxp_n5[0]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\o_fxp_n5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(1),
	devoe => ww_devoe,
	o => \o_fxp_n5[1]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\o_fxp_n5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(2),
	devoe => ww_devoe,
	o => \o_fxp_n5[2]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\o_fxp_n5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(3),
	devoe => ww_devoe,
	o => \o_fxp_n5[3]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\o_fxp_n5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(4),
	devoe => ww_devoe,
	o => \o_fxp_n5[4]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\o_fxp_n5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(5),
	devoe => ww_devoe,
	o => \o_fxp_n5[5]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\o_fxp_n5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(6),
	devoe => ww_devoe,
	o => \o_fxp_n5[6]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\o_fxp_n5[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(7),
	devoe => ww_devoe,
	o => \o_fxp_n5[7]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\o_fxp_n5[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(8),
	devoe => ww_devoe,
	o => \o_fxp_n5[8]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\o_fxp_n5[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(9),
	devoe => ww_devoe,
	o => \o_fxp_n5[9]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\o_fxp_n5[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(10),
	devoe => ww_devoe,
	o => \o_fxp_n5[10]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\o_fxp_n5[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(11),
	devoe => ww_devoe,
	o => \o_fxp_n5[11]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\o_fxp_n5[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(12),
	devoe => ww_devoe,
	o => \o_fxp_n5[12]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\o_fxp_n5[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(13),
	devoe => ww_devoe,
	o => \o_fxp_n5[13]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\o_fxp_n5[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n5|act_relu|r_out\(14),
	devoe => ww_devoe,
	o => \o_fxp_n5[14]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\o_fxp_n5[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_fxp_n5[15]~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\i_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_clk,
	o => \i_clk~input_o\);

-- Location: CLKCTRL_G2
\i_clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X81_Y30_N0
\n0|r_sinapse_count[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[0]~32_combout\ = \n0|r_sinapse_count\(0) $ (VCC)
-- \n0|r_sinapse_count[0]~33\ = CARRY(\n0|r_sinapse_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(0),
	datad => VCC,
	combout => \n0|r_sinapse_count[0]~32_combout\,
	cout => \n0|r_sinapse_count[0]~33\);

-- Location: LCCOMB_X83_Y29_N16
\n0|r_sm.s_wait_relu~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sm.s_wait_relu~feeder_combout\ = \n0|r_sm.s_relu~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_sm.s_relu~q\,
	combout => \n0|r_sm.s_wait_relu~feeder_combout\);

-- Location: IOIBUF_X115_Y37_N8
\i_enable~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_enable,
	o => \i_enable~input_o\);

-- Location: LCCOMB_X105_Y33_N12
\Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector13~0_combout\ = (\r_sm.s_sinapse~q\ & (!r_sinapse(0))) # (!\r_sm.s_sinapse~q\ & (r_sinapse(0) & !\r_sm.s_clear~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r_sm.s_sinapse~q\,
	datac => r_sinapse(0),
	datad => \r_sm.s_clear~q\,
	combout => \Selector13~0_combout\);

-- Location: FF_X105_Y33_N13
\r_sinapse[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_sinapse(0));

-- Location: LCCOMB_X105_Y33_N20
\Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector12~0_combout\ = (\r_sm.s_sinapse~q\ & (r_sinapse(0) $ ((r_sinapse(1))))) # (!\r_sm.s_sinapse~q\ & (((r_sinapse(1) & !\r_sm.s_clear~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_sinapse(0),
	datab => \r_sm.s_sinapse~q\,
	datac => r_sinapse(1),
	datad => \r_sm.s_clear~q\,
	combout => \Selector12~0_combout\);

-- Location: FF_X105_Y33_N21
\r_sinapse[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \Selector12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_sinapse(1));

-- Location: LCCOMB_X105_Y33_N6
\Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~0_combout\ = (\r_sm.s_sinapse~q\ & (r_sinapse(2) $ (((r_sinapse(0) & r_sinapse(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => r_sinapse(0),
	datab => r_sinapse(2),
	datac => r_sinapse(1),
	datad => \r_sm.s_sinapse~q\,
	combout => \Selector11~0_combout\);

-- Location: LCCOMB_X105_Y33_N18
\Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector11~1_combout\ = (\Selector11~0_combout\) # ((!\r_sm.s_sinapse~q\ & (r_sinapse(2) & !\r_sm.s_clear~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Selector11~0_combout\,
	datab => \r_sm.s_sinapse~q\,
	datac => r_sinapse(2),
	datad => \r_sm.s_clear~q\,
	combout => \Selector11~1_combout\);

-- Location: FF_X105_Y33_N19
\r_sinapse[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \Selector11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_sinapse(2));

-- Location: LCCOMB_X105_Y33_N28
\r_sm~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_sm~8_combout\ = (\r_sm.s_wait_sinapse~q\ & (r_sinapse(1) & (\n0|mac_n1|o_done~q\ & r_sinapse(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_sm.s_wait_sinapse~q\,
	datab => r_sinapse(1),
	datac => \n0|mac_n1|o_done~q\,
	datad => r_sinapse(2),
	combout => \r_sm~8_combout\);

-- Location: FF_X105_Y33_N29
\r_sm.s_clear\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \r_sm~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_sm.s_clear~q\);

-- Location: LCCOMB_X105_Y33_N10
\Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = (!\r_sm.s_clear~q\ & ((\i_enable~input_o\) # (\r_sm.s_idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_enable~input_o\,
	datac => \r_sm.s_idle~q\,
	datad => \r_sm.s_clear~q\,
	combout => \Selector1~0_combout\);

-- Location: FF_X105_Y33_N11
\r_sm.s_idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_sm.s_idle~q\);

-- Location: LCCOMB_X105_Y33_N24
\Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = (\r_sm.s_get_data~q\) # ((!\r_sm.s_idle~q\ & \i_enable~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_sm.s_idle~q\,
	datab => \i_enable~input_o\,
	datac => \r_sm.s_get_data~q\,
	combout => \Selector2~0_combout\);

-- Location: FF_X105_Y33_N25
\r_sm.s_sinapse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_sm.s_sinapse~q\);

-- Location: LCCOMB_X105_Y33_N14
\Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector5~0_combout\ = (\r_sm.s_sinapse~q\) # ((\r_enable_n0~q\ & !\r_sm.s_clear~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \r_sm.s_sinapse~q\,
	datac => \r_enable_n0~q\,
	datad => \r_sm.s_clear~q\,
	combout => \Selector5~0_combout\);

-- Location: FF_X105_Y33_N15
r_enable_n0 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_enable_n0~q\);

-- Location: FF_X83_Y29_N17
\n0|r_sm.s_wait_relu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sm.s_wait_relu~feeder_combout\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sm.s_wait_relu~q\);

-- Location: LCCOMB_X83_Y29_N6
\n0|r_sm.s_clear~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sm.s_clear~feeder_combout\ = \n0|r_sm.s_wait_relu~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_sm.s_wait_relu~q\,
	combout => \n0|r_sm.s_clear~feeder_combout\);

-- Location: FF_X83_Y29_N7
\n0|r_sm.s_clear\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sm.s_clear~feeder_combout\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sm.s_clear~q\);

-- Location: LCCOMB_X80_Y30_N6
\n0|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector34~0_combout\ = (\n0|r_sinapse_count\(0) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|r_sinapse_count\(0),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector34~0_combout\);

-- Location: LCCOMB_X83_Y29_N2
\n0|r_sm.s_idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sm.s_idle~0_combout\ = !\n0|r_sm.s_clear~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|r_sm.s_idle~0_combout\);

-- Location: FF_X83_Y29_N3
\n0|r_sm.s_idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sm.s_idle~0_combout\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sm.s_idle~q\);

-- Location: LCCOMB_X83_Y29_N28
\n0|r_sm.s_wait_weight~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sm.s_wait_weight~feeder_combout\ = \n0|r_sm.s_get_weight~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_sm.s_get_weight~q\,
	combout => \n0|r_sm.s_wait_weight~feeder_combout\);

-- Location: FF_X83_Y29_N29
\n0|r_sm.s_wait_weight\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sm.s_wait_weight~feeder_combout\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sm.s_wait_weight~q\);

-- Location: LCCOMB_X83_Y29_N22
\n0|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector2~0_combout\ = (\n0|r_sm.s_wait_weight~q\) # ((\n0|r_sm.s_mac_result~q\ & !\n0|mac_n1|o_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sm.s_mac_result~q\,
	datac => \n0|mac_n1|o_done~q\,
	datad => \n0|r_sm.s_wait_weight~q\,
	combout => \n0|Selector2~0_combout\);

-- Location: FF_X83_Y29_N23
\n0|r_sm.s_mac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|Selector2~0_combout\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sm.s_mac~q\);

-- Location: FF_X83_Y29_N13
\n0|r_sm.s_wait_mac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_sm.s_mac~q\,
	sload => VCC,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sm.s_wait_mac~q\);

-- Location: FF_X83_Y29_N19
\n0|r_sm.s_mac_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_sm.s_wait_mac~q\,
	sload => VCC,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sm.s_mac_result~q\);

-- Location: LCCOMB_X83_Y29_N0
\n0|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector1~0_combout\ = ((\n0|LessThan0~9_combout\ & (\n0|mac_n1|o_done~q\ & \n0|r_sm.s_mac_result~q\))) # (!\n0|r_sm.s_idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|LessThan0~9_combout\,
	datab => \n0|r_sm.s_idle~q\,
	datac => \n0|mac_n1|o_done~q\,
	datad => \n0|r_sm.s_mac_result~q\,
	combout => \n0|Selector1~0_combout\);

-- Location: FF_X83_Y29_N1
\n0|r_sm.s_get_weight\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|Selector1~0_combout\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sm.s_get_weight~q\);

-- Location: FF_X81_Y30_N1
\n0|r_sinapse_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[0]~32_combout\,
	asdata => \n0|Selector34~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(0));

-- Location: LCCOMB_X81_Y30_N2
\n0|r_sinapse_count[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[1]~34_combout\ = (\n0|r_sinapse_count\(1) & (!\n0|r_sinapse_count[0]~33\)) # (!\n0|r_sinapse_count\(1) & ((\n0|r_sinapse_count[0]~33\) # (GND)))
-- \n0|r_sinapse_count[1]~35\ = CARRY((!\n0|r_sinapse_count[0]~33\) # (!\n0|r_sinapse_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(1),
	datad => VCC,
	cin => \n0|r_sinapse_count[0]~33\,
	combout => \n0|r_sinapse_count[1]~34_combout\,
	cout => \n0|r_sinapse_count[1]~35\);

-- Location: LCCOMB_X80_Y30_N10
\n0|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector33~0_combout\ = (\n0|r_sinapse_count\(1) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(1),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector33~0_combout\);

-- Location: FF_X81_Y30_N3
\n0|r_sinapse_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[1]~34_combout\,
	asdata => \n0|Selector33~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(1));

-- Location: LCCOMB_X81_Y30_N4
\n0|r_sinapse_count[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[2]~36_combout\ = (\n0|r_sinapse_count\(2) & (\n0|r_sinapse_count[1]~35\ $ (GND))) # (!\n0|r_sinapse_count\(2) & (!\n0|r_sinapse_count[1]~35\ & VCC))
-- \n0|r_sinapse_count[2]~37\ = CARRY((\n0|r_sinapse_count\(2) & !\n0|r_sinapse_count[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(2),
	datad => VCC,
	cin => \n0|r_sinapse_count[1]~35\,
	combout => \n0|r_sinapse_count[2]~36_combout\,
	cout => \n0|r_sinapse_count[2]~37\);

-- Location: LCCOMB_X80_Y30_N4
\n0|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector32~0_combout\ = (\n0|r_sinapse_count\(2) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(2),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector32~0_combout\);

-- Location: FF_X81_Y30_N5
\n0|r_sinapse_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[2]~36_combout\,
	asdata => \n0|Selector32~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(2));

-- Location: LCCOMB_X81_Y30_N6
\n0|r_sinapse_count[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[3]~38_combout\ = (\n0|r_sinapse_count\(3) & (!\n0|r_sinapse_count[2]~37\)) # (!\n0|r_sinapse_count\(3) & ((\n0|r_sinapse_count[2]~37\) # (GND)))
-- \n0|r_sinapse_count[3]~39\ = CARRY((!\n0|r_sinapse_count[2]~37\) # (!\n0|r_sinapse_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(3),
	datad => VCC,
	cin => \n0|r_sinapse_count[2]~37\,
	combout => \n0|r_sinapse_count[3]~38_combout\,
	cout => \n0|r_sinapse_count[3]~39\);

-- Location: LCCOMB_X80_Y30_N26
\n0|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector31~0_combout\ = (\n0|r_sinapse_count\(3) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(3),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector31~0_combout\);

-- Location: FF_X81_Y30_N7
\n0|r_sinapse_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[3]~38_combout\,
	asdata => \n0|Selector31~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(3));

-- Location: LCCOMB_X81_Y30_N8
\n0|r_sinapse_count[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[4]~40_combout\ = (\n0|r_sinapse_count\(4) & (\n0|r_sinapse_count[3]~39\ $ (GND))) # (!\n0|r_sinapse_count\(4) & (!\n0|r_sinapse_count[3]~39\ & VCC))
-- \n0|r_sinapse_count[4]~41\ = CARRY((\n0|r_sinapse_count\(4) & !\n0|r_sinapse_count[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(4),
	datad => VCC,
	cin => \n0|r_sinapse_count[3]~39\,
	combout => \n0|r_sinapse_count[4]~40_combout\,
	cout => \n0|r_sinapse_count[4]~41\);

-- Location: LCCOMB_X80_Y30_N0
\n0|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector30~0_combout\ = (\n0|r_sinapse_count\(4) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|r_sinapse_count\(4),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector30~0_combout\);

-- Location: FF_X81_Y30_N9
\n0|r_sinapse_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[4]~40_combout\,
	asdata => \n0|Selector30~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(4));

-- Location: LCCOMB_X80_Y30_N28
\n0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|LessThan0~1_combout\ = (!\n0|r_sinapse_count\(3) & (!\n0|r_sinapse_count\(4) & ((!\n0|r_sinapse_count\(1)) # (!\n0|r_sinapse_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(3),
	datab => \n0|r_sinapse_count\(2),
	datac => \n0|r_sinapse_count\(4),
	datad => \n0|r_sinapse_count\(1),
	combout => \n0|LessThan0~1_combout\);

-- Location: LCCOMB_X81_Y30_N10
\n0|r_sinapse_count[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[5]~42_combout\ = (\n0|r_sinapse_count\(5) & (!\n0|r_sinapse_count[4]~41\)) # (!\n0|r_sinapse_count\(5) & ((\n0|r_sinapse_count[4]~41\) # (GND)))
-- \n0|r_sinapse_count[5]~43\ = CARRY((!\n0|r_sinapse_count[4]~41\) # (!\n0|r_sinapse_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(5),
	datad => VCC,
	cin => \n0|r_sinapse_count[4]~41\,
	combout => \n0|r_sinapse_count[5]~42_combout\,
	cout => \n0|r_sinapse_count[5]~43\);

-- Location: LCCOMB_X82_Y30_N0
\n0|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector29~0_combout\ = (\n0|r_sinapse_count\(5) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(5),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector29~0_combout\);

-- Location: FF_X81_Y30_N11
\n0|r_sinapse_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[5]~42_combout\,
	asdata => \n0|Selector29~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(5));

-- Location: LCCOMB_X81_Y30_N12
\n0|r_sinapse_count[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[6]~44_combout\ = (\n0|r_sinapse_count\(6) & (\n0|r_sinapse_count[5]~43\ $ (GND))) # (!\n0|r_sinapse_count\(6) & (!\n0|r_sinapse_count[5]~43\ & VCC))
-- \n0|r_sinapse_count[6]~45\ = CARRY((\n0|r_sinapse_count\(6) & !\n0|r_sinapse_count[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(6),
	datad => VCC,
	cin => \n0|r_sinapse_count[5]~43\,
	combout => \n0|r_sinapse_count[6]~44_combout\,
	cout => \n0|r_sinapse_count[6]~45\);

-- Location: LCCOMB_X82_Y30_N26
\n0|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector28~0_combout\ = (\n0|r_sinapse_count\(6) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(6),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector28~0_combout\);

-- Location: FF_X81_Y30_N13
\n0|r_sinapse_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[6]~44_combout\,
	asdata => \n0|Selector28~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(6));

-- Location: LCCOMB_X81_Y30_N14
\n0|r_sinapse_count[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[7]~46_combout\ = (\n0|r_sinapse_count\(7) & (!\n0|r_sinapse_count[6]~45\)) # (!\n0|r_sinapse_count\(7) & ((\n0|r_sinapse_count[6]~45\) # (GND)))
-- \n0|r_sinapse_count[7]~47\ = CARRY((!\n0|r_sinapse_count[6]~45\) # (!\n0|r_sinapse_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(7),
	datad => VCC,
	cin => \n0|r_sinapse_count[6]~45\,
	combout => \n0|r_sinapse_count[7]~46_combout\,
	cout => \n0|r_sinapse_count[7]~47\);

-- Location: LCCOMB_X82_Y30_N8
\n0|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector27~0_combout\ = (\n0|r_sinapse_count\(7) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(7),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector27~0_combout\);

-- Location: FF_X81_Y30_N15
\n0|r_sinapse_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[7]~46_combout\,
	asdata => \n0|Selector27~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(7));

-- Location: LCCOMB_X81_Y30_N16
\n0|r_sinapse_count[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[8]~48_combout\ = (\n0|r_sinapse_count\(8) & (\n0|r_sinapse_count[7]~47\ $ (GND))) # (!\n0|r_sinapse_count\(8) & (!\n0|r_sinapse_count[7]~47\ & VCC))
-- \n0|r_sinapse_count[8]~49\ = CARRY((\n0|r_sinapse_count\(8) & !\n0|r_sinapse_count[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(8),
	datad => VCC,
	cin => \n0|r_sinapse_count[7]~47\,
	combout => \n0|r_sinapse_count[8]~48_combout\,
	cout => \n0|r_sinapse_count[8]~49\);

-- Location: LCCOMB_X82_Y30_N6
\n0|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector26~0_combout\ = (\n0|r_sinapse_count\(8) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|r_sinapse_count\(8),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector26~0_combout\);

-- Location: FF_X81_Y30_N17
\n0|r_sinapse_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[8]~48_combout\,
	asdata => \n0|Selector26~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(8));

-- Location: LCCOMB_X81_Y30_N18
\n0|r_sinapse_count[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[9]~50_combout\ = (\n0|r_sinapse_count\(9) & (!\n0|r_sinapse_count[8]~49\)) # (!\n0|r_sinapse_count\(9) & ((\n0|r_sinapse_count[8]~49\) # (GND)))
-- \n0|r_sinapse_count[9]~51\ = CARRY((!\n0|r_sinapse_count[8]~49\) # (!\n0|r_sinapse_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(9),
	datad => VCC,
	cin => \n0|r_sinapse_count[8]~49\,
	combout => \n0|r_sinapse_count[9]~50_combout\,
	cout => \n0|r_sinapse_count[9]~51\);

-- Location: LCCOMB_X82_Y30_N16
\n0|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector25~0_combout\ = (\n0|r_sinapse_count\(9) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(9),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector25~0_combout\);

-- Location: FF_X81_Y30_N19
\n0|r_sinapse_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[9]~50_combout\,
	asdata => \n0|Selector25~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(9));

-- Location: LCCOMB_X81_Y30_N20
\n0|r_sinapse_count[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[10]~52_combout\ = (\n0|r_sinapse_count\(10) & (\n0|r_sinapse_count[9]~51\ $ (GND))) # (!\n0|r_sinapse_count\(10) & (!\n0|r_sinapse_count[9]~51\ & VCC))
-- \n0|r_sinapse_count[10]~53\ = CARRY((\n0|r_sinapse_count\(10) & !\n0|r_sinapse_count[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(10),
	datad => VCC,
	cin => \n0|r_sinapse_count[9]~51\,
	combout => \n0|r_sinapse_count[10]~52_combout\,
	cout => \n0|r_sinapse_count[10]~53\);

-- Location: LCCOMB_X82_Y30_N22
\n0|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector24~0_combout\ = (\n0|r_sinapse_count\(10) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(10),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector24~0_combout\);

-- Location: FF_X81_Y30_N21
\n0|r_sinapse_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[10]~52_combout\,
	asdata => \n0|Selector24~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(10));

-- Location: LCCOMB_X81_Y30_N22
\n0|r_sinapse_count[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[11]~54_combout\ = (\n0|r_sinapse_count\(11) & (!\n0|r_sinapse_count[10]~53\)) # (!\n0|r_sinapse_count\(11) & ((\n0|r_sinapse_count[10]~53\) # (GND)))
-- \n0|r_sinapse_count[11]~55\ = CARRY((!\n0|r_sinapse_count[10]~53\) # (!\n0|r_sinapse_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(11),
	datad => VCC,
	cin => \n0|r_sinapse_count[10]~53\,
	combout => \n0|r_sinapse_count[11]~54_combout\,
	cout => \n0|r_sinapse_count[11]~55\);

-- Location: LCCOMB_X82_Y30_N12
\n0|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector23~0_combout\ = (\n0|r_sinapse_count\(11) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(11),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector23~0_combout\);

-- Location: FF_X81_Y30_N23
\n0|r_sinapse_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[11]~54_combout\,
	asdata => \n0|Selector23~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(11));

-- Location: LCCOMB_X81_Y30_N24
\n0|r_sinapse_count[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[12]~56_combout\ = (\n0|r_sinapse_count\(12) & (\n0|r_sinapse_count[11]~55\ $ (GND))) # (!\n0|r_sinapse_count\(12) & (!\n0|r_sinapse_count[11]~55\ & VCC))
-- \n0|r_sinapse_count[12]~57\ = CARRY((\n0|r_sinapse_count\(12) & !\n0|r_sinapse_count[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(12),
	datad => VCC,
	cin => \n0|r_sinapse_count[11]~55\,
	combout => \n0|r_sinapse_count[12]~56_combout\,
	cout => \n0|r_sinapse_count[12]~57\);

-- Location: LCCOMB_X82_Y30_N14
\n0|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector22~0_combout\ = (\n0|r_sinapse_count\(12) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(12),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector22~0_combout\);

-- Location: FF_X81_Y30_N25
\n0|r_sinapse_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[12]~56_combout\,
	asdata => \n0|Selector22~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(12));

-- Location: LCCOMB_X82_Y30_N18
\n0|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|LessThan0~3_combout\ = (!\n0|r_sinapse_count\(12) & (!\n0|r_sinapse_count\(11) & (!\n0|r_sinapse_count\(9) & !\n0|r_sinapse_count\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(12),
	datab => \n0|r_sinapse_count\(11),
	datac => \n0|r_sinapse_count\(9),
	datad => \n0|r_sinapse_count\(10),
	combout => \n0|LessThan0~3_combout\);

-- Location: LCCOMB_X81_Y30_N26
\n0|r_sinapse_count[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[13]~58_combout\ = (\n0|r_sinapse_count\(13) & (!\n0|r_sinapse_count[12]~57\)) # (!\n0|r_sinapse_count\(13) & ((\n0|r_sinapse_count[12]~57\) # (GND)))
-- \n0|r_sinapse_count[13]~59\ = CARRY((!\n0|r_sinapse_count[12]~57\) # (!\n0|r_sinapse_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(13),
	datad => VCC,
	cin => \n0|r_sinapse_count[12]~57\,
	combout => \n0|r_sinapse_count[13]~58_combout\,
	cout => \n0|r_sinapse_count[13]~59\);

-- Location: LCCOMB_X82_Y30_N20
\n0|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector21~0_combout\ = (\n0|r_sinapse_count\(13) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|r_sinapse_count\(13),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector21~0_combout\);

-- Location: FF_X81_Y30_N27
\n0|r_sinapse_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[13]~58_combout\,
	asdata => \n0|Selector21~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(13));

-- Location: LCCOMB_X81_Y30_N28
\n0|r_sinapse_count[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[14]~60_combout\ = (\n0|r_sinapse_count\(14) & (\n0|r_sinapse_count[13]~59\ $ (GND))) # (!\n0|r_sinapse_count\(14) & (!\n0|r_sinapse_count[13]~59\ & VCC))
-- \n0|r_sinapse_count[14]~61\ = CARRY((\n0|r_sinapse_count\(14) & !\n0|r_sinapse_count[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(14),
	datad => VCC,
	cin => \n0|r_sinapse_count[13]~59\,
	combout => \n0|r_sinapse_count[14]~60_combout\,
	cout => \n0|r_sinapse_count[14]~61\);

-- Location: LCCOMB_X82_Y30_N10
\n0|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector20~0_combout\ = (\n0|r_sinapse_count\(14) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(14),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector20~0_combout\);

-- Location: FF_X81_Y30_N29
\n0|r_sinapse_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[14]~60_combout\,
	asdata => \n0|Selector20~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(14));

-- Location: LCCOMB_X81_Y30_N30
\n0|r_sinapse_count[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[15]~62_combout\ = (\n0|r_sinapse_count\(15) & (!\n0|r_sinapse_count[14]~61\)) # (!\n0|r_sinapse_count\(15) & ((\n0|r_sinapse_count[14]~61\) # (GND)))
-- \n0|r_sinapse_count[15]~63\ = CARRY((!\n0|r_sinapse_count[14]~61\) # (!\n0|r_sinapse_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(15),
	datad => VCC,
	cin => \n0|r_sinapse_count[14]~61\,
	combout => \n0|r_sinapse_count[15]~62_combout\,
	cout => \n0|r_sinapse_count[15]~63\);

-- Location: LCCOMB_X82_Y30_N24
\n0|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector19~0_combout\ = (\n0|r_sinapse_count\(15) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(15),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector19~0_combout\);

-- Location: FF_X81_Y30_N31
\n0|r_sinapse_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[15]~62_combout\,
	asdata => \n0|Selector19~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(15));

-- Location: LCCOMB_X81_Y29_N0
\n0|r_sinapse_count[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[16]~64_combout\ = (\n0|r_sinapse_count\(16) & (\n0|r_sinapse_count[15]~63\ $ (GND))) # (!\n0|r_sinapse_count\(16) & (!\n0|r_sinapse_count[15]~63\ & VCC))
-- \n0|r_sinapse_count[16]~65\ = CARRY((\n0|r_sinapse_count\(16) & !\n0|r_sinapse_count[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(16),
	datad => VCC,
	cin => \n0|r_sinapse_count[15]~63\,
	combout => \n0|r_sinapse_count[16]~64_combout\,
	cout => \n0|r_sinapse_count[16]~65\);

-- Location: LCCOMB_X82_Y29_N30
\n0|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector18~0_combout\ = (\n0|r_sinapse_count\(16) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|r_sinapse_count\(16),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector18~0_combout\);

-- Location: FF_X81_Y29_N1
\n0|r_sinapse_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[16]~64_combout\,
	asdata => \n0|Selector18~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(16));

-- Location: LCCOMB_X82_Y30_N4
\n0|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|LessThan0~4_combout\ = (!\n0|r_sinapse_count\(16) & (!\n0|r_sinapse_count\(15) & (!\n0|r_sinapse_count\(13) & !\n0|r_sinapse_count\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(16),
	datab => \n0|r_sinapse_count\(15),
	datac => \n0|r_sinapse_count\(13),
	datad => \n0|r_sinapse_count\(14),
	combout => \n0|LessThan0~4_combout\);

-- Location: LCCOMB_X82_Y30_N28
\n0|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|LessThan0~2_combout\ = (!\n0|r_sinapse_count\(6) & (!\n0|r_sinapse_count\(7) & (!\n0|r_sinapse_count\(8) & !\n0|r_sinapse_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(6),
	datab => \n0|r_sinapse_count\(7),
	datac => \n0|r_sinapse_count\(8),
	datad => \n0|r_sinapse_count\(5),
	combout => \n0|LessThan0~2_combout\);

-- Location: LCCOMB_X82_Y30_N30
\n0|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|LessThan0~5_combout\ = (\n0|LessThan0~1_combout\ & (\n0|LessThan0~3_combout\ & (\n0|LessThan0~4_combout\ & \n0|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|LessThan0~1_combout\,
	datab => \n0|LessThan0~3_combout\,
	datac => \n0|LessThan0~4_combout\,
	datad => \n0|LessThan0~2_combout\,
	combout => \n0|LessThan0~5_combout\);

-- Location: LCCOMB_X81_Y29_N2
\n0|r_sinapse_count[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[17]~66_combout\ = (\n0|r_sinapse_count\(17) & (!\n0|r_sinapse_count[16]~65\)) # (!\n0|r_sinapse_count\(17) & ((\n0|r_sinapse_count[16]~65\) # (GND)))
-- \n0|r_sinapse_count[17]~67\ = CARRY((!\n0|r_sinapse_count[16]~65\) # (!\n0|r_sinapse_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(17),
	datad => VCC,
	cin => \n0|r_sinapse_count[16]~65\,
	combout => \n0|r_sinapse_count[17]~66_combout\,
	cout => \n0|r_sinapse_count[17]~67\);

-- Location: LCCOMB_X82_Y29_N0
\n0|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector17~0_combout\ = (\n0|r_sinapse_count\(17) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(17),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector17~0_combout\);

-- Location: FF_X81_Y29_N3
\n0|r_sinapse_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[17]~66_combout\,
	asdata => \n0|Selector17~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(17));

-- Location: LCCOMB_X81_Y29_N4
\n0|r_sinapse_count[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[18]~68_combout\ = (\n0|r_sinapse_count\(18) & (\n0|r_sinapse_count[17]~67\ $ (GND))) # (!\n0|r_sinapse_count\(18) & (!\n0|r_sinapse_count[17]~67\ & VCC))
-- \n0|r_sinapse_count[18]~69\ = CARRY((\n0|r_sinapse_count\(18) & !\n0|r_sinapse_count[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(18),
	datad => VCC,
	cin => \n0|r_sinapse_count[17]~67\,
	combout => \n0|r_sinapse_count[18]~68_combout\,
	cout => \n0|r_sinapse_count[18]~69\);

-- Location: LCCOMB_X82_Y29_N6
\n0|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector16~0_combout\ = (\n0|r_sinapse_count\(18) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|r_sinapse_count\(18),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector16~0_combout\);

-- Location: FF_X81_Y29_N5
\n0|r_sinapse_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[18]~68_combout\,
	asdata => \n0|Selector16~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(18));

-- Location: LCCOMB_X81_Y29_N6
\n0|r_sinapse_count[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[19]~70_combout\ = (\n0|r_sinapse_count\(19) & (!\n0|r_sinapse_count[18]~69\)) # (!\n0|r_sinapse_count\(19) & ((\n0|r_sinapse_count[18]~69\) # (GND)))
-- \n0|r_sinapse_count[19]~71\ = CARRY((!\n0|r_sinapse_count[18]~69\) # (!\n0|r_sinapse_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(19),
	datad => VCC,
	cin => \n0|r_sinapse_count[18]~69\,
	combout => \n0|r_sinapse_count[19]~70_combout\,
	cout => \n0|r_sinapse_count[19]~71\);

-- Location: LCCOMB_X82_Y29_N28
\n0|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector15~0_combout\ = (\n0|r_sinapse_count\(19) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|r_sinapse_count\(19),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector15~0_combout\);

-- Location: FF_X81_Y29_N7
\n0|r_sinapse_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[19]~70_combout\,
	asdata => \n0|Selector15~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(19));

-- Location: LCCOMB_X81_Y29_N8
\n0|r_sinapse_count[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[20]~72_combout\ = (\n0|r_sinapse_count\(20) & (\n0|r_sinapse_count[19]~71\ $ (GND))) # (!\n0|r_sinapse_count\(20) & (!\n0|r_sinapse_count[19]~71\ & VCC))
-- \n0|r_sinapse_count[20]~73\ = CARRY((\n0|r_sinapse_count\(20) & !\n0|r_sinapse_count[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(20),
	datad => VCC,
	cin => \n0|r_sinapse_count[19]~71\,
	combout => \n0|r_sinapse_count[20]~72_combout\,
	cout => \n0|r_sinapse_count[20]~73\);

-- Location: LCCOMB_X82_Y29_N22
\n0|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector14~0_combout\ = (\n0|r_sinapse_count\(20) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(20),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector14~0_combout\);

-- Location: FF_X81_Y29_N9
\n0|r_sinapse_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[20]~72_combout\,
	asdata => \n0|Selector14~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(20));

-- Location: LCCOMB_X81_Y29_N10
\n0|r_sinapse_count[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[21]~74_combout\ = (\n0|r_sinapse_count\(21) & (!\n0|r_sinapse_count[20]~73\)) # (!\n0|r_sinapse_count\(21) & ((\n0|r_sinapse_count[20]~73\) # (GND)))
-- \n0|r_sinapse_count[21]~75\ = CARRY((!\n0|r_sinapse_count[20]~73\) # (!\n0|r_sinapse_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(21),
	datad => VCC,
	cin => \n0|r_sinapse_count[20]~73\,
	combout => \n0|r_sinapse_count[21]~74_combout\,
	cout => \n0|r_sinapse_count[21]~75\);

-- Location: LCCOMB_X80_Y29_N6
\n0|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector13~0_combout\ = (!\n0|r_sm.s_clear~q\ & \n0|r_sinapse_count\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sm.s_clear~q\,
	datac => \n0|r_sinapse_count\(21),
	combout => \n0|Selector13~0_combout\);

-- Location: FF_X81_Y29_N11
\n0|r_sinapse_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[21]~74_combout\,
	asdata => \n0|Selector13~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(21));

-- Location: LCCOMB_X81_Y29_N12
\n0|r_sinapse_count[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[22]~76_combout\ = (\n0|r_sinapse_count\(22) & (\n0|r_sinapse_count[21]~75\ $ (GND))) # (!\n0|r_sinapse_count\(22) & (!\n0|r_sinapse_count[21]~75\ & VCC))
-- \n0|r_sinapse_count[22]~77\ = CARRY((\n0|r_sinapse_count\(22) & !\n0|r_sinapse_count[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(22),
	datad => VCC,
	cin => \n0|r_sinapse_count[21]~75\,
	combout => \n0|r_sinapse_count[22]~76_combout\,
	cout => \n0|r_sinapse_count[22]~77\);

-- Location: LCCOMB_X80_Y29_N16
\n0|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector12~0_combout\ = (!\n0|r_sm.s_clear~q\ & \n0|r_sinapse_count\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sm.s_clear~q\,
	datac => \n0|r_sinapse_count\(22),
	combout => \n0|Selector12~0_combout\);

-- Location: FF_X81_Y29_N13
\n0|r_sinapse_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[22]~76_combout\,
	asdata => \n0|Selector12~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(22));

-- Location: LCCOMB_X81_Y29_N14
\n0|r_sinapse_count[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[23]~78_combout\ = (\n0|r_sinapse_count\(23) & (!\n0|r_sinapse_count[22]~77\)) # (!\n0|r_sinapse_count\(23) & ((\n0|r_sinapse_count[22]~77\) # (GND)))
-- \n0|r_sinapse_count[23]~79\ = CARRY((!\n0|r_sinapse_count[22]~77\) # (!\n0|r_sinapse_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(23),
	datad => VCC,
	cin => \n0|r_sinapse_count[22]~77\,
	combout => \n0|r_sinapse_count[23]~78_combout\,
	cout => \n0|r_sinapse_count[23]~79\);

-- Location: LCCOMB_X80_Y29_N26
\n0|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector11~0_combout\ = (!\n0|r_sm.s_clear~q\ & \n0|r_sinapse_count\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sm.s_clear~q\,
	datac => \n0|r_sinapse_count\(23),
	combout => \n0|Selector11~0_combout\);

-- Location: FF_X81_Y29_N15
\n0|r_sinapse_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[23]~78_combout\,
	asdata => \n0|Selector11~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(23));

-- Location: LCCOMB_X81_Y29_N16
\n0|r_sinapse_count[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[24]~80_combout\ = (\n0|r_sinapse_count\(24) & (\n0|r_sinapse_count[23]~79\ $ (GND))) # (!\n0|r_sinapse_count\(24) & (!\n0|r_sinapse_count[23]~79\ & VCC))
-- \n0|r_sinapse_count[24]~81\ = CARRY((\n0|r_sinapse_count\(24) & !\n0|r_sinapse_count[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(24),
	datad => VCC,
	cin => \n0|r_sinapse_count[23]~79\,
	combout => \n0|r_sinapse_count[24]~80_combout\,
	cout => \n0|r_sinapse_count[24]~81\);

-- Location: LCCOMB_X80_Y29_N0
\n0|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector10~0_combout\ = (\n0|r_sinapse_count\(24) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(24),
	datac => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector10~0_combout\);

-- Location: FF_X81_Y29_N17
\n0|r_sinapse_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[24]~80_combout\,
	asdata => \n0|Selector10~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(24));

-- Location: LCCOMB_X80_Y29_N24
\n0|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|LessThan0~6_combout\ = (!\n0|r_sinapse_count\(23) & (!\n0|r_sinapse_count\(22) & (!\n0|r_sinapse_count\(21) & !\n0|r_sinapse_count\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(23),
	datab => \n0|r_sinapse_count\(22),
	datac => \n0|r_sinapse_count\(21),
	datad => \n0|r_sinapse_count\(24),
	combout => \n0|LessThan0~6_combout\);

-- Location: LCCOMB_X81_Y29_N18
\n0|r_sinapse_count[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[25]~82_combout\ = (\n0|r_sinapse_count\(25) & (!\n0|r_sinapse_count[24]~81\)) # (!\n0|r_sinapse_count\(25) & ((\n0|r_sinapse_count[24]~81\) # (GND)))
-- \n0|r_sinapse_count[25]~83\ = CARRY((!\n0|r_sinapse_count[24]~81\) # (!\n0|r_sinapse_count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(25),
	datad => VCC,
	cin => \n0|r_sinapse_count[24]~81\,
	combout => \n0|r_sinapse_count[25]~82_combout\,
	cout => \n0|r_sinapse_count[25]~83\);

-- Location: LCCOMB_X82_Y29_N24
\n0|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector9~0_combout\ = (\n0|r_sinapse_count\(25) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(25),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector9~0_combout\);

-- Location: FF_X81_Y29_N19
\n0|r_sinapse_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[25]~82_combout\,
	asdata => \n0|Selector9~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(25));

-- Location: LCCOMB_X81_Y29_N20
\n0|r_sinapse_count[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[26]~84_combout\ = (\n0|r_sinapse_count\(26) & (\n0|r_sinapse_count[25]~83\ $ (GND))) # (!\n0|r_sinapse_count\(26) & (!\n0|r_sinapse_count[25]~83\ & VCC))
-- \n0|r_sinapse_count[26]~85\ = CARRY((\n0|r_sinapse_count\(26) & !\n0|r_sinapse_count[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(26),
	datad => VCC,
	cin => \n0|r_sinapse_count[25]~83\,
	combout => \n0|r_sinapse_count[26]~84_combout\,
	cout => \n0|r_sinapse_count[26]~85\);

-- Location: LCCOMB_X82_Y29_N2
\n0|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector8~0_combout\ = (\n0|r_sinapse_count\(26) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(26),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector8~0_combout\);

-- Location: FF_X81_Y29_N21
\n0|r_sinapse_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[26]~84_combout\,
	asdata => \n0|Selector8~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(26));

-- Location: LCCOMB_X81_Y29_N22
\n0|r_sinapse_count[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[27]~86_combout\ = (\n0|r_sinapse_count\(27) & (!\n0|r_sinapse_count[26]~85\)) # (!\n0|r_sinapse_count\(27) & ((\n0|r_sinapse_count[26]~85\) # (GND)))
-- \n0|r_sinapse_count[27]~87\ = CARRY((!\n0|r_sinapse_count[26]~85\) # (!\n0|r_sinapse_count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(27),
	datad => VCC,
	cin => \n0|r_sinapse_count[26]~85\,
	combout => \n0|r_sinapse_count[27]~86_combout\,
	cout => \n0|r_sinapse_count[27]~87\);

-- Location: LCCOMB_X82_Y29_N12
\n0|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector7~0_combout\ = (\n0|r_sinapse_count\(27) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(27),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector7~0_combout\);

-- Location: FF_X81_Y29_N23
\n0|r_sinapse_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[27]~86_combout\,
	asdata => \n0|Selector7~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(27));

-- Location: LCCOMB_X81_Y29_N24
\n0|r_sinapse_count[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[28]~88_combout\ = (\n0|r_sinapse_count\(28) & (\n0|r_sinapse_count[27]~87\ $ (GND))) # (!\n0|r_sinapse_count\(28) & (!\n0|r_sinapse_count[27]~87\ & VCC))
-- \n0|r_sinapse_count[28]~89\ = CARRY((\n0|r_sinapse_count\(28) & !\n0|r_sinapse_count[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(28),
	datad => VCC,
	cin => \n0|r_sinapse_count[27]~87\,
	combout => \n0|r_sinapse_count[28]~88_combout\,
	cout => \n0|r_sinapse_count[28]~89\);

-- Location: LCCOMB_X82_Y29_N14
\n0|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector6~0_combout\ = (\n0|r_sinapse_count\(28) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(28),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector6~0_combout\);

-- Location: FF_X81_Y29_N25
\n0|r_sinapse_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[28]~88_combout\,
	asdata => \n0|Selector6~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(28));

-- Location: LCCOMB_X81_Y29_N26
\n0|r_sinapse_count[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[29]~90_combout\ = (\n0|r_sinapse_count\(29) & (!\n0|r_sinapse_count[28]~89\)) # (!\n0|r_sinapse_count\(29) & ((\n0|r_sinapse_count[28]~89\) # (GND)))
-- \n0|r_sinapse_count[29]~91\ = CARRY((!\n0|r_sinapse_count[28]~89\) # (!\n0|r_sinapse_count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(29),
	datad => VCC,
	cin => \n0|r_sinapse_count[28]~89\,
	combout => \n0|r_sinapse_count[29]~90_combout\,
	cout => \n0|r_sinapse_count[29]~91\);

-- Location: LCCOMB_X82_Y29_N20
\n0|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector5~0_combout\ = (\n0|r_sinapse_count\(29) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|r_sinapse_count\(29),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector5~0_combout\);

-- Location: FF_X81_Y29_N27
\n0|r_sinapse_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[29]~90_combout\,
	asdata => \n0|Selector5~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(29));

-- Location: LCCOMB_X81_Y29_N28
\n0|r_sinapse_count[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[30]~92_combout\ = (\n0|r_sinapse_count\(30) & (\n0|r_sinapse_count[29]~91\ $ (GND))) # (!\n0|r_sinapse_count\(30) & (!\n0|r_sinapse_count[29]~91\ & VCC))
-- \n0|r_sinapse_count[30]~93\ = CARRY((\n0|r_sinapse_count\(30) & !\n0|r_sinapse_count[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(30),
	datad => VCC,
	cin => \n0|r_sinapse_count[29]~91\,
	combout => \n0|r_sinapse_count[30]~92_combout\,
	cout => \n0|r_sinapse_count[30]~93\);

-- Location: LCCOMB_X82_Y29_N10
\n0|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector4~0_combout\ = (\n0|r_sinapse_count\(30) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(30),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector4~0_combout\);

-- Location: FF_X81_Y29_N29
\n0|r_sinapse_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[30]~92_combout\,
	asdata => \n0|Selector4~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(30));

-- Location: LCCOMB_X82_Y29_N18
\n0|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|LessThan0~7_combout\ = (!\n0|r_sinapse_count\(26) & (!\n0|r_sinapse_count\(27) & (!\n0|r_sinapse_count\(28) & !\n0|r_sinapse_count\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(26),
	datab => \n0|r_sinapse_count\(27),
	datac => \n0|r_sinapse_count\(28),
	datad => \n0|r_sinapse_count\(25),
	combout => \n0|LessThan0~7_combout\);

-- Location: LCCOMB_X82_Y29_N16
\n0|LessThan0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|LessThan0~8_combout\ = (\n0|LessThan0~6_combout\ & (!\n0|r_sinapse_count\(30) & (!\n0|r_sinapse_count\(29) & \n0|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|LessThan0~6_combout\,
	datab => \n0|r_sinapse_count\(30),
	datac => \n0|r_sinapse_count\(29),
	datad => \n0|LessThan0~7_combout\,
	combout => \n0|LessThan0~8_combout\);

-- Location: LCCOMB_X82_Y29_N4
\n0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|LessThan0~0_combout\ = (!\n0|r_sinapse_count\(20) & (!\n0|r_sinapse_count\(19) & (!\n0|r_sinapse_count\(18) & !\n0|r_sinapse_count\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(20),
	datab => \n0|r_sinapse_count\(19),
	datac => \n0|r_sinapse_count\(18),
	datad => \n0|r_sinapse_count\(17),
	combout => \n0|LessThan0~0_combout\);

-- Location: LCCOMB_X81_Y29_N30
\n0|r_sinapse_count[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sinapse_count[31]~94_combout\ = \n0|r_sinapse_count\(31) $ (\n0|r_sinapse_count[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sinapse_count\(31),
	cin => \n0|r_sinapse_count[30]~93\,
	combout => \n0|r_sinapse_count[31]~94_combout\);

-- Location: LCCOMB_X82_Y29_N8
\n0|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector3~0_combout\ = (\n0|r_sinapse_count\(31) & !\n0|r_sm.s_clear~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sinapse_count\(31),
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector3~0_combout\);

-- Location: FF_X81_Y29_N31
\n0|r_sinapse_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sinapse_count[31]~94_combout\,
	asdata => \n0|Selector3~0_combout\,
	sload => \n0|ALT_INV_r_sm.s_get_weight~q\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sinapse_count\(31));

-- Location: LCCOMB_X82_Y29_N26
\n0|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|LessThan0~9_combout\ = (\n0|r_sinapse_count\(31)) # ((\n0|LessThan0~5_combout\ & (\n0|LessThan0~8_combout\ & \n0|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|LessThan0~5_combout\,
	datab => \n0|LessThan0~8_combout\,
	datac => \n0|LessThan0~0_combout\,
	datad => \n0|r_sinapse_count\(31),
	combout => \n0|LessThan0~9_combout\);

-- Location: LCCOMB_X83_Y29_N24
\n0|r_sm~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sm~12_combout\ = (!\n0|LessThan0~9_combout\ & (\n0|mac_n1|o_done~q\ & \n0|r_sm.s_mac_result~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|LessThan0~9_combout\,
	datac => \n0|mac_n1|o_done~q\,
	datad => \n0|r_sm.s_mac_result~q\,
	combout => \n0|r_sm~12_combout\);

-- Location: FF_X83_Y29_N25
\n0|r_sm.s_bias\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sm~12_combout\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sm.s_bias~q\);

-- Location: LCCOMB_X83_Y29_N8
\n0|r_sm.s_relu~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_sm.s_relu~feeder_combout\ = \n0|r_sm.s_bias~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_sm.s_bias~q\,
	combout => \n0|r_sm.s_relu~feeder_combout\);

-- Location: FF_X83_Y29_N9
\n0|r_sm.s_relu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_sm.s_relu~feeder_combout\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_sm.s_relu~q\);

-- Location: LCCOMB_X83_Y29_N12
\n0|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector35~0_combout\ = (!\n0|r_sm.s_relu~q\ & (\n0|r_mac_enable~q\ & (!\n0|r_sm.s_wait_mac~q\ & !\n0|r_sm.s_clear~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_sm.s_relu~q\,
	datab => \n0|r_mac_enable~q\,
	datac => \n0|r_sm.s_wait_mac~q\,
	datad => \n0|r_sm.s_clear~q\,
	combout => \n0|Selector35~0_combout\);

-- Location: LCCOMB_X83_Y29_N30
\n0|Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector35~1_combout\ = (\n0|Selector35~0_combout\) # (\n0|r_sm.s_mac~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Selector35~0_combout\,
	datac => \n0|r_sm.s_mac~q\,
	combout => \n0|Selector35~1_combout\);

-- Location: FF_X83_Y29_N31
\n0|r_mac_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|Selector35~1_combout\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_mac_enable~q\);

-- Location: IOIBUF_X0_Y36_N15
\i_rst~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rst,
	o => \i_rst~input_o\);

-- Location: FF_X68_Y36_N7
\n0|mac_n1|o_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_mac_enable~q\,
	sload => VCC,
	ena => \ALT_INV_i_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|o_done~q\);

-- Location: LCCOMB_X105_Y33_N4
\Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector3~0_combout\ = (\r_sm.s_sinapse~q\) # ((!\n0|mac_n1|o_done~q\ & \r_sm.s_wait_sinapse~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|o_done~q\,
	datac => \r_sm.s_wait_sinapse~q\,
	datad => \r_sm.s_sinapse~q\,
	combout => \Selector3~0_combout\);

-- Location: FF_X105_Y33_N5
\r_sm.s_wait_sinapse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_sm.s_wait_sinapse~q\);

-- Location: LCCOMB_X105_Y33_N22
\r_sm~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \r_sm~7_combout\ = (\r_sm.s_wait_sinapse~q\ & (\n0|mac_n1|o_done~q\ & ((!r_sinapse(2)) # (!r_sinapse(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_sm.s_wait_sinapse~q\,
	datab => r_sinapse(1),
	datac => \n0|mac_n1|o_done~q\,
	datad => r_sinapse(2),
	combout => \r_sm~7_combout\);

-- Location: FF_X105_Y33_N23
\r_sm.s_get_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \r_sm~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_sm.s_get_data~q\);

-- Location: LCCOMB_X105_Y33_N0
\Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector4~0_combout\ = (\r_mac_done~q\ & (((\r_sm.s_wait_sinapse~q\)) # (!\r_sm.s_get_data~q\))) # (!\r_mac_done~q\ & (((\n0|mac_n1|o_done~q\ & \r_sm.s_wait_sinapse~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_sm.s_get_data~q\,
	datab => \n0|mac_n1|o_done~q\,
	datac => \r_mac_done~q\,
	datad => \r_sm.s_wait_sinapse~q\,
	combout => \Selector4~0_combout\);

-- Location: FF_X105_Y33_N1
r_mac_done : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_mac_done~q\);

-- Location: LCCOMB_X105_Y33_N26
\Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = (\r_sm.s_clear~q\) # ((\r_sm.s_idle~q\ & \r_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \r_sm.s_idle~q\,
	datac => \r_done~q\,
	datad => \r_sm.s_clear~q\,
	combout => \Selector0~0_combout\);

-- Location: FF_X105_Y33_N27
r_done : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \r_done~q\);

-- Location: LCCOMB_X80_Y29_N2
\n0|r_addr[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_addr[0]~feeder_combout\ = \n0|r_sinapse_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_sinapse_count\(0),
	combout => \n0|r_addr[0]~feeder_combout\);

-- Location: LCCOMB_X83_Y29_N4
\n0|r_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_addr[0]~0_combout\ = (\r_enable_n0~q\ & \n0|r_sm.s_get_weight~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_enable_n0~q\,
	datad => \n0|r_sm.s_get_weight~q\,
	combout => \n0|r_addr[0]~0_combout\);

-- Location: FF_X80_Y29_N3
\n0|r_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_addr[0]~feeder_combout\,
	ena => \n0|r_addr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_addr\(0));

-- Location: FF_X80_Y29_N5
\n0|r_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_sinapse_count\(1),
	sload => VCC,
	ena => \n0|r_addr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_addr\(1));

-- Location: LCCOMB_X80_Y29_N22
\n0|r_addr[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_addr[2]~feeder_combout\ = \n0|r_sinapse_count\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_sinapse_count\(2),
	combout => \n0|r_addr[2]~feeder_combout\);

-- Location: FF_X80_Y29_N23
\n0|r_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_addr[2]~feeder_combout\,
	ena => \n0|r_addr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_addr\(2));

-- Location: FF_X80_Y29_N13
\n0|r_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_sinapse_count\(3),
	sload => VCC,
	ena => \n0|r_addr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_addr\(3));

-- Location: LCCOMB_X80_Y29_N10
\n0|r_addr[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_addr[4]~feeder_combout\ = \n0|r_sinapse_count\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_sinapse_count\(4),
	combout => \n0|r_addr[4]~feeder_combout\);

-- Location: FF_X80_Y29_N11
\n0|r_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_addr[4]~feeder_combout\,
	ena => \n0|r_addr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_addr\(4));

-- Location: M9K_X78_Y28_N0
\n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000102FFF7DFC98FE381FF8A009D4015200706006100842ED2BEF3A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/layer_test.ram0_ram_l1_n0_747a30f2.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_e971:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 50,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 5,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portaaddr => \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \n0|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X115_Y37_N1
\i_fxp[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(0),
	o => \i_fxp[0]~input_o\);

-- Location: IOIBUF_X115_Y41_N1
\i_fxp[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(1),
	o => \i_fxp[1]~input_o\);

-- Location: IOIBUF_X115_Y31_N1
\i_fxp[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(2),
	o => \i_fxp[2]~input_o\);

-- Location: IOIBUF_X115_Y44_N8
\i_fxp[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(3),
	o => \i_fxp[3]~input_o\);

-- Location: IOIBUF_X115_Y36_N1
\i_fxp[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(4),
	o => \i_fxp[4]~input_o\);

-- Location: IOIBUF_X115_Y36_N15
\i_fxp[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(5),
	o => \i_fxp[5]~input_o\);

-- Location: IOIBUF_X115_Y40_N1
\i_fxp[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(6),
	o => \i_fxp[6]~input_o\);

-- Location: IOIBUF_X115_Y36_N8
\i_fxp[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(7),
	o => \i_fxp[7]~input_o\);

-- Location: IOIBUF_X115_Y44_N1
\i_fxp[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(8),
	o => \i_fxp[8]~input_o\);

-- Location: IOIBUF_X115_Y41_N8
\i_fxp[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(9),
	o => \i_fxp[9]~input_o\);

-- Location: IOIBUF_X115_Y35_N15
\i_fxp[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(10),
	o => \i_fxp[10]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\i_fxp[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(11),
	o => \i_fxp[11]~input_o\);

-- Location: IOIBUF_X115_Y40_N8
\i_fxp[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(12),
	o => \i_fxp[12]~input_o\);

-- Location: IOIBUF_X115_Y34_N22
\i_fxp[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(13),
	o => \i_fxp[13]~input_o\);

-- Location: IOIBUF_X94_Y0_N1
\i_fxp[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(14),
	o => \i_fxp[14]~input_o\);

-- Location: IOIBUF_X115_Y34_N15
\i_fxp[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_fxp(15),
	o => \i_fxp[15]~input_o\);

-- Location: DSPMULT_X93_Y28_N0
\n0|mac_n1|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n0|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X93_Y28_N2
\n0|mac_n1|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n0|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X92_Y28_N18
\n0|mac_n1|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~0_combout\ = (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & (((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\)) # (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\))) 
-- # (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\) # (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\,
	combout => \n0|mac_n1|result~0_combout\);

-- Location: LCCOMB_X92_Y28_N24
\n0|mac_n1|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~1_combout\ = (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & \n0|mac_n1|result~0_combout\))) # 
-- (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\n0|mac_n1|result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \n0|mac_n1|result~0_combout\,
	combout => \n0|mac_n1|result~1_combout\);

-- Location: LCCOMB_X92_Y28_N30
\n0|mac_n1|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~3_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~3_combout\);

-- Location: LCCOMB_X92_Y28_N20
\n0|mac_n1|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~4_combout\ = (\n0|mac_n1|result~1_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\)) # (!\n0|mac_n1|result~1_combout\ & ((!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~4_combout\);

-- Location: LCCOMB_X92_Y28_N26
\n0|mac_n1|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~5_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~5_combout\);

-- Location: LCCOMB_X92_Y28_N28
\n0|mac_n1|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~6_combout\ = (\n0|mac_n1|result~1_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\)) # (!\n0|mac_n1|result~1_combout\ & ((!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~6_combout\);

-- Location: LCCOMB_X92_Y28_N22
\n0|mac_n1|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~7_combout\ = (\n0|mac_n1|result~1_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\)) # (!\n0|mac_n1|result~1_combout\ & ((!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~7_combout\);

-- Location: LCCOMB_X91_Y28_N24
\n0|mac_n1|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~8_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~8_combout\);

-- Location: LCCOMB_X91_Y28_N30
\n0|mac_n1|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~9_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~9_combout\);

-- Location: LCCOMB_X92_Y29_N12
\n0|mac_n1|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~10_combout\ = (\n0|mac_n1|result~1_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\)) # (!\n0|mac_n1|result~1_combout\ & ((!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~10_combout\);

-- Location: LCCOMB_X92_Y29_N2
\n0|mac_n1|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~11_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~11_combout\);

-- Location: LCCOMB_X92_Y29_N8
\n0|mac_n1|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~12_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~12_combout\);

-- Location: LCCOMB_X92_Y29_N14
\n0|mac_n1|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~13_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~13_combout\);

-- Location: LCCOMB_X92_Y29_N0
\n0|mac_n1|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~14_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~14_combout\);

-- Location: LCCOMB_X92_Y29_N6
\n0|mac_n1|result~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~15_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~15_combout\);

-- Location: LCCOMB_X91_Y29_N16
\n0|mac_n1|result~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~16_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|result~1_combout\,
	datad => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	combout => \n0|mac_n1|result~16_combout\);

-- Location: LCCOMB_X92_Y31_N8
\n0|mac_n1|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~2_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\))) # (!\n0|mac_n1|result~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|result~2_combout\);

-- Location: LCCOMB_X92_Y29_N16
\n0|mac_n1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~0_combout\ = \n0|mac_n1|result~2_combout\ $ (VCC)
-- \n0|mac_n1|Add1~1\ = CARRY(\n0|mac_n1|result~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~2_combout\,
	datad => VCC,
	combout => \n0|mac_n1|Add1~0_combout\,
	cout => \n0|mac_n1|Add1~1\);

-- Location: LCCOMB_X92_Y29_N18
\n0|mac_n1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~2_combout\ = (\n0|mac_n1|result~16_combout\ & (!\n0|mac_n1|Add1~1\)) # (!\n0|mac_n1|result~16_combout\ & ((\n0|mac_n1|Add1~1\) # (GND)))
-- \n0|mac_n1|Add1~3\ = CARRY((!\n0|mac_n1|Add1~1\) # (!\n0|mac_n1|result~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|result~16_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~1\,
	combout => \n0|mac_n1|Add1~2_combout\,
	cout => \n0|mac_n1|Add1~3\);

-- Location: LCCOMB_X92_Y29_N20
\n0|mac_n1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~4_combout\ = (\n0|mac_n1|result~15_combout\ & (\n0|mac_n1|Add1~3\ $ (GND))) # (!\n0|mac_n1|result~15_combout\ & (!\n0|mac_n1|Add1~3\ & VCC))
-- \n0|mac_n1|Add1~5\ = CARRY((\n0|mac_n1|result~15_combout\ & !\n0|mac_n1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|result~15_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~3\,
	combout => \n0|mac_n1|Add1~4_combout\,
	cout => \n0|mac_n1|Add1~5\);

-- Location: LCCOMB_X92_Y29_N22
\n0|mac_n1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~6_combout\ = (\n0|mac_n1|result~14_combout\ & (!\n0|mac_n1|Add1~5\)) # (!\n0|mac_n1|result~14_combout\ & ((\n0|mac_n1|Add1~5\) # (GND)))
-- \n0|mac_n1|Add1~7\ = CARRY((!\n0|mac_n1|Add1~5\) # (!\n0|mac_n1|result~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~14_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~5\,
	combout => \n0|mac_n1|Add1~6_combout\,
	cout => \n0|mac_n1|Add1~7\);

-- Location: LCCOMB_X92_Y29_N24
\n0|mac_n1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~8_combout\ = (\n0|mac_n1|result~13_combout\ & (\n0|mac_n1|Add1~7\ $ (GND))) # (!\n0|mac_n1|result~13_combout\ & (!\n0|mac_n1|Add1~7\ & VCC))
-- \n0|mac_n1|Add1~9\ = CARRY((\n0|mac_n1|result~13_combout\ & !\n0|mac_n1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~13_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~7\,
	combout => \n0|mac_n1|Add1~8_combout\,
	cout => \n0|mac_n1|Add1~9\);

-- Location: LCCOMB_X92_Y29_N26
\n0|mac_n1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~10_combout\ = (\n0|mac_n1|result~12_combout\ & (!\n0|mac_n1|Add1~9\)) # (!\n0|mac_n1|result~12_combout\ & ((\n0|mac_n1|Add1~9\) # (GND)))
-- \n0|mac_n1|Add1~11\ = CARRY((!\n0|mac_n1|Add1~9\) # (!\n0|mac_n1|result~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~12_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~9\,
	combout => \n0|mac_n1|Add1~10_combout\,
	cout => \n0|mac_n1|Add1~11\);

-- Location: LCCOMB_X92_Y29_N28
\n0|mac_n1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~12_combout\ = (\n0|mac_n1|result~11_combout\ & (\n0|mac_n1|Add1~11\ $ (GND))) # (!\n0|mac_n1|result~11_combout\ & (!\n0|mac_n1|Add1~11\ & VCC))
-- \n0|mac_n1|Add1~13\ = CARRY((\n0|mac_n1|result~11_combout\ & !\n0|mac_n1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~11_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~11\,
	combout => \n0|mac_n1|Add1~12_combout\,
	cout => \n0|mac_n1|Add1~13\);

-- Location: LCCOMB_X92_Y29_N30
\n0|mac_n1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~14_combout\ = (\n0|mac_n1|result~10_combout\ & (!\n0|mac_n1|Add1~13\)) # (!\n0|mac_n1|result~10_combout\ & ((\n0|mac_n1|Add1~13\) # (GND)))
-- \n0|mac_n1|Add1~15\ = CARRY((!\n0|mac_n1|Add1~13\) # (!\n0|mac_n1|result~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|result~10_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~13\,
	combout => \n0|mac_n1|Add1~14_combout\,
	cout => \n0|mac_n1|Add1~15\);

-- Location: LCCOMB_X92_Y28_N0
\n0|mac_n1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~16_combout\ = (\n0|mac_n1|result~9_combout\ & (\n0|mac_n1|Add1~15\ $ (GND))) # (!\n0|mac_n1|result~9_combout\ & (!\n0|mac_n1|Add1~15\ & VCC))
-- \n0|mac_n1|Add1~17\ = CARRY((\n0|mac_n1|result~9_combout\ & !\n0|mac_n1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~9_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~15\,
	combout => \n0|mac_n1|Add1~16_combout\,
	cout => \n0|mac_n1|Add1~17\);

-- Location: LCCOMB_X92_Y28_N2
\n0|mac_n1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~18_combout\ = (\n0|mac_n1|result~8_combout\ & (!\n0|mac_n1|Add1~17\)) # (!\n0|mac_n1|result~8_combout\ & ((\n0|mac_n1|Add1~17\) # (GND)))
-- \n0|mac_n1|Add1~19\ = CARRY((!\n0|mac_n1|Add1~17\) # (!\n0|mac_n1|result~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~8_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~17\,
	combout => \n0|mac_n1|Add1~18_combout\,
	cout => \n0|mac_n1|Add1~19\);

-- Location: LCCOMB_X92_Y28_N4
\n0|mac_n1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~20_combout\ = (\n0|mac_n1|result~7_combout\ & (\n0|mac_n1|Add1~19\ $ (GND))) # (!\n0|mac_n1|result~7_combout\ & (!\n0|mac_n1|Add1~19\ & VCC))
-- \n0|mac_n1|Add1~21\ = CARRY((\n0|mac_n1|result~7_combout\ & !\n0|mac_n1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|result~7_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~19\,
	combout => \n0|mac_n1|Add1~20_combout\,
	cout => \n0|mac_n1|Add1~21\);

-- Location: LCCOMB_X92_Y28_N6
\n0|mac_n1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~22_combout\ = (\n0|mac_n1|result~6_combout\ & (!\n0|mac_n1|Add1~21\)) # (!\n0|mac_n1|result~6_combout\ & ((\n0|mac_n1|Add1~21\) # (GND)))
-- \n0|mac_n1|Add1~23\ = CARRY((!\n0|mac_n1|Add1~21\) # (!\n0|mac_n1|result~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~6_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~21\,
	combout => \n0|mac_n1|Add1~22_combout\,
	cout => \n0|mac_n1|Add1~23\);

-- Location: LCCOMB_X92_Y28_N8
\n0|mac_n1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~24_combout\ = (\n0|mac_n1|result~5_combout\ & (\n0|mac_n1|Add1~23\ $ (GND))) # (!\n0|mac_n1|result~5_combout\ & (!\n0|mac_n1|Add1~23\ & VCC))
-- \n0|mac_n1|Add1~25\ = CARRY((\n0|mac_n1|result~5_combout\ & !\n0|mac_n1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|result~5_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~23\,
	combout => \n0|mac_n1|Add1~24_combout\,
	cout => \n0|mac_n1|Add1~25\);

-- Location: LCCOMB_X92_Y28_N10
\n0|mac_n1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~26_combout\ = (\n0|mac_n1|result~4_combout\ & (!\n0|mac_n1|Add1~25\)) # (!\n0|mac_n1|result~4_combout\ & ((\n0|mac_n1|Add1~25\) # (GND)))
-- \n0|mac_n1|Add1~27\ = CARRY((!\n0|mac_n1|Add1~25\) # (!\n0|mac_n1|result~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~4_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~25\,
	combout => \n0|mac_n1|Add1~26_combout\,
	cout => \n0|mac_n1|Add1~27\);

-- Location: LCCOMB_X92_Y28_N12
\n0|mac_n1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~28_combout\ = (\n0|mac_n1|result~3_combout\ & (\n0|mac_n1|Add1~27\ $ (GND))) # (!\n0|mac_n1|result~3_combout\ & (!\n0|mac_n1|Add1~27\ & VCC))
-- \n0|mac_n1|Add1~29\ = CARRY((\n0|mac_n1|result~3_combout\ & !\n0|mac_n1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|result~3_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~27\,
	combout => \n0|mac_n1|Add1~28_combout\,
	cout => \n0|mac_n1|Add1~29\);

-- Location: LCCOMB_X92_Y28_N14
\n0|mac_n1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~30_combout\ = (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\n0|mac_n1|Add1~29\)) # (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\n0|mac_n1|Add1~29\) # (GND)))
-- \n0|mac_n1|Add1~31\ = CARRY((!\n0|mac_n1|Add1~29\) # (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \n0|mac_n1|Add1~29\,
	combout => \n0|mac_n1|Add1~30_combout\,
	cout => \n0|mac_n1|Add1~31\);

-- Location: LCCOMB_X92_Y31_N28
\n0|mac_n1|rounds~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|rounds~1_combout\ = (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\) # ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\) # ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\) # (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\,
	combout => \n0|mac_n1|rounds~1_combout\);

-- Location: LCCOMB_X92_Y31_N6
\n0|mac_n1|rounds~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|rounds~0_combout\ = (\n0|mac_n1|Mult0|auto_generated|mac_out2~dataout\) # ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\) # ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\) # (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~dataout\,
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\,
	combout => \n0|mac_n1|rounds~0_combout\);

-- Location: LCCOMB_X92_Y31_N10
\n0|mac_n1|rounds~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|rounds~2_combout\ = (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\) # ((\n0|mac_n1|rounds~1_combout\) # ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\) # (\n0|mac_n1|rounds~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \n0|mac_n1|rounds~1_combout\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => \n0|mac_n1|rounds~0_combout\,
	combout => \n0|mac_n1|rounds~2_combout\);

-- Location: LCCOMB_X92_Y31_N4
\n0|mac_n1|round_overflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|round_overflow~0_combout\ = (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\n0|mac_n1|result~2_combout\) # (\n0|mac_n1|rounds~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datac => \n0|mac_n1|result~2_combout\,
	datad => \n0|mac_n1|rounds~2_combout\,
	combout => \n0|mac_n1|round_overflow~0_combout\);

-- Location: LCCOMB_X92_Y28_N16
\n0|mac_n1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add1~32_combout\ = \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (!\n0|mac_n1|Add1~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	cin => \n0|mac_n1|Add1~31\,
	combout => \n0|mac_n1|Add1~32_combout\);

-- Location: LCCOMB_X92_Y29_N4
\n0|mac_n1|result~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~18_combout\ = (\n0|mac_n1|Add1~6_combout\) # ((\n0|mac_n1|Add1~12_combout\) # ((\n0|mac_n1|Add1~10_combout\) # (\n0|mac_n1|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Add1~6_combout\,
	datab => \n0|mac_n1|Add1~12_combout\,
	datac => \n0|mac_n1|Add1~10_combout\,
	datad => \n0|mac_n1|Add1~8_combout\,
	combout => \n0|mac_n1|result~18_combout\);

-- Location: LCCOMB_X91_Y28_N28
\n0|mac_n1|result~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~20_combout\ = (\n0|mac_n1|Add1~22_combout\) # ((\n0|mac_n1|Add1~24_combout\) # ((\n0|mac_n1|Add1~28_combout\) # (\n0|mac_n1|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Add1~22_combout\,
	datab => \n0|mac_n1|Add1~24_combout\,
	datac => \n0|mac_n1|Add1~28_combout\,
	datad => \n0|mac_n1|Add1~26_combout\,
	combout => \n0|mac_n1|result~20_combout\);

-- Location: LCCOMB_X91_Y28_N14
\n0|mac_n1|result~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~19_combout\ = (\n0|mac_n1|Add1~20_combout\) # ((\n0|mac_n1|Add1~16_combout\) # ((\n0|mac_n1|Add1~14_combout\) # (\n0|mac_n1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Add1~20_combout\,
	datab => \n0|mac_n1|Add1~16_combout\,
	datac => \n0|mac_n1|Add1~14_combout\,
	datad => \n0|mac_n1|Add1~18_combout\,
	combout => \n0|mac_n1|result~19_combout\);

-- Location: LCCOMB_X91_Y28_N20
\n0|mac_n1|result~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~17_combout\ = (\n0|mac_n1|Add1~2_combout\) # ((\n0|mac_n1|Add1~0_combout\) # ((\n0|mac_n1|Add1~30_combout\) # (\n0|mac_n1|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Add1~2_combout\,
	datab => \n0|mac_n1|Add1~0_combout\,
	datac => \n0|mac_n1|Add1~30_combout\,
	datad => \n0|mac_n1|Add1~4_combout\,
	combout => \n0|mac_n1|result~17_combout\);

-- Location: LCCOMB_X91_Y28_N18
\n0|mac_n1|result~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~21_combout\ = (\n0|mac_n1|result~18_combout\) # ((\n0|mac_n1|result~20_combout\) # ((\n0|mac_n1|result~19_combout\) # (\n0|mac_n1|result~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|result~18_combout\,
	datab => \n0|mac_n1|result~20_combout\,
	datac => \n0|mac_n1|result~19_combout\,
	datad => \n0|mac_n1|result~17_combout\,
	combout => \n0|mac_n1|result~21_combout\);

-- Location: LCCOMB_X91_Y28_N12
\n0|mac_n1|round_overflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|round_overflow~1_combout\ = (\n0|mac_n1|Add1~32_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ $ ((\n0|mac_n1|Add1~30_combout\)))) # (!\n0|mac_n1|Add1~32_combout\ & (\n0|mac_n1|result~21_combout\ & 
-- (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\n0|mac_n1|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n0|mac_n1|Add1~32_combout\,
	datac => \n0|mac_n1|Add1~30_combout\,
	datad => \n0|mac_n1|result~21_combout\,
	combout => \n0|mac_n1|round_overflow~1_combout\);

-- Location: LCCOMB_X91_Y28_N0
\n0|mac_n1|r_mult[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[3]~3_combout\ = (\n0|mac_n1|result~1_combout\ & (\n0|mac_n1|round_overflow~0_combout\ & !\n0|mac_n1|round_overflow~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~1_combout\,
	datac => \n0|mac_n1|round_overflow~0_combout\,
	datad => \n0|mac_n1|round_overflow~1_combout\,
	combout => \n0|mac_n1|r_mult[3]~3_combout\);

-- Location: LCCOMB_X91_Y28_N22
\n0|mac_n1|r_mult[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[4]~4_combout\ = (\n0|mac_n1|r_mult[3]~3_combout\ & ((\n0|mac_n1|Add1~30_combout\))) # (!\n0|mac_n1|r_mult[3]~3_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|Add1~30_combout\,
	datad => \n0|mac_n1|r_mult[3]~3_combout\,
	combout => \n0|mac_n1|r_mult[4]~4_combout\);

-- Location: LCCOMB_X92_Y31_N16
\n0|mac_n1|r_mult[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[4]~5_combout\ = (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|rounds~2_combout\) # (\n0|mac_n1|result~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|rounds~2_combout\,
	datab => \n0|mac_n1|result~2_combout\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|r_mult[4]~5_combout\);

-- Location: LCCOMB_X92_Y31_N30
\n0|mac_n1|r_mult[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[3]~6_combout\ = (\n0|mac_n1|r_mult[4]~5_combout\ & ((\n0|mac_n1|Add1~28_combout\))) # (!\n0|mac_n1|r_mult[4]~5_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|r_mult[4]~5_combout\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => \n0|mac_n1|Add1~28_combout\,
	combout => \n0|mac_n1|r_mult[3]~6_combout\);

-- Location: LCCOMB_X91_Y28_N6
\n0|mac_n1|r_mult[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[3]~1_combout\ = (\n0|mac_n1|result~1_combout\ & ((!\n0|mac_n1|round_overflow~1_combout\) # (!\n0|mac_n1|round_overflow~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|result~1_combout\,
	datac => \n0|mac_n1|round_overflow~0_combout\,
	datad => \n0|mac_n1|round_overflow~1_combout\,
	combout => \n0|mac_n1|r_mult[3]~1_combout\);

-- Location: LCCOMB_X91_Y31_N24
\n0|mac_n1|r_mult[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[3]~7_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[3]~6_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[3]~6_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[3]~7_combout\);

-- Location: LCCOMB_X92_Y31_N20
\n0|mac_n1|r_mult[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[2]~8_combout\ = (\n0|mac_n1|r_mult[4]~5_combout\ & ((\n0|mac_n1|Add1~26_combout\))) # (!\n0|mac_n1|r_mult[4]~5_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|r_mult[4]~5_combout\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => \n0|mac_n1|Add1~26_combout\,
	combout => \n0|mac_n1|r_mult[2]~8_combout\);

-- Location: LCCOMB_X91_Y31_N30
\n0|mac_n1|r_mult[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[2]~9_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[2]~8_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[2]~8_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[2]~9_combout\);

-- Location: LCCOMB_X92_Y31_N14
\n0|mac_n1|r_mult[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[1]~10_combout\ = (\n0|mac_n1|r_mult[4]~5_combout\ & ((\n0|mac_n1|Add1~24_combout\))) # (!\n0|mac_n1|r_mult[4]~5_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datac => \n0|mac_n1|Add1~24_combout\,
	datad => \n0|mac_n1|r_mult[4]~5_combout\,
	combout => \n0|mac_n1|r_mult[1]~10_combout\);

-- Location: LCCOMB_X91_Y31_N20
\n0|mac_n1|r_mult[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[1]~11_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[1]~10_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[1]~10_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[1]~11_combout\);

-- Location: LCCOMB_X92_Y31_N0
\n0|mac_n1|r_mult[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[0]~12_combout\ = (\n0|mac_n1|r_mult[4]~5_combout\ & ((\n0|mac_n1|Add1~22_combout\))) # (!\n0|mac_n1|r_mult[4]~5_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datac => \n0|mac_n1|Add1~22_combout\,
	datad => \n0|mac_n1|r_mult[4]~5_combout\,
	combout => \n0|mac_n1|r_mult[0]~12_combout\);

-- Location: LCCOMB_X91_Y31_N18
\n0|mac_n1|r_mult[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[0]~13_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[0]~12_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[0]~12_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[0]~13_combout\);

-- Location: LCCOMB_X91_Y28_N4
\n0|mac_n1|r_mult[-1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-1]~14_combout\ = (\n0|mac_n1|r_mult[4]~5_combout\ & ((\n0|mac_n1|Add1~20_combout\))) # (!\n0|mac_n1|r_mult[4]~5_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \n0|mac_n1|r_mult[4]~5_combout\,
	datad => \n0|mac_n1|Add1~20_combout\,
	combout => \n0|mac_n1|r_mult[-1]~14_combout\);

-- Location: LCCOMB_X91_Y28_N10
\n0|mac_n1|r_mult[-1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-1]~15_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-1]~14_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[-1]~14_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-1]~15_combout\);

-- Location: LCCOMB_X91_Y28_N16
\n0|mac_n1|r_mult[-2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-2]~16_combout\ = (\n0|mac_n1|r_mult[4]~5_combout\ & ((\n0|mac_n1|Add1~18_combout\))) # (!\n0|mac_n1|r_mult[4]~5_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \n0|mac_n1|r_mult[4]~5_combout\,
	datad => \n0|mac_n1|Add1~18_combout\,
	combout => \n0|mac_n1|r_mult[-2]~16_combout\);

-- Location: LCCOMB_X91_Y28_N2
\n0|mac_n1|r_mult[-2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-2]~17_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-2]~16_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n0|mac_n1|r_mult[-2]~16_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-2]~17_combout\);

-- Location: LCCOMB_X91_Y28_N8
\n0|mac_n1|r_mult[-3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-3]~18_combout\ = (\n0|mac_n1|r_mult[4]~5_combout\ & ((\n0|mac_n1|Add1~16_combout\))) # (!\n0|mac_n1|r_mult[4]~5_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datac => \n0|mac_n1|Add1~16_combout\,
	datad => \n0|mac_n1|r_mult[4]~5_combout\,
	combout => \n0|mac_n1|r_mult[-3]~18_combout\);

-- Location: LCCOMB_X91_Y28_N26
\n0|mac_n1|r_mult[-3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-3]~19_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-3]~18_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[-3]~18_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-3]~19_combout\);

-- Location: LCCOMB_X91_Y29_N26
\n0|mac_n1|r_mult[-4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-4]~20_combout\ = (\n0|mac_n1|r_mult[4]~5_combout\ & ((\n0|mac_n1|Add1~14_combout\))) # (!\n0|mac_n1|r_mult[4]~5_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datac => \n0|mac_n1|Add1~14_combout\,
	datad => \n0|mac_n1|r_mult[4]~5_combout\,
	combout => \n0|mac_n1|r_mult[-4]~20_combout\);

-- Location: LCCOMB_X91_Y32_N2
\n0|mac_n1|r_mult[-4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-4]~21_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-4]~20_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[-4]~20_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-4]~21_combout\);

-- Location: LCCOMB_X92_Y31_N2
\n0|mac_n1|r_mult[-5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-5]~22_combout\ = (\n0|mac_n1|r_mult[4]~5_combout\ & ((\n0|mac_n1|Add1~12_combout\))) # (!\n0|mac_n1|r_mult[4]~5_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|r_mult[4]~5_combout\,
	datac => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => \n0|mac_n1|Add1~12_combout\,
	combout => \n0|mac_n1|r_mult[-5]~22_combout\);

-- Location: LCCOMB_X91_Y32_N12
\n0|mac_n1|r_mult[-5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-5]~23_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-5]~22_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[-5]~22_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-5]~23_combout\);

-- Location: LCCOMB_X92_Y29_N10
\n0|mac_n1|r_mult[-6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-6]~24_combout\ = (\n0|mac_n1|r_mult[4]~5_combout\ & ((\n0|mac_n1|Add1~10_combout\))) # (!\n0|mac_n1|r_mult[4]~5_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datac => \n0|mac_n1|Add1~10_combout\,
	datad => \n0|mac_n1|r_mult[4]~5_combout\,
	combout => \n0|mac_n1|r_mult[-6]~24_combout\);

-- Location: LCCOMB_X91_Y32_N10
\n0|mac_n1|r_mult[-6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-6]~25_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-6]~24_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[-6]~24_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-6]~25_combout\);

-- Location: LCCOMB_X92_Y31_N24
\n0|mac_n1|r_mult[-7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-7]~26_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|round_overflow~0_combout\ & ((\n0|mac_n1|Add1~8_combout\))) # (!\n0|mac_n1|round_overflow~0_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\)))) # 
-- (!\n0|mac_n1|result~1_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \n0|mac_n1|result~1_combout\,
	datac => \n0|mac_n1|round_overflow~0_combout\,
	datad => \n0|mac_n1|Add1~8_combout\,
	combout => \n0|mac_n1|r_mult[-7]~26_combout\);

-- Location: LCCOMB_X91_Y32_N4
\n0|mac_n1|r_mult[-7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-7]~27_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-7]~26_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[-7]~26_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-7]~27_combout\);

-- Location: LCCOMB_X92_Y31_N18
\n0|mac_n1|r_mult[-8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-8]~28_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|round_overflow~0_combout\ & ((\n0|mac_n1|Add1~6_combout\))) # (!\n0|mac_n1|round_overflow~0_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\)))) # 
-- (!\n0|mac_n1|result~1_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \n0|mac_n1|result~1_combout\,
	datac => \n0|mac_n1|round_overflow~0_combout\,
	datad => \n0|mac_n1|Add1~6_combout\,
	combout => \n0|mac_n1|r_mult[-8]~28_combout\);

-- Location: LCCOMB_X91_Y32_N6
\n0|mac_n1|r_mult[-8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-8]~29_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-8]~28_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[-8]~28_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-8]~29_combout\);

-- Location: LCCOMB_X92_Y31_N12
\n0|mac_n1|r_mult[-9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-9]~30_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|round_overflow~0_combout\ & ((\n0|mac_n1|Add1~4_combout\))) # (!\n0|mac_n1|round_overflow~0_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\)))) # 
-- (!\n0|mac_n1|result~1_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \n0|mac_n1|result~1_combout\,
	datac => \n0|mac_n1|round_overflow~0_combout\,
	datad => \n0|mac_n1|Add1~4_combout\,
	combout => \n0|mac_n1|r_mult[-9]~30_combout\);

-- Location: LCCOMB_X91_Y32_N0
\n0|mac_n1|r_mult[-9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-9]~31_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-9]~30_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[-9]~30_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-9]~31_combout\);

-- Location: LCCOMB_X92_Y31_N22
\n0|mac_n1|r_mult[-10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-10]~32_combout\ = (\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|round_overflow~0_combout\ & ((\n0|mac_n1|Add1~2_combout\))) # (!\n0|mac_n1|round_overflow~0_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\)))) # 
-- (!\n0|mac_n1|result~1_combout\ & (\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \n0|mac_n1|result~1_combout\,
	datac => \n0|mac_n1|round_overflow~0_combout\,
	datad => \n0|mac_n1|Add1~2_combout\,
	combout => \n0|mac_n1|r_mult[-10]~32_combout\);

-- Location: LCCOMB_X91_Y32_N14
\n0|mac_n1|r_mult[-10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-10]~33_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-10]~32_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[-10]~32_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-10]~33_combout\);

-- Location: LCCOMB_X92_Y31_N26
\n0|mac_n1|r_mult[-11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-11]~0_combout\ = (\n0|mac_n1|round_overflow~0_combout\ & ((\n0|mac_n1|result~1_combout\ & (\n0|mac_n1|Add1~0_combout\)) # (!\n0|mac_n1|result~1_combout\ & ((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\))))) # 
-- (!\n0|mac_n1|round_overflow~0_combout\ & (((\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Add1~0_combout\,
	datab => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datac => \n0|mac_n1|round_overflow~0_combout\,
	datad => \n0|mac_n1|result~1_combout\,
	combout => \n0|mac_n1|r_mult[-11]~0_combout\);

-- Location: LCCOMB_X91_Y32_N8
\n0|mac_n1|r_mult[-11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_mult[-11]~2_combout\ = (\n0|mac_n1|r_mult[3]~1_combout\ & ((\n0|mac_n1|r_mult[-11]~0_combout\))) # (!\n0|mac_n1|r_mult[3]~1_combout\ & (!\n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n0|mac_n1|r_mult[-11]~0_combout\,
	datad => \n0|mac_n1|r_mult[3]~1_combout\,
	combout => \n0|mac_n1|r_mult[-11]~2_combout\);

-- Location: LCCOMB_X91_Y32_N16
\n0|mac_n1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~0_combout\ = (\n0|mac_n1|r_data_out[-11]~q\ & (\n0|mac_n1|r_mult[-11]~2_combout\ $ (VCC))) # (!\n0|mac_n1|r_data_out[-11]~q\ & (\n0|mac_n1|r_mult[-11]~2_combout\ & VCC))
-- \n0|mac_n1|Add0~1\ = CARRY((\n0|mac_n1|r_data_out[-11]~q\ & \n0|mac_n1|r_mult[-11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-11]~q\,
	datab => \n0|mac_n1|r_mult[-11]~2_combout\,
	datad => VCC,
	combout => \n0|mac_n1|Add0~0_combout\,
	cout => \n0|mac_n1|Add0~1\);

-- Location: LCCOMB_X91_Y31_N14
\n0|mac_n1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~30_combout\ = (\n0|mac_n1|r_data_out\(4) & ((\n0|mac_n1|r_mult[4]~4_combout\ & (\n0|mac_n1|Add0~29\ & VCC)) # (!\n0|mac_n1|r_mult[4]~4_combout\ & (!\n0|mac_n1|Add0~29\)))) # (!\n0|mac_n1|r_data_out\(4) & ((\n0|mac_n1|r_mult[4]~4_combout\ & 
-- (!\n0|mac_n1|Add0~29\)) # (!\n0|mac_n1|r_mult[4]~4_combout\ & ((\n0|mac_n1|Add0~29\) # (GND)))))
-- \n0|mac_n1|Add0~31\ = CARRY((\n0|mac_n1|r_data_out\(4) & (!\n0|mac_n1|r_mult[4]~4_combout\ & !\n0|mac_n1|Add0~29\)) # (!\n0|mac_n1|r_data_out\(4) & ((!\n0|mac_n1|Add0~29\) # (!\n0|mac_n1|r_mult[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out\(4),
	datab => \n0|mac_n1|r_mult[4]~4_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~29\,
	combout => \n0|mac_n1|Add0~30_combout\,
	cout => \n0|mac_n1|Add0~31\);

-- Location: LCCOMB_X90_Y31_N8
\n0|mac_n1|result~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~22_combout\ = (\n0|mac_n1|Add0~0_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~0_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~0_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~22_combout\);

-- Location: CLKCTRL_G4
\i_rst~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_rst~inputclkctrl_outclk\);

-- Location: FF_X90_Y31_N9
\n0|mac_n1|r_data_out[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~22_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-11]~q\);

-- Location: LCCOMB_X91_Y32_N18
\n0|mac_n1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~2_combout\ = (\n0|mac_n1|r_data_out[-10]~q\ & ((\n0|mac_n1|r_mult[-10]~33_combout\ & (\n0|mac_n1|Add0~1\ & VCC)) # (!\n0|mac_n1|r_mult[-10]~33_combout\ & (!\n0|mac_n1|Add0~1\)))) # (!\n0|mac_n1|r_data_out[-10]~q\ & 
-- ((\n0|mac_n1|r_mult[-10]~33_combout\ & (!\n0|mac_n1|Add0~1\)) # (!\n0|mac_n1|r_mult[-10]~33_combout\ & ((\n0|mac_n1|Add0~1\) # (GND)))))
-- \n0|mac_n1|Add0~3\ = CARRY((\n0|mac_n1|r_data_out[-10]~q\ & (!\n0|mac_n1|r_mult[-10]~33_combout\ & !\n0|mac_n1|Add0~1\)) # (!\n0|mac_n1|r_data_out[-10]~q\ & ((!\n0|mac_n1|Add0~1\) # (!\n0|mac_n1|r_mult[-10]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-10]~q\,
	datab => \n0|mac_n1|r_mult[-10]~33_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~1\,
	combout => \n0|mac_n1|Add0~2_combout\,
	cout => \n0|mac_n1|Add0~3\);

-- Location: LCCOMB_X90_Y31_N28
\n0|mac_n1|result~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~36_combout\ = (\n0|mac_n1|Add0~2_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~2_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~2_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~36_combout\);

-- Location: FF_X90_Y31_N29
\n0|mac_n1|r_data_out[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~36_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-10]~q\);

-- Location: LCCOMB_X91_Y32_N20
\n0|mac_n1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~4_combout\ = ((\n0|mac_n1|r_data_out[-9]~q\ $ (\n0|mac_n1|r_mult[-9]~31_combout\ $ (!\n0|mac_n1|Add0~3\)))) # (GND)
-- \n0|mac_n1|Add0~5\ = CARRY((\n0|mac_n1|r_data_out[-9]~q\ & ((\n0|mac_n1|r_mult[-9]~31_combout\) # (!\n0|mac_n1|Add0~3\))) # (!\n0|mac_n1|r_data_out[-9]~q\ & (\n0|mac_n1|r_mult[-9]~31_combout\ & !\n0|mac_n1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-9]~q\,
	datab => \n0|mac_n1|r_mult[-9]~31_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~3\,
	combout => \n0|mac_n1|Add0~4_combout\,
	cout => \n0|mac_n1|Add0~5\);

-- Location: LCCOMB_X90_Y31_N18
\n0|mac_n1|result~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~35_combout\ = (\n0|mac_n1|Add0~4_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~4_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~4_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~35_combout\);

-- Location: FF_X90_Y31_N19
\n0|mac_n1|r_data_out[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~35_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-9]~q\);

-- Location: LCCOMB_X91_Y32_N22
\n0|mac_n1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~6_combout\ = (\n0|mac_n1|r_mult[-8]~29_combout\ & ((\n0|mac_n1|r_data_out[-8]~q\ & (\n0|mac_n1|Add0~5\ & VCC)) # (!\n0|mac_n1|r_data_out[-8]~q\ & (!\n0|mac_n1|Add0~5\)))) # (!\n0|mac_n1|r_mult[-8]~29_combout\ & 
-- ((\n0|mac_n1|r_data_out[-8]~q\ & (!\n0|mac_n1|Add0~5\)) # (!\n0|mac_n1|r_data_out[-8]~q\ & ((\n0|mac_n1|Add0~5\) # (GND)))))
-- \n0|mac_n1|Add0~7\ = CARRY((\n0|mac_n1|r_mult[-8]~29_combout\ & (!\n0|mac_n1|r_data_out[-8]~q\ & !\n0|mac_n1|Add0~5\)) # (!\n0|mac_n1|r_mult[-8]~29_combout\ & ((!\n0|mac_n1|Add0~5\) # (!\n0|mac_n1|r_data_out[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_mult[-8]~29_combout\,
	datab => \n0|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~5\,
	combout => \n0|mac_n1|Add0~6_combout\,
	cout => \n0|mac_n1|Add0~7\);

-- Location: LCCOMB_X90_Y31_N20
\n0|mac_n1|result~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~34_combout\ = (\n0|mac_n1|Add0~6_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~6_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Add0~6_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~34_combout\);

-- Location: FF_X90_Y31_N21
\n0|mac_n1|r_data_out[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~34_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-8]~q\);

-- Location: LCCOMB_X91_Y32_N24
\n0|mac_n1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~8_combout\ = ((\n0|mac_n1|r_data_out[-7]~q\ $ (\n0|mac_n1|r_mult[-7]~27_combout\ $ (!\n0|mac_n1|Add0~7\)))) # (GND)
-- \n0|mac_n1|Add0~9\ = CARRY((\n0|mac_n1|r_data_out[-7]~q\ & ((\n0|mac_n1|r_mult[-7]~27_combout\) # (!\n0|mac_n1|Add0~7\))) # (!\n0|mac_n1|r_data_out[-7]~q\ & (\n0|mac_n1|r_mult[-7]~27_combout\ & !\n0|mac_n1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-7]~q\,
	datab => \n0|mac_n1|r_mult[-7]~27_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~7\,
	combout => \n0|mac_n1|Add0~8_combout\,
	cout => \n0|mac_n1|Add0~9\);

-- Location: LCCOMB_X90_Y31_N26
\n0|mac_n1|result~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~33_combout\ = (\n0|mac_n1|Add0~8_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~8_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Add0~8_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~33_combout\);

-- Location: FF_X90_Y31_N27
\n0|mac_n1|r_data_out[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~33_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-7]~q\);

-- Location: LCCOMB_X91_Y32_N26
\n0|mac_n1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~10_combout\ = (\n0|mac_n1|r_mult[-6]~25_combout\ & ((\n0|mac_n1|r_data_out[-6]~q\ & (\n0|mac_n1|Add0~9\ & VCC)) # (!\n0|mac_n1|r_data_out[-6]~q\ & (!\n0|mac_n1|Add0~9\)))) # (!\n0|mac_n1|r_mult[-6]~25_combout\ & 
-- ((\n0|mac_n1|r_data_out[-6]~q\ & (!\n0|mac_n1|Add0~9\)) # (!\n0|mac_n1|r_data_out[-6]~q\ & ((\n0|mac_n1|Add0~9\) # (GND)))))
-- \n0|mac_n1|Add0~11\ = CARRY((\n0|mac_n1|r_mult[-6]~25_combout\ & (!\n0|mac_n1|r_data_out[-6]~q\ & !\n0|mac_n1|Add0~9\)) # (!\n0|mac_n1|r_mult[-6]~25_combout\ & ((!\n0|mac_n1|Add0~9\) # (!\n0|mac_n1|r_data_out[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_mult[-6]~25_combout\,
	datab => \n0|mac_n1|r_data_out[-6]~q\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~9\,
	combout => \n0|mac_n1|Add0~10_combout\,
	cout => \n0|mac_n1|Add0~11\);

-- Location: LCCOMB_X90_Y31_N0
\n0|mac_n1|result~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~32_combout\ = (\n0|mac_n1|Add0~10_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~10_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~10_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~32_combout\);

-- Location: FF_X90_Y31_N1
\n0|mac_n1|r_data_out[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~32_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-6]~q\);

-- Location: LCCOMB_X91_Y32_N28
\n0|mac_n1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~12_combout\ = ((\n0|mac_n1|r_mult[-5]~23_combout\ $ (\n0|mac_n1|r_data_out[-5]~q\ $ (!\n0|mac_n1|Add0~11\)))) # (GND)
-- \n0|mac_n1|Add0~13\ = CARRY((\n0|mac_n1|r_mult[-5]~23_combout\ & ((\n0|mac_n1|r_data_out[-5]~q\) # (!\n0|mac_n1|Add0~11\))) # (!\n0|mac_n1|r_mult[-5]~23_combout\ & (\n0|mac_n1|r_data_out[-5]~q\ & !\n0|mac_n1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_mult[-5]~23_combout\,
	datab => \n0|mac_n1|r_data_out[-5]~q\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~11\,
	combout => \n0|mac_n1|Add0~12_combout\,
	cout => \n0|mac_n1|Add0~13\);

-- Location: LCCOMB_X90_Y31_N14
\n0|mac_n1|result~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~31_combout\ = (\n0|mac_n1|Add0~12_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~12_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~12_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~31_combout\);

-- Location: FF_X90_Y31_N15
\n0|mac_n1|r_data_out[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~31_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-5]~q\);

-- Location: LCCOMB_X91_Y32_N30
\n0|mac_n1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~14_combout\ = (\n0|mac_n1|r_data_out[-4]~q\ & ((\n0|mac_n1|r_mult[-4]~21_combout\ & (\n0|mac_n1|Add0~13\ & VCC)) # (!\n0|mac_n1|r_mult[-4]~21_combout\ & (!\n0|mac_n1|Add0~13\)))) # (!\n0|mac_n1|r_data_out[-4]~q\ & 
-- ((\n0|mac_n1|r_mult[-4]~21_combout\ & (!\n0|mac_n1|Add0~13\)) # (!\n0|mac_n1|r_mult[-4]~21_combout\ & ((\n0|mac_n1|Add0~13\) # (GND)))))
-- \n0|mac_n1|Add0~15\ = CARRY((\n0|mac_n1|r_data_out[-4]~q\ & (!\n0|mac_n1|r_mult[-4]~21_combout\ & !\n0|mac_n1|Add0~13\)) # (!\n0|mac_n1|r_data_out[-4]~q\ & ((!\n0|mac_n1|Add0~13\) # (!\n0|mac_n1|r_mult[-4]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-4]~q\,
	datab => \n0|mac_n1|r_mult[-4]~21_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~13\,
	combout => \n0|mac_n1|Add0~14_combout\,
	cout => \n0|mac_n1|Add0~15\);

-- Location: LCCOMB_X90_Y31_N24
\n0|mac_n1|result~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~30_combout\ = (\n0|mac_n1|Add0~14_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~14_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~14_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~30_combout\);

-- Location: FF_X90_Y31_N25
\n0|mac_n1|r_data_out[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~30_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-4]~q\);

-- Location: LCCOMB_X91_Y31_N0
\n0|mac_n1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~16_combout\ = ((\n0|mac_n1|r_mult[-3]~19_combout\ $ (\n0|mac_n1|r_data_out[-3]~q\ $ (!\n0|mac_n1|Add0~15\)))) # (GND)
-- \n0|mac_n1|Add0~17\ = CARRY((\n0|mac_n1|r_mult[-3]~19_combout\ & ((\n0|mac_n1|r_data_out[-3]~q\) # (!\n0|mac_n1|Add0~15\))) # (!\n0|mac_n1|r_mult[-3]~19_combout\ & (\n0|mac_n1|r_data_out[-3]~q\ & !\n0|mac_n1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_mult[-3]~19_combout\,
	datab => \n0|mac_n1|r_data_out[-3]~q\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~15\,
	combout => \n0|mac_n1|Add0~16_combout\,
	cout => \n0|mac_n1|Add0~17\);

-- Location: LCCOMB_X91_Y31_N22
\n0|mac_n1|result~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~29_combout\ = (\n0|mac_n1|Add0~16_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~16_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~16_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~29_combout\);

-- Location: FF_X91_Y31_N23
\n0|mac_n1|r_data_out[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~29_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-3]~q\);

-- Location: LCCOMB_X91_Y31_N2
\n0|mac_n1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~18_combout\ = (\n0|mac_n1|r_data_out[-2]~q\ & ((\n0|mac_n1|r_mult[-2]~17_combout\ & (\n0|mac_n1|Add0~17\ & VCC)) # (!\n0|mac_n1|r_mult[-2]~17_combout\ & (!\n0|mac_n1|Add0~17\)))) # (!\n0|mac_n1|r_data_out[-2]~q\ & 
-- ((\n0|mac_n1|r_mult[-2]~17_combout\ & (!\n0|mac_n1|Add0~17\)) # (!\n0|mac_n1|r_mult[-2]~17_combout\ & ((\n0|mac_n1|Add0~17\) # (GND)))))
-- \n0|mac_n1|Add0~19\ = CARRY((\n0|mac_n1|r_data_out[-2]~q\ & (!\n0|mac_n1|r_mult[-2]~17_combout\ & !\n0|mac_n1|Add0~17\)) # (!\n0|mac_n1|r_data_out[-2]~q\ & ((!\n0|mac_n1|Add0~17\) # (!\n0|mac_n1|r_mult[-2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-2]~q\,
	datab => \n0|mac_n1|r_mult[-2]~17_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~17\,
	combout => \n0|mac_n1|Add0~18_combout\,
	cout => \n0|mac_n1|Add0~19\);

-- Location: LCCOMB_X91_Y31_N28
\n0|mac_n1|result~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~28_combout\ = (\n0|mac_n1|Add0~18_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~18_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~18_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~28_combout\);

-- Location: FF_X91_Y31_N29
\n0|mac_n1|r_data_out[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~28_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-2]~q\);

-- Location: LCCOMB_X91_Y31_N4
\n0|mac_n1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~20_combout\ = ((\n0|mac_n1|r_data_out[-1]~q\ $ (\n0|mac_n1|r_mult[-1]~15_combout\ $ (!\n0|mac_n1|Add0~19\)))) # (GND)
-- \n0|mac_n1|Add0~21\ = CARRY((\n0|mac_n1|r_data_out[-1]~q\ & ((\n0|mac_n1|r_mult[-1]~15_combout\) # (!\n0|mac_n1|Add0~19\))) # (!\n0|mac_n1|r_data_out[-1]~q\ & (\n0|mac_n1|r_mult[-1]~15_combout\ & !\n0|mac_n1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-1]~q\,
	datab => \n0|mac_n1|r_mult[-1]~15_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~19\,
	combout => \n0|mac_n1|Add0~20_combout\,
	cout => \n0|mac_n1|Add0~21\);

-- Location: LCCOMB_X90_Y31_N10
\n0|mac_n1|result~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~27_combout\ = (\n0|mac_n1|Add0~20_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~20_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Add0~20_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~27_combout\);

-- Location: FF_X90_Y31_N11
\n0|mac_n1|r_data_out[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~27_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out[-1]~q\);

-- Location: LCCOMB_X91_Y31_N6
\n0|mac_n1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~22_combout\ = (\n0|mac_n1|r_data_out\(0) & ((\n0|mac_n1|r_mult[0]~13_combout\ & (\n0|mac_n1|Add0~21\ & VCC)) # (!\n0|mac_n1|r_mult[0]~13_combout\ & (!\n0|mac_n1|Add0~21\)))) # (!\n0|mac_n1|r_data_out\(0) & 
-- ((\n0|mac_n1|r_mult[0]~13_combout\ & (!\n0|mac_n1|Add0~21\)) # (!\n0|mac_n1|r_mult[0]~13_combout\ & ((\n0|mac_n1|Add0~21\) # (GND)))))
-- \n0|mac_n1|Add0~23\ = CARRY((\n0|mac_n1|r_data_out\(0) & (!\n0|mac_n1|r_mult[0]~13_combout\ & !\n0|mac_n1|Add0~21\)) # (!\n0|mac_n1|r_data_out\(0) & ((!\n0|mac_n1|Add0~21\) # (!\n0|mac_n1|r_mult[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out\(0),
	datab => \n0|mac_n1|r_mult[0]~13_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~21\,
	combout => \n0|mac_n1|Add0~22_combout\,
	cout => \n0|mac_n1|Add0~23\);

-- Location: LCCOMB_X91_Y31_N26
\n0|mac_n1|result~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~26_combout\ = (\n0|mac_n1|Add0~22_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~22_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|Add0~22_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~26_combout\);

-- Location: FF_X91_Y31_N27
\n0|mac_n1|r_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~26_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out\(0));

-- Location: LCCOMB_X91_Y31_N8
\n0|mac_n1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~24_combout\ = ((\n0|mac_n1|r_data_out\(1) $ (\n0|mac_n1|r_mult[1]~11_combout\ $ (!\n0|mac_n1|Add0~23\)))) # (GND)
-- \n0|mac_n1|Add0~25\ = CARRY((\n0|mac_n1|r_data_out\(1) & ((\n0|mac_n1|r_mult[1]~11_combout\) # (!\n0|mac_n1|Add0~23\))) # (!\n0|mac_n1|r_data_out\(1) & (\n0|mac_n1|r_mult[1]~11_combout\ & !\n0|mac_n1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out\(1),
	datab => \n0|mac_n1|r_mult[1]~11_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~23\,
	combout => \n0|mac_n1|Add0~24_combout\,
	cout => \n0|mac_n1|Add0~25\);

-- Location: LCCOMB_X90_Y31_N16
\n0|mac_n1|result~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~25_combout\ = (\n0|mac_n1|Add0~24_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~24_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~24_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~25_combout\);

-- Location: FF_X90_Y31_N17
\n0|mac_n1|r_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~25_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out\(1));

-- Location: LCCOMB_X91_Y31_N10
\n0|mac_n1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~26_combout\ = (\n0|mac_n1|r_mult[2]~9_combout\ & ((\n0|mac_n1|r_data_out\(2) & (\n0|mac_n1|Add0~25\ & VCC)) # (!\n0|mac_n1|r_data_out\(2) & (!\n0|mac_n1|Add0~25\)))) # (!\n0|mac_n1|r_mult[2]~9_combout\ & ((\n0|mac_n1|r_data_out\(2) & 
-- (!\n0|mac_n1|Add0~25\)) # (!\n0|mac_n1|r_data_out\(2) & ((\n0|mac_n1|Add0~25\) # (GND)))))
-- \n0|mac_n1|Add0~27\ = CARRY((\n0|mac_n1|r_mult[2]~9_combout\ & (!\n0|mac_n1|r_data_out\(2) & !\n0|mac_n1|Add0~25\)) # (!\n0|mac_n1|r_mult[2]~9_combout\ & ((!\n0|mac_n1|Add0~25\) # (!\n0|mac_n1|r_data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_mult[2]~9_combout\,
	datab => \n0|mac_n1|r_data_out\(2),
	datad => VCC,
	cin => \n0|mac_n1|Add0~25\,
	combout => \n0|mac_n1|Add0~26_combout\,
	cout => \n0|mac_n1|Add0~27\);

-- Location: LCCOMB_X90_Y31_N6
\n0|mac_n1|result~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~24_combout\ = (\n0|mac_n1|Add0~26_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~26_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~26_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~24_combout\);

-- Location: FF_X90_Y31_N7
\n0|mac_n1|r_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~24_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out\(2));

-- Location: LCCOMB_X91_Y31_N12
\n0|mac_n1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~28_combout\ = ((\n0|mac_n1|r_data_out\(3) $ (\n0|mac_n1|r_mult[3]~7_combout\ $ (!\n0|mac_n1|Add0~27\)))) # (GND)
-- \n0|mac_n1|Add0~29\ = CARRY((\n0|mac_n1|r_data_out\(3) & ((\n0|mac_n1|r_mult[3]~7_combout\) # (!\n0|mac_n1|Add0~27\))) # (!\n0|mac_n1|r_data_out\(3) & (\n0|mac_n1|r_mult[3]~7_combout\ & !\n0|mac_n1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out\(3),
	datab => \n0|mac_n1|r_mult[3]~7_combout\,
	datad => VCC,
	cin => \n0|mac_n1|Add0~27\,
	combout => \n0|mac_n1|Add0~28_combout\,
	cout => \n0|mac_n1|Add0~29\);

-- Location: LCCOMB_X90_Y31_N12
\n0|mac_n1|result~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|result~23_combout\ = (\n0|mac_n1|Add0~28_combout\ & ((\n0|mac_n1|Add0~30_combout\) # (\n0|mac_n1|Add0~32_combout\))) # (!\n0|mac_n1|Add0~28_combout\ & (\n0|mac_n1|Add0~30_combout\ & \n0|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|Add0~28_combout\,
	datac => \n0|mac_n1|Add0~30_combout\,
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|result~23_combout\);

-- Location: FF_X90_Y31_N13
\n0|mac_n1|r_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|result~23_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out\(3));

-- Location: LCCOMB_X91_Y31_N16
\n0|mac_n1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|Add0~32_combout\ = \n0|mac_n1|r_data_out\(4) $ (\n0|mac_n1|Add0~31\ $ (\n0|mac_n1|r_mult[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|r_data_out\(4),
	datad => \n0|mac_n1|r_mult[4]~4_combout\,
	cin => \n0|mac_n1|Add0~31\,
	combout => \n0|mac_n1|Add0~32_combout\);

-- Location: LCCOMB_X90_Y31_N22
\n0|mac_n1|r_data_out[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|mac_n1|r_data_out[4]~0_combout\ = !\n0|mac_n1|Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|mac_n1|Add0~32_combout\,
	combout => \n0|mac_n1|r_data_out[4]~0_combout\);

-- Location: FF_X90_Y31_N23
\n0|mac_n1|r_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|mac_n1|r_data_out[4]~0_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|mac_n1|r_data_out\(4));

-- Location: LCCOMB_X99_Y31_N0
\n0|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~0_combout\ = \n0|mac_n1|r_data_out[-10]~q\ $ (VCC)
-- \n0|Add1~1\ = CARRY(\n0|mac_n1|r_data_out[-10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|r_data_out[-10]~q\,
	datad => VCC,
	combout => \n0|Add1~0_combout\,
	cout => \n0|Add1~1\);

-- Location: LCCOMB_X99_Y31_N2
\n0|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~2_combout\ = (\n0|mac_n1|r_data_out[-9]~q\ & (\n0|Add1~1\ & VCC)) # (!\n0|mac_n1|r_data_out[-9]~q\ & (!\n0|Add1~1\))
-- \n0|Add1~3\ = CARRY((!\n0|mac_n1|r_data_out[-9]~q\ & !\n0|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-9]~q\,
	datad => VCC,
	cin => \n0|Add1~1\,
	combout => \n0|Add1~2_combout\,
	cout => \n0|Add1~3\);

-- Location: LCCOMB_X99_Y31_N4
\n0|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~4_combout\ = (\n0|mac_n1|r_data_out[-8]~q\ & (\n0|Add1~3\ $ (GND))) # (!\n0|mac_n1|r_data_out[-8]~q\ & (!\n0|Add1~3\ & VCC))
-- \n0|Add1~5\ = CARRY((\n0|mac_n1|r_data_out[-8]~q\ & !\n0|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	cin => \n0|Add1~3\,
	combout => \n0|Add1~4_combout\,
	cout => \n0|Add1~5\);

-- Location: LCCOMB_X99_Y31_N6
\n0|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~6_combout\ = (\n0|mac_n1|r_data_out[-7]~q\ & (!\n0|Add1~5\)) # (!\n0|mac_n1|r_data_out[-7]~q\ & ((\n0|Add1~5\) # (GND)))
-- \n0|Add1~7\ = CARRY((!\n0|Add1~5\) # (!\n0|mac_n1|r_data_out[-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|r_data_out[-7]~q\,
	datad => VCC,
	cin => \n0|Add1~5\,
	combout => \n0|Add1~6_combout\,
	cout => \n0|Add1~7\);

-- Location: LCCOMB_X99_Y31_N8
\n0|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~8_combout\ = (\n0|mac_n1|r_data_out[-6]~q\ & ((GND) # (!\n0|Add1~7\))) # (!\n0|mac_n1|r_data_out[-6]~q\ & (\n0|Add1~7\ $ (GND)))
-- \n0|Add1~9\ = CARRY((\n0|mac_n1|r_data_out[-6]~q\) # (!\n0|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|r_data_out[-6]~q\,
	datad => VCC,
	cin => \n0|Add1~7\,
	combout => \n0|Add1~8_combout\,
	cout => \n0|Add1~9\);

-- Location: LCCOMB_X99_Y31_N10
\n0|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~10_combout\ = (\n0|mac_n1|r_data_out[-5]~q\ & (!\n0|Add1~9\)) # (!\n0|mac_n1|r_data_out[-5]~q\ & ((\n0|Add1~9\) # (GND)))
-- \n0|Add1~11\ = CARRY((!\n0|Add1~9\) # (!\n0|mac_n1|r_data_out[-5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n0|mac_n1|r_data_out[-5]~q\,
	datad => VCC,
	cin => \n0|Add1~9\,
	combout => \n0|Add1~10_combout\,
	cout => \n0|Add1~11\);

-- Location: LCCOMB_X99_Y31_N12
\n0|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~12_combout\ = (\n0|mac_n1|r_data_out[-4]~q\ & (\n0|Add1~11\ $ (GND))) # (!\n0|mac_n1|r_data_out[-4]~q\ & (!\n0|Add1~11\ & VCC))
-- \n0|Add1~13\ = CARRY((\n0|mac_n1|r_data_out[-4]~q\ & !\n0|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-4]~q\,
	datad => VCC,
	cin => \n0|Add1~11\,
	combout => \n0|Add1~12_combout\,
	cout => \n0|Add1~13\);

-- Location: LCCOMB_X99_Y31_N14
\n0|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~14_combout\ = (\n0|mac_n1|r_data_out[-3]~q\ & (!\n0|Add1~13\)) # (!\n0|mac_n1|r_data_out[-3]~q\ & ((\n0|Add1~13\) # (GND)))
-- \n0|Add1~15\ = CARRY((!\n0|Add1~13\) # (!\n0|mac_n1|r_data_out[-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-3]~q\,
	datad => VCC,
	cin => \n0|Add1~13\,
	combout => \n0|Add1~14_combout\,
	cout => \n0|Add1~15\);

-- Location: LCCOMB_X99_Y31_N16
\n0|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~16_combout\ = (\n0|mac_n1|r_data_out[-2]~q\ & (\n0|Add1~15\ $ (GND))) # (!\n0|mac_n1|r_data_out[-2]~q\ & (!\n0|Add1~15\ & VCC))
-- \n0|Add1~17\ = CARRY((\n0|mac_n1|r_data_out[-2]~q\ & !\n0|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-2]~q\,
	datad => VCC,
	cin => \n0|Add1~15\,
	combout => \n0|Add1~16_combout\,
	cout => \n0|Add1~17\);

-- Location: LCCOMB_X99_Y31_N18
\n0|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~18_combout\ = (\n0|mac_n1|r_data_out[-1]~q\ & (!\n0|Add1~17\)) # (!\n0|mac_n1|r_data_out[-1]~q\ & ((\n0|Add1~17\) # (GND)))
-- \n0|Add1~19\ = CARRY((!\n0|Add1~17\) # (!\n0|mac_n1|r_data_out[-1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-1]~q\,
	datad => VCC,
	cin => \n0|Add1~17\,
	combout => \n0|Add1~18_combout\,
	cout => \n0|Add1~19\);

-- Location: LCCOMB_X99_Y31_N20
\n0|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~20_combout\ = (\n0|mac_n1|r_data_out\(0) & (\n0|Add1~19\ $ (GND))) # (!\n0|mac_n1|r_data_out\(0) & (!\n0|Add1~19\ & VCC))
-- \n0|Add1~21\ = CARRY((\n0|mac_n1|r_data_out\(0) & !\n0|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out\(0),
	datad => VCC,
	cin => \n0|Add1~19\,
	combout => \n0|Add1~20_combout\,
	cout => \n0|Add1~21\);

-- Location: LCCOMB_X99_Y31_N22
\n0|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~22_combout\ = (\n0|mac_n1|r_data_out\(1) & (!\n0|Add1~21\)) # (!\n0|mac_n1|r_data_out\(1) & ((\n0|Add1~21\) # (GND)))
-- \n0|Add1~23\ = CARRY((!\n0|Add1~21\) # (!\n0|mac_n1|r_data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out\(1),
	datad => VCC,
	cin => \n0|Add1~21\,
	combout => \n0|Add1~22_combout\,
	cout => \n0|Add1~23\);

-- Location: LCCOMB_X99_Y31_N24
\n0|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~24_combout\ = (\n0|mac_n1|r_data_out\(2) & (\n0|Add1~23\ $ (GND))) # (!\n0|mac_n1|r_data_out\(2) & (!\n0|Add1~23\ & VCC))
-- \n0|Add1~25\ = CARRY((\n0|mac_n1|r_data_out\(2) & !\n0|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out\(2),
	datad => VCC,
	cin => \n0|Add1~23\,
	combout => \n0|Add1~24_combout\,
	cout => \n0|Add1~25\);

-- Location: LCCOMB_X99_Y31_N26
\n0|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~26_combout\ = (\n0|mac_n1|r_data_out\(3) & (!\n0|Add1~25\)) # (!\n0|mac_n1|r_data_out\(3) & ((\n0|Add1~25\) # (GND)))
-- \n0|Add1~27\ = CARRY((!\n0|Add1~25\) # (!\n0|mac_n1|r_data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out\(3),
	datad => VCC,
	cin => \n0|Add1~25\,
	combout => \n0|Add1~26_combout\,
	cout => \n0|Add1~27\);

-- Location: LCCOMB_X99_Y31_N28
\n0|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~28_combout\ = (\n0|mac_n1|r_data_out\(4) & (\n0|Add1~27\ $ (GND))) # (!\n0|mac_n1|r_data_out\(4) & (!\n0|Add1~27\ & VCC))
-- \n0|Add1~29\ = CARRY((\n0|mac_n1|r_data_out\(4) & !\n0|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out\(4),
	datad => VCC,
	cin => \n0|Add1~27\,
	combout => \n0|Add1~28_combout\,
	cout => \n0|Add1~29\);

-- Location: LCCOMB_X99_Y31_N30
\n0|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Add1~30_combout\ = \n0|mac_n1|r_data_out\(4) $ (!\n0|Add1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out\(4),
	cin => \n0|Add1~29\,
	combout => \n0|Add1~30_combout\);

-- Location: LCCOMB_X99_Y29_N30
\n0|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~7_combout\ = (\n0|Add1~28_combout\ & ((\n0|Add1~30_combout\) # (\n0|Add1~0_combout\))) # (!\n0|Add1~28_combout\ & (\n0|Add1~30_combout\ & \n0|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Add1~28_combout\,
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~0_combout\,
	combout => \n0|result~7_combout\);

-- Location: LCCOMB_X83_Y29_N10
\n0|r_bias[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_bias[0]~0_combout\ = (\r_enable_n0~q\ & \n0|r_sm.s_bias~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_enable_n0~q\,
	datad => \n0|r_sm.s_bias~q\,
	combout => \n0|r_bias[0]~0_combout\);

-- Location: FF_X99_Y29_N31
\n0|r_bias[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~7_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(1));

-- Location: LCCOMB_X100_Y29_N4
\n0|r_relu_in[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_relu_in[1]~feeder_combout\ = \n0|r_bias\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_bias\(1),
	combout => \n0|r_relu_in[1]~feeder_combout\);

-- Location: LCCOMB_X83_Y29_N26
\n0|r_relu_in[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_relu_in[1]~0_combout\ = (\r_enable_n0~q\ & \n0|r_sm.s_relu~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \r_enable_n0~q\,
	datad => \n0|r_sm.s_relu~q\,
	combout => \n0|r_relu_in[1]~0_combout\);

-- Location: FF_X100_Y29_N5
\n0|r_relu_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_relu_in[1]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(1));

-- Location: LCCOMB_X100_Y29_N16
\n0|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~5_combout\ = (\n0|Add1~30_combout\ & ((\n0|Add1~28_combout\) # (\n0|Add1~4_combout\))) # (!\n0|Add1~30_combout\ & (\n0|Add1~28_combout\ & \n0|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~28_combout\,
	datad => \n0|Add1~4_combout\,
	combout => \n0|result~5_combout\);

-- Location: FF_X100_Y29_N17
\n0|r_bias[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~5_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(3));

-- Location: LCCOMB_X100_Y29_N18
\n0|r_relu_in[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_relu_in[3]~feeder_combout\ = \n0|r_bias\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_bias\(3),
	combout => \n0|r_relu_in[3]~feeder_combout\);

-- Location: FF_X100_Y29_N19
\n0|r_relu_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_relu_in[3]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(3));

-- Location: LCCOMB_X100_Y29_N30
\n0|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~6_combout\ = (\n0|Add1~30_combout\ & ((\n0|Add1~28_combout\) # (\n0|Add1~2_combout\))) # (!\n0|Add1~30_combout\ & (\n0|Add1~28_combout\ & \n0|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~28_combout\,
	datad => \n0|Add1~2_combout\,
	combout => \n0|result~6_combout\);

-- Location: FF_X100_Y29_N31
\n0|r_bias[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~6_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(2));

-- Location: FF_X100_Y29_N13
\n0|r_relu_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_bias\(2),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(2));

-- Location: LCCOMB_X99_Y29_N14
\n0|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~0_combout\ = (\n0|mac_n1|r_data_out[-11]~q\ & ((\n0|Add1~30_combout\) # (\n0|Add1~28_combout\))) # (!\n0|mac_n1|r_data_out[-11]~q\ & (\n0|Add1~30_combout\ & \n0|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|mac_n1|r_data_out[-11]~q\,
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~28_combout\,
	combout => \n0|result~0_combout\);

-- Location: FF_X99_Y29_N15
\n0|r_bias[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(0));

-- Location: LCCOMB_X100_Y29_N28
\n0|r_relu_in[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_relu_in[0]~feeder_combout\ = \n0|r_bias\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_bias\(0),
	combout => \n0|r_relu_in[0]~feeder_combout\);

-- Location: FF_X100_Y29_N29
\n0|r_relu_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_relu_in[0]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(0));

-- Location: LCCOMB_X100_Y29_N12
\n0|act_relu|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|LessThan0~1_combout\ = (\n0|r_relu_in\(1)) # ((\n0|r_relu_in\(3)) # ((\n0|r_relu_in\(2)) # (\n0|r_relu_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_relu_in\(1),
	datab => \n0|r_relu_in\(3),
	datac => \n0|r_relu_in\(2),
	datad => \n0|r_relu_in\(0),
	combout => \n0|act_relu|LessThan0~1_combout\);

-- Location: LCCOMB_X100_Y29_N24
\n0|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~3_combout\ = (\n0|Add1~30_combout\ & ((\n0|Add1~28_combout\) # (\n0|Add1~8_combout\))) # (!\n0|Add1~30_combout\ & (\n0|Add1~28_combout\ & \n0|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~28_combout\,
	datad => \n0|Add1~8_combout\,
	combout => \n0|result~3_combout\);

-- Location: FF_X100_Y29_N25
\n0|r_bias[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~3_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(5));

-- Location: LCCOMB_X100_Y29_N10
\n0|r_relu_in[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_relu_in[5]~feeder_combout\ = \n0|r_bias\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_bias\(5),
	combout => \n0|r_relu_in[5]~feeder_combout\);

-- Location: FF_X100_Y29_N11
\n0|r_relu_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_relu_in[5]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(5));

-- Location: LCCOMB_X100_Y29_N22
\n0|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~4_combout\ = (\n0|Add1~30_combout\ & ((\n0|Add1~28_combout\) # (\n0|Add1~6_combout\))) # (!\n0|Add1~30_combout\ & (\n0|Add1~28_combout\ & \n0|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~28_combout\,
	datad => \n0|Add1~6_combout\,
	combout => \n0|result~4_combout\);

-- Location: FF_X100_Y29_N23
\n0|r_bias[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~4_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(4));

-- Location: FF_X100_Y29_N15
\n0|r_relu_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_bias\(4),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(4));

-- Location: LCCOMB_X100_Y29_N8
\n0|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~2_combout\ = (\n0|Add1~10_combout\ & ((\n0|Add1~28_combout\) # (\n0|Add1~30_combout\))) # (!\n0|Add1~10_combout\ & (\n0|Add1~28_combout\ & \n0|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Add1~10_combout\,
	datac => \n0|Add1~28_combout\,
	datad => \n0|Add1~30_combout\,
	combout => \n0|result~2_combout\);

-- Location: FF_X100_Y29_N9
\n0|r_bias[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~2_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(6));

-- Location: FF_X100_Y29_N1
\n0|r_relu_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_bias\(6),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(6));

-- Location: LCCOMB_X100_Y29_N14
\n0|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~1_combout\ = (\n0|Add1~28_combout\ & ((\n0|Add1~12_combout\) # (\n0|Add1~30_combout\))) # (!\n0|Add1~28_combout\ & (\n0|Add1~12_combout\ & \n0|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Add1~28_combout\,
	datab => \n0|Add1~12_combout\,
	datad => \n0|Add1~30_combout\,
	combout => \n0|result~1_combout\);

-- Location: LCCOMB_X101_Y29_N24
\n0|r_bias[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_bias[7]~feeder_combout\ = \n0|result~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|result~1_combout\,
	combout => \n0|r_bias[7]~feeder_combout\);

-- Location: FF_X101_Y29_N25
\n0|r_bias[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_bias[7]~feeder_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(7));

-- Location: LCCOMB_X100_Y29_N20
\n0|r_relu_in[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_relu_in[7]~feeder_combout\ = \n0|r_bias\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_bias\(7),
	combout => \n0|r_relu_in[7]~feeder_combout\);

-- Location: FF_X100_Y29_N21
\n0|r_relu_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_relu_in[7]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(7));

-- Location: LCCOMB_X100_Y29_N0
\n0|act_relu|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|LessThan0~0_combout\ = (\n0|r_relu_in\(5)) # ((\n0|r_relu_in\(4)) # ((\n0|r_relu_in\(6)) # (\n0|r_relu_in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_relu_in\(5),
	datab => \n0|r_relu_in\(4),
	datac => \n0|r_relu_in\(6),
	datad => \n0|r_relu_in\(7),
	combout => \n0|act_relu|LessThan0~0_combout\);

-- Location: LCCOMB_X99_Y29_N24
\n0|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~8_combout\ = (\n0|Add1~28_combout\ & ((\n0|Add1~30_combout\) # (\n0|Add1~14_combout\))) # (!\n0|Add1~28_combout\ & (\n0|Add1~30_combout\ & \n0|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Add1~28_combout\,
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~14_combout\,
	combout => \n0|result~8_combout\);

-- Location: FF_X99_Y29_N25
\n0|r_bias[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~8_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(8));

-- Location: FF_X99_Y29_N13
\n0|r_relu_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_bias\(8),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(8));

-- Location: LCCOMB_X99_Y29_N2
\n0|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~10_combout\ = (\n0|Add1~28_combout\ & ((\n0|Add1~30_combout\) # (\n0|Add1~18_combout\))) # (!\n0|Add1~28_combout\ & (\n0|Add1~30_combout\ & \n0|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Add1~28_combout\,
	datab => \n0|Add1~30_combout\,
	datad => \n0|Add1~18_combout\,
	combout => \n0|result~10_combout\);

-- Location: FF_X99_Y29_N3
\n0|r_bias[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~10_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(10));

-- Location: LCCOMB_X99_Y29_N18
\n0|r_relu_in[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_relu_in[10]~feeder_combout\ = \n0|r_bias\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_bias\(10),
	combout => \n0|r_relu_in[10]~feeder_combout\);

-- Location: FF_X99_Y29_N19
\n0|r_relu_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_relu_in[10]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(10));

-- Location: LCCOMB_X99_Y29_N8
\n0|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~11_combout\ = (\n0|Add1~28_combout\ & ((\n0|Add1~30_combout\) # (\n0|Add1~20_combout\))) # (!\n0|Add1~28_combout\ & (\n0|Add1~30_combout\ & \n0|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Add1~28_combout\,
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~20_combout\,
	combout => \n0|result~11_combout\);

-- Location: FF_X99_Y29_N9
\n0|r_bias[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~11_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(11));

-- Location: FF_X99_Y29_N27
\n0|r_relu_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_bias\(11),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(11));

-- Location: LCCOMB_X99_Y29_N0
\n0|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~9_combout\ = (\n0|Add1~16_combout\ & ((\n0|Add1~30_combout\) # (\n0|Add1~28_combout\))) # (!\n0|Add1~16_combout\ & (\n0|Add1~30_combout\ & \n0|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Add1~16_combout\,
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~28_combout\,
	combout => \n0|result~9_combout\);

-- Location: FF_X99_Y29_N1
\n0|r_bias[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~9_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(9));

-- Location: LCCOMB_X99_Y29_N20
\n0|r_relu_in[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_relu_in[9]~feeder_combout\ = \n0|r_bias\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_bias\(9),
	combout => \n0|r_relu_in[9]~feeder_combout\);

-- Location: FF_X99_Y29_N21
\n0|r_relu_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_relu_in[9]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(9));

-- Location: LCCOMB_X99_Y29_N26
\n0|act_relu|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|LessThan0~2_combout\ = (\n0|r_relu_in\(8)) # ((\n0|r_relu_in\(10)) # ((\n0|r_relu_in\(11)) # (\n0|r_relu_in\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|r_relu_in\(8),
	datab => \n0|r_relu_in\(10),
	datac => \n0|r_relu_in\(11),
	datad => \n0|r_relu_in\(9),
	combout => \n0|act_relu|LessThan0~2_combout\);

-- Location: LCCOMB_X99_Y29_N28
\n0|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~12_combout\ = (\n0|Add1~28_combout\ & ((\n0|Add1~30_combout\) # (\n0|Add1~22_combout\))) # (!\n0|Add1~28_combout\ & (\n0|Add1~30_combout\ & \n0|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Add1~28_combout\,
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~22_combout\,
	combout => \n0|result~12_combout\);

-- Location: FF_X99_Y29_N29
\n0|r_bias[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~12_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(12));

-- Location: FF_X99_Y29_N5
\n0|r_relu_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_bias\(12),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(12));

-- Location: LCCOMB_X99_Y29_N22
\n0|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~13_combout\ = (\n0|Add1~28_combout\ & ((\n0|Add1~30_combout\) # (\n0|Add1~24_combout\))) # (!\n0|Add1~28_combout\ & (\n0|Add1~30_combout\ & \n0|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Add1~28_combout\,
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~24_combout\,
	combout => \n0|result~13_combout\);

-- Location: FF_X99_Y29_N23
\n0|r_bias[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~13_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(13));

-- Location: FF_X99_Y29_N7
\n0|r_relu_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_bias\(13),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(13));

-- Location: LCCOMB_X99_Y29_N10
\n0|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|result~14_combout\ = (\n0|Add1~26_combout\ & ((\n0|Add1~30_combout\) # (\n0|Add1~28_combout\))) # (!\n0|Add1~26_combout\ & (\n0|Add1~30_combout\ & \n0|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|Add1~26_combout\,
	datab => \n0|Add1~30_combout\,
	datac => \n0|Add1~28_combout\,
	combout => \n0|result~14_combout\);

-- Location: FF_X99_Y29_N11
\n0|r_bias[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|result~14_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(14));

-- Location: LCCOMB_X99_Y29_N16
\n0|r_relu_in[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_relu_in[14]~feeder_combout\ = \n0|r_bias\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|r_bias\(14),
	combout => \n0|r_relu_in[14]~feeder_combout\);

-- Location: FF_X99_Y29_N17
\n0|r_relu_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_relu_in[14]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(14));

-- Location: LCCOMB_X99_Y29_N6
\n0|act_relu|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|LessThan0~3_combout\ = (\n0|act_relu|LessThan0~2_combout\) # ((\n0|r_relu_in\(12)) # ((\n0|r_relu_in\(13)) # (\n0|r_relu_in\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|act_relu|LessThan0~2_combout\,
	datab => \n0|r_relu_in\(12),
	datac => \n0|r_relu_in\(13),
	datad => \n0|r_relu_in\(14),
	combout => \n0|act_relu|LessThan0~3_combout\);

-- Location: LCCOMB_X100_Y29_N26
\n0|r_bias[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|r_bias[15]~1_combout\ = !\n0|Add1~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n0|Add1~30_combout\,
	combout => \n0|r_bias[15]~1_combout\);

-- Location: FF_X100_Y29_N27
\n0|r_bias[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|r_bias[15]~1_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_bias\(15));

-- Location: FF_X100_Y29_N3
\n0|r_relu_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n0|r_bias\(15),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_in\(15));

-- Location: LCCOMB_X83_Y29_N20
\n0|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|Selector36~0_combout\ = (\n0|r_sm.s_relu~q\) # ((!\n0|r_sm.s_wait_relu~q\ & \n0|r_relu_enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_sm.s_wait_relu~q\,
	datac => \n0|r_relu_enable~q\,
	datad => \n0|r_sm.s_relu~q\,
	combout => \n0|Selector36~0_combout\);

-- Location: FF_X83_Y29_N21
\n0|r_relu_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|Selector36~0_combout\,
	ena => \r_enable_n0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|r_relu_enable~q\);

-- Location: LCCOMB_X100_Y29_N2
\n0|act_relu|r_out[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out[2]~0_combout\ = (!\n0|r_relu_in\(15) & \n0|r_relu_enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|r_relu_in\(15),
	datad => \n0|r_relu_enable~q\,
	combout => \n0|act_relu|r_out[2]~0_combout\);

-- Location: LCCOMB_X100_Y29_N6
\n0|act_relu|r_out[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out[2]~1_combout\ = (\n0|act_relu|r_out[2]~0_combout\ & ((\n0|act_relu|LessThan0~1_combout\) # ((\n0|act_relu|LessThan0~0_combout\) # (\n0|act_relu|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n0|act_relu|LessThan0~1_combout\,
	datab => \n0|act_relu|LessThan0~0_combout\,
	datac => \n0|act_relu|LessThan0~3_combout\,
	datad => \n0|act_relu|r_out[2]~0_combout\,
	combout => \n0|act_relu|r_out[2]~1_combout\);

-- Location: LCCOMB_X103_Y29_N16
\n0|act_relu|r_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~2_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|act_relu|r_out[2]~1_combout\,
	datad => \n0|r_relu_in\(0),
	combout => \n0|act_relu|r_out~2_combout\);

-- Location: FF_X103_Y29_N17
\n0|act_relu|r_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(0));

-- Location: LCCOMB_X103_Y29_N30
\n0|act_relu|r_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~3_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|act_relu|r_out[2]~1_combout\,
	datad => \n0|r_relu_in\(1),
	combout => \n0|act_relu|r_out~3_combout\);

-- Location: FF_X103_Y29_N31
\n0|act_relu|r_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(1));

-- Location: LCCOMB_X103_Y29_N0
\n0|act_relu|r_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~4_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|act_relu|r_out[2]~1_combout\,
	datad => \n0|r_relu_in\(2),
	combout => \n0|act_relu|r_out~4_combout\);

-- Location: FF_X103_Y29_N1
\n0|act_relu|r_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(2));

-- Location: LCCOMB_X103_Y29_N14
\n0|act_relu|r_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~5_combout\ = (\n0|r_relu_in\(3) & \n0|act_relu|r_out[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_relu_in\(3),
	datac => \n0|act_relu|r_out[2]~1_combout\,
	combout => \n0|act_relu|r_out~5_combout\);

-- Location: FF_X103_Y29_N15
\n0|act_relu|r_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(3));

-- Location: LCCOMB_X103_Y29_N4
\n0|act_relu|r_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~6_combout\ = (\n0|r_relu_in\(4) & \n0|act_relu|r_out[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_relu_in\(4),
	datac => \n0|act_relu|r_out[2]~1_combout\,
	combout => \n0|act_relu|r_out~6_combout\);

-- Location: FF_X103_Y29_N5
\n0|act_relu|r_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(4));

-- Location: LCCOMB_X103_Y29_N2
\n0|act_relu|r_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~7_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|act_relu|r_out[2]~1_combout\,
	datad => \n0|r_relu_in\(5),
	combout => \n0|act_relu|r_out~7_combout\);

-- Location: FF_X103_Y29_N3
\n0|act_relu|r_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(5));

-- Location: LCCOMB_X103_Y29_N24
\n0|act_relu|r_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~8_combout\ = (\n0|r_relu_in\(6) & \n0|act_relu|r_out[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_relu_in\(6),
	datac => \n0|act_relu|r_out[2]~1_combout\,
	combout => \n0|act_relu|r_out~8_combout\);

-- Location: FF_X103_Y29_N25
\n0|act_relu|r_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(6));

-- Location: LCCOMB_X103_Y29_N10
\n0|act_relu|r_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~9_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|act_relu|r_out[2]~1_combout\,
	datad => \n0|r_relu_in\(7),
	combout => \n0|act_relu|r_out~9_combout\);

-- Location: FF_X103_Y29_N11
\n0|act_relu|r_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(7));

-- Location: LCCOMB_X103_Y29_N20
\n0|act_relu|r_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~10_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|act_relu|r_out[2]~1_combout\,
	datad => \n0|r_relu_in\(8),
	combout => \n0|act_relu|r_out~10_combout\);

-- Location: FF_X103_Y29_N21
\n0|act_relu|r_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(8));

-- Location: LCCOMB_X103_Y29_N18
\n0|act_relu|r_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~11_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|act_relu|r_out[2]~1_combout\,
	datad => \n0|r_relu_in\(9),
	combout => \n0|act_relu|r_out~11_combout\);

-- Location: FF_X103_Y29_N19
\n0|act_relu|r_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(9));

-- Location: LCCOMB_X103_Y29_N8
\n0|act_relu|r_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~12_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|act_relu|r_out[2]~1_combout\,
	datad => \n0|r_relu_in\(10),
	combout => \n0|act_relu|r_out~12_combout\);

-- Location: FF_X103_Y29_N9
\n0|act_relu|r_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(10));

-- Location: LCCOMB_X103_Y29_N22
\n0|act_relu|r_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~13_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|act_relu|r_out[2]~1_combout\,
	datac => \n0|r_relu_in\(11),
	combout => \n0|act_relu|r_out~13_combout\);

-- Location: FF_X103_Y29_N23
\n0|act_relu|r_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(11));

-- Location: LCCOMB_X103_Y29_N12
\n0|act_relu|r_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~14_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|act_relu|r_out[2]~1_combout\,
	datac => \n0|r_relu_in\(12),
	combout => \n0|act_relu|r_out~14_combout\);

-- Location: FF_X103_Y29_N13
\n0|act_relu|r_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(12));

-- Location: LCCOMB_X103_Y29_N6
\n0|act_relu|r_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~15_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n0|act_relu|r_out[2]~1_combout\,
	datad => \n0|r_relu_in\(13),
	combout => \n0|act_relu|r_out~15_combout\);

-- Location: FF_X103_Y29_N7
\n0|act_relu|r_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(13));

-- Location: LCCOMB_X103_Y29_N28
\n0|act_relu|r_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n0|act_relu|r_out~16_combout\ = (\n0|act_relu|r_out[2]~1_combout\ & \n0|r_relu_in\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|act_relu|r_out[2]~1_combout\,
	datad => \n0|r_relu_in\(14),
	combout => \n0|act_relu|r_out~16_combout\);

-- Location: FF_X103_Y29_N29
\n0|act_relu|r_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n0|act_relu|r_out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n0|act_relu|r_out\(14));

-- Location: DSPMULT_X93_Y27_N0
\n1|mac_n1|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n1|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X93_Y27_N2
\n1|mac_n1|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n1|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X94_Y27_N28
\n1|mac_n1|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~0_combout\ = (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & (((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ & \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)) # (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\))) 
-- # (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\) # (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	combout => \n1|mac_n1|result~0_combout\);

-- Location: LCCOMB_X94_Y27_N10
\n1|mac_n1|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~1_combout\ = (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & \n1|mac_n1|result~0_combout\))) # 
-- (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\n1|mac_n1|result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \n1|mac_n1|result~0_combout\,
	combout => \n1|mac_n1|result~1_combout\);

-- Location: LCCOMB_X94_Y27_N30
\n1|mac_n1|rounds~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|rounds~1_combout\ = (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\) # ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\) # ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\) # (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datad => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\,
	combout => \n1|mac_n1|rounds~1_combout\);

-- Location: LCCOMB_X96_Y27_N12
\n1|mac_n1|rounds~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|rounds~0_combout\ = (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\) # ((\n1|mac_n1|Mult0|auto_generated|mac_out2~dataout\) # ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\) # (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~dataout\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\,
	combout => \n1|mac_n1|rounds~0_combout\);

-- Location: LCCOMB_X96_Y27_N10
\n1|mac_n1|rounds~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|rounds~2_combout\ = (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\) # ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\) # ((\n1|mac_n1|rounds~1_combout\) # (\n1|mac_n1|rounds~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datac => \n1|mac_n1|rounds~1_combout\,
	datad => \n1|mac_n1|rounds~0_combout\,
	combout => \n1|mac_n1|rounds~2_combout\);

-- Location: LCCOMB_X94_Y27_N0
\n1|mac_n1|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~2_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\))) # (!\n1|mac_n1|result~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~2_combout\);

-- Location: LCCOMB_X94_Y27_N4
\n1|mac_n1|round_overflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|round_overflow~0_combout\ = (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\n1|mac_n1|rounds~2_combout\) # (\n1|mac_n1|result~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datac => \n1|mac_n1|rounds~2_combout\,
	datad => \n1|mac_n1|result~2_combout\,
	combout => \n1|mac_n1|round_overflow~0_combout\);

-- Location: LCCOMB_X94_Y27_N12
\n1|mac_n1|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~3_combout\ = (\n1|mac_n1|result~1_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\)) # (!\n1|mac_n1|result~1_combout\ & ((!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~1_combout\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	combout => \n1|mac_n1|result~3_combout\);

-- Location: LCCOMB_X94_Y27_N6
\n1|mac_n1|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~4_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))) # (!\n1|mac_n1|result~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~1_combout\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	combout => \n1|mac_n1|result~4_combout\);

-- Location: LCCOMB_X94_Y27_N16
\n1|mac_n1|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~5_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))) # (!\n1|mac_n1|result~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~5_combout\);

-- Location: LCCOMB_X94_Y27_N14
\n1|mac_n1|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~6_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\))) # (!\n1|mac_n1|result~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~6_combout\);

-- Location: LCCOMB_X94_Y27_N8
\n1|mac_n1|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~7_combout\ = (\n1|mac_n1|result~1_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\)) # (!\n1|mac_n1|result~1_combout\ & ((!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~7_combout\);

-- Location: LCCOMB_X94_Y27_N22
\n1|mac_n1|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~8_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))) # (!\n1|mac_n1|result~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~8_combout\);

-- Location: LCCOMB_X94_Y27_N20
\n1|mac_n1|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~9_combout\ = (\n1|mac_n1|result~1_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\)) # (!\n1|mac_n1|result~1_combout\ & ((!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~9_combout\);

-- Location: LCCOMB_X95_Y28_N12
\n1|mac_n1|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~10_combout\ = (\n1|mac_n1|result~1_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\)) # (!\n1|mac_n1|result~1_combout\ & ((!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~10_combout\);

-- Location: LCCOMB_X94_Y27_N18
\n1|mac_n1|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~11_combout\ = (\n1|mac_n1|result~1_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\)) # (!\n1|mac_n1|result~1_combout\ & ((!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~11_combout\);

-- Location: LCCOMB_X95_Y28_N14
\n1|mac_n1|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~12_combout\ = (\n1|mac_n1|result~1_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\)) # (!\n1|mac_n1|result~1_combout\ & ((!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~12_combout\);

-- Location: LCCOMB_X95_Y28_N8
\n1|mac_n1|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~13_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!\n1|mac_n1|result~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~13_combout\);

-- Location: LCCOMB_X95_Y28_N10
\n1|mac_n1|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~14_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))) # (!\n1|mac_n1|result~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~14_combout\);

-- Location: LCCOMB_X95_Y28_N4
\n1|mac_n1|result~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~15_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))) # (!\n1|mac_n1|result~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~15_combout\);

-- Location: LCCOMB_X95_Y28_N6
\n1|mac_n1|result~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~16_combout\ = (\n1|mac_n1|result~1_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\)) # (!\n1|mac_n1|result~1_combout\ & ((!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n1|mac_n1|result~1_combout\,
	combout => \n1|mac_n1|result~16_combout\);

-- Location: LCCOMB_X95_Y28_N16
\n1|mac_n1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~0_combout\ = \n1|mac_n1|result~2_combout\ $ (VCC)
-- \n1|mac_n1|Add1~1\ = CARRY(\n1|mac_n1|result~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~2_combout\,
	datad => VCC,
	combout => \n1|mac_n1|Add1~0_combout\,
	cout => \n1|mac_n1|Add1~1\);

-- Location: LCCOMB_X95_Y28_N18
\n1|mac_n1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~2_combout\ = (\n1|mac_n1|result~16_combout\ & (!\n1|mac_n1|Add1~1\)) # (!\n1|mac_n1|result~16_combout\ & ((\n1|mac_n1|Add1~1\) # (GND)))
-- \n1|mac_n1|Add1~3\ = CARRY((!\n1|mac_n1|Add1~1\) # (!\n1|mac_n1|result~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~16_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~1\,
	combout => \n1|mac_n1|Add1~2_combout\,
	cout => \n1|mac_n1|Add1~3\);

-- Location: LCCOMB_X95_Y28_N20
\n1|mac_n1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~4_combout\ = (\n1|mac_n1|result~15_combout\ & (\n1|mac_n1|Add1~3\ $ (GND))) # (!\n1|mac_n1|result~15_combout\ & (!\n1|mac_n1|Add1~3\ & VCC))
-- \n1|mac_n1|Add1~5\ = CARRY((\n1|mac_n1|result~15_combout\ & !\n1|mac_n1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|result~15_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~3\,
	combout => \n1|mac_n1|Add1~4_combout\,
	cout => \n1|mac_n1|Add1~5\);

-- Location: LCCOMB_X95_Y28_N22
\n1|mac_n1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~6_combout\ = (\n1|mac_n1|result~14_combout\ & (!\n1|mac_n1|Add1~5\)) # (!\n1|mac_n1|result~14_combout\ & ((\n1|mac_n1|Add1~5\) # (GND)))
-- \n1|mac_n1|Add1~7\ = CARRY((!\n1|mac_n1|Add1~5\) # (!\n1|mac_n1|result~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~14_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~5\,
	combout => \n1|mac_n1|Add1~6_combout\,
	cout => \n1|mac_n1|Add1~7\);

-- Location: LCCOMB_X95_Y28_N24
\n1|mac_n1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~8_combout\ = (\n1|mac_n1|result~13_combout\ & (\n1|mac_n1|Add1~7\ $ (GND))) # (!\n1|mac_n1|result~13_combout\ & (!\n1|mac_n1|Add1~7\ & VCC))
-- \n1|mac_n1|Add1~9\ = CARRY((\n1|mac_n1|result~13_combout\ & !\n1|mac_n1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|result~13_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~7\,
	combout => \n1|mac_n1|Add1~8_combout\,
	cout => \n1|mac_n1|Add1~9\);

-- Location: LCCOMB_X95_Y28_N26
\n1|mac_n1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~10_combout\ = (\n1|mac_n1|result~12_combout\ & (!\n1|mac_n1|Add1~9\)) # (!\n1|mac_n1|result~12_combout\ & ((\n1|mac_n1|Add1~9\) # (GND)))
-- \n1|mac_n1|Add1~11\ = CARRY((!\n1|mac_n1|Add1~9\) # (!\n1|mac_n1|result~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|result~12_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~9\,
	combout => \n1|mac_n1|Add1~10_combout\,
	cout => \n1|mac_n1|Add1~11\);

-- Location: LCCOMB_X95_Y28_N28
\n1|mac_n1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~12_combout\ = (\n1|mac_n1|result~11_combout\ & (\n1|mac_n1|Add1~11\ $ (GND))) # (!\n1|mac_n1|result~11_combout\ & (!\n1|mac_n1|Add1~11\ & VCC))
-- \n1|mac_n1|Add1~13\ = CARRY((\n1|mac_n1|result~11_combout\ & !\n1|mac_n1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~11_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~11\,
	combout => \n1|mac_n1|Add1~12_combout\,
	cout => \n1|mac_n1|Add1~13\);

-- Location: LCCOMB_X95_Y28_N30
\n1|mac_n1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~14_combout\ = (\n1|mac_n1|result~10_combout\ & (!\n1|mac_n1|Add1~13\)) # (!\n1|mac_n1|result~10_combout\ & ((\n1|mac_n1|Add1~13\) # (GND)))
-- \n1|mac_n1|Add1~15\ = CARRY((!\n1|mac_n1|Add1~13\) # (!\n1|mac_n1|result~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~10_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~13\,
	combout => \n1|mac_n1|Add1~14_combout\,
	cout => \n1|mac_n1|Add1~15\);

-- Location: LCCOMB_X95_Y27_N0
\n1|mac_n1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~16_combout\ = (\n1|mac_n1|result~9_combout\ & (\n1|mac_n1|Add1~15\ $ (GND))) # (!\n1|mac_n1|result~9_combout\ & (!\n1|mac_n1|Add1~15\ & VCC))
-- \n1|mac_n1|Add1~17\ = CARRY((\n1|mac_n1|result~9_combout\ & !\n1|mac_n1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|result~9_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~15\,
	combout => \n1|mac_n1|Add1~16_combout\,
	cout => \n1|mac_n1|Add1~17\);

-- Location: LCCOMB_X95_Y27_N2
\n1|mac_n1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~18_combout\ = (\n1|mac_n1|result~8_combout\ & (!\n1|mac_n1|Add1~17\)) # (!\n1|mac_n1|result~8_combout\ & ((\n1|mac_n1|Add1~17\) # (GND)))
-- \n1|mac_n1|Add1~19\ = CARRY((!\n1|mac_n1|Add1~17\) # (!\n1|mac_n1|result~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|result~8_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~17\,
	combout => \n1|mac_n1|Add1~18_combout\,
	cout => \n1|mac_n1|Add1~19\);

-- Location: LCCOMB_X95_Y27_N4
\n1|mac_n1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~20_combout\ = (\n1|mac_n1|result~7_combout\ & (\n1|mac_n1|Add1~19\ $ (GND))) # (!\n1|mac_n1|result~7_combout\ & (!\n1|mac_n1|Add1~19\ & VCC))
-- \n1|mac_n1|Add1~21\ = CARRY((\n1|mac_n1|result~7_combout\ & !\n1|mac_n1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~7_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~19\,
	combout => \n1|mac_n1|Add1~20_combout\,
	cout => \n1|mac_n1|Add1~21\);

-- Location: LCCOMB_X95_Y27_N6
\n1|mac_n1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~22_combout\ = (\n1|mac_n1|result~6_combout\ & (!\n1|mac_n1|Add1~21\)) # (!\n1|mac_n1|result~6_combout\ & ((\n1|mac_n1|Add1~21\) # (GND)))
-- \n1|mac_n1|Add1~23\ = CARRY((!\n1|mac_n1|Add1~21\) # (!\n1|mac_n1|result~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~6_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~21\,
	combout => \n1|mac_n1|Add1~22_combout\,
	cout => \n1|mac_n1|Add1~23\);

-- Location: LCCOMB_X95_Y27_N8
\n1|mac_n1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~24_combout\ = (\n1|mac_n1|result~5_combout\ & (\n1|mac_n1|Add1~23\ $ (GND))) # (!\n1|mac_n1|result~5_combout\ & (!\n1|mac_n1|Add1~23\ & VCC))
-- \n1|mac_n1|Add1~25\ = CARRY((\n1|mac_n1|result~5_combout\ & !\n1|mac_n1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~5_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~23\,
	combout => \n1|mac_n1|Add1~24_combout\,
	cout => \n1|mac_n1|Add1~25\);

-- Location: LCCOMB_X95_Y27_N10
\n1|mac_n1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~26_combout\ = (\n1|mac_n1|result~4_combout\ & (!\n1|mac_n1|Add1~25\)) # (!\n1|mac_n1|result~4_combout\ & ((\n1|mac_n1|Add1~25\) # (GND)))
-- \n1|mac_n1|Add1~27\ = CARRY((!\n1|mac_n1|Add1~25\) # (!\n1|mac_n1|result~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|result~4_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~25\,
	combout => \n1|mac_n1|Add1~26_combout\,
	cout => \n1|mac_n1|Add1~27\);

-- Location: LCCOMB_X95_Y27_N12
\n1|mac_n1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~28_combout\ = (\n1|mac_n1|result~3_combout\ & (\n1|mac_n1|Add1~27\ $ (GND))) # (!\n1|mac_n1|result~3_combout\ & (!\n1|mac_n1|Add1~27\ & VCC))
-- \n1|mac_n1|Add1~29\ = CARRY((\n1|mac_n1|result~3_combout\ & !\n1|mac_n1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~3_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~27\,
	combout => \n1|mac_n1|Add1~28_combout\,
	cout => \n1|mac_n1|Add1~29\);

-- Location: LCCOMB_X95_Y27_N14
\n1|mac_n1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~30_combout\ = (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\n1|mac_n1|Add1~29\)) # (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\n1|mac_n1|Add1~29\) # (GND)))
-- \n1|mac_n1|Add1~31\ = CARRY((!\n1|mac_n1|Add1~29\) # (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \n1|mac_n1|Add1~29\,
	combout => \n1|mac_n1|Add1~30_combout\,
	cout => \n1|mac_n1|Add1~31\);

-- Location: LCCOMB_X95_Y27_N16
\n1|mac_n1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add1~32_combout\ = \n1|mac_n1|Add1~31\ $ (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	cin => \n1|mac_n1|Add1~31\,
	combout => \n1|mac_n1|Add1~32_combout\);

-- Location: LCCOMB_X95_Y27_N26
\n1|mac_n1|result~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~17_combout\ = (\n1|mac_n1|Add1~4_combout\) # ((\n1|mac_n1|Add1~2_combout\) # ((\n1|mac_n1|Add1~30_combout\) # (\n1|mac_n1|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add1~4_combout\,
	datab => \n1|mac_n1|Add1~2_combout\,
	datac => \n1|mac_n1|Add1~30_combout\,
	datad => \n1|mac_n1|Add1~0_combout\,
	combout => \n1|mac_n1|result~17_combout\);

-- Location: LCCOMB_X95_Y27_N28
\n1|mac_n1|result~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~19_combout\ = (\n1|mac_n1|Add1~14_combout\) # ((\n1|mac_n1|Add1~18_combout\) # ((\n1|mac_n1|Add1~20_combout\) # (\n1|mac_n1|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add1~14_combout\,
	datab => \n1|mac_n1|Add1~18_combout\,
	datac => \n1|mac_n1|Add1~20_combout\,
	datad => \n1|mac_n1|Add1~16_combout\,
	combout => \n1|mac_n1|result~19_combout\);

-- Location: LCCOMB_X95_Y27_N30
\n1|mac_n1|result~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~20_combout\ = (\n1|mac_n1|Add1~26_combout\) # ((\n1|mac_n1|Add1~24_combout\) # ((\n1|mac_n1|Add1~22_combout\) # (\n1|mac_n1|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add1~26_combout\,
	datab => \n1|mac_n1|Add1~24_combout\,
	datac => \n1|mac_n1|Add1~22_combout\,
	datad => \n1|mac_n1|Add1~28_combout\,
	combout => \n1|mac_n1|result~20_combout\);

-- Location: LCCOMB_X95_Y28_N0
\n1|mac_n1|result~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~18_combout\ = (\n1|mac_n1|Add1~6_combout\) # ((\n1|mac_n1|Add1~8_combout\) # ((\n1|mac_n1|Add1~10_combout\) # (\n1|mac_n1|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add1~6_combout\,
	datab => \n1|mac_n1|Add1~8_combout\,
	datac => \n1|mac_n1|Add1~10_combout\,
	datad => \n1|mac_n1|Add1~12_combout\,
	combout => \n1|mac_n1|result~18_combout\);

-- Location: LCCOMB_X95_Y27_N20
\n1|mac_n1|result~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~21_combout\ = (\n1|mac_n1|result~17_combout\) # ((\n1|mac_n1|result~19_combout\) # ((\n1|mac_n1|result~20_combout\) # (\n1|mac_n1|result~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~17_combout\,
	datab => \n1|mac_n1|result~19_combout\,
	datac => \n1|mac_n1|result~20_combout\,
	datad => \n1|mac_n1|result~18_combout\,
	combout => \n1|mac_n1|result~21_combout\);

-- Location: LCCOMB_X95_Y27_N18
\n1|mac_n1|round_overflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|round_overflow~1_combout\ = (\n1|mac_n1|Add1~32_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ $ ((\n1|mac_n1|Add1~30_combout\)))) # (!\n1|mac_n1|Add1~32_combout\ & (\n1|mac_n1|result~21_combout\ & 
-- (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\n1|mac_n1|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n1|mac_n1|Add1~32_combout\,
	datac => \n1|mac_n1|Add1~30_combout\,
	datad => \n1|mac_n1|result~21_combout\,
	combout => \n1|mac_n1|round_overflow~1_combout\);

-- Location: LCCOMB_X95_Y27_N22
\n1|mac_n1|r_mult[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[3]~3_combout\ = (\n1|mac_n1|result~1_combout\ & (\n1|mac_n1|round_overflow~0_combout\ & !\n1|mac_n1|round_overflow~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~1_combout\,
	datac => \n1|mac_n1|round_overflow~0_combout\,
	datad => \n1|mac_n1|round_overflow~1_combout\,
	combout => \n1|mac_n1|r_mult[3]~3_combout\);

-- Location: LCCOMB_X96_Y28_N28
\n1|mac_n1|r_mult[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[4]~4_combout\ = (\n1|mac_n1|r_mult[3]~3_combout\ & ((\n1|mac_n1|Add1~30_combout\))) # (!\n1|mac_n1|r_mult[3]~3_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[3]~3_combout\,
	datad => \n1|mac_n1|Add1~30_combout\,
	combout => \n1|mac_n1|r_mult[4]~4_combout\);

-- Location: LCCOMB_X95_Y27_N24
\n1|mac_n1|r_mult[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[3]~1_combout\ = (\n1|mac_n1|result~1_combout\ & ((!\n1|mac_n1|round_overflow~1_combout\) # (!\n1|mac_n1|round_overflow~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~1_combout\,
	datac => \n1|mac_n1|round_overflow~0_combout\,
	datad => \n1|mac_n1|round_overflow~1_combout\,
	combout => \n1|mac_n1|r_mult[3]~1_combout\);

-- Location: LCCOMB_X96_Y27_N20
\n1|mac_n1|r_mult[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[4]~5_combout\ = (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|result~2_combout\) # (\n1|mac_n1|rounds~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \n1|mac_n1|result~2_combout\,
	datac => \n1|mac_n1|result~1_combout\,
	datad => \n1|mac_n1|rounds~2_combout\,
	combout => \n1|mac_n1|r_mult[4]~5_combout\);

-- Location: LCCOMB_X96_Y27_N14
\n1|mac_n1|r_mult[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[3]~6_combout\ = (\n1|mac_n1|r_mult[4]~5_combout\ & ((\n1|mac_n1|Add1~28_combout\))) # (!\n1|mac_n1|r_mult[4]~5_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_mult[4]~5_combout\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => \n1|mac_n1|Add1~28_combout\,
	combout => \n1|mac_n1|r_mult[3]~6_combout\);

-- Location: LCCOMB_X96_Y28_N22
\n1|mac_n1|r_mult[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[3]~7_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[3]~6_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[3]~1_combout\,
	datad => \n1|mac_n1|r_mult[3]~6_combout\,
	combout => \n1|mac_n1|r_mult[3]~7_combout\);

-- Location: LCCOMB_X96_Y27_N28
\n1|mac_n1|r_mult[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[2]~8_combout\ = (\n1|mac_n1|r_mult[4]~5_combout\ & ((\n1|mac_n1|Add1~26_combout\))) # (!\n1|mac_n1|r_mult[4]~5_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_mult[4]~5_combout\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => \n1|mac_n1|Add1~26_combout\,
	combout => \n1|mac_n1|r_mult[2]~8_combout\);

-- Location: LCCOMB_X96_Y28_N20
\n1|mac_n1|r_mult[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[2]~9_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[2]~8_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[3]~1_combout\,
	datad => \n1|mac_n1|r_mult[2]~8_combout\,
	combout => \n1|mac_n1|r_mult[2]~9_combout\);

-- Location: LCCOMB_X96_Y27_N2
\n1|mac_n1|r_mult[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[1]~10_combout\ = (\n1|mac_n1|r_mult[4]~5_combout\ & ((\n1|mac_n1|Add1~24_combout\))) # (!\n1|mac_n1|r_mult[4]~5_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_mult[4]~5_combout\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \n1|mac_n1|Add1~24_combout\,
	combout => \n1|mac_n1|r_mult[1]~10_combout\);

-- Location: LCCOMB_X96_Y28_N26
\n1|mac_n1|r_mult[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[1]~11_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[1]~10_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[3]~1_combout\,
	datad => \n1|mac_n1|r_mult[1]~10_combout\,
	combout => \n1|mac_n1|r_mult[1]~11_combout\);

-- Location: LCCOMB_X96_Y27_N8
\n1|mac_n1|r_mult[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[0]~12_combout\ = (\n1|mac_n1|r_mult[4]~5_combout\ & ((\n1|mac_n1|Add1~22_combout\))) # (!\n1|mac_n1|r_mult[4]~5_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datac => \n1|mac_n1|Add1~22_combout\,
	datad => \n1|mac_n1|r_mult[4]~5_combout\,
	combout => \n1|mac_n1|r_mult[0]~12_combout\);

-- Location: LCCOMB_X96_Y27_N6
\n1|mac_n1|r_mult[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[0]~13_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[0]~12_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[0]~12_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[0]~13_combout\);

-- Location: LCCOMB_X97_Y27_N8
\n1|mac_n1|r_mult[-1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-1]~14_combout\ = (\n1|mac_n1|r_mult[4]~5_combout\ & ((\n1|mac_n1|Add1~20_combout\))) # (!\n1|mac_n1|r_mult[4]~5_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datac => \n1|mac_n1|Add1~20_combout\,
	datad => \n1|mac_n1|r_mult[4]~5_combout\,
	combout => \n1|mac_n1|r_mult[-1]~14_combout\);

-- Location: LCCOMB_X97_Y27_N2
\n1|mac_n1|r_mult[-1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-1]~15_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-1]~14_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-1]~14_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-1]~15_combout\);

-- Location: LCCOMB_X96_Y27_N24
\n1|mac_n1|r_mult[-2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-2]~16_combout\ = (\n1|mac_n1|r_mult[4]~5_combout\ & ((\n1|mac_n1|Add1~18_combout\))) # (!\n1|mac_n1|r_mult[4]~5_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \n1|mac_n1|r_mult[4]~5_combout\,
	datad => \n1|mac_n1|Add1~18_combout\,
	combout => \n1|mac_n1|r_mult[-2]~16_combout\);

-- Location: LCCOMB_X97_Y28_N30
\n1|mac_n1|r_mult[-2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-2]~17_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-2]~16_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-2]~16_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-2]~17_combout\);

-- Location: LCCOMB_X96_Y27_N22
\n1|mac_n1|r_mult[-3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-3]~18_combout\ = (\n1|mac_n1|r_mult[4]~5_combout\ & ((\n1|mac_n1|Add1~16_combout\))) # (!\n1|mac_n1|r_mult[4]~5_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datac => \n1|mac_n1|Add1~16_combout\,
	datad => \n1|mac_n1|r_mult[4]~5_combout\,
	combout => \n1|mac_n1|r_mult[-3]~18_combout\);

-- Location: LCCOMB_X96_Y27_N0
\n1|mac_n1|r_mult[-3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-3]~19_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-3]~18_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-3]~18_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-3]~19_combout\);

-- Location: LCCOMB_X96_Y27_N26
\n1|mac_n1|r_mult[-4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-4]~20_combout\ = (\n1|mac_n1|r_mult[4]~5_combout\ & ((\n1|mac_n1|Add1~14_combout\))) # (!\n1|mac_n1|r_mult[4]~5_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_mult[4]~5_combout\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => \n1|mac_n1|Add1~14_combout\,
	combout => \n1|mac_n1|r_mult[-4]~20_combout\);

-- Location: LCCOMB_X96_Y27_N16
\n1|mac_n1|r_mult[-4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-4]~21_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-4]~20_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-4]~20_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-4]~21_combout\);

-- Location: LCCOMB_X96_Y27_N30
\n1|mac_n1|r_mult[-5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-5]~22_combout\ = (\n1|mac_n1|r_mult[4]~5_combout\ & ((\n1|mac_n1|Add1~12_combout\))) # (!\n1|mac_n1|r_mult[4]~5_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datac => \n1|mac_n1|Add1~12_combout\,
	datad => \n1|mac_n1|r_mult[4]~5_combout\,
	combout => \n1|mac_n1|r_mult[-5]~22_combout\);

-- Location: LCCOMB_X96_Y27_N4
\n1|mac_n1|r_mult[-5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-5]~23_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-5]~22_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-5]~22_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-5]~23_combout\);

-- Location: LCCOMB_X96_Y27_N18
\n1|mac_n1|r_mult[-6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-6]~24_combout\ = (\n1|mac_n1|r_mult[4]~5_combout\ & ((\n1|mac_n1|Add1~10_combout\))) # (!\n1|mac_n1|r_mult[4]~5_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datac => \n1|mac_n1|Add1~10_combout\,
	datad => \n1|mac_n1|r_mult[4]~5_combout\,
	combout => \n1|mac_n1|r_mult[-6]~24_combout\);

-- Location: LCCOMB_X96_Y29_N12
\n1|mac_n1|r_mult[-6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-6]~25_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-6]~24_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-6]~24_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-6]~25_combout\);

-- Location: LCCOMB_X94_Y27_N24
\n1|mac_n1|r_mult[-7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-7]~26_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|round_overflow~0_combout\ & ((\n1|mac_n1|Add1~8_combout\))) # (!\n1|mac_n1|round_overflow~0_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\)))) # 
-- (!\n1|mac_n1|result~1_combout\ & (((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~1_combout\,
	datab => \n1|mac_n1|round_overflow~0_combout\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => \n1|mac_n1|Add1~8_combout\,
	combout => \n1|mac_n1|r_mult[-7]~26_combout\);

-- Location: LCCOMB_X95_Y29_N16
\n1|mac_n1|r_mult[-7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-7]~27_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-7]~26_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-7]~26_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-7]~27_combout\);

-- Location: LCCOMB_X95_Y28_N2
\n1|mac_n1|r_mult[-8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-8]~28_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|round_overflow~0_combout\ & ((\n1|mac_n1|Add1~6_combout\))) # (!\n1|mac_n1|round_overflow~0_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\)))) # 
-- (!\n1|mac_n1|result~1_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \n1|mac_n1|result~1_combout\,
	datac => \n1|mac_n1|Add1~6_combout\,
	datad => \n1|mac_n1|round_overflow~0_combout\,
	combout => \n1|mac_n1|r_mult[-8]~28_combout\);

-- Location: LCCOMB_X96_Y29_N10
\n1|mac_n1|r_mult[-8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-8]~29_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-8]~28_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-8]~28_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-8]~29_combout\);

-- Location: LCCOMB_X95_Y29_N6
\n1|mac_n1|r_mult[-9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-9]~30_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|round_overflow~0_combout\ & ((\n1|mac_n1|Add1~4_combout\))) # (!\n1|mac_n1|round_overflow~0_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\)))) # 
-- (!\n1|mac_n1|result~1_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \n1|mac_n1|result~1_combout\,
	datac => \n1|mac_n1|Add1~4_combout\,
	datad => \n1|mac_n1|round_overflow~0_combout\,
	combout => \n1|mac_n1|r_mult[-9]~30_combout\);

-- Location: LCCOMB_X96_Y29_N8
\n1|mac_n1|r_mult[-9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-9]~31_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-9]~30_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-9]~30_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-9]~31_combout\);

-- Location: LCCOMB_X94_Y27_N26
\n1|mac_n1|r_mult[-10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-10]~32_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|round_overflow~0_combout\ & (\n1|mac_n1|Add1~2_combout\)) # (!\n1|mac_n1|round_overflow~0_combout\ & ((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))))) # 
-- (!\n1|mac_n1|result~1_combout\ & (((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~1_combout\,
	datab => \n1|mac_n1|round_overflow~0_combout\,
	datac => \n1|mac_n1|Add1~2_combout\,
	datad => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	combout => \n1|mac_n1|r_mult[-10]~32_combout\);

-- Location: LCCOMB_X96_Y29_N2
\n1|mac_n1|r_mult[-10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-10]~33_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-10]~32_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-10]~32_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-10]~33_combout\);

-- Location: LCCOMB_X94_Y27_N2
\n1|mac_n1|r_mult[-11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-11]~0_combout\ = (\n1|mac_n1|result~1_combout\ & ((\n1|mac_n1|round_overflow~0_combout\ & ((\n1|mac_n1|Add1~0_combout\))) # (!\n1|mac_n1|round_overflow~0_combout\ & (\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\)))) # 
-- (!\n1|mac_n1|result~1_combout\ & (((\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|result~1_combout\,
	datab => \n1|mac_n1|round_overflow~0_combout\,
	datac => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => \n1|mac_n1|Add1~0_combout\,
	combout => \n1|mac_n1|r_mult[-11]~0_combout\);

-- Location: LCCOMB_X96_Y29_N6
\n1|mac_n1|r_mult[-11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_mult[-11]~2_combout\ = (\n1|mac_n1|r_mult[3]~1_combout\ & ((\n1|mac_n1|r_mult[-11]~0_combout\))) # (!\n1|mac_n1|r_mult[3]~1_combout\ & (!\n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n1|mac_n1|r_mult[-11]~0_combout\,
	datad => \n1|mac_n1|r_mult[3]~1_combout\,
	combout => \n1|mac_n1|r_mult[-11]~2_combout\);

-- Location: LCCOMB_X96_Y29_N16
\n1|mac_n1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~0_combout\ = (\n1|mac_n1|r_mult[-11]~2_combout\ & (\n1|mac_n1|r_data_out[-11]~q\ $ (VCC))) # (!\n1|mac_n1|r_mult[-11]~2_combout\ & (\n1|mac_n1|r_data_out[-11]~q\ & VCC))
-- \n1|mac_n1|Add0~1\ = CARRY((\n1|mac_n1|r_mult[-11]~2_combout\ & \n1|mac_n1|r_data_out[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_mult[-11]~2_combout\,
	datab => \n1|mac_n1|r_data_out[-11]~q\,
	datad => VCC,
	combout => \n1|mac_n1|Add0~0_combout\,
	cout => \n1|mac_n1|Add0~1\);

-- Location: LCCOMB_X96_Y28_N14
\n1|mac_n1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~30_combout\ = (\n1|mac_n1|r_data_out\(4) & ((\n1|mac_n1|r_mult[4]~4_combout\ & (\n1|mac_n1|Add0~29\ & VCC)) # (!\n1|mac_n1|r_mult[4]~4_combout\ & (!\n1|mac_n1|Add0~29\)))) # (!\n1|mac_n1|r_data_out\(4) & ((\n1|mac_n1|r_mult[4]~4_combout\ & 
-- (!\n1|mac_n1|Add0~29\)) # (!\n1|mac_n1|r_mult[4]~4_combout\ & ((\n1|mac_n1|Add0~29\) # (GND)))))
-- \n1|mac_n1|Add0~31\ = CARRY((\n1|mac_n1|r_data_out\(4) & (!\n1|mac_n1|r_mult[4]~4_combout\ & !\n1|mac_n1|Add0~29\)) # (!\n1|mac_n1|r_data_out\(4) & ((!\n1|mac_n1|Add0~29\) # (!\n1|mac_n1|r_mult[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out\(4),
	datab => \n1|mac_n1|r_mult[4]~4_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~29\,
	combout => \n1|mac_n1|Add0~30_combout\,
	cout => \n1|mac_n1|Add0~31\);

-- Location: LCCOMB_X97_Y28_N22
\n1|mac_n1|result~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~22_combout\ = (\n1|mac_n1|Add0~0_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~0_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Add0~0_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~22_combout\);

-- Location: FF_X97_Y28_N23
\n1|mac_n1|r_data_out[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~22_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-11]~q\);

-- Location: LCCOMB_X96_Y29_N18
\n1|mac_n1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~2_combout\ = (\n1|mac_n1|r_data_out[-10]~q\ & ((\n1|mac_n1|r_mult[-10]~33_combout\ & (\n1|mac_n1|Add0~1\ & VCC)) # (!\n1|mac_n1|r_mult[-10]~33_combout\ & (!\n1|mac_n1|Add0~1\)))) # (!\n1|mac_n1|r_data_out[-10]~q\ & 
-- ((\n1|mac_n1|r_mult[-10]~33_combout\ & (!\n1|mac_n1|Add0~1\)) # (!\n1|mac_n1|r_mult[-10]~33_combout\ & ((\n1|mac_n1|Add0~1\) # (GND)))))
-- \n1|mac_n1|Add0~3\ = CARRY((\n1|mac_n1|r_data_out[-10]~q\ & (!\n1|mac_n1|r_mult[-10]~33_combout\ & !\n1|mac_n1|Add0~1\)) # (!\n1|mac_n1|r_data_out[-10]~q\ & ((!\n1|mac_n1|Add0~1\) # (!\n1|mac_n1|r_mult[-10]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out[-10]~q\,
	datab => \n1|mac_n1|r_mult[-10]~33_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~1\,
	combout => \n1|mac_n1|Add0~2_combout\,
	cout => \n1|mac_n1|Add0~3\);

-- Location: LCCOMB_X97_Y28_N8
\n1|mac_n1|result~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~36_combout\ = (\n1|mac_n1|Add0~2_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~2_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add0~2_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~36_combout\);

-- Location: FF_X97_Y28_N9
\n1|mac_n1|r_data_out[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~36_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-10]~q\);

-- Location: LCCOMB_X96_Y29_N20
\n1|mac_n1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~4_combout\ = ((\n1|mac_n1|r_data_out[-9]~q\ $ (\n1|mac_n1|r_mult[-9]~31_combout\ $ (!\n1|mac_n1|Add0~3\)))) # (GND)
-- \n1|mac_n1|Add0~5\ = CARRY((\n1|mac_n1|r_data_out[-9]~q\ & ((\n1|mac_n1|r_mult[-9]~31_combout\) # (!\n1|mac_n1|Add0~3\))) # (!\n1|mac_n1|r_data_out[-9]~q\ & (\n1|mac_n1|r_mult[-9]~31_combout\ & !\n1|mac_n1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out[-9]~q\,
	datab => \n1|mac_n1|r_mult[-9]~31_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~3\,
	combout => \n1|mac_n1|Add0~4_combout\,
	cout => \n1|mac_n1|Add0~5\);

-- Location: LCCOMB_X97_Y28_N14
\n1|mac_n1|result~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~35_combout\ = (\n1|mac_n1|Add0~4_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~4_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add0~4_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~35_combout\);

-- Location: FF_X97_Y28_N15
\n1|mac_n1|r_data_out[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~35_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-9]~q\);

-- Location: LCCOMB_X96_Y29_N22
\n1|mac_n1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~6_combout\ = (\n1|mac_n1|r_mult[-8]~29_combout\ & ((\n1|mac_n1|r_data_out[-8]~q\ & (\n1|mac_n1|Add0~5\ & VCC)) # (!\n1|mac_n1|r_data_out[-8]~q\ & (!\n1|mac_n1|Add0~5\)))) # (!\n1|mac_n1|r_mult[-8]~29_combout\ & 
-- ((\n1|mac_n1|r_data_out[-8]~q\ & (!\n1|mac_n1|Add0~5\)) # (!\n1|mac_n1|r_data_out[-8]~q\ & ((\n1|mac_n1|Add0~5\) # (GND)))))
-- \n1|mac_n1|Add0~7\ = CARRY((\n1|mac_n1|r_mult[-8]~29_combout\ & (!\n1|mac_n1|r_data_out[-8]~q\ & !\n1|mac_n1|Add0~5\)) # (!\n1|mac_n1|r_mult[-8]~29_combout\ & ((!\n1|mac_n1|Add0~5\) # (!\n1|mac_n1|r_data_out[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_mult[-8]~29_combout\,
	datab => \n1|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~5\,
	combout => \n1|mac_n1|Add0~6_combout\,
	cout => \n1|mac_n1|Add0~7\);

-- Location: LCCOMB_X97_Y28_N24
\n1|mac_n1|result~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~34_combout\ = (\n1|mac_n1|Add0~6_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~6_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Add0~6_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~34_combout\);

-- Location: FF_X97_Y28_N25
\n1|mac_n1|r_data_out[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~34_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-8]~q\);

-- Location: LCCOMB_X96_Y29_N24
\n1|mac_n1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~8_combout\ = ((\n1|mac_n1|r_mult[-7]~27_combout\ $ (\n1|mac_n1|r_data_out[-7]~q\ $ (!\n1|mac_n1|Add0~7\)))) # (GND)
-- \n1|mac_n1|Add0~9\ = CARRY((\n1|mac_n1|r_mult[-7]~27_combout\ & ((\n1|mac_n1|r_data_out[-7]~q\) # (!\n1|mac_n1|Add0~7\))) # (!\n1|mac_n1|r_mult[-7]~27_combout\ & (\n1|mac_n1|r_data_out[-7]~q\ & !\n1|mac_n1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_mult[-7]~27_combout\,
	datab => \n1|mac_n1|r_data_out[-7]~q\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~7\,
	combout => \n1|mac_n1|Add0~8_combout\,
	cout => \n1|mac_n1|Add0~9\);

-- Location: LCCOMB_X97_Y28_N18
\n1|mac_n1|result~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~33_combout\ = (\n1|mac_n1|Add0~8_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~8_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add0~8_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~33_combout\);

-- Location: FF_X97_Y28_N19
\n1|mac_n1|r_data_out[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~33_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-7]~q\);

-- Location: LCCOMB_X96_Y29_N26
\n1|mac_n1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~10_combout\ = (\n1|mac_n1|r_mult[-6]~25_combout\ & ((\n1|mac_n1|r_data_out[-6]~q\ & (\n1|mac_n1|Add0~9\ & VCC)) # (!\n1|mac_n1|r_data_out[-6]~q\ & (!\n1|mac_n1|Add0~9\)))) # (!\n1|mac_n1|r_mult[-6]~25_combout\ & 
-- ((\n1|mac_n1|r_data_out[-6]~q\ & (!\n1|mac_n1|Add0~9\)) # (!\n1|mac_n1|r_data_out[-6]~q\ & ((\n1|mac_n1|Add0~9\) # (GND)))))
-- \n1|mac_n1|Add0~11\ = CARRY((\n1|mac_n1|r_mult[-6]~25_combout\ & (!\n1|mac_n1|r_data_out[-6]~q\ & !\n1|mac_n1|Add0~9\)) # (!\n1|mac_n1|r_mult[-6]~25_combout\ & ((!\n1|mac_n1|Add0~9\) # (!\n1|mac_n1|r_data_out[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_mult[-6]~25_combout\,
	datab => \n1|mac_n1|r_data_out[-6]~q\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~9\,
	combout => \n1|mac_n1|Add0~10_combout\,
	cout => \n1|mac_n1|Add0~11\);

-- Location: LCCOMB_X96_Y29_N4
\n1|mac_n1|result~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~32_combout\ = (\n1|mac_n1|Add0~10_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~10_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add0~10_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~32_combout\);

-- Location: FF_X96_Y29_N5
\n1|mac_n1|r_data_out[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~32_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-6]~q\);

-- Location: LCCOMB_X96_Y29_N28
\n1|mac_n1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~12_combout\ = ((\n1|mac_n1|r_mult[-5]~23_combout\ $ (\n1|mac_n1|r_data_out[-5]~q\ $ (!\n1|mac_n1|Add0~11\)))) # (GND)
-- \n1|mac_n1|Add0~13\ = CARRY((\n1|mac_n1|r_mult[-5]~23_combout\ & ((\n1|mac_n1|r_data_out[-5]~q\) # (!\n1|mac_n1|Add0~11\))) # (!\n1|mac_n1|r_mult[-5]~23_combout\ & (\n1|mac_n1|r_data_out[-5]~q\ & !\n1|mac_n1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_mult[-5]~23_combout\,
	datab => \n1|mac_n1|r_data_out[-5]~q\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~11\,
	combout => \n1|mac_n1|Add0~12_combout\,
	cout => \n1|mac_n1|Add0~13\);

-- Location: LCCOMB_X96_Y29_N14
\n1|mac_n1|result~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~31_combout\ = (\n1|mac_n1|Add0~12_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~12_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Add0~12_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~31_combout\);

-- Location: FF_X96_Y29_N15
\n1|mac_n1|r_data_out[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~31_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-5]~q\);

-- Location: LCCOMB_X96_Y29_N30
\n1|mac_n1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~14_combout\ = (\n1|mac_n1|r_data_out[-4]~q\ & ((\n1|mac_n1|r_mult[-4]~21_combout\ & (\n1|mac_n1|Add0~13\ & VCC)) # (!\n1|mac_n1|r_mult[-4]~21_combout\ & (!\n1|mac_n1|Add0~13\)))) # (!\n1|mac_n1|r_data_out[-4]~q\ & 
-- ((\n1|mac_n1|r_mult[-4]~21_combout\ & (!\n1|mac_n1|Add0~13\)) # (!\n1|mac_n1|r_mult[-4]~21_combout\ & ((\n1|mac_n1|Add0~13\) # (GND)))))
-- \n1|mac_n1|Add0~15\ = CARRY((\n1|mac_n1|r_data_out[-4]~q\ & (!\n1|mac_n1|r_mult[-4]~21_combout\ & !\n1|mac_n1|Add0~13\)) # (!\n1|mac_n1|r_data_out[-4]~q\ & ((!\n1|mac_n1|Add0~13\) # (!\n1|mac_n1|r_mult[-4]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out[-4]~q\,
	datab => \n1|mac_n1|r_mult[-4]~21_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~13\,
	combout => \n1|mac_n1|Add0~14_combout\,
	cout => \n1|mac_n1|Add0~15\);

-- Location: LCCOMB_X96_Y29_N0
\n1|mac_n1|result~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~30_combout\ = (\n1|mac_n1|Add0~14_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~14_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add0~14_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~30_combout\);

-- Location: FF_X96_Y29_N1
\n1|mac_n1|r_data_out[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~30_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-4]~q\);

-- Location: LCCOMB_X96_Y28_N0
\n1|mac_n1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~16_combout\ = ((\n1|mac_n1|r_data_out[-3]~q\ $ (\n1|mac_n1|r_mult[-3]~19_combout\ $ (!\n1|mac_n1|Add0~15\)))) # (GND)
-- \n1|mac_n1|Add0~17\ = CARRY((\n1|mac_n1|r_data_out[-3]~q\ & ((\n1|mac_n1|r_mult[-3]~19_combout\) # (!\n1|mac_n1|Add0~15\))) # (!\n1|mac_n1|r_data_out[-3]~q\ & (\n1|mac_n1|r_mult[-3]~19_combout\ & !\n1|mac_n1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out[-3]~q\,
	datab => \n1|mac_n1|r_mult[-3]~19_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~15\,
	combout => \n1|mac_n1|Add0~16_combout\,
	cout => \n1|mac_n1|Add0~17\);

-- Location: LCCOMB_X96_Y28_N30
\n1|mac_n1|result~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~29_combout\ = (\n1|mac_n1|Add0~16_combout\ & ((\n1|mac_n1|Add0~30_combout\) # (\n1|mac_n1|Add0~32_combout\))) # (!\n1|mac_n1|Add0~16_combout\ & (\n1|mac_n1|Add0~30_combout\ & \n1|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Add0~16_combout\,
	datac => \n1|mac_n1|Add0~30_combout\,
	datad => \n1|mac_n1|Add0~32_combout\,
	combout => \n1|mac_n1|result~29_combout\);

-- Location: FF_X96_Y28_N31
\n1|mac_n1|r_data_out[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~29_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-3]~q\);

-- Location: LCCOMB_X96_Y28_N2
\n1|mac_n1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~18_combout\ = (\n1|mac_n1|r_mult[-2]~17_combout\ & ((\n1|mac_n1|r_data_out[-2]~q\ & (\n1|mac_n1|Add0~17\ & VCC)) # (!\n1|mac_n1|r_data_out[-2]~q\ & (!\n1|mac_n1|Add0~17\)))) # (!\n1|mac_n1|r_mult[-2]~17_combout\ & 
-- ((\n1|mac_n1|r_data_out[-2]~q\ & (!\n1|mac_n1|Add0~17\)) # (!\n1|mac_n1|r_data_out[-2]~q\ & ((\n1|mac_n1|Add0~17\) # (GND)))))
-- \n1|mac_n1|Add0~19\ = CARRY((\n1|mac_n1|r_mult[-2]~17_combout\ & (!\n1|mac_n1|r_data_out[-2]~q\ & !\n1|mac_n1|Add0~17\)) # (!\n1|mac_n1|r_mult[-2]~17_combout\ & ((!\n1|mac_n1|Add0~17\) # (!\n1|mac_n1|r_data_out[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_mult[-2]~17_combout\,
	datab => \n1|mac_n1|r_data_out[-2]~q\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~17\,
	combout => \n1|mac_n1|Add0~18_combout\,
	cout => \n1|mac_n1|Add0~19\);

-- Location: LCCOMB_X96_Y28_N24
\n1|mac_n1|result~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~28_combout\ = (\n1|mac_n1|Add0~18_combout\ & ((\n1|mac_n1|Add0~30_combout\) # (\n1|mac_n1|Add0~32_combout\))) # (!\n1|mac_n1|Add0~18_combout\ & (\n1|mac_n1|Add0~30_combout\ & \n1|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Add0~18_combout\,
	datac => \n1|mac_n1|Add0~30_combout\,
	datad => \n1|mac_n1|Add0~32_combout\,
	combout => \n1|mac_n1|result~28_combout\);

-- Location: FF_X96_Y28_N25
\n1|mac_n1|r_data_out[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~28_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-2]~q\);

-- Location: LCCOMB_X96_Y28_N4
\n1|mac_n1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~20_combout\ = ((\n1|mac_n1|r_mult[-1]~15_combout\ $ (\n1|mac_n1|r_data_out[-1]~q\ $ (!\n1|mac_n1|Add0~19\)))) # (GND)
-- \n1|mac_n1|Add0~21\ = CARRY((\n1|mac_n1|r_mult[-1]~15_combout\ & ((\n1|mac_n1|r_data_out[-1]~q\) # (!\n1|mac_n1|Add0~19\))) # (!\n1|mac_n1|r_mult[-1]~15_combout\ & (\n1|mac_n1|r_data_out[-1]~q\ & !\n1|mac_n1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_mult[-1]~15_combout\,
	datab => \n1|mac_n1|r_data_out[-1]~q\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~19\,
	combout => \n1|mac_n1|Add0~20_combout\,
	cout => \n1|mac_n1|Add0~21\);

-- Location: LCCOMB_X96_Y28_N18
\n1|mac_n1|result~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~27_combout\ = (\n1|mac_n1|Add0~20_combout\ & ((\n1|mac_n1|Add0~30_combout\) # (\n1|mac_n1|Add0~32_combout\))) # (!\n1|mac_n1|Add0~20_combout\ & (\n1|mac_n1|Add0~30_combout\ & \n1|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Add0~20_combout\,
	datac => \n1|mac_n1|Add0~30_combout\,
	datad => \n1|mac_n1|Add0~32_combout\,
	combout => \n1|mac_n1|result~27_combout\);

-- Location: FF_X96_Y28_N19
\n1|mac_n1|r_data_out[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~27_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out[-1]~q\);

-- Location: LCCOMB_X96_Y28_N6
\n1|mac_n1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~22_combout\ = (\n1|mac_n1|r_data_out\(0) & ((\n1|mac_n1|r_mult[0]~13_combout\ & (\n1|mac_n1|Add0~21\ & VCC)) # (!\n1|mac_n1|r_mult[0]~13_combout\ & (!\n1|mac_n1|Add0~21\)))) # (!\n1|mac_n1|r_data_out\(0) & 
-- ((\n1|mac_n1|r_mult[0]~13_combout\ & (!\n1|mac_n1|Add0~21\)) # (!\n1|mac_n1|r_mult[0]~13_combout\ & ((\n1|mac_n1|Add0~21\) # (GND)))))
-- \n1|mac_n1|Add0~23\ = CARRY((\n1|mac_n1|r_data_out\(0) & (!\n1|mac_n1|r_mult[0]~13_combout\ & !\n1|mac_n1|Add0~21\)) # (!\n1|mac_n1|r_data_out\(0) & ((!\n1|mac_n1|Add0~21\) # (!\n1|mac_n1|r_mult[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out\(0),
	datab => \n1|mac_n1|r_mult[0]~13_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~21\,
	combout => \n1|mac_n1|Add0~22_combout\,
	cout => \n1|mac_n1|Add0~23\);

-- Location: LCCOMB_X97_Y28_N4
\n1|mac_n1|result~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~26_combout\ = (\n1|mac_n1|Add0~22_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~22_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|Add0~22_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~26_combout\);

-- Location: FF_X97_Y28_N5
\n1|mac_n1|r_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~26_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out\(0));

-- Location: LCCOMB_X96_Y28_N8
\n1|mac_n1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~24_combout\ = ((\n1|mac_n1|r_mult[1]~11_combout\ $ (\n1|mac_n1|r_data_out\(1) $ (!\n1|mac_n1|Add0~23\)))) # (GND)
-- \n1|mac_n1|Add0~25\ = CARRY((\n1|mac_n1|r_mult[1]~11_combout\ & ((\n1|mac_n1|r_data_out\(1)) # (!\n1|mac_n1|Add0~23\))) # (!\n1|mac_n1|r_mult[1]~11_combout\ & (\n1|mac_n1|r_data_out\(1) & !\n1|mac_n1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_mult[1]~11_combout\,
	datab => \n1|mac_n1|r_data_out\(1),
	datad => VCC,
	cin => \n1|mac_n1|Add0~23\,
	combout => \n1|mac_n1|Add0~24_combout\,
	cout => \n1|mac_n1|Add0~25\);

-- Location: LCCOMB_X97_Y28_N6
\n1|mac_n1|result~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~25_combout\ = (\n1|mac_n1|Add0~24_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~24_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add0~24_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~25_combout\);

-- Location: FF_X97_Y28_N7
\n1|mac_n1|r_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~25_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out\(1));

-- Location: LCCOMB_X96_Y28_N10
\n1|mac_n1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~26_combout\ = (\n1|mac_n1|r_data_out\(2) & ((\n1|mac_n1|r_mult[2]~9_combout\ & (\n1|mac_n1|Add0~25\ & VCC)) # (!\n1|mac_n1|r_mult[2]~9_combout\ & (!\n1|mac_n1|Add0~25\)))) # (!\n1|mac_n1|r_data_out\(2) & ((\n1|mac_n1|r_mult[2]~9_combout\ & 
-- (!\n1|mac_n1|Add0~25\)) # (!\n1|mac_n1|r_mult[2]~9_combout\ & ((\n1|mac_n1|Add0~25\) # (GND)))))
-- \n1|mac_n1|Add0~27\ = CARRY((\n1|mac_n1|r_data_out\(2) & (!\n1|mac_n1|r_mult[2]~9_combout\ & !\n1|mac_n1|Add0~25\)) # (!\n1|mac_n1|r_data_out\(2) & ((!\n1|mac_n1|Add0~25\) # (!\n1|mac_n1|r_mult[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out\(2),
	datab => \n1|mac_n1|r_mult[2]~9_combout\,
	datad => VCC,
	cin => \n1|mac_n1|Add0~25\,
	combout => \n1|mac_n1|Add0~26_combout\,
	cout => \n1|mac_n1|Add0~27\);

-- Location: LCCOMB_X97_Y28_N12
\n1|mac_n1|result~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~24_combout\ = (\n1|mac_n1|Add0~26_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~26_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add0~26_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~24_combout\);

-- Location: FF_X97_Y28_N13
\n1|mac_n1|r_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~24_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out\(2));

-- Location: LCCOMB_X96_Y28_N12
\n1|mac_n1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~28_combout\ = ((\n1|mac_n1|r_mult[3]~7_combout\ $ (\n1|mac_n1|r_data_out\(3) $ (!\n1|mac_n1|Add0~27\)))) # (GND)
-- \n1|mac_n1|Add0~29\ = CARRY((\n1|mac_n1|r_mult[3]~7_combout\ & ((\n1|mac_n1|r_data_out\(3)) # (!\n1|mac_n1|Add0~27\))) # (!\n1|mac_n1|r_mult[3]~7_combout\ & (\n1|mac_n1|r_data_out\(3) & !\n1|mac_n1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_mult[3]~7_combout\,
	datab => \n1|mac_n1|r_data_out\(3),
	datad => VCC,
	cin => \n1|mac_n1|Add0~27\,
	combout => \n1|mac_n1|Add0~28_combout\,
	cout => \n1|mac_n1|Add0~29\);

-- Location: LCCOMB_X97_Y28_N10
\n1|mac_n1|result~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|result~23_combout\ = (\n1|mac_n1|Add0~28_combout\ & ((\n1|mac_n1|Add0~32_combout\) # (\n1|mac_n1|Add0~30_combout\))) # (!\n1|mac_n1|Add0~28_combout\ & (\n1|mac_n1|Add0~32_combout\ & \n1|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|Add0~28_combout\,
	datac => \n1|mac_n1|Add0~32_combout\,
	datad => \n1|mac_n1|Add0~30_combout\,
	combout => \n1|mac_n1|result~23_combout\);

-- Location: FF_X97_Y28_N11
\n1|mac_n1|r_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|result~23_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out\(3));

-- Location: LCCOMB_X96_Y28_N16
\n1|mac_n1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|Add0~32_combout\ = \n1|mac_n1|r_data_out\(4) $ (\n1|mac_n1|Add0~31\ $ (\n1|mac_n1|r_mult[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out\(4),
	datad => \n1|mac_n1|r_mult[4]~4_combout\,
	cin => \n1|mac_n1|Add0~31\,
	combout => \n1|mac_n1|Add0~32_combout\);

-- Location: LCCOMB_X97_Y28_N20
\n1|mac_n1|r_data_out[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|mac_n1|r_data_out[4]~0_combout\ = !\n1|mac_n1|Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|mac_n1|Add0~32_combout\,
	combout => \n1|mac_n1|r_data_out[4]~0_combout\);

-- Location: FF_X97_Y28_N21
\n1|mac_n1|r_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|mac_n1|r_data_out[4]~0_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|mac_n1|r_data_out\(4));

-- Location: LCCOMB_X100_Y28_N2
\n1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~0_combout\ = \n1|mac_n1|r_data_out[-8]~q\ $ (VCC)
-- \n1|Add1~1\ = CARRY(\n1|mac_n1|r_data_out[-8]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	combout => \n1|Add1~0_combout\,
	cout => \n1|Add1~1\);

-- Location: LCCOMB_X100_Y28_N4
\n1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~2_combout\ = (\n1|mac_n1|r_data_out[-7]~q\ & (!\n1|Add1~1\)) # (!\n1|mac_n1|r_data_out[-7]~q\ & ((\n1|Add1~1\) # (GND)))
-- \n1|Add1~3\ = CARRY((!\n1|Add1~1\) # (!\n1|mac_n1|r_data_out[-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out[-7]~q\,
	datad => VCC,
	cin => \n1|Add1~1\,
	combout => \n1|Add1~2_combout\,
	cout => \n1|Add1~3\);

-- Location: LCCOMB_X100_Y28_N6
\n1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~4_combout\ = (\n1|mac_n1|r_data_out[-6]~q\ & ((GND) # (!\n1|Add1~3\))) # (!\n1|mac_n1|r_data_out[-6]~q\ & (\n1|Add1~3\ $ (GND)))
-- \n1|Add1~5\ = CARRY((\n1|mac_n1|r_data_out[-6]~q\) # (!\n1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out[-6]~q\,
	datad => VCC,
	cin => \n1|Add1~3\,
	combout => \n1|Add1~4_combout\,
	cout => \n1|Add1~5\);

-- Location: LCCOMB_X100_Y28_N8
\n1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~6_combout\ = (\n1|mac_n1|r_data_out[-5]~q\ & (\n1|Add1~5\ & VCC)) # (!\n1|mac_n1|r_data_out[-5]~q\ & (!\n1|Add1~5\))
-- \n1|Add1~7\ = CARRY((!\n1|mac_n1|r_data_out[-5]~q\ & !\n1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_data_out[-5]~q\,
	datad => VCC,
	cin => \n1|Add1~5\,
	combout => \n1|Add1~6_combout\,
	cout => \n1|Add1~7\);

-- Location: LCCOMB_X100_Y28_N10
\n1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~8_combout\ = (\n1|mac_n1|r_data_out[-4]~q\ & (\n1|Add1~7\ $ (GND))) # (!\n1|mac_n1|r_data_out[-4]~q\ & (!\n1|Add1~7\ & VCC))
-- \n1|Add1~9\ = CARRY((\n1|mac_n1|r_data_out[-4]~q\ & !\n1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_data_out[-4]~q\,
	datad => VCC,
	cin => \n1|Add1~7\,
	combout => \n1|Add1~8_combout\,
	cout => \n1|Add1~9\);

-- Location: LCCOMB_X100_Y28_N12
\n1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~10_combout\ = (\n1|mac_n1|r_data_out[-3]~q\ & (!\n1|Add1~9\)) # (!\n1|mac_n1|r_data_out[-3]~q\ & ((\n1|Add1~9\) # (GND)))
-- \n1|Add1~11\ = CARRY((!\n1|Add1~9\) # (!\n1|mac_n1|r_data_out[-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out[-3]~q\,
	datad => VCC,
	cin => \n1|Add1~9\,
	combout => \n1|Add1~10_combout\,
	cout => \n1|Add1~11\);

-- Location: LCCOMB_X100_Y28_N14
\n1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~12_combout\ = (\n1|mac_n1|r_data_out[-2]~q\ & (\n1|Add1~11\ $ (GND))) # (!\n1|mac_n1|r_data_out[-2]~q\ & (!\n1|Add1~11\ & VCC))
-- \n1|Add1~13\ = CARRY((\n1|mac_n1|r_data_out[-2]~q\ & !\n1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_data_out[-2]~q\,
	datad => VCC,
	cin => \n1|Add1~11\,
	combout => \n1|Add1~12_combout\,
	cout => \n1|Add1~13\);

-- Location: LCCOMB_X100_Y28_N16
\n1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~14_combout\ = (\n1|mac_n1|r_data_out[-1]~q\ & (!\n1|Add1~13\)) # (!\n1|mac_n1|r_data_out[-1]~q\ & ((\n1|Add1~13\) # (GND)))
-- \n1|Add1~15\ = CARRY((!\n1|Add1~13\) # (!\n1|mac_n1|r_data_out[-1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out[-1]~q\,
	datad => VCC,
	cin => \n1|Add1~13\,
	combout => \n1|Add1~14_combout\,
	cout => \n1|Add1~15\);

-- Location: LCCOMB_X100_Y28_N18
\n1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~16_combout\ = (\n1|mac_n1|r_data_out\(0) & (\n1|Add1~15\ $ (GND))) # (!\n1|mac_n1|r_data_out\(0) & (!\n1|Add1~15\ & VCC))
-- \n1|Add1~17\ = CARRY((\n1|mac_n1|r_data_out\(0) & !\n1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out\(0),
	datad => VCC,
	cin => \n1|Add1~15\,
	combout => \n1|Add1~16_combout\,
	cout => \n1|Add1~17\);

-- Location: LCCOMB_X100_Y28_N20
\n1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~18_combout\ = (\n1|mac_n1|r_data_out\(1) & (!\n1|Add1~17\)) # (!\n1|mac_n1|r_data_out\(1) & ((\n1|Add1~17\) # (GND)))
-- \n1|Add1~19\ = CARRY((!\n1|Add1~17\) # (!\n1|mac_n1|r_data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_data_out\(1),
	datad => VCC,
	cin => \n1|Add1~17\,
	combout => \n1|Add1~18_combout\,
	cout => \n1|Add1~19\);

-- Location: LCCOMB_X100_Y28_N22
\n1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~20_combout\ = (\n1|mac_n1|r_data_out\(2) & (\n1|Add1~19\ $ (GND))) # (!\n1|mac_n1|r_data_out\(2) & (!\n1|Add1~19\ & VCC))
-- \n1|Add1~21\ = CARRY((\n1|mac_n1|r_data_out\(2) & !\n1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n1|mac_n1|r_data_out\(2),
	datad => VCC,
	cin => \n1|Add1~19\,
	combout => \n1|Add1~20_combout\,
	cout => \n1|Add1~21\);

-- Location: LCCOMB_X100_Y28_N24
\n1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~22_combout\ = (\n1|mac_n1|r_data_out\(3) & (!\n1|Add1~21\)) # (!\n1|mac_n1|r_data_out\(3) & ((\n1|Add1~21\) # (GND)))
-- \n1|Add1~23\ = CARRY((!\n1|Add1~21\) # (!\n1|mac_n1|r_data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_data_out\(3),
	datad => VCC,
	cin => \n1|Add1~21\,
	combout => \n1|Add1~22_combout\,
	cout => \n1|Add1~23\);

-- Location: LCCOMB_X100_Y28_N26
\n1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~24_combout\ = (\n1|mac_n1|r_data_out\(4) & (\n1|Add1~23\ $ (GND))) # (!\n1|mac_n1|r_data_out\(4) & (!\n1|Add1~23\ & VCC))
-- \n1|Add1~25\ = CARRY((\n1|mac_n1|r_data_out\(4) & !\n1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_data_out\(4),
	datad => VCC,
	cin => \n1|Add1~23\,
	combout => \n1|Add1~24_combout\,
	cout => \n1|Add1~25\);

-- Location: LCCOMB_X100_Y28_N28
\n1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|Add1~26_combout\ = \n1|Add1~25\ $ (!\n1|mac_n1|r_data_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \n1|mac_n1|r_data_out\(4),
	cin => \n1|Add1~25\,
	combout => \n1|Add1~26_combout\);

-- Location: LCCOMB_X97_Y28_N16
\n1|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~0_combout\ = (\n1|Add1~24_combout\ & ((\n1|mac_n1|r_data_out[-11]~q\) # (\n1|Add1~26_combout\))) # (!\n1|Add1~24_combout\ & (\n1|mac_n1|r_data_out[-11]~q\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|Add1~24_combout\,
	datac => \n1|mac_n1|r_data_out[-11]~q\,
	datad => \n1|Add1~26_combout\,
	combout => \n1|result~0_combout\);

-- Location: FF_X97_Y28_N17
\n1|r_bias[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(0));

-- Location: LCCOMB_X99_Y28_N20
\n1|r_relu_in[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|r_relu_in[0]~feeder_combout\ = \n1|r_bias\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n1|r_bias\(0),
	combout => \n1|r_relu_in[0]~feeder_combout\);

-- Location: FF_X99_Y28_N21
\n1|r_relu_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|r_relu_in[0]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(0));

-- Location: LCCOMB_X99_Y28_N10
\n1|r_bias[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|r_bias[15]~0_combout\ = !\n1|Add1~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|Add1~26_combout\,
	combout => \n1|r_bias[15]~0_combout\);

-- Location: FF_X99_Y28_N11
\n1|r_bias[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|r_bias[15]~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(15));

-- Location: FF_X99_Y28_N15
\n1|r_relu_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n1|r_bias\(15),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(15));

-- Location: LCCOMB_X99_Y28_N14
\n1|act_relu|r_out[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out[6]~0_combout\ = (!\n1|r_relu_in\(15) & \n0|r_relu_enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|r_relu_in\(15),
	datad => \n0|r_relu_enable~q\,
	combout => \n1|act_relu|r_out[6]~0_combout\);

-- Location: LCCOMB_X101_Y28_N30
\n1|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~8_combout\ = (\n1|Add1~10_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~26_combout\))) # (!\n1|Add1~10_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|Add1~10_combout\,
	datac => \n1|Add1~24_combout\,
	datad => \n1|Add1~26_combout\,
	combout => \n1|result~8_combout\);

-- Location: FF_X101_Y28_N31
\n1|r_bias[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~8_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(8));

-- Location: FF_X101_Y28_N13
\n1|r_relu_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n1|r_bias\(8),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(8));

-- Location: LCCOMB_X101_Y28_N22
\n1|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~10_combout\ = (\n1|Add1~14_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~26_combout\))) # (!\n1|Add1~14_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|Add1~14_combout\,
	datac => \n1|Add1~24_combout\,
	datad => \n1|Add1~26_combout\,
	combout => \n1|result~10_combout\);

-- Location: FF_X101_Y28_N23
\n1|r_bias[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~10_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(10));

-- Location: FF_X101_Y28_N17
\n1|r_relu_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n1|r_bias\(10),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(10));

-- Location: LCCOMB_X101_Y28_N4
\n1|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~11_combout\ = (\n1|Add1~16_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~26_combout\))) # (!\n1|Add1~16_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|Add1~16_combout\,
	datac => \n1|Add1~24_combout\,
	datad => \n1|Add1~26_combout\,
	combout => \n1|result~11_combout\);

-- Location: FF_X101_Y28_N5
\n1|r_bias[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~11_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(11));

-- Location: FF_X101_Y28_N11
\n1|r_relu_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n1|r_bias\(11),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(11));

-- Location: LCCOMB_X101_Y28_N24
\n1|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~9_combout\ = (\n1|Add1~12_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~26_combout\))) # (!\n1|Add1~12_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|Add1~12_combout\,
	datac => \n1|Add1~24_combout\,
	datad => \n1|Add1~26_combout\,
	combout => \n1|result~9_combout\);

-- Location: FF_X101_Y28_N25
\n1|r_bias[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~9_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(9));

-- Location: LCCOMB_X101_Y28_N18
\n1|r_relu_in[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|r_relu_in[9]~feeder_combout\ = \n1|r_bias\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n1|r_bias\(9),
	combout => \n1|r_relu_in[9]~feeder_combout\);

-- Location: FF_X101_Y28_N19
\n1|r_relu_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|r_relu_in[9]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(9));

-- Location: LCCOMB_X101_Y28_N10
\n1|act_relu|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|LessThan0~2_combout\ = (\n1|r_relu_in\(8)) # ((\n1|r_relu_in\(10)) # ((\n1|r_relu_in\(11)) # (\n1|r_relu_in\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|r_relu_in\(8),
	datab => \n1|r_relu_in\(10),
	datac => \n1|r_relu_in\(11),
	datad => \n1|r_relu_in\(9),
	combout => \n1|act_relu|LessThan0~2_combout\);

-- Location: LCCOMB_X101_Y28_N14
\n1|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~12_combout\ = (\n1|Add1~18_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~26_combout\))) # (!\n1|Add1~18_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|Add1~18_combout\,
	datac => \n1|Add1~24_combout\,
	datad => \n1|Add1~26_combout\,
	combout => \n1|result~12_combout\);

-- Location: FF_X101_Y28_N15
\n1|r_bias[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~12_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(12));

-- Location: FF_X101_Y28_N21
\n1|r_relu_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n1|r_bias\(12),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(12));

-- Location: LCCOMB_X101_Y28_N8
\n1|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~13_combout\ = (\n1|Add1~20_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~26_combout\))) # (!\n1|Add1~20_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|Add1~20_combout\,
	datac => \n1|Add1~24_combout\,
	datad => \n1|Add1~26_combout\,
	combout => \n1|result~13_combout\);

-- Location: FF_X101_Y28_N9
\n1|r_bias[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~13_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(13));

-- Location: FF_X101_Y28_N27
\n1|r_relu_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n1|r_bias\(13),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(13));

-- Location: LCCOMB_X101_Y28_N6
\n1|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~14_combout\ = (\n1|Add1~26_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~22_combout\))) # (!\n1|Add1~26_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|Add1~26_combout\,
	datac => \n1|Add1~24_combout\,
	datad => \n1|Add1~22_combout\,
	combout => \n1|result~14_combout\);

-- Location: FF_X101_Y28_N7
\n1|r_bias[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~14_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(14));

-- Location: LCCOMB_X101_Y28_N28
\n1|r_relu_in[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|r_relu_in[14]~feeder_combout\ = \n1|r_bias\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n1|r_bias\(14),
	combout => \n1|r_relu_in[14]~feeder_combout\);

-- Location: FF_X101_Y28_N29
\n1|r_relu_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|r_relu_in[14]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(14));

-- Location: LCCOMB_X101_Y28_N26
\n1|act_relu|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|LessThan0~3_combout\ = (\n1|act_relu|LessThan0~2_combout\) # ((\n1|r_relu_in\(12)) # ((\n1|r_relu_in\(13)) # (\n1|r_relu_in\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|act_relu|LessThan0~2_combout\,
	datab => \n1|r_relu_in\(12),
	datac => \n1|r_relu_in\(13),
	datad => \n1|r_relu_in\(14),
	combout => \n1|act_relu|LessThan0~3_combout\);

-- Location: LCCOMB_X99_Y28_N26
\n1|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~2_combout\ = (\n1|Add1~26_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~6_combout\))) # (!\n1|Add1~26_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|Add1~26_combout\,
	datab => \n1|Add1~24_combout\,
	datac => \n1|Add1~6_combout\,
	combout => \n1|result~2_combout\);

-- Location: FF_X99_Y28_N27
\n1|r_bias[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~2_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(6));

-- Location: FF_X99_Y28_N7
\n1|r_relu_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n1|r_bias\(6),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(6));

-- Location: LCCOMB_X99_Y28_N22
\n1|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~4_combout\ = (\n1|Add1~2_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~26_combout\))) # (!\n1|Add1~2_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|Add1~2_combout\,
	datab => \n1|Add1~24_combout\,
	datac => \n1|Add1~26_combout\,
	combout => \n1|result~4_combout\);

-- Location: FF_X99_Y28_N23
\n1|r_bias[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~4_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(4));

-- Location: LCCOMB_X99_Y28_N18
\n1|r_relu_in[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|r_relu_in[4]~feeder_combout\ = \n1|r_bias\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n1|r_bias\(4),
	combout => \n1|r_relu_in[4]~feeder_combout\);

-- Location: FF_X99_Y28_N19
\n1|r_relu_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|r_relu_in[4]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(4));

-- Location: LCCOMB_X99_Y28_N8
\n1|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~3_combout\ = (\n1|Add1~24_combout\ & ((\n1|Add1~26_combout\) # (\n1|Add1~4_combout\))) # (!\n1|Add1~24_combout\ & (\n1|Add1~26_combout\ & \n1|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|Add1~24_combout\,
	datac => \n1|Add1~26_combout\,
	datad => \n1|Add1~4_combout\,
	combout => \n1|result~3_combout\);

-- Location: FF_X99_Y28_N9
\n1|r_bias[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~3_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(5));

-- Location: FF_X99_Y28_N5
\n1|r_relu_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n1|r_bias\(5),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(5));

-- Location: LCCOMB_X99_Y28_N0
\n1|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~1_combout\ = (\n1|Add1~26_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~8_combout\))) # (!\n1|Add1~26_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|Add1~26_combout\,
	datab => \n1|Add1~24_combout\,
	datac => \n1|Add1~8_combout\,
	combout => \n1|result~1_combout\);

-- Location: FF_X99_Y28_N1
\n1|r_bias[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~1_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(7));

-- Location: LCCOMB_X99_Y28_N28
\n1|r_relu_in[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|r_relu_in[7]~feeder_combout\ = \n1|r_bias\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n1|r_bias\(7),
	combout => \n1|r_relu_in[7]~feeder_combout\);

-- Location: FF_X99_Y28_N29
\n1|r_relu_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|r_relu_in[7]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(7));

-- Location: LCCOMB_X99_Y28_N4
\n1|act_relu|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|LessThan0~0_combout\ = (\n1|r_relu_in\(6)) # ((\n1|r_relu_in\(4)) # ((\n1|r_relu_in\(5)) # (\n1|r_relu_in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|r_relu_in\(6),
	datab => \n1|r_relu_in\(4),
	datac => \n1|r_relu_in\(5),
	datad => \n1|r_relu_in\(7),
	combout => \n1|act_relu|LessThan0~0_combout\);

-- Location: LCCOMB_X97_Y28_N28
\n1|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~7_combout\ = (\n1|mac_n1|r_data_out[-10]~q\ & ((\n1|Add1~24_combout\) # (\n1|Add1~26_combout\))) # (!\n1|mac_n1|r_data_out[-10]~q\ & (\n1|Add1~24_combout\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n1|mac_n1|r_data_out[-10]~q\,
	datac => \n1|Add1~24_combout\,
	datad => \n1|Add1~26_combout\,
	combout => \n1|result~7_combout\);

-- Location: FF_X97_Y28_N29
\n1|r_bias[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~7_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(1));

-- Location: LCCOMB_X99_Y28_N12
\n1|r_relu_in[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|r_relu_in[1]~feeder_combout\ = \n1|r_bias\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n1|r_bias\(1),
	combout => \n1|r_relu_in[1]~feeder_combout\);

-- Location: FF_X99_Y28_N13
\n1|r_relu_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|r_relu_in[1]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(1));

-- Location: LCCOMB_X99_Y28_N16
\n1|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~5_combout\ = (\n1|Add1~0_combout\ & ((\n1|Add1~24_combout\) # (\n1|Add1~26_combout\))) # (!\n1|Add1~0_combout\ & (\n1|Add1~24_combout\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|Add1~0_combout\,
	datab => \n1|Add1~24_combout\,
	datac => \n1|Add1~26_combout\,
	combout => \n1|result~5_combout\);

-- Location: FF_X99_Y28_N17
\n1|r_bias[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~5_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(3));

-- Location: LCCOMB_X99_Y28_N24
\n1|r_relu_in[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|r_relu_in[3]~feeder_combout\ = \n1|r_bias\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n1|r_bias\(3),
	combout => \n1|r_relu_in[3]~feeder_combout\);

-- Location: FF_X99_Y28_N25
\n1|r_relu_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|r_relu_in[3]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(3));

-- Location: LCCOMB_X97_Y28_N26
\n1|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|result~6_combout\ = (\n1|Add1~24_combout\ & ((\n1|mac_n1|r_data_out[-9]~q\) # (\n1|Add1~26_combout\))) # (!\n1|Add1~24_combout\ & (\n1|mac_n1|r_data_out[-9]~q\ & \n1|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|Add1~24_combout\,
	datac => \n1|mac_n1|r_data_out[-9]~q\,
	datad => \n1|Add1~26_combout\,
	combout => \n1|result~6_combout\);

-- Location: FF_X97_Y28_N27
\n1|r_bias[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|result~6_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_bias\(2));

-- Location: FF_X99_Y28_N31
\n1|r_relu_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n1|r_bias\(2),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|r_relu_in\(2));

-- Location: LCCOMB_X99_Y28_N30
\n1|act_relu|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|LessThan0~1_combout\ = (\n1|r_relu_in\(1)) # ((\n1|r_relu_in\(3)) # ((\n1|r_relu_in\(2)) # (\n1|r_relu_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|r_relu_in\(1),
	datab => \n1|r_relu_in\(3),
	datac => \n1|r_relu_in\(2),
	datad => \n1|r_relu_in\(0),
	combout => \n1|act_relu|LessThan0~1_combout\);

-- Location: LCCOMB_X100_Y28_N0
\n1|act_relu|r_out[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out[6]~1_combout\ = (\n1|act_relu|r_out[6]~0_combout\ & ((\n1|act_relu|LessThan0~3_combout\) # ((\n1|act_relu|LessThan0~0_combout\) # (\n1|act_relu|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|act_relu|r_out[6]~0_combout\,
	datab => \n1|act_relu|LessThan0~3_combout\,
	datac => \n1|act_relu|LessThan0~0_combout\,
	datad => \n1|act_relu|LessThan0~1_combout\,
	combout => \n1|act_relu|r_out[6]~1_combout\);

-- Location: LCCOMB_X107_Y24_N0
\n1|act_relu|r_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~2_combout\ = (\n1|r_relu_in\(0) & \n1|act_relu|r_out[6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|r_relu_in\(0),
	datad => \n1|act_relu|r_out[6]~1_combout\,
	combout => \n1|act_relu|r_out~2_combout\);

-- Location: FF_X107_Y24_N1
\n1|act_relu|r_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(0));

-- Location: LCCOMB_X107_Y24_N2
\n1|act_relu|r_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~3_combout\ = (\n1|r_relu_in\(1) & \n1|act_relu|r_out[6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|r_relu_in\(1),
	datad => \n1|act_relu|r_out[6]~1_combout\,
	combout => \n1|act_relu|r_out~3_combout\);

-- Location: FF_X107_Y24_N3
\n1|act_relu|r_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(1));

-- Location: LCCOMB_X107_Y24_N28
\n1|act_relu|r_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~4_combout\ = (\n1|r_relu_in\(2) & \n1|act_relu|r_out[6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|r_relu_in\(2),
	datad => \n1|act_relu|r_out[6]~1_combout\,
	combout => \n1|act_relu|r_out~4_combout\);

-- Location: FF_X107_Y24_N29
\n1|act_relu|r_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(2));

-- Location: LCCOMB_X107_Y24_N18
\n1|act_relu|r_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~5_combout\ = (\n1|r_relu_in\(3) & \n1|act_relu|r_out[6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|r_relu_in\(3),
	datad => \n1|act_relu|r_out[6]~1_combout\,
	combout => \n1|act_relu|r_out~5_combout\);

-- Location: FF_X107_Y24_N19
\n1|act_relu|r_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(3));

-- Location: LCCOMB_X107_Y24_N4
\n1|act_relu|r_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~6_combout\ = (\n1|r_relu_in\(4) & \n1|act_relu|r_out[6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|r_relu_in\(4),
	datad => \n1|act_relu|r_out[6]~1_combout\,
	combout => \n1|act_relu|r_out~6_combout\);

-- Location: FF_X107_Y24_N5
\n1|act_relu|r_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(4));

-- Location: LCCOMB_X107_Y24_N26
\n1|act_relu|r_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~7_combout\ = (\n1|r_relu_in\(5) & \n1|act_relu|r_out[6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|r_relu_in\(5),
	datad => \n1|act_relu|r_out[6]~1_combout\,
	combout => \n1|act_relu|r_out~7_combout\);

-- Location: FF_X107_Y24_N27
\n1|act_relu|r_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(5));

-- Location: LCCOMB_X107_Y24_N12
\n1|act_relu|r_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~8_combout\ = (\n1|r_relu_in\(6) & \n1|act_relu|r_out[6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|r_relu_in\(6),
	datad => \n1|act_relu|r_out[6]~1_combout\,
	combout => \n1|act_relu|r_out~8_combout\);

-- Location: FF_X107_Y24_N13
\n1|act_relu|r_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(6));

-- Location: LCCOMB_X107_Y24_N10
\n1|act_relu|r_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~9_combout\ = (\n1|r_relu_in\(7) & \n1|act_relu|r_out[6]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n1|r_relu_in\(7),
	datad => \n1|act_relu|r_out[6]~1_combout\,
	combout => \n1|act_relu|r_out~9_combout\);

-- Location: FF_X107_Y24_N11
\n1|act_relu|r_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(7));

-- Location: LCCOMB_X107_Y24_N20
\n1|act_relu|r_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~10_combout\ = (\n1|act_relu|r_out[6]~1_combout\ & \n1|r_relu_in\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|act_relu|r_out[6]~1_combout\,
	datad => \n1|r_relu_in\(8),
	combout => \n1|act_relu|r_out~10_combout\);

-- Location: FF_X107_Y24_N21
\n1|act_relu|r_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(8));

-- Location: LCCOMB_X107_Y24_N30
\n1|act_relu|r_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~11_combout\ = (\n1|act_relu|r_out[6]~1_combout\ & \n1|r_relu_in\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|act_relu|r_out[6]~1_combout\,
	datad => \n1|r_relu_in\(9),
	combout => \n1|act_relu|r_out~11_combout\);

-- Location: FF_X107_Y24_N31
\n1|act_relu|r_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(9));

-- Location: LCCOMB_X107_Y24_N16
\n1|act_relu|r_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~12_combout\ = (\n1|act_relu|r_out[6]~1_combout\ & \n1|r_relu_in\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|act_relu|r_out[6]~1_combout\,
	datad => \n1|r_relu_in\(10),
	combout => \n1|act_relu|r_out~12_combout\);

-- Location: FF_X107_Y24_N17
\n1|act_relu|r_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(10));

-- Location: LCCOMB_X107_Y24_N14
\n1|act_relu|r_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~13_combout\ = (\n1|act_relu|r_out[6]~1_combout\ & \n1|r_relu_in\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|act_relu|r_out[6]~1_combout\,
	datad => \n1|r_relu_in\(11),
	combout => \n1|act_relu|r_out~13_combout\);

-- Location: FF_X107_Y24_N15
\n1|act_relu|r_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(11));

-- Location: LCCOMB_X107_Y24_N8
\n1|act_relu|r_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~14_combout\ = (\n1|act_relu|r_out[6]~1_combout\ & \n1|r_relu_in\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|act_relu|r_out[6]~1_combout\,
	datad => \n1|r_relu_in\(12),
	combout => \n1|act_relu|r_out~14_combout\);

-- Location: FF_X107_Y24_N9
\n1|act_relu|r_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(12));

-- Location: LCCOMB_X107_Y24_N6
\n1|act_relu|r_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~15_combout\ = (\n1|act_relu|r_out[6]~1_combout\ & \n1|r_relu_in\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|act_relu|r_out[6]~1_combout\,
	datad => \n1|r_relu_in\(13),
	combout => \n1|act_relu|r_out~15_combout\);

-- Location: FF_X107_Y24_N7
\n1|act_relu|r_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(13));

-- Location: LCCOMB_X107_Y24_N24
\n1|act_relu|r_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n1|act_relu|r_out~16_combout\ = (\n1|act_relu|r_out[6]~1_combout\ & \n1|r_relu_in\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n1|act_relu|r_out[6]~1_combout\,
	datad => \n1|r_relu_in\(14),
	combout => \n1|act_relu|r_out~16_combout\);

-- Location: FF_X107_Y24_N25
\n1|act_relu|r_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n1|act_relu|r_out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n1|act_relu|r_out\(14));

-- Location: M9K_X78_Y32_N0
\n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C011D04B450E4A0258BD73C058E5011B011B8FF86FF6F9FAC711D",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/layer_test.ram0_ram_l1_n2_4faacff.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "neuron_l1_n2:n2|ram_l1_n2:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_td71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 50,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 5,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portaaddr => \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \n2|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: DSPMULT_X71_Y30_N0
\n2|mac_n1|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n2|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y30_N2
\n2|mac_n1|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n2|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X69_Y30_N18
\n2|mac_n1|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~0_combout\ = (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & (((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\)) # (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\))) 
-- # (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\) # (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\,
	combout => \n2|mac_n1|result~0_combout\);

-- Location: LCCOMB_X69_Y30_N20
\n2|mac_n1|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~1_combout\ = (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & \n2|mac_n1|result~0_combout\))) # 
-- (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & !\n2|mac_n1|result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => \n2|mac_n1|result~0_combout\,
	combout => \n2|mac_n1|result~1_combout\);

-- Location: LCCOMB_X70_Y30_N0
\n2|mac_n1|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~2_combout\ = (\n2|mac_n1|result~1_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\)) # (!\n2|mac_n1|result~1_combout\ & ((!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~2_combout\);

-- Location: LCCOMB_X70_Y30_N14
\n2|mac_n1|rounds~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|rounds~0_combout\ = (\n2|mac_n1|Mult0|auto_generated|mac_out2~dataout\) # ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\) # ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\) # (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~dataout\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datad => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\,
	combout => \n2|mac_n1|rounds~0_combout\);

-- Location: LCCOMB_X70_Y30_N16
\n2|mac_n1|rounds~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|rounds~1_combout\ = (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\) # ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\) # ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\) # (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\,
	combout => \n2|mac_n1|rounds~1_combout\);

-- Location: LCCOMB_X70_Y30_N26
\n2|mac_n1|rounds~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|rounds~2_combout\ = (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\) # ((\n2|mac_n1|rounds~0_combout\) # ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\) # (\n2|mac_n1|rounds~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \n2|mac_n1|rounds~0_combout\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => \n2|mac_n1|rounds~1_combout\,
	combout => \n2|mac_n1|rounds~2_combout\);

-- Location: LCCOMB_X70_Y30_N12
\n2|mac_n1|round_overflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|round_overflow~0_combout\ = (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\n2|mac_n1|result~2_combout\) # (\n2|mac_n1|rounds~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \n2|mac_n1|result~2_combout\,
	datac => \n2|mac_n1|rounds~2_combout\,
	combout => \n2|mac_n1|round_overflow~0_combout\);

-- Location: LCCOMB_X69_Y31_N16
\n2|mac_n1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~0_combout\ = \n2|mac_n1|result~2_combout\ $ (VCC)
-- \n2|mac_n1|Add1~1\ = CARRY(\n2|mac_n1|result~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~2_combout\,
	datad => VCC,
	combout => \n2|mac_n1|Add1~0_combout\,
	cout => \n2|mac_n1|Add1~1\);

-- Location: LCCOMB_X70_Y30_N22
\n2|mac_n1|r_mult[-11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-11]~0_combout\ = (\n2|mac_n1|round_overflow~0_combout\ & ((\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Add1~0_combout\))) # (!\n2|mac_n1|result~1_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\)))) # 
-- (!\n2|mac_n1|round_overflow~0_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|round_overflow~0_combout\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datac => \n2|mac_n1|Add1~0_combout\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|r_mult[-11]~0_combout\);

-- Location: LCCOMB_X69_Y30_N30
\n2|mac_n1|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~3_combout\ = (\n2|mac_n1|result~1_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\)) # (!\n2|mac_n1|result~1_combout\ & ((!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~3_combout\);

-- Location: LCCOMB_X69_Y30_N28
\n2|mac_n1|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~4_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~4_combout\);

-- Location: LCCOMB_X69_Y30_N26
\n2|mac_n1|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~5_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~5_combout\);

-- Location: LCCOMB_X69_Y30_N24
\n2|mac_n1|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~6_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~6_combout\);

-- Location: LCCOMB_X69_Y30_N22
\n2|mac_n1|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~7_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~7_combout\);

-- Location: LCCOMB_X70_Y30_N4
\n2|mac_n1|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~8_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~8_combout\);

-- Location: LCCOMB_X70_Y30_N2
\n2|mac_n1|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~9_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~9_combout\);

-- Location: LCCOMB_X69_Y31_N12
\n2|mac_n1|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~10_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~10_combout\);

-- Location: LCCOMB_X70_Y31_N4
\n2|mac_n1|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~11_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|result~1_combout\,
	datad => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	combout => \n2|mac_n1|result~11_combout\);

-- Location: LCCOMB_X69_Y31_N10
\n2|mac_n1|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~12_combout\ = (\n2|mac_n1|result~1_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\)) # (!\n2|mac_n1|result~1_combout\ & ((!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~12_combout\);

-- Location: LCCOMB_X69_Y31_N8
\n2|mac_n1|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~13_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~13_combout\);

-- Location: LCCOMB_X70_Y31_N2
\n2|mac_n1|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~14_combout\ = (\n2|mac_n1|result~1_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\)) # (!\n2|mac_n1|result~1_combout\ & ((!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~14_combout\);

-- Location: LCCOMB_X69_Y31_N14
\n2|mac_n1|result~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~15_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~15_combout\);

-- Location: LCCOMB_X69_Y31_N4
\n2|mac_n1|result~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~16_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))) # (!\n2|mac_n1|result~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|result~16_combout\);

-- Location: LCCOMB_X69_Y31_N18
\n2|mac_n1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~2_combout\ = (\n2|mac_n1|result~16_combout\ & (!\n2|mac_n1|Add1~1\)) # (!\n2|mac_n1|result~16_combout\ & ((\n2|mac_n1|Add1~1\) # (GND)))
-- \n2|mac_n1|Add1~3\ = CARRY((!\n2|mac_n1|Add1~1\) # (!\n2|mac_n1|result~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|result~16_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~1\,
	combout => \n2|mac_n1|Add1~2_combout\,
	cout => \n2|mac_n1|Add1~3\);

-- Location: LCCOMB_X69_Y31_N20
\n2|mac_n1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~4_combout\ = (\n2|mac_n1|result~15_combout\ & (\n2|mac_n1|Add1~3\ $ (GND))) # (!\n2|mac_n1|result~15_combout\ & (!\n2|mac_n1|Add1~3\ & VCC))
-- \n2|mac_n1|Add1~5\ = CARRY((\n2|mac_n1|result~15_combout\ & !\n2|mac_n1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|result~15_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~3\,
	combout => \n2|mac_n1|Add1~4_combout\,
	cout => \n2|mac_n1|Add1~5\);

-- Location: LCCOMB_X69_Y31_N22
\n2|mac_n1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~6_combout\ = (\n2|mac_n1|result~14_combout\ & (!\n2|mac_n1|Add1~5\)) # (!\n2|mac_n1|result~14_combout\ & ((\n2|mac_n1|Add1~5\) # (GND)))
-- \n2|mac_n1|Add1~7\ = CARRY((!\n2|mac_n1|Add1~5\) # (!\n2|mac_n1|result~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~14_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~5\,
	combout => \n2|mac_n1|Add1~6_combout\,
	cout => \n2|mac_n1|Add1~7\);

-- Location: LCCOMB_X69_Y31_N24
\n2|mac_n1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~8_combout\ = (\n2|mac_n1|result~13_combout\ & (\n2|mac_n1|Add1~7\ $ (GND))) # (!\n2|mac_n1|result~13_combout\ & (!\n2|mac_n1|Add1~7\ & VCC))
-- \n2|mac_n1|Add1~9\ = CARRY((\n2|mac_n1|result~13_combout\ & !\n2|mac_n1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|result~13_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~7\,
	combout => \n2|mac_n1|Add1~8_combout\,
	cout => \n2|mac_n1|Add1~9\);

-- Location: LCCOMB_X69_Y31_N26
\n2|mac_n1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~10_combout\ = (\n2|mac_n1|result~12_combout\ & (!\n2|mac_n1|Add1~9\)) # (!\n2|mac_n1|result~12_combout\ & ((\n2|mac_n1|Add1~9\) # (GND)))
-- \n2|mac_n1|Add1~11\ = CARRY((!\n2|mac_n1|Add1~9\) # (!\n2|mac_n1|result~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~12_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~9\,
	combout => \n2|mac_n1|Add1~10_combout\,
	cout => \n2|mac_n1|Add1~11\);

-- Location: LCCOMB_X69_Y31_N28
\n2|mac_n1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~12_combout\ = (\n2|mac_n1|result~11_combout\ & (\n2|mac_n1|Add1~11\ $ (GND))) # (!\n2|mac_n1|result~11_combout\ & (!\n2|mac_n1|Add1~11\ & VCC))
-- \n2|mac_n1|Add1~13\ = CARRY((\n2|mac_n1|result~11_combout\ & !\n2|mac_n1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~11_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~11\,
	combout => \n2|mac_n1|Add1~12_combout\,
	cout => \n2|mac_n1|Add1~13\);

-- Location: LCCOMB_X69_Y31_N30
\n2|mac_n1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~14_combout\ = (\n2|mac_n1|result~10_combout\ & (!\n2|mac_n1|Add1~13\)) # (!\n2|mac_n1|result~10_combout\ & ((\n2|mac_n1|Add1~13\) # (GND)))
-- \n2|mac_n1|Add1~15\ = CARRY((!\n2|mac_n1|Add1~13\) # (!\n2|mac_n1|result~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~10_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~13\,
	combout => \n2|mac_n1|Add1~14_combout\,
	cout => \n2|mac_n1|Add1~15\);

-- Location: LCCOMB_X69_Y30_N0
\n2|mac_n1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~16_combout\ = (\n2|mac_n1|result~9_combout\ & (\n2|mac_n1|Add1~15\ $ (GND))) # (!\n2|mac_n1|result~9_combout\ & (!\n2|mac_n1|Add1~15\ & VCC))
-- \n2|mac_n1|Add1~17\ = CARRY((\n2|mac_n1|result~9_combout\ & !\n2|mac_n1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~9_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~15\,
	combout => \n2|mac_n1|Add1~16_combout\,
	cout => \n2|mac_n1|Add1~17\);

-- Location: LCCOMB_X69_Y30_N2
\n2|mac_n1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~18_combout\ = (\n2|mac_n1|result~8_combout\ & (!\n2|mac_n1|Add1~17\)) # (!\n2|mac_n1|result~8_combout\ & ((\n2|mac_n1|Add1~17\) # (GND)))
-- \n2|mac_n1|Add1~19\ = CARRY((!\n2|mac_n1|Add1~17\) # (!\n2|mac_n1|result~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~8_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~17\,
	combout => \n2|mac_n1|Add1~18_combout\,
	cout => \n2|mac_n1|Add1~19\);

-- Location: LCCOMB_X69_Y30_N4
\n2|mac_n1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~20_combout\ = (\n2|mac_n1|result~7_combout\ & (\n2|mac_n1|Add1~19\ $ (GND))) # (!\n2|mac_n1|result~7_combout\ & (!\n2|mac_n1|Add1~19\ & VCC))
-- \n2|mac_n1|Add1~21\ = CARRY((\n2|mac_n1|result~7_combout\ & !\n2|mac_n1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~7_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~19\,
	combout => \n2|mac_n1|Add1~20_combout\,
	cout => \n2|mac_n1|Add1~21\);

-- Location: LCCOMB_X69_Y30_N6
\n2|mac_n1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~22_combout\ = (\n2|mac_n1|result~6_combout\ & (!\n2|mac_n1|Add1~21\)) # (!\n2|mac_n1|result~6_combout\ & ((\n2|mac_n1|Add1~21\) # (GND)))
-- \n2|mac_n1|Add1~23\ = CARRY((!\n2|mac_n1|Add1~21\) # (!\n2|mac_n1|result~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|result~6_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~21\,
	combout => \n2|mac_n1|Add1~22_combout\,
	cout => \n2|mac_n1|Add1~23\);

-- Location: LCCOMB_X69_Y30_N8
\n2|mac_n1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~24_combout\ = (\n2|mac_n1|result~5_combout\ & (\n2|mac_n1|Add1~23\ $ (GND))) # (!\n2|mac_n1|result~5_combout\ & (!\n2|mac_n1|Add1~23\ & VCC))
-- \n2|mac_n1|Add1~25\ = CARRY((\n2|mac_n1|result~5_combout\ & !\n2|mac_n1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~5_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~23\,
	combout => \n2|mac_n1|Add1~24_combout\,
	cout => \n2|mac_n1|Add1~25\);

-- Location: LCCOMB_X69_Y30_N10
\n2|mac_n1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~26_combout\ = (\n2|mac_n1|result~4_combout\ & (!\n2|mac_n1|Add1~25\)) # (!\n2|mac_n1|result~4_combout\ & ((\n2|mac_n1|Add1~25\) # (GND)))
-- \n2|mac_n1|Add1~27\ = CARRY((!\n2|mac_n1|Add1~25\) # (!\n2|mac_n1|result~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|result~4_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~25\,
	combout => \n2|mac_n1|Add1~26_combout\,
	cout => \n2|mac_n1|Add1~27\);

-- Location: LCCOMB_X69_Y30_N12
\n2|mac_n1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~28_combout\ = (\n2|mac_n1|result~3_combout\ & (\n2|mac_n1|Add1~27\ $ (GND))) # (!\n2|mac_n1|result~3_combout\ & (!\n2|mac_n1|Add1~27\ & VCC))
-- \n2|mac_n1|Add1~29\ = CARRY((\n2|mac_n1|result~3_combout\ & !\n2|mac_n1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~3_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~27\,
	combout => \n2|mac_n1|Add1~28_combout\,
	cout => \n2|mac_n1|Add1~29\);

-- Location: LCCOMB_X69_Y30_N14
\n2|mac_n1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~30_combout\ = (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\n2|mac_n1|Add1~29\)) # (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\n2|mac_n1|Add1~29\) # (GND)))
-- \n2|mac_n1|Add1~31\ = CARRY((!\n2|mac_n1|Add1~29\) # (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \n2|mac_n1|Add1~29\,
	combout => \n2|mac_n1|Add1~30_combout\,
	cout => \n2|mac_n1|Add1~31\);

-- Location: LCCOMB_X69_Y30_N16
\n2|mac_n1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add1~32_combout\ = \n2|mac_n1|Add1~31\ $ (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	cin => \n2|mac_n1|Add1~31\,
	combout => \n2|mac_n1|Add1~32_combout\);

-- Location: LCCOMB_X68_Y30_N22
\n2|mac_n1|result~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~19_combout\ = (\n2|mac_n1|Add1~18_combout\) # ((\n2|mac_n1|Add1~16_combout\) # ((\n2|mac_n1|Add1~14_combout\) # (\n2|mac_n1|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add1~18_combout\,
	datab => \n2|mac_n1|Add1~16_combout\,
	datac => \n2|mac_n1|Add1~14_combout\,
	datad => \n2|mac_n1|Add1~20_combout\,
	combout => \n2|mac_n1|result~19_combout\);

-- Location: LCCOMB_X69_Y31_N6
\n2|mac_n1|result~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~18_combout\ = (\n2|mac_n1|Add1~6_combout\) # ((\n2|mac_n1|Add1~8_combout\) # ((\n2|mac_n1|Add1~10_combout\) # (\n2|mac_n1|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add1~6_combout\,
	datab => \n2|mac_n1|Add1~8_combout\,
	datac => \n2|mac_n1|Add1~10_combout\,
	datad => \n2|mac_n1|Add1~12_combout\,
	combout => \n2|mac_n1|result~18_combout\);

-- Location: LCCOMB_X68_Y30_N4
\n2|mac_n1|result~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~20_combout\ = (\n2|mac_n1|Add1~22_combout\) # ((\n2|mac_n1|Add1~24_combout\) # ((\n2|mac_n1|Add1~28_combout\) # (\n2|mac_n1|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add1~22_combout\,
	datab => \n2|mac_n1|Add1~24_combout\,
	datac => \n2|mac_n1|Add1~28_combout\,
	datad => \n2|mac_n1|Add1~26_combout\,
	combout => \n2|mac_n1|result~20_combout\);

-- Location: LCCOMB_X68_Y30_N12
\n2|mac_n1|result~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~17_combout\ = (\n2|mac_n1|Add1~2_combout\) # ((\n2|mac_n1|Add1~0_combout\) # ((\n2|mac_n1|Add1~30_combout\) # (\n2|mac_n1|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add1~2_combout\,
	datab => \n2|mac_n1|Add1~0_combout\,
	datac => \n2|mac_n1|Add1~30_combout\,
	datad => \n2|mac_n1|Add1~4_combout\,
	combout => \n2|mac_n1|result~17_combout\);

-- Location: LCCOMB_X68_Y30_N6
\n2|mac_n1|result~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~21_combout\ = (\n2|mac_n1|result~19_combout\) # ((\n2|mac_n1|result~18_combout\) # ((\n2|mac_n1|result~20_combout\) # (\n2|mac_n1|result~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~19_combout\,
	datab => \n2|mac_n1|result~18_combout\,
	datac => \n2|mac_n1|result~20_combout\,
	datad => \n2|mac_n1|result~17_combout\,
	combout => \n2|mac_n1|result~21_combout\);

-- Location: LCCOMB_X68_Y30_N16
\n2|mac_n1|round_overflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|round_overflow~1_combout\ = (\n2|mac_n1|Add1~32_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ $ ((\n2|mac_n1|Add1~30_combout\)))) # (!\n2|mac_n1|Add1~32_combout\ & (\n2|mac_n1|result~21_combout\ & 
-- (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\n2|mac_n1|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n2|mac_n1|Add1~32_combout\,
	datac => \n2|mac_n1|Add1~30_combout\,
	datad => \n2|mac_n1|result~21_combout\,
	combout => \n2|mac_n1|round_overflow~1_combout\);

-- Location: LCCOMB_X68_Y30_N10
\n2|mac_n1|r_mult[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[3]~1_combout\ = (\n2|mac_n1|result~1_combout\ & ((!\n2|mac_n1|round_overflow~1_combout\) # (!\n2|mac_n1|round_overflow~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~1_combout\,
	datac => \n2|mac_n1|round_overflow~0_combout\,
	datad => \n2|mac_n1|round_overflow~1_combout\,
	combout => \n2|mac_n1|r_mult[3]~1_combout\);

-- Location: LCCOMB_X68_Y30_N0
\n2|mac_n1|r_mult[-11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-11]~2_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[-11]~0_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n2|mac_n1|r_mult[-11]~0_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-11]~2_combout\);

-- Location: LCCOMB_X67_Y31_N16
\n2|mac_n1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~0_combout\ = (\n2|mac_n1|r_data_out[-11]~q\ & (\n2|mac_n1|r_mult[-11]~2_combout\ $ (VCC))) # (!\n2|mac_n1|r_data_out[-11]~q\ & (\n2|mac_n1|r_mult[-11]~2_combout\ & VCC))
-- \n2|mac_n1|Add0~1\ = CARRY((\n2|mac_n1|r_data_out[-11]~q\ & \n2|mac_n1|r_mult[-11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-11]~q\,
	datab => \n2|mac_n1|r_mult[-11]~2_combout\,
	datad => VCC,
	combout => \n2|mac_n1|Add0~0_combout\,
	cout => \n2|mac_n1|Add0~1\);

-- Location: LCCOMB_X68_Y30_N2
\n2|mac_n1|r_mult[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[3]~3_combout\ = (\n2|mac_n1|result~1_combout\ & (\n2|mac_n1|round_overflow~0_combout\ & !\n2|mac_n1|round_overflow~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|result~1_combout\,
	datac => \n2|mac_n1|round_overflow~0_combout\,
	datad => \n2|mac_n1|round_overflow~1_combout\,
	combout => \n2|mac_n1|r_mult[3]~3_combout\);

-- Location: LCCOMB_X68_Y30_N24
\n2|mac_n1|r_mult[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[4]~4_combout\ = (\n2|mac_n1|r_mult[3]~3_combout\ & ((\n2|mac_n1|Add1~30_combout\))) # (!\n2|mac_n1|r_mult[3]~3_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|Add1~30_combout\,
	datad => \n2|mac_n1|r_mult[3]~3_combout\,
	combout => \n2|mac_n1|r_mult[4]~4_combout\);

-- Location: LCCOMB_X70_Y30_N20
\n2|mac_n1|r_mult[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[4]~5_combout\ = (\n2|mac_n1|result~1_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\n2|mac_n1|rounds~2_combout\) # (\n2|mac_n1|result~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|rounds~2_combout\,
	datab => \n2|mac_n1|result~1_combout\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => \n2|mac_n1|result~2_combout\,
	combout => \n2|mac_n1|r_mult[4]~5_combout\);

-- Location: LCCOMB_X68_Y30_N26
\n2|mac_n1|r_mult[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[3]~6_combout\ = (\n2|mac_n1|r_mult[4]~5_combout\ & ((\n2|mac_n1|Add1~28_combout\))) # (!\n2|mac_n1|r_mult[4]~5_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datac => \n2|mac_n1|Add1~28_combout\,
	datad => \n2|mac_n1|r_mult[4]~5_combout\,
	combout => \n2|mac_n1|r_mult[3]~6_combout\);

-- Location: LCCOMB_X68_Y30_N8
\n2|mac_n1|r_mult[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[3]~7_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[3]~6_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[3]~6_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[3]~7_combout\);

-- Location: LCCOMB_X70_Y30_N6
\n2|mac_n1|r_mult[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[2]~8_combout\ = (\n2|mac_n1|r_mult[4]~5_combout\ & ((\n2|mac_n1|Add1~26_combout\))) # (!\n2|mac_n1|r_mult[4]~5_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_mult[4]~5_combout\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => \n2|mac_n1|Add1~26_combout\,
	combout => \n2|mac_n1|r_mult[2]~8_combout\);

-- Location: LCCOMB_X68_Y30_N30
\n2|mac_n1|r_mult[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[2]~9_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[2]~8_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[2]~8_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[2]~9_combout\);

-- Location: LCCOMB_X70_Y30_N8
\n2|mac_n1|r_mult[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[1]~10_combout\ = (\n2|mac_n1|r_mult[4]~5_combout\ & ((\n2|mac_n1|Add1~24_combout\))) # (!\n2|mac_n1|r_mult[4]~5_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_mult[4]~5_combout\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \n2|mac_n1|Add1~24_combout\,
	combout => \n2|mac_n1|r_mult[1]~10_combout\);

-- Location: LCCOMB_X68_Y30_N20
\n2|mac_n1|r_mult[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[1]~11_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[1]~10_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[1]~10_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[1]~11_combout\);

-- Location: LCCOMB_X70_Y30_N18
\n2|mac_n1|r_mult[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[0]~12_combout\ = (\n2|mac_n1|r_mult[4]~5_combout\ & ((\n2|mac_n1|Add1~22_combout\))) # (!\n2|mac_n1|r_mult[4]~5_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datac => \n2|mac_n1|Add1~22_combout\,
	datad => \n2|mac_n1|r_mult[4]~5_combout\,
	combout => \n2|mac_n1|r_mult[0]~12_combout\);

-- Location: LCCOMB_X68_Y30_N18
\n2|mac_n1|r_mult[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[0]~13_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[0]~12_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[0]~12_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[0]~13_combout\);

-- Location: LCCOMB_X70_Y30_N28
\n2|mac_n1|r_mult[-1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-1]~14_combout\ = (\n2|mac_n1|r_mult[4]~5_combout\ & ((\n2|mac_n1|Add1~20_combout\))) # (!\n2|mac_n1|r_mult[4]~5_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datac => \n2|mac_n1|Add1~20_combout\,
	datad => \n2|mac_n1|r_mult[4]~5_combout\,
	combout => \n2|mac_n1|r_mult[-1]~14_combout\);

-- Location: LCCOMB_X68_Y30_N28
\n2|mac_n1|r_mult[-1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-1]~15_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[-1]~14_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n2|mac_n1|r_mult[-1]~14_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-1]~15_combout\);

-- Location: LCCOMB_X70_Y30_N10
\n2|mac_n1|r_mult[-2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-2]~16_combout\ = (\n2|mac_n1|r_mult[4]~5_combout\ & ((\n2|mac_n1|Add1~18_combout\))) # (!\n2|mac_n1|r_mult[4]~5_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_mult[4]~5_combout\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => \n2|mac_n1|Add1~18_combout\,
	combout => \n2|mac_n1|r_mult[-2]~16_combout\);

-- Location: LCCOMB_X68_Y30_N14
\n2|mac_n1|r_mult[-2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-2]~17_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[-2]~16_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[-2]~16_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-2]~17_combout\);

-- Location: LCCOMB_X66_Y30_N8
\n2|mac_n1|r_mult[-3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-3]~18_combout\ = (\n2|mac_n1|r_mult[4]~5_combout\ & ((\n2|mac_n1|Add1~16_combout\))) # (!\n2|mac_n1|r_mult[4]~5_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datac => \n2|mac_n1|r_mult[4]~5_combout\,
	datad => \n2|mac_n1|Add1~16_combout\,
	combout => \n2|mac_n1|r_mult[-3]~18_combout\);

-- Location: LCCOMB_X66_Y30_N6
\n2|mac_n1|r_mult[-3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-3]~19_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[-3]~18_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[-3]~18_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-3]~19_combout\);

-- Location: LCCOMB_X68_Y31_N8
\n2|mac_n1|r_mult[-4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-4]~20_combout\ = (\n2|mac_n1|r_mult[4]~5_combout\ & ((\n2|mac_n1|Add1~14_combout\))) # (!\n2|mac_n1|r_mult[4]~5_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datac => \n2|mac_n1|Add1~14_combout\,
	datad => \n2|mac_n1|r_mult[4]~5_combout\,
	combout => \n2|mac_n1|r_mult[-4]~20_combout\);

-- Location: LCCOMB_X68_Y31_N30
\n2|mac_n1|r_mult[-4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-4]~21_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[-4]~20_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[-4]~20_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-4]~21_combout\);

-- Location: LCCOMB_X69_Y31_N0
\n2|mac_n1|r_mult[-5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-5]~22_combout\ = (\n2|mac_n1|r_mult[4]~5_combout\ & ((\n2|mac_n1|Add1~12_combout\))) # (!\n2|mac_n1|r_mult[4]~5_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_mult[4]~5_combout\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => \n2|mac_n1|Add1~12_combout\,
	combout => \n2|mac_n1|r_mult[-5]~22_combout\);

-- Location: LCCOMB_X68_Y31_N4
\n2|mac_n1|r_mult[-5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-5]~23_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[-5]~22_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[-5]~22_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-5]~23_combout\);

-- Location: LCCOMB_X70_Y30_N24
\n2|mac_n1|r_mult[-6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-6]~24_combout\ = (\n2|mac_n1|r_mult[4]~5_combout\ & ((\n2|mac_n1|Add1~10_combout\))) # (!\n2|mac_n1|r_mult[4]~5_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \n2|mac_n1|r_mult[4]~5_combout\,
	datad => \n2|mac_n1|Add1~10_combout\,
	combout => \n2|mac_n1|r_mult[-6]~24_combout\);

-- Location: LCCOMB_X67_Y31_N12
\n2|mac_n1|r_mult[-6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-6]~25_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[-6]~24_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[-6]~24_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-6]~25_combout\);

-- Location: LCCOMB_X68_Y31_N10
\n2|mac_n1|r_mult[-7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-7]~26_combout\ = (\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|round_overflow~0_combout\ & (\n2|mac_n1|Add1~8_combout\)) # (!\n2|mac_n1|round_overflow~0_combout\ & ((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))))) # 
-- (!\n2|mac_n1|result~1_combout\ & (((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add1~8_combout\,
	datab => \n2|mac_n1|result~1_combout\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => \n2|mac_n1|round_overflow~0_combout\,
	combout => \n2|mac_n1|r_mult[-7]~26_combout\);

-- Location: LCCOMB_X67_Y31_N10
\n2|mac_n1|r_mult[-7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-7]~27_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[-7]~26_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[-7]~26_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-7]~27_combout\);

-- Location: LCCOMB_X68_Y31_N20
\n2|mac_n1|r_mult[-8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-8]~28_combout\ = (\n2|mac_n1|round_overflow~0_combout\ & ((\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Add1~6_combout\))) # (!\n2|mac_n1|result~1_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\)))) # 
-- (!\n2|mac_n1|round_overflow~0_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|round_overflow~0_combout\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datac => \n2|mac_n1|result~1_combout\,
	datad => \n2|mac_n1|Add1~6_combout\,
	combout => \n2|mac_n1|r_mult[-8]~28_combout\);

-- Location: LCCOMB_X67_Y31_N0
\n2|mac_n1|r_mult[-8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-8]~29_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[-8]~28_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[-8]~28_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-8]~29_combout\);

-- Location: LCCOMB_X69_Y31_N2
\n2|mac_n1|r_mult[-9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-9]~30_combout\ = (\n2|mac_n1|round_overflow~0_combout\ & ((\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Add1~4_combout\))) # (!\n2|mac_n1|result~1_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\)))) # 
-- (!\n2|mac_n1|round_overflow~0_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \n2|mac_n1|Add1~4_combout\,
	datac => \n2|mac_n1|round_overflow~0_combout\,
	datad => \n2|mac_n1|result~1_combout\,
	combout => \n2|mac_n1|r_mult[-9]~30_combout\);

-- Location: LCCOMB_X68_Y31_N22
\n2|mac_n1|r_mult[-9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-9]~31_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & (\n2|mac_n1|r_mult[-9]~30_combout\)) # (!\n2|mac_n1|r_mult[3]~1_combout\ & ((!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_mult[-9]~30_combout\,
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-9]~31_combout\);

-- Location: LCCOMB_X70_Y30_N30
\n2|mac_n1|r_mult[-10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-10]~32_combout\ = (\n2|mac_n1|round_overflow~0_combout\ & ((\n2|mac_n1|result~1_combout\ & ((\n2|mac_n1|Add1~2_combout\))) # (!\n2|mac_n1|result~1_combout\ & (\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\)))) # 
-- (!\n2|mac_n1|round_overflow~0_combout\ & (((\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|round_overflow~0_combout\,
	datab => \n2|mac_n1|result~1_combout\,
	datac => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => \n2|mac_n1|Add1~2_combout\,
	combout => \n2|mac_n1|r_mult[-10]~32_combout\);

-- Location: LCCOMB_X67_Y31_N6
\n2|mac_n1|r_mult[-10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_mult[-10]~33_combout\ = (\n2|mac_n1|r_mult[3]~1_combout\ & ((\n2|mac_n1|r_mult[-10]~32_combout\))) # (!\n2|mac_n1|r_mult[3]~1_combout\ & (!\n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n2|mac_n1|r_mult[-10]~32_combout\,
	datad => \n2|mac_n1|r_mult[3]~1_combout\,
	combout => \n2|mac_n1|r_mult[-10]~33_combout\);

-- Location: LCCOMB_X67_Y31_N18
\n2|mac_n1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~2_combout\ = (\n2|mac_n1|r_mult[-10]~33_combout\ & ((\n2|mac_n1|r_data_out[-10]~q\ & (\n2|mac_n1|Add0~1\ & VCC)) # (!\n2|mac_n1|r_data_out[-10]~q\ & (!\n2|mac_n1|Add0~1\)))) # (!\n2|mac_n1|r_mult[-10]~33_combout\ & 
-- ((\n2|mac_n1|r_data_out[-10]~q\ & (!\n2|mac_n1|Add0~1\)) # (!\n2|mac_n1|r_data_out[-10]~q\ & ((\n2|mac_n1|Add0~1\) # (GND)))))
-- \n2|mac_n1|Add0~3\ = CARRY((\n2|mac_n1|r_mult[-10]~33_combout\ & (!\n2|mac_n1|r_data_out[-10]~q\ & !\n2|mac_n1|Add0~1\)) # (!\n2|mac_n1|r_mult[-10]~33_combout\ & ((!\n2|mac_n1|Add0~1\) # (!\n2|mac_n1|r_data_out[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_mult[-10]~33_combout\,
	datab => \n2|mac_n1|r_data_out[-10]~q\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~1\,
	combout => \n2|mac_n1|Add0~2_combout\,
	cout => \n2|mac_n1|Add0~3\);

-- Location: LCCOMB_X66_Y30_N2
\n2|mac_n1|result~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~36_combout\ = (\n2|mac_n1|Add0~2_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~2_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Add0~2_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~36_combout\);

-- Location: FF_X66_Y30_N3
\n2|mac_n1|r_data_out[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~36_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-10]~q\);

-- Location: LCCOMB_X67_Y31_N20
\n2|mac_n1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~4_combout\ = ((\n2|mac_n1|r_data_out[-9]~q\ $ (\n2|mac_n1|r_mult[-9]~31_combout\ $ (!\n2|mac_n1|Add0~3\)))) # (GND)
-- \n2|mac_n1|Add0~5\ = CARRY((\n2|mac_n1|r_data_out[-9]~q\ & ((\n2|mac_n1|r_mult[-9]~31_combout\) # (!\n2|mac_n1|Add0~3\))) # (!\n2|mac_n1|r_data_out[-9]~q\ & (\n2|mac_n1|r_mult[-9]~31_combout\ & !\n2|mac_n1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-9]~q\,
	datab => \n2|mac_n1|r_mult[-9]~31_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~3\,
	combout => \n2|mac_n1|Add0~4_combout\,
	cout => \n2|mac_n1|Add0~5\);

-- Location: LCCOMB_X66_Y30_N0
\n2|mac_n1|result~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~35_combout\ = (\n2|mac_n1|Add0~4_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~4_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add0~4_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~35_combout\);

-- Location: FF_X66_Y30_N1
\n2|mac_n1|r_data_out[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~35_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-9]~q\);

-- Location: LCCOMB_X67_Y31_N22
\n2|mac_n1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~6_combout\ = (\n2|mac_n1|r_data_out[-8]~q\ & ((\n2|mac_n1|r_mult[-8]~29_combout\ & (\n2|mac_n1|Add0~5\ & VCC)) # (!\n2|mac_n1|r_mult[-8]~29_combout\ & (!\n2|mac_n1|Add0~5\)))) # (!\n2|mac_n1|r_data_out[-8]~q\ & 
-- ((\n2|mac_n1|r_mult[-8]~29_combout\ & (!\n2|mac_n1|Add0~5\)) # (!\n2|mac_n1|r_mult[-8]~29_combout\ & ((\n2|mac_n1|Add0~5\) # (GND)))))
-- \n2|mac_n1|Add0~7\ = CARRY((\n2|mac_n1|r_data_out[-8]~q\ & (!\n2|mac_n1|r_mult[-8]~29_combout\ & !\n2|mac_n1|Add0~5\)) # (!\n2|mac_n1|r_data_out[-8]~q\ & ((!\n2|mac_n1|Add0~5\) # (!\n2|mac_n1|r_mult[-8]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-8]~q\,
	datab => \n2|mac_n1|r_mult[-8]~29_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~5\,
	combout => \n2|mac_n1|Add0~6_combout\,
	cout => \n2|mac_n1|Add0~7\);

-- Location: LCCOMB_X67_Y31_N14
\n2|mac_n1|result~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~34_combout\ = (\n2|mac_n1|Add0~6_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~6_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add0~6_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~34_combout\);

-- Location: FF_X67_Y31_N15
\n2|mac_n1|r_data_out[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~34_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-8]~q\);

-- Location: LCCOMB_X67_Y31_N24
\n2|mac_n1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~8_combout\ = ((\n2|mac_n1|r_mult[-7]~27_combout\ $ (\n2|mac_n1|r_data_out[-7]~q\ $ (!\n2|mac_n1|Add0~7\)))) # (GND)
-- \n2|mac_n1|Add0~9\ = CARRY((\n2|mac_n1|r_mult[-7]~27_combout\ & ((\n2|mac_n1|r_data_out[-7]~q\) # (!\n2|mac_n1|Add0~7\))) # (!\n2|mac_n1|r_mult[-7]~27_combout\ & (\n2|mac_n1|r_data_out[-7]~q\ & !\n2|mac_n1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_mult[-7]~27_combout\,
	datab => \n2|mac_n1|r_data_out[-7]~q\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~7\,
	combout => \n2|mac_n1|Add0~8_combout\,
	cout => \n2|mac_n1|Add0~9\);

-- Location: LCCOMB_X67_Y31_N4
\n2|mac_n1|result~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~33_combout\ = (\n2|mac_n1|Add0~8_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~8_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Add0~8_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~33_combout\);

-- Location: FF_X67_Y31_N5
\n2|mac_n1|r_data_out[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~33_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-7]~q\);

-- Location: LCCOMB_X67_Y31_N26
\n2|mac_n1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~10_combout\ = (\n2|mac_n1|r_mult[-6]~25_combout\ & ((\n2|mac_n1|r_data_out[-6]~q\ & (\n2|mac_n1|Add0~9\ & VCC)) # (!\n2|mac_n1|r_data_out[-6]~q\ & (!\n2|mac_n1|Add0~9\)))) # (!\n2|mac_n1|r_mult[-6]~25_combout\ & 
-- ((\n2|mac_n1|r_data_out[-6]~q\ & (!\n2|mac_n1|Add0~9\)) # (!\n2|mac_n1|r_data_out[-6]~q\ & ((\n2|mac_n1|Add0~9\) # (GND)))))
-- \n2|mac_n1|Add0~11\ = CARRY((\n2|mac_n1|r_mult[-6]~25_combout\ & (!\n2|mac_n1|r_data_out[-6]~q\ & !\n2|mac_n1|Add0~9\)) # (!\n2|mac_n1|r_mult[-6]~25_combout\ & ((!\n2|mac_n1|Add0~9\) # (!\n2|mac_n1|r_data_out[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_mult[-6]~25_combout\,
	datab => \n2|mac_n1|r_data_out[-6]~q\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~9\,
	combout => \n2|mac_n1|Add0~10_combout\,
	cout => \n2|mac_n1|Add0~11\);

-- Location: LCCOMB_X67_Y31_N2
\n2|mac_n1|result~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~32_combout\ = (\n2|mac_n1|Add0~10_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~10_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add0~10_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~32_combout\);

-- Location: FF_X67_Y31_N3
\n2|mac_n1|r_data_out[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~32_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-6]~q\);

-- Location: LCCOMB_X67_Y31_N28
\n2|mac_n1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~12_combout\ = ((\n2|mac_n1|r_mult[-5]~23_combout\ $ (\n2|mac_n1|r_data_out[-5]~q\ $ (!\n2|mac_n1|Add0~11\)))) # (GND)
-- \n2|mac_n1|Add0~13\ = CARRY((\n2|mac_n1|r_mult[-5]~23_combout\ & ((\n2|mac_n1|r_data_out[-5]~q\) # (!\n2|mac_n1|Add0~11\))) # (!\n2|mac_n1|r_mult[-5]~23_combout\ & (\n2|mac_n1|r_data_out[-5]~q\ & !\n2|mac_n1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_mult[-5]~23_combout\,
	datab => \n2|mac_n1|r_data_out[-5]~q\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~11\,
	combout => \n2|mac_n1|Add0~12_combout\,
	cout => \n2|mac_n1|Add0~13\);

-- Location: LCCOMB_X67_Y31_N8
\n2|mac_n1|result~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~31_combout\ = (\n2|mac_n1|Add0~12_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~12_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Add0~12_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~31_combout\);

-- Location: FF_X67_Y31_N9
\n2|mac_n1|r_data_out[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~31_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-5]~q\);

-- Location: LCCOMB_X67_Y31_N30
\n2|mac_n1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~14_combout\ = (\n2|mac_n1|r_mult[-4]~21_combout\ & ((\n2|mac_n1|r_data_out[-4]~q\ & (\n2|mac_n1|Add0~13\ & VCC)) # (!\n2|mac_n1|r_data_out[-4]~q\ & (!\n2|mac_n1|Add0~13\)))) # (!\n2|mac_n1|r_mult[-4]~21_combout\ & 
-- ((\n2|mac_n1|r_data_out[-4]~q\ & (!\n2|mac_n1|Add0~13\)) # (!\n2|mac_n1|r_data_out[-4]~q\ & ((\n2|mac_n1|Add0~13\) # (GND)))))
-- \n2|mac_n1|Add0~15\ = CARRY((\n2|mac_n1|r_mult[-4]~21_combout\ & (!\n2|mac_n1|r_data_out[-4]~q\ & !\n2|mac_n1|Add0~13\)) # (!\n2|mac_n1|r_mult[-4]~21_combout\ & ((!\n2|mac_n1|Add0~13\) # (!\n2|mac_n1|r_data_out[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_mult[-4]~21_combout\,
	datab => \n2|mac_n1|r_data_out[-4]~q\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~13\,
	combout => \n2|mac_n1|Add0~14_combout\,
	cout => \n2|mac_n1|Add0~15\);

-- Location: LCCOMB_X66_Y31_N16
\n2|mac_n1|result~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~30_combout\ = (\n2|mac_n1|Add0~32_combout\ & ((\n2|mac_n1|Add0~14_combout\) # (\n2|mac_n1|Add0~30_combout\))) # (!\n2|mac_n1|Add0~32_combout\ & (\n2|mac_n1|Add0~14_combout\ & \n2|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Add0~32_combout\,
	datac => \n2|mac_n1|Add0~14_combout\,
	datad => \n2|mac_n1|Add0~30_combout\,
	combout => \n2|mac_n1|result~30_combout\);

-- Location: FF_X66_Y31_N17
\n2|mac_n1|r_data_out[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~30_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-4]~q\);

-- Location: LCCOMB_X67_Y30_N0
\n2|mac_n1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~16_combout\ = ((\n2|mac_n1|r_data_out[-3]~q\ $ (\n2|mac_n1|r_mult[-3]~19_combout\ $ (!\n2|mac_n1|Add0~15\)))) # (GND)
-- \n2|mac_n1|Add0~17\ = CARRY((\n2|mac_n1|r_data_out[-3]~q\ & ((\n2|mac_n1|r_mult[-3]~19_combout\) # (!\n2|mac_n1|Add0~15\))) # (!\n2|mac_n1|r_data_out[-3]~q\ & (\n2|mac_n1|r_mult[-3]~19_combout\ & !\n2|mac_n1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-3]~q\,
	datab => \n2|mac_n1|r_mult[-3]~19_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~15\,
	combout => \n2|mac_n1|Add0~16_combout\,
	cout => \n2|mac_n1|Add0~17\);

-- Location: LCCOMB_X67_Y30_N22
\n2|mac_n1|result~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~29_combout\ = (\n2|mac_n1|Add0~16_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~16_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Add0~16_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~29_combout\);

-- Location: FF_X67_Y30_N23
\n2|mac_n1|r_data_out[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~29_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-3]~q\);

-- Location: LCCOMB_X67_Y30_N2
\n2|mac_n1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~18_combout\ = (\n2|mac_n1|r_data_out[-2]~q\ & ((\n2|mac_n1|r_mult[-2]~17_combout\ & (\n2|mac_n1|Add0~17\ & VCC)) # (!\n2|mac_n1|r_mult[-2]~17_combout\ & (!\n2|mac_n1|Add0~17\)))) # (!\n2|mac_n1|r_data_out[-2]~q\ & 
-- ((\n2|mac_n1|r_mult[-2]~17_combout\ & (!\n2|mac_n1|Add0~17\)) # (!\n2|mac_n1|r_mult[-2]~17_combout\ & ((\n2|mac_n1|Add0~17\) # (GND)))))
-- \n2|mac_n1|Add0~19\ = CARRY((\n2|mac_n1|r_data_out[-2]~q\ & (!\n2|mac_n1|r_mult[-2]~17_combout\ & !\n2|mac_n1|Add0~17\)) # (!\n2|mac_n1|r_data_out[-2]~q\ & ((!\n2|mac_n1|Add0~17\) # (!\n2|mac_n1|r_mult[-2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-2]~q\,
	datab => \n2|mac_n1|r_mult[-2]~17_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~17\,
	combout => \n2|mac_n1|Add0~18_combout\,
	cout => \n2|mac_n1|Add0~19\);

-- Location: LCCOMB_X67_Y30_N28
\n2|mac_n1|result~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~28_combout\ = (\n2|mac_n1|Add0~18_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~18_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Add0~18_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~28_combout\);

-- Location: FF_X67_Y30_N29
\n2|mac_n1|r_data_out[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~28_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-2]~q\);

-- Location: LCCOMB_X67_Y30_N4
\n2|mac_n1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~20_combout\ = ((\n2|mac_n1|r_data_out[-1]~q\ $ (\n2|mac_n1|r_mult[-1]~15_combout\ $ (!\n2|mac_n1|Add0~19\)))) # (GND)
-- \n2|mac_n1|Add0~21\ = CARRY((\n2|mac_n1|r_data_out[-1]~q\ & ((\n2|mac_n1|r_mult[-1]~15_combout\) # (!\n2|mac_n1|Add0~19\))) # (!\n2|mac_n1|r_data_out[-1]~q\ & (\n2|mac_n1|r_mult[-1]~15_combout\ & !\n2|mac_n1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-1]~q\,
	datab => \n2|mac_n1|r_mult[-1]~15_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~19\,
	combout => \n2|mac_n1|Add0~20_combout\,
	cout => \n2|mac_n1|Add0~21\);

-- Location: LCCOMB_X67_Y30_N18
\n2|mac_n1|result~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~27_combout\ = (\n2|mac_n1|Add0~20_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~20_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Add0~20_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~27_combout\);

-- Location: FF_X67_Y30_N19
\n2|mac_n1|r_data_out[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~27_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-1]~q\);

-- Location: LCCOMB_X67_Y30_N6
\n2|mac_n1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~22_combout\ = (\n2|mac_n1|r_data_out\(0) & ((\n2|mac_n1|r_mult[0]~13_combout\ & (\n2|mac_n1|Add0~21\ & VCC)) # (!\n2|mac_n1|r_mult[0]~13_combout\ & (!\n2|mac_n1|Add0~21\)))) # (!\n2|mac_n1|r_data_out\(0) & 
-- ((\n2|mac_n1|r_mult[0]~13_combout\ & (!\n2|mac_n1|Add0~21\)) # (!\n2|mac_n1|r_mult[0]~13_combout\ & ((\n2|mac_n1|Add0~21\) # (GND)))))
-- \n2|mac_n1|Add0~23\ = CARRY((\n2|mac_n1|r_data_out\(0) & (!\n2|mac_n1|r_mult[0]~13_combout\ & !\n2|mac_n1|Add0~21\)) # (!\n2|mac_n1|r_data_out\(0) & ((!\n2|mac_n1|Add0~21\) # (!\n2|mac_n1|r_mult[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out\(0),
	datab => \n2|mac_n1|r_mult[0]~13_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~21\,
	combout => \n2|mac_n1|Add0~22_combout\,
	cout => \n2|mac_n1|Add0~23\);

-- Location: LCCOMB_X67_Y30_N20
\n2|mac_n1|result~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~26_combout\ = (\n2|mac_n1|Add0~22_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~22_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add0~22_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~26_combout\);

-- Location: FF_X67_Y30_N21
\n2|mac_n1|r_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~26_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out\(0));

-- Location: LCCOMB_X67_Y30_N8
\n2|mac_n1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~24_combout\ = ((\n2|mac_n1|r_mult[1]~11_combout\ $ (\n2|mac_n1|r_data_out\(1) $ (!\n2|mac_n1|Add0~23\)))) # (GND)
-- \n2|mac_n1|Add0~25\ = CARRY((\n2|mac_n1|r_mult[1]~11_combout\ & ((\n2|mac_n1|r_data_out\(1)) # (!\n2|mac_n1|Add0~23\))) # (!\n2|mac_n1|r_mult[1]~11_combout\ & (\n2|mac_n1|r_data_out\(1) & !\n2|mac_n1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_mult[1]~11_combout\,
	datab => \n2|mac_n1|r_data_out\(1),
	datad => VCC,
	cin => \n2|mac_n1|Add0~23\,
	combout => \n2|mac_n1|Add0~24_combout\,
	cout => \n2|mac_n1|Add0~25\);

-- Location: LCCOMB_X67_Y30_N26
\n2|mac_n1|result~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~25_combout\ = (\n2|mac_n1|Add0~30_combout\ & ((\n2|mac_n1|Add0~24_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~30_combout\ & (\n2|mac_n1|Add0~24_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|Add0~30_combout\,
	datac => \n2|mac_n1|Add0~24_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~25_combout\);

-- Location: FF_X67_Y30_N27
\n2|mac_n1|r_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~25_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out\(1));

-- Location: LCCOMB_X67_Y30_N10
\n2|mac_n1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~26_combout\ = (\n2|mac_n1|r_mult[2]~9_combout\ & ((\n2|mac_n1|r_data_out\(2) & (\n2|mac_n1|Add0~25\ & VCC)) # (!\n2|mac_n1|r_data_out\(2) & (!\n2|mac_n1|Add0~25\)))) # (!\n2|mac_n1|r_mult[2]~9_combout\ & ((\n2|mac_n1|r_data_out\(2) & 
-- (!\n2|mac_n1|Add0~25\)) # (!\n2|mac_n1|r_data_out\(2) & ((\n2|mac_n1|Add0~25\) # (GND)))))
-- \n2|mac_n1|Add0~27\ = CARRY((\n2|mac_n1|r_mult[2]~9_combout\ & (!\n2|mac_n1|r_data_out\(2) & !\n2|mac_n1|Add0~25\)) # (!\n2|mac_n1|r_mult[2]~9_combout\ & ((!\n2|mac_n1|Add0~25\) # (!\n2|mac_n1|r_data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_mult[2]~9_combout\,
	datab => \n2|mac_n1|r_data_out\(2),
	datad => VCC,
	cin => \n2|mac_n1|Add0~25\,
	combout => \n2|mac_n1|Add0~26_combout\,
	cout => \n2|mac_n1|Add0~27\);

-- Location: LCCOMB_X67_Y30_N24
\n2|mac_n1|result~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~24_combout\ = (\n2|mac_n1|Add0~26_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~26_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add0~26_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~24_combout\);

-- Location: FF_X67_Y30_N25
\n2|mac_n1|r_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~24_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out\(2));

-- Location: LCCOMB_X67_Y30_N12
\n2|mac_n1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~28_combout\ = ((\n2|mac_n1|r_data_out\(3) $ (\n2|mac_n1|r_mult[3]~7_combout\ $ (!\n2|mac_n1|Add0~27\)))) # (GND)
-- \n2|mac_n1|Add0~29\ = CARRY((\n2|mac_n1|r_data_out\(3) & ((\n2|mac_n1|r_mult[3]~7_combout\) # (!\n2|mac_n1|Add0~27\))) # (!\n2|mac_n1|r_data_out\(3) & (\n2|mac_n1|r_mult[3]~7_combout\ & !\n2|mac_n1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out\(3),
	datab => \n2|mac_n1|r_mult[3]~7_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~27\,
	combout => \n2|mac_n1|Add0~28_combout\,
	cout => \n2|mac_n1|Add0~29\);

-- Location: LCCOMB_X67_Y30_N30
\n2|mac_n1|result~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~23_combout\ = (\n2|mac_n1|Add0~28_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~28_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add0~28_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~23_combout\);

-- Location: FF_X67_Y30_N31
\n2|mac_n1|r_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~23_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out\(3));

-- Location: LCCOMB_X67_Y30_N14
\n2|mac_n1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~30_combout\ = (\n2|mac_n1|r_data_out\(4) & ((\n2|mac_n1|r_mult[4]~4_combout\ & (\n2|mac_n1|Add0~29\ & VCC)) # (!\n2|mac_n1|r_mult[4]~4_combout\ & (!\n2|mac_n1|Add0~29\)))) # (!\n2|mac_n1|r_data_out\(4) & ((\n2|mac_n1|r_mult[4]~4_combout\ & 
-- (!\n2|mac_n1|Add0~29\)) # (!\n2|mac_n1|r_mult[4]~4_combout\ & ((\n2|mac_n1|Add0~29\) # (GND)))))
-- \n2|mac_n1|Add0~31\ = CARRY((\n2|mac_n1|r_data_out\(4) & (!\n2|mac_n1|r_mult[4]~4_combout\ & !\n2|mac_n1|Add0~29\)) # (!\n2|mac_n1|r_data_out\(4) & ((!\n2|mac_n1|Add0~29\) # (!\n2|mac_n1|r_mult[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out\(4),
	datab => \n2|mac_n1|r_mult[4]~4_combout\,
	datad => VCC,
	cin => \n2|mac_n1|Add0~29\,
	combout => \n2|mac_n1|Add0~30_combout\,
	cout => \n2|mac_n1|Add0~31\);

-- Location: LCCOMB_X67_Y30_N16
\n2|mac_n1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|Add0~32_combout\ = \n2|mac_n1|r_data_out\(4) $ (\n2|mac_n1|Add0~31\ $ (\n2|mac_n1|r_mult[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out\(4),
	datad => \n2|mac_n1|r_mult[4]~4_combout\,
	cin => \n2|mac_n1|Add0~31\,
	combout => \n2|mac_n1|Add0~32_combout\);

-- Location: LCCOMB_X66_Y30_N14
\n2|mac_n1|r_data_out[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|r_data_out[4]~0_combout\ = !\n2|mac_n1|Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|r_data_out[4]~0_combout\);

-- Location: FF_X66_Y30_N15
\n2|mac_n1|r_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|r_data_out[4]~0_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out\(4));

-- Location: LCCOMB_X66_Y30_N16
\n2|mac_n1|result~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|mac_n1|result~22_combout\ = (\n2|mac_n1|Add0~0_combout\ & ((\n2|mac_n1|Add0~30_combout\) # (\n2|mac_n1|Add0~32_combout\))) # (!\n2|mac_n1|Add0~0_combout\ & (\n2|mac_n1|Add0~30_combout\ & \n2|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|Add0~0_combout\,
	datac => \n2|mac_n1|Add0~30_combout\,
	datad => \n2|mac_n1|Add0~32_combout\,
	combout => \n2|mac_n1|result~22_combout\);

-- Location: FF_X66_Y30_N17
\n2|mac_n1|r_data_out[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|mac_n1|result~22_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|mac_n1|r_data_out[-11]~q\);

-- Location: LCCOMB_X68_Y27_N0
\n2|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~0_combout\ = \n2|mac_n1|r_data_out[-10]~q\ $ (VCC)
-- \n2|Add1~1\ = CARRY(\n2|mac_n1|r_data_out[-10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-10]~q\,
	datad => VCC,
	combout => \n2|Add1~0_combout\,
	cout => \n2|Add1~1\);

-- Location: LCCOMB_X68_Y27_N2
\n2|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~2_combout\ = (\n2|mac_n1|r_data_out[-9]~q\ & (!\n2|Add1~1\)) # (!\n2|mac_n1|r_data_out[-9]~q\ & ((\n2|Add1~1\) # (GND)))
-- \n2|Add1~3\ = CARRY((!\n2|Add1~1\) # (!\n2|mac_n1|r_data_out[-9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_data_out[-9]~q\,
	datad => VCC,
	cin => \n2|Add1~1\,
	combout => \n2|Add1~2_combout\,
	cout => \n2|Add1~3\);

-- Location: LCCOMB_X68_Y27_N4
\n2|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~4_combout\ = (\n2|mac_n1|r_data_out[-8]~q\ & ((GND) # (!\n2|Add1~3\))) # (!\n2|mac_n1|r_data_out[-8]~q\ & (\n2|Add1~3\ $ (GND)))
-- \n2|Add1~5\ = CARRY((\n2|mac_n1|r_data_out[-8]~q\) # (!\n2|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	cin => \n2|Add1~3\,
	combout => \n2|Add1~4_combout\,
	cout => \n2|Add1~5\);

-- Location: LCCOMB_X68_Y27_N6
\n2|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~6_combout\ = (\n2|mac_n1|r_data_out[-7]~q\ & (!\n2|Add1~5\)) # (!\n2|mac_n1|r_data_out[-7]~q\ & ((\n2|Add1~5\) # (GND)))
-- \n2|Add1~7\ = CARRY((!\n2|Add1~5\) # (!\n2|mac_n1|r_data_out[-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_data_out[-7]~q\,
	datad => VCC,
	cin => \n2|Add1~5\,
	combout => \n2|Add1~6_combout\,
	cout => \n2|Add1~7\);

-- Location: LCCOMB_X68_Y27_N8
\n2|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~8_combout\ = (\n2|mac_n1|r_data_out[-6]~q\ & ((GND) # (!\n2|Add1~7\))) # (!\n2|mac_n1|r_data_out[-6]~q\ & (\n2|Add1~7\ $ (GND)))
-- \n2|Add1~9\ = CARRY((\n2|mac_n1|r_data_out[-6]~q\) # (!\n2|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-6]~q\,
	datad => VCC,
	cin => \n2|Add1~7\,
	combout => \n2|Add1~8_combout\,
	cout => \n2|Add1~9\);

-- Location: LCCOMB_X68_Y27_N10
\n2|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~10_combout\ = (\n2|mac_n1|r_data_out[-5]~q\ & (!\n2|Add1~9\)) # (!\n2|mac_n1|r_data_out[-5]~q\ & ((\n2|Add1~9\) # (GND)))
-- \n2|Add1~11\ = CARRY((!\n2|Add1~9\) # (!\n2|mac_n1|r_data_out[-5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-5]~q\,
	datad => VCC,
	cin => \n2|Add1~9\,
	combout => \n2|Add1~10_combout\,
	cout => \n2|Add1~11\);

-- Location: LCCOMB_X68_Y27_N12
\n2|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~12_combout\ = (\n2|mac_n1|r_data_out[-4]~q\ & (\n2|Add1~11\ $ (GND))) # (!\n2|mac_n1|r_data_out[-4]~q\ & (!\n2|Add1~11\ & VCC))
-- \n2|Add1~13\ = CARRY((\n2|mac_n1|r_data_out[-4]~q\ & !\n2|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-4]~q\,
	datad => VCC,
	cin => \n2|Add1~11\,
	combout => \n2|Add1~12_combout\,
	cout => \n2|Add1~13\);

-- Location: LCCOMB_X68_Y27_N14
\n2|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~14_combout\ = (\n2|mac_n1|r_data_out[-3]~q\ & (!\n2|Add1~13\)) # (!\n2|mac_n1|r_data_out[-3]~q\ & ((\n2|Add1~13\) # (GND)))
-- \n2|Add1~15\ = CARRY((!\n2|Add1~13\) # (!\n2|mac_n1|r_data_out[-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-3]~q\,
	datad => VCC,
	cin => \n2|Add1~13\,
	combout => \n2|Add1~14_combout\,
	cout => \n2|Add1~15\);

-- Location: LCCOMB_X68_Y27_N16
\n2|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~16_combout\ = (\n2|mac_n1|r_data_out[-2]~q\ & (\n2|Add1~15\ $ (GND))) # (!\n2|mac_n1|r_data_out[-2]~q\ & (!\n2|Add1~15\ & VCC))
-- \n2|Add1~17\ = CARRY((\n2|mac_n1|r_data_out[-2]~q\ & !\n2|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_data_out[-2]~q\,
	datad => VCC,
	cin => \n2|Add1~15\,
	combout => \n2|Add1~16_combout\,
	cout => \n2|Add1~17\);

-- Location: LCCOMB_X68_Y27_N18
\n2|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~18_combout\ = (\n2|mac_n1|r_data_out[-1]~q\ & (!\n2|Add1~17\)) # (!\n2|mac_n1|r_data_out[-1]~q\ & ((\n2|Add1~17\) # (GND)))
-- \n2|Add1~19\ = CARRY((!\n2|Add1~17\) # (!\n2|mac_n1|r_data_out[-1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_data_out[-1]~q\,
	datad => VCC,
	cin => \n2|Add1~17\,
	combout => \n2|Add1~18_combout\,
	cout => \n2|Add1~19\);

-- Location: LCCOMB_X68_Y27_N20
\n2|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~20_combout\ = (\n2|mac_n1|r_data_out\(0) & (\n2|Add1~19\ $ (GND))) # (!\n2|mac_n1|r_data_out\(0) & (!\n2|Add1~19\ & VCC))
-- \n2|Add1~21\ = CARRY((\n2|mac_n1|r_data_out\(0) & !\n2|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_data_out\(0),
	datad => VCC,
	cin => \n2|Add1~19\,
	combout => \n2|Add1~20_combout\,
	cout => \n2|Add1~21\);

-- Location: LCCOMB_X68_Y27_N22
\n2|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~22_combout\ = (\n2|mac_n1|r_data_out\(1) & (!\n2|Add1~21\)) # (!\n2|mac_n1|r_data_out\(1) & ((\n2|Add1~21\) # (GND)))
-- \n2|Add1~23\ = CARRY((!\n2|Add1~21\) # (!\n2|mac_n1|r_data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_data_out\(1),
	datad => VCC,
	cin => \n2|Add1~21\,
	combout => \n2|Add1~22_combout\,
	cout => \n2|Add1~23\);

-- Location: LCCOMB_X68_Y27_N24
\n2|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~24_combout\ = (\n2|mac_n1|r_data_out\(2) & (\n2|Add1~23\ $ (GND))) # (!\n2|mac_n1|r_data_out\(2) & (!\n2|Add1~23\ & VCC))
-- \n2|Add1~25\ = CARRY((\n2|mac_n1|r_data_out\(2) & !\n2|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out\(2),
	datad => VCC,
	cin => \n2|Add1~23\,
	combout => \n2|Add1~24_combout\,
	cout => \n2|Add1~25\);

-- Location: LCCOMB_X68_Y27_N26
\n2|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~26_combout\ = (\n2|mac_n1|r_data_out\(3) & (!\n2|Add1~25\)) # (!\n2|mac_n1|r_data_out\(3) & ((\n2|Add1~25\) # (GND)))
-- \n2|Add1~27\ = CARRY((!\n2|Add1~25\) # (!\n2|mac_n1|r_data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_data_out\(3),
	datad => VCC,
	cin => \n2|Add1~25\,
	combout => \n2|Add1~26_combout\,
	cout => \n2|Add1~27\);

-- Location: LCCOMB_X68_Y27_N28
\n2|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~28_combout\ = (\n2|mac_n1|r_data_out\(4) & (\n2|Add1~27\ $ (GND))) # (!\n2|mac_n1|r_data_out\(4) & (!\n2|Add1~27\ & VCC))
-- \n2|Add1~29\ = CARRY((\n2|mac_n1|r_data_out\(4) & !\n2|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_data_out\(4),
	datad => VCC,
	cin => \n2|Add1~27\,
	combout => \n2|Add1~28_combout\,
	cout => \n2|Add1~29\);

-- Location: LCCOMB_X68_Y27_N30
\n2|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|Add1~30_combout\ = \n2|mac_n1|r_data_out\(4) $ (!\n2|Add1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n2|mac_n1|r_data_out\(4),
	cin => \n2|Add1~29\,
	combout => \n2|Add1~30_combout\);

-- Location: LCCOMB_X75_Y23_N28
\n2|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~0_combout\ = (\n2|mac_n1|r_data_out[-11]~q\ & ((\n2|Add1~30_combout\) # (\n2|Add1~28_combout\))) # (!\n2|mac_n1|r_data_out[-11]~q\ & (\n2|Add1~30_combout\ & \n2|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|mac_n1|r_data_out[-11]~q\,
	datac => \n2|Add1~30_combout\,
	datad => \n2|Add1~28_combout\,
	combout => \n2|result~0_combout\);

-- Location: FF_X75_Y23_N29
\n2|r_bias[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(0));

-- Location: LCCOMB_X75_Y23_N18
\n2|r_relu_in[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[0]~feeder_combout\ = \n2|r_bias\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(0),
	combout => \n2|r_relu_in[0]~feeder_combout\);

-- Location: FF_X75_Y23_N19
\n2|r_relu_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[0]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(0));

-- Location: LCCOMB_X75_Y23_N6
\n2|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~1_combout\ = (\n2|Add1~28_combout\ & ((\n2|Add1~30_combout\) # (\n2|Add1~12_combout\))) # (!\n2|Add1~28_combout\ & (\n2|Add1~30_combout\ & \n2|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|Add1~28_combout\,
	datac => \n2|Add1~30_combout\,
	datad => \n2|Add1~12_combout\,
	combout => \n2|result~1_combout\);

-- Location: FF_X75_Y23_N7
\n2|r_bias[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~1_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(7));

-- Location: LCCOMB_X75_Y23_N26
\n2|r_relu_in[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[7]~feeder_combout\ = \n2|r_bias\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(7),
	combout => \n2|r_relu_in[7]~feeder_combout\);

-- Location: FF_X75_Y23_N27
\n2|r_relu_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[7]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(7));

-- Location: LCCOMB_X75_Y23_N20
\n2|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~4_combout\ = (\n2|Add1~30_combout\ & ((\n2|Add1~6_combout\) # (\n2|Add1~28_combout\))) # (!\n2|Add1~30_combout\ & (\n2|Add1~6_combout\ & \n2|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|Add1~30_combout\,
	datac => \n2|Add1~6_combout\,
	datad => \n2|Add1~28_combout\,
	combout => \n2|result~4_combout\);

-- Location: FF_X75_Y23_N21
\n2|r_bias[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~4_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(4));

-- Location: LCCOMB_X75_Y23_N4
\n2|r_relu_in[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[4]~feeder_combout\ = \n2|r_bias\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(4),
	combout => \n2|r_relu_in[4]~feeder_combout\);

-- Location: FF_X75_Y23_N5
\n2|r_relu_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[4]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(4));

-- Location: LCCOMB_X75_Y23_N30
\n2|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~3_combout\ = (\n2|Add1~28_combout\ & ((\n2|Add1~30_combout\) # (\n2|Add1~8_combout\))) # (!\n2|Add1~28_combout\ & (\n2|Add1~30_combout\ & \n2|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|Add1~28_combout\,
	datac => \n2|Add1~30_combout\,
	datad => \n2|Add1~8_combout\,
	combout => \n2|result~3_combout\);

-- Location: FF_X75_Y23_N31
\n2|r_bias[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~3_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(5));

-- Location: FF_X75_Y23_N11
\n2|r_relu_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n2|r_bias\(5),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(5));

-- Location: LCCOMB_X75_Y23_N24
\n2|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~2_combout\ = (\n2|Add1~28_combout\ & ((\n2|Add1~30_combout\) # (\n2|Add1~10_combout\))) # (!\n2|Add1~28_combout\ & (\n2|Add1~30_combout\ & \n2|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|Add1~28_combout\,
	datac => \n2|Add1~30_combout\,
	datad => \n2|Add1~10_combout\,
	combout => \n2|result~2_combout\);

-- Location: FF_X75_Y23_N25
\n2|r_bias[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~2_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(6));

-- Location: LCCOMB_X75_Y23_N8
\n2|r_relu_in[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[6]~feeder_combout\ = \n2|r_bias\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(6),
	combout => \n2|r_relu_in[6]~feeder_combout\);

-- Location: FF_X75_Y23_N9
\n2|r_relu_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[6]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(6));

-- Location: LCCOMB_X75_Y23_N10
\n2|act_relu|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|LessThan0~0_combout\ = (\n2|r_relu_in\(7)) # ((\n2|r_relu_in\(4)) # ((\n2|r_relu_in\(5)) # (\n2|r_relu_in\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|r_relu_in\(7),
	datab => \n2|r_relu_in\(4),
	datac => \n2|r_relu_in\(5),
	datad => \n2|r_relu_in\(6),
	combout => \n2|act_relu|LessThan0~0_combout\);

-- Location: LCCOMB_X76_Y23_N20
\n2|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~14_combout\ = (\n2|Add1~30_combout\ & ((\n2|Add1~26_combout\) # (\n2|Add1~28_combout\))) # (!\n2|Add1~30_combout\ & (\n2|Add1~26_combout\ & \n2|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|Add1~30_combout\,
	datac => \n2|Add1~26_combout\,
	datad => \n2|Add1~28_combout\,
	combout => \n2|result~14_combout\);

-- Location: FF_X76_Y23_N21
\n2|r_bias[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~14_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(14));

-- Location: LCCOMB_X76_Y23_N22
\n2|r_relu_in[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[14]~feeder_combout\ = \n2|r_bias\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(14),
	combout => \n2|r_relu_in[14]~feeder_combout\);

-- Location: FF_X76_Y23_N23
\n2|r_relu_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[14]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(14));

-- Location: LCCOMB_X76_Y23_N10
\n2|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~11_combout\ = (\n2|Add1~30_combout\ & ((\n2|Add1~20_combout\) # (\n2|Add1~28_combout\))) # (!\n2|Add1~30_combout\ & (\n2|Add1~20_combout\ & \n2|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|Add1~30_combout\,
	datac => \n2|Add1~20_combout\,
	datad => \n2|Add1~28_combout\,
	combout => \n2|result~11_combout\);

-- Location: FF_X76_Y23_N11
\n2|r_bias[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~11_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(11));

-- Location: LCCOMB_X76_Y23_N14
\n2|r_relu_in[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[11]~feeder_combout\ = \n2|r_bias\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(11),
	combout => \n2|r_relu_in[11]~feeder_combout\);

-- Location: FF_X76_Y23_N15
\n2|r_relu_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[11]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(11));

-- Location: LCCOMB_X76_Y23_N24
\n2|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~9_combout\ = (\n2|Add1~30_combout\ & ((\n2|Add1~16_combout\) # (\n2|Add1~28_combout\))) # (!\n2|Add1~30_combout\ & (\n2|Add1~16_combout\ & \n2|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|Add1~30_combout\,
	datac => \n2|Add1~16_combout\,
	datad => \n2|Add1~28_combout\,
	combout => \n2|result~9_combout\);

-- Location: FF_X76_Y23_N25
\n2|r_bias[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~9_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(9));

-- Location: LCCOMB_X76_Y23_N12
\n2|r_relu_in[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[9]~feeder_combout\ = \n2|r_bias\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(9),
	combout => \n2|r_relu_in[9]~feeder_combout\);

-- Location: FF_X76_Y23_N13
\n2|r_relu_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[9]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(9));

-- Location: LCCOMB_X76_Y23_N8
\n2|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~10_combout\ = (\n2|Add1~30_combout\ & ((\n2|Add1~18_combout\) # (\n2|Add1~28_combout\))) # (!\n2|Add1~30_combout\ & (\n2|Add1~18_combout\ & \n2|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|Add1~30_combout\,
	datac => \n2|Add1~18_combout\,
	datad => \n2|Add1~28_combout\,
	combout => \n2|result~10_combout\);

-- Location: FF_X76_Y23_N9
\n2|r_bias[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~10_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(10));

-- Location: FF_X76_Y19_N27
\n2|r_relu_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n2|r_bias\(10),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(10));

-- Location: LCCOMB_X76_Y23_N0
\n2|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~8_combout\ = (\n2|Add1~14_combout\ & ((\n2|Add1~30_combout\) # (\n2|Add1~28_combout\))) # (!\n2|Add1~14_combout\ & (\n2|Add1~30_combout\ & \n2|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|Add1~14_combout\,
	datab => \n2|Add1~30_combout\,
	datad => \n2|Add1~28_combout\,
	combout => \n2|result~8_combout\);

-- Location: FF_X76_Y23_N1
\n2|r_bias[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~8_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(8));

-- Location: LCCOMB_X76_Y23_N16
\n2|r_relu_in[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[8]~feeder_combout\ = \n2|r_bias\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(8),
	combout => \n2|r_relu_in[8]~feeder_combout\);

-- Location: FF_X76_Y23_N17
\n2|r_relu_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[8]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(8));

-- Location: LCCOMB_X76_Y19_N26
\n2|act_relu|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|LessThan0~2_combout\ = (\n2|r_relu_in\(11)) # ((\n2|r_relu_in\(9)) # ((\n2|r_relu_in\(10)) # (\n2|r_relu_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|r_relu_in\(11),
	datab => \n2|r_relu_in\(9),
	datac => \n2|r_relu_in\(10),
	datad => \n2|r_relu_in\(8),
	combout => \n2|act_relu|LessThan0~2_combout\);

-- Location: LCCOMB_X76_Y23_N4
\n2|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~13_combout\ = (\n2|Add1~30_combout\ & ((\n2|Add1~24_combout\) # (\n2|Add1~28_combout\))) # (!\n2|Add1~30_combout\ & (\n2|Add1~24_combout\ & \n2|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|Add1~30_combout\,
	datac => \n2|Add1~24_combout\,
	datad => \n2|Add1~28_combout\,
	combout => \n2|result~13_combout\);

-- Location: FF_X76_Y23_N5
\n2|r_bias[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~13_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(13));

-- Location: FF_X76_Y23_N3
\n2|r_relu_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n2|r_bias\(13),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(13));

-- Location: LCCOMB_X76_Y23_N28
\n2|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~12_combout\ = (\n2|Add1~22_combout\ & ((\n2|Add1~30_combout\) # (\n2|Add1~28_combout\))) # (!\n2|Add1~22_combout\ & (\n2|Add1~30_combout\ & \n2|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|Add1~22_combout\,
	datab => \n2|Add1~30_combout\,
	datad => \n2|Add1~28_combout\,
	combout => \n2|result~12_combout\);

-- Location: FF_X76_Y23_N29
\n2|r_bias[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~12_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(12));

-- Location: LCCOMB_X76_Y23_N18
\n2|r_relu_in[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[12]~feeder_combout\ = \n2|r_bias\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(12),
	combout => \n2|r_relu_in[12]~feeder_combout\);

-- Location: FF_X76_Y23_N19
\n2|r_relu_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[12]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(12));

-- Location: LCCOMB_X76_Y23_N2
\n2|act_relu|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|LessThan0~3_combout\ = (\n2|r_relu_in\(14)) # ((\n2|act_relu|LessThan0~2_combout\) # ((\n2|r_relu_in\(13)) # (\n2|r_relu_in\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|r_relu_in\(14),
	datab => \n2|act_relu|LessThan0~2_combout\,
	datac => \n2|r_relu_in\(13),
	datad => \n2|r_relu_in\(12),
	combout => \n2|act_relu|LessThan0~3_combout\);

-- Location: LCCOMB_X75_Y23_N0
\n2|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~7_combout\ = (\n2|Add1~28_combout\ & ((\n2|Add1~30_combout\) # (\n2|Add1~0_combout\))) # (!\n2|Add1~28_combout\ & (\n2|Add1~30_combout\ & \n2|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|Add1~28_combout\,
	datac => \n2|Add1~30_combout\,
	datad => \n2|Add1~0_combout\,
	combout => \n2|result~7_combout\);

-- Location: FF_X75_Y23_N1
\n2|r_bias[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~7_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(1));

-- Location: LCCOMB_X75_Y23_N22
\n2|r_relu_in[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[1]~feeder_combout\ = \n2|r_bias\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(1),
	combout => \n2|r_relu_in[1]~feeder_combout\);

-- Location: FF_X75_Y23_N23
\n2|r_relu_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[1]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(1));

-- Location: LCCOMB_X75_Y23_N2
\n2|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~5_combout\ = (\n2|Add1~28_combout\ & ((\n2|Add1~30_combout\) # (\n2|Add1~4_combout\))) # (!\n2|Add1~28_combout\ & (\n2|Add1~30_combout\ & \n2|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|Add1~28_combout\,
	datac => \n2|Add1~30_combout\,
	datad => \n2|Add1~4_combout\,
	combout => \n2|result~5_combout\);

-- Location: FF_X75_Y23_N3
\n2|r_bias[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~5_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(3));

-- Location: LCCOMB_X75_Y23_N16
\n2|r_relu_in[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_relu_in[3]~feeder_combout\ = \n2|r_bias\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|r_bias\(3),
	combout => \n2|r_relu_in[3]~feeder_combout\);

-- Location: FF_X75_Y23_N17
\n2|r_relu_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_relu_in[3]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(3));

-- Location: LCCOMB_X75_Y23_N14
\n2|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|result~6_combout\ = (\n2|Add1~30_combout\ & ((\n2|Add1~2_combout\) # (\n2|Add1~28_combout\))) # (!\n2|Add1~30_combout\ & (\n2|Add1~2_combout\ & \n2|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|Add1~30_combout\,
	datac => \n2|Add1~2_combout\,
	datad => \n2|Add1~28_combout\,
	combout => \n2|result~6_combout\);

-- Location: FF_X75_Y23_N15
\n2|r_bias[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|result~6_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(2));

-- Location: FF_X75_Y23_N13
\n2|r_relu_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n2|r_bias\(2),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(2));

-- Location: LCCOMB_X75_Y23_N12
\n2|act_relu|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|LessThan0~1_combout\ = (\n2|r_relu_in\(1)) # ((\n2|r_relu_in\(3)) # ((\n2|r_relu_in\(2)) # (\n2|r_relu_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|r_relu_in\(1),
	datab => \n2|r_relu_in\(3),
	datac => \n2|r_relu_in\(2),
	datad => \n2|r_relu_in\(0),
	combout => \n2|act_relu|LessThan0~1_combout\);

-- Location: LCCOMB_X76_Y23_N30
\n2|r_bias[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|r_bias[15]~0_combout\ = !\n2|Add1~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n2|Add1~30_combout\,
	combout => \n2|r_bias[15]~0_combout\);

-- Location: FF_X76_Y23_N31
\n2|r_bias[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|r_bias[15]~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_bias\(15));

-- Location: FF_X76_Y23_N7
\n2|r_relu_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n2|r_bias\(15),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|r_relu_in\(15));

-- Location: LCCOMB_X76_Y23_N6
\n2|act_relu|r_out[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out[15]~0_combout\ = (!\n2|r_relu_in\(15) & \n0|r_relu_enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n2|r_relu_in\(15),
	datad => \n0|r_relu_enable~q\,
	combout => \n2|act_relu|r_out[15]~0_combout\);

-- Location: LCCOMB_X76_Y23_N26
\n2|act_relu|r_out[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out[15]~1_combout\ = (\n2|act_relu|r_out[15]~0_combout\ & ((\n2|act_relu|LessThan0~0_combout\) # ((\n2|act_relu|LessThan0~3_combout\) # (\n2|act_relu|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|act_relu|LessThan0~0_combout\,
	datab => \n2|act_relu|LessThan0~3_combout\,
	datac => \n2|act_relu|LessThan0~1_combout\,
	datad => \n2|act_relu|r_out[15]~0_combout\,
	combout => \n2|act_relu|r_out[15]~1_combout\);

-- Location: LCCOMB_X76_Y19_N0
\n2|act_relu|r_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~2_combout\ = (\n2|r_relu_in\(0) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|r_relu_in\(0),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~2_combout\);

-- Location: FF_X76_Y19_N1
\n2|act_relu|r_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(0));

-- Location: LCCOMB_X76_Y19_N22
\n2|act_relu|r_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~3_combout\ = (\n2|r_relu_in\(1) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n2|r_relu_in\(1),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~3_combout\);

-- Location: FF_X76_Y19_N23
\n2|act_relu|r_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(1));

-- Location: LCCOMB_X76_Y19_N28
\n2|act_relu|r_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~4_combout\ = (\n2|r_relu_in\(2) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n2|r_relu_in\(2),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~4_combout\);

-- Location: FF_X76_Y19_N29
\n2|act_relu|r_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(2));

-- Location: LCCOMB_X76_Y19_N30
\n2|act_relu|r_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~5_combout\ = (\n2|r_relu_in\(3) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|r_relu_in\(3),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~5_combout\);

-- Location: FF_X76_Y19_N31
\n2|act_relu|r_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(3));

-- Location: LCCOMB_X76_Y19_N4
\n2|act_relu|r_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~6_combout\ = (\n2|r_relu_in\(4) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n2|r_relu_in\(4),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~6_combout\);

-- Location: FF_X76_Y19_N5
\n2|act_relu|r_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(4));

-- Location: LCCOMB_X76_Y19_N6
\n2|act_relu|r_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~7_combout\ = (\n2|r_relu_in\(5) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|r_relu_in\(5),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~7_combout\);

-- Location: FF_X76_Y19_N7
\n2|act_relu|r_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(5));

-- Location: LCCOMB_X76_Y19_N12
\n2|act_relu|r_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~8_combout\ = (\n2|r_relu_in\(6) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n2|r_relu_in\(6),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~8_combout\);

-- Location: FF_X76_Y19_N13
\n2|act_relu|r_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(6));

-- Location: LCCOMB_X76_Y19_N18
\n2|act_relu|r_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~9_combout\ = (\n2|r_relu_in\(7) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n2|r_relu_in\(7),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~9_combout\);

-- Location: FF_X76_Y19_N19
\n2|act_relu|r_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(7));

-- Location: LCCOMB_X76_Y19_N24
\n2|act_relu|r_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~10_combout\ = (\n2|act_relu|r_out[15]~1_combout\ & \n2|r_relu_in\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|act_relu|r_out[15]~1_combout\,
	datad => \n2|r_relu_in\(8),
	combout => \n2|act_relu|r_out~10_combout\);

-- Location: FF_X76_Y19_N25
\n2|act_relu|r_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(8));

-- Location: LCCOMB_X76_Y19_N10
\n2|act_relu|r_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~11_combout\ = (\n2|r_relu_in\(9) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n2|r_relu_in\(9),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~11_combout\);

-- Location: FF_X76_Y19_N11
\n2|act_relu|r_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(9));

-- Location: LCCOMB_X76_Y19_N20
\n2|act_relu|r_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~12_combout\ = (\n2|r_relu_in\(10) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n2|r_relu_in\(10),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~12_combout\);

-- Location: FF_X76_Y19_N21
\n2|act_relu|r_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(10));

-- Location: LCCOMB_X76_Y19_N2
\n2|act_relu|r_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~13_combout\ = (\n2|act_relu|r_out[15]~1_combout\ & \n2|r_relu_in\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|act_relu|r_out[15]~1_combout\,
	datad => \n2|r_relu_in\(11),
	combout => \n2|act_relu|r_out~13_combout\);

-- Location: FF_X76_Y19_N3
\n2|act_relu|r_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(11));

-- Location: LCCOMB_X76_Y19_N8
\n2|act_relu|r_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~14_combout\ = (\n2|r_relu_in\(12) & \n2|act_relu|r_out[15]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n2|r_relu_in\(12),
	datad => \n2|act_relu|r_out[15]~1_combout\,
	combout => \n2|act_relu|r_out~14_combout\);

-- Location: FF_X76_Y19_N9
\n2|act_relu|r_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(12));

-- Location: LCCOMB_X76_Y19_N14
\n2|act_relu|r_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~15_combout\ = (\n2|act_relu|r_out[15]~1_combout\ & \n2|r_relu_in\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|act_relu|r_out[15]~1_combout\,
	datac => \n2|r_relu_in\(13),
	combout => \n2|act_relu|r_out~15_combout\);

-- Location: FF_X76_Y19_N15
\n2|act_relu|r_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(13));

-- Location: LCCOMB_X76_Y19_N16
\n2|act_relu|r_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n2|act_relu|r_out~16_combout\ = (\n2|act_relu|r_out[15]~1_combout\ & \n2|r_relu_in\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n2|act_relu|r_out[15]~1_combout\,
	datad => \n2|r_relu_in\(14),
	combout => \n2|act_relu|r_out~16_combout\);

-- Location: FF_X76_Y19_N17
\n2|act_relu|r_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n2|act_relu|r_out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n2|act_relu|r_out\(14));

-- Location: DSPMULT_X71_Y32_N0
\n3|mac_n1|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n3|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y32_N2
\n3|mac_n1|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n3|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X72_Y32_N14
\n3|mac_n1|rounds~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|rounds~0_combout\ = (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\) # ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\) # ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\) # (\n3|mac_n1|Mult0|auto_generated|mac_out2~dataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => \n3|mac_n1|Mult0|auto_generated|mac_out2~dataout\,
	combout => \n3|mac_n1|rounds~0_combout\);

-- Location: LCCOMB_X72_Y32_N20
\n3|mac_n1|rounds~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|rounds~1_combout\ = (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\) # ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\) # ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\) # (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\,
	combout => \n3|mac_n1|rounds~1_combout\);

-- Location: LCCOMB_X72_Y32_N22
\n3|mac_n1|rounds~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|rounds~2_combout\ = (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\) # ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\) # ((\n3|mac_n1|rounds~0_combout\) # (\n3|mac_n1|rounds~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datac => \n3|mac_n1|rounds~0_combout\,
	datad => \n3|mac_n1|rounds~1_combout\,
	combout => \n3|mac_n1|rounds~2_combout\);

-- Location: LCCOMB_X72_Y32_N28
\n3|mac_n1|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~0_combout\ = (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ & (((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)) # (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\))) 
-- # (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\) # (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	combout => \n3|mac_n1|result~0_combout\);

-- Location: LCCOMB_X72_Y32_N2
\n3|mac_n1|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~1_combout\ = (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & \n3|mac_n1|result~0_combout\))) # 
-- (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\n3|mac_n1|result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \n3|mac_n1|result~0_combout\,
	combout => \n3|mac_n1|result~1_combout\);

-- Location: LCCOMB_X72_Y32_N0
\n3|mac_n1|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~2_combout\ = (\n3|mac_n1|result~1_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\)) # (!\n3|mac_n1|result~1_combout\ & ((!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~2_combout\);

-- Location: LCCOMB_X72_Y32_N4
\n3|mac_n1|round_overflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|round_overflow~0_combout\ = (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\n3|mac_n1|rounds~2_combout\) # (\n3|mac_n1|result~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datac => \n3|mac_n1|rounds~2_combout\,
	datad => \n3|mac_n1|result~2_combout\,
	combout => \n3|mac_n1|round_overflow~0_combout\);

-- Location: LCCOMB_X73_Y33_N16
\n3|mac_n1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~0_combout\ = \n3|mac_n1|result~2_combout\ $ (VCC)
-- \n3|mac_n1|Add1~1\ = CARRY(\n3|mac_n1|result~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~2_combout\,
	datad => VCC,
	combout => \n3|mac_n1|Add1~0_combout\,
	cout => \n3|mac_n1|Add1~1\);

-- Location: LCCOMB_X72_Y32_N18
\n3|mac_n1|r_mult[-11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-11]~0_combout\ = (\n3|mac_n1|round_overflow~0_combout\ & ((\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Add1~0_combout\))) # (!\n3|mac_n1|result~1_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\)))) # 
-- (!\n3|mac_n1|round_overflow~0_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|round_overflow~0_combout\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datac => \n3|mac_n1|result~1_combout\,
	datad => \n3|mac_n1|Add1~0_combout\,
	combout => \n3|mac_n1|r_mult[-11]~0_combout\);

-- Location: LCCOMB_X73_Y32_N22
\n3|mac_n1|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~3_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~3_combout\);

-- Location: LCCOMB_X73_Y32_N28
\n3|mac_n1|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~4_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~4_combout\);

-- Location: LCCOMB_X73_Y32_N30
\n3|mac_n1|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~5_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~5_combout\);

-- Location: LCCOMB_X73_Y32_N20
\n3|mac_n1|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~6_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~6_combout\);

-- Location: LCCOMB_X72_Y32_N8
\n3|mac_n1|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~7_combout\ = (\n3|mac_n1|result~1_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\)) # (!\n3|mac_n1|result~1_combout\ & ((!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~7_combout\);

-- Location: LCCOMB_X72_Y32_N6
\n3|mac_n1|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~8_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~8_combout\);

-- Location: LCCOMB_X72_Y32_N16
\n3|mac_n1|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~9_combout\ = (\n3|mac_n1|result~1_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\)) # (!\n3|mac_n1|result~1_combout\ & ((!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~9_combout\);

-- Location: LCCOMB_X73_Y33_N12
\n3|mac_n1|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~10_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~10_combout\);

-- Location: LCCOMB_X72_Y32_N10
\n3|mac_n1|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~11_combout\ = (\n3|mac_n1|result~1_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\)) # (!\n3|mac_n1|result~1_combout\ & ((!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~11_combout\);

-- Location: LCCOMB_X73_Y33_N2
\n3|mac_n1|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~12_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~12_combout\);

-- Location: LCCOMB_X73_Y33_N4
\n3|mac_n1|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~13_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~13_combout\);

-- Location: LCCOMB_X72_Y32_N24
\n3|mac_n1|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~14_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~14_combout\);

-- Location: LCCOMB_X73_Y33_N10
\n3|mac_n1|result~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~15_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~15_combout\);

-- Location: LCCOMB_X73_Y33_N0
\n3|mac_n1|result~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~16_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))) # (!\n3|mac_n1|result~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|result~16_combout\);

-- Location: LCCOMB_X73_Y33_N18
\n3|mac_n1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~2_combout\ = (\n3|mac_n1|result~16_combout\ & (!\n3|mac_n1|Add1~1\)) # (!\n3|mac_n1|result~16_combout\ & ((\n3|mac_n1|Add1~1\) # (GND)))
-- \n3|mac_n1|Add1~3\ = CARRY((!\n3|mac_n1|Add1~1\) # (!\n3|mac_n1|result~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|result~16_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~1\,
	combout => \n3|mac_n1|Add1~2_combout\,
	cout => \n3|mac_n1|Add1~3\);

-- Location: LCCOMB_X73_Y33_N20
\n3|mac_n1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~4_combout\ = (\n3|mac_n1|result~15_combout\ & (\n3|mac_n1|Add1~3\ $ (GND))) # (!\n3|mac_n1|result~15_combout\ & (!\n3|mac_n1|Add1~3\ & VCC))
-- \n3|mac_n1|Add1~5\ = CARRY((\n3|mac_n1|result~15_combout\ & !\n3|mac_n1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~15_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~3\,
	combout => \n3|mac_n1|Add1~4_combout\,
	cout => \n3|mac_n1|Add1~5\);

-- Location: LCCOMB_X73_Y33_N22
\n3|mac_n1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~6_combout\ = (\n3|mac_n1|result~14_combout\ & (!\n3|mac_n1|Add1~5\)) # (!\n3|mac_n1|result~14_combout\ & ((\n3|mac_n1|Add1~5\) # (GND)))
-- \n3|mac_n1|Add1~7\ = CARRY((!\n3|mac_n1|Add1~5\) # (!\n3|mac_n1|result~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~14_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~5\,
	combout => \n3|mac_n1|Add1~6_combout\,
	cout => \n3|mac_n1|Add1~7\);

-- Location: LCCOMB_X73_Y33_N24
\n3|mac_n1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~8_combout\ = (\n3|mac_n1|result~13_combout\ & (\n3|mac_n1|Add1~7\ $ (GND))) # (!\n3|mac_n1|result~13_combout\ & (!\n3|mac_n1|Add1~7\ & VCC))
-- \n3|mac_n1|Add1~9\ = CARRY((\n3|mac_n1|result~13_combout\ & !\n3|mac_n1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|result~13_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~7\,
	combout => \n3|mac_n1|Add1~8_combout\,
	cout => \n3|mac_n1|Add1~9\);

-- Location: LCCOMB_X73_Y33_N26
\n3|mac_n1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~10_combout\ = (\n3|mac_n1|result~12_combout\ & (!\n3|mac_n1|Add1~9\)) # (!\n3|mac_n1|result~12_combout\ & ((\n3|mac_n1|Add1~9\) # (GND)))
-- \n3|mac_n1|Add1~11\ = CARRY((!\n3|mac_n1|Add1~9\) # (!\n3|mac_n1|result~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|result~12_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~9\,
	combout => \n3|mac_n1|Add1~10_combout\,
	cout => \n3|mac_n1|Add1~11\);

-- Location: LCCOMB_X73_Y33_N28
\n3|mac_n1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~12_combout\ = (\n3|mac_n1|result~11_combout\ & (\n3|mac_n1|Add1~11\ $ (GND))) # (!\n3|mac_n1|result~11_combout\ & (!\n3|mac_n1|Add1~11\ & VCC))
-- \n3|mac_n1|Add1~13\ = CARRY((\n3|mac_n1|result~11_combout\ & !\n3|mac_n1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~11_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~11\,
	combout => \n3|mac_n1|Add1~12_combout\,
	cout => \n3|mac_n1|Add1~13\);

-- Location: LCCOMB_X73_Y33_N30
\n3|mac_n1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~14_combout\ = (\n3|mac_n1|result~10_combout\ & (!\n3|mac_n1|Add1~13\)) # (!\n3|mac_n1|result~10_combout\ & ((\n3|mac_n1|Add1~13\) # (GND)))
-- \n3|mac_n1|Add1~15\ = CARRY((!\n3|mac_n1|Add1~13\) # (!\n3|mac_n1|result~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~10_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~13\,
	combout => \n3|mac_n1|Add1~14_combout\,
	cout => \n3|mac_n1|Add1~15\);

-- Location: LCCOMB_X73_Y32_N0
\n3|mac_n1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~16_combout\ = (\n3|mac_n1|result~9_combout\ & (\n3|mac_n1|Add1~15\ $ (GND))) # (!\n3|mac_n1|result~9_combout\ & (!\n3|mac_n1|Add1~15\ & VCC))
-- \n3|mac_n1|Add1~17\ = CARRY((\n3|mac_n1|result~9_combout\ & !\n3|mac_n1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~9_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~15\,
	combout => \n3|mac_n1|Add1~16_combout\,
	cout => \n3|mac_n1|Add1~17\);

-- Location: LCCOMB_X73_Y32_N2
\n3|mac_n1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~18_combout\ = (\n3|mac_n1|result~8_combout\ & (!\n3|mac_n1|Add1~17\)) # (!\n3|mac_n1|result~8_combout\ & ((\n3|mac_n1|Add1~17\) # (GND)))
-- \n3|mac_n1|Add1~19\ = CARRY((!\n3|mac_n1|Add1~17\) # (!\n3|mac_n1|result~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|result~8_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~17\,
	combout => \n3|mac_n1|Add1~18_combout\,
	cout => \n3|mac_n1|Add1~19\);

-- Location: LCCOMB_X73_Y32_N4
\n3|mac_n1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~20_combout\ = (\n3|mac_n1|result~7_combout\ & (\n3|mac_n1|Add1~19\ $ (GND))) # (!\n3|mac_n1|result~7_combout\ & (!\n3|mac_n1|Add1~19\ & VCC))
-- \n3|mac_n1|Add1~21\ = CARRY((\n3|mac_n1|result~7_combout\ & !\n3|mac_n1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~7_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~19\,
	combout => \n3|mac_n1|Add1~20_combout\,
	cout => \n3|mac_n1|Add1~21\);

-- Location: LCCOMB_X73_Y32_N6
\n3|mac_n1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~22_combout\ = (\n3|mac_n1|result~6_combout\ & (!\n3|mac_n1|Add1~21\)) # (!\n3|mac_n1|result~6_combout\ & ((\n3|mac_n1|Add1~21\) # (GND)))
-- \n3|mac_n1|Add1~23\ = CARRY((!\n3|mac_n1|Add1~21\) # (!\n3|mac_n1|result~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|result~6_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~21\,
	combout => \n3|mac_n1|Add1~22_combout\,
	cout => \n3|mac_n1|Add1~23\);

-- Location: LCCOMB_X73_Y32_N8
\n3|mac_n1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~24_combout\ = (\n3|mac_n1|result~5_combout\ & (\n3|mac_n1|Add1~23\ $ (GND))) # (!\n3|mac_n1|result~5_combout\ & (!\n3|mac_n1|Add1~23\ & VCC))
-- \n3|mac_n1|Add1~25\ = CARRY((\n3|mac_n1|result~5_combout\ & !\n3|mac_n1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~5_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~23\,
	combout => \n3|mac_n1|Add1~24_combout\,
	cout => \n3|mac_n1|Add1~25\);

-- Location: LCCOMB_X73_Y32_N10
\n3|mac_n1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~26_combout\ = (\n3|mac_n1|result~4_combout\ & (!\n3|mac_n1|Add1~25\)) # (!\n3|mac_n1|result~4_combout\ & ((\n3|mac_n1|Add1~25\) # (GND)))
-- \n3|mac_n1|Add1~27\ = CARRY((!\n3|mac_n1|Add1~25\) # (!\n3|mac_n1|result~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|result~4_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~25\,
	combout => \n3|mac_n1|Add1~26_combout\,
	cout => \n3|mac_n1|Add1~27\);

-- Location: LCCOMB_X73_Y32_N12
\n3|mac_n1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~28_combout\ = (\n3|mac_n1|result~3_combout\ & (\n3|mac_n1|Add1~27\ $ (GND))) # (!\n3|mac_n1|result~3_combout\ & (!\n3|mac_n1|Add1~27\ & VCC))
-- \n3|mac_n1|Add1~29\ = CARRY((\n3|mac_n1|result~3_combout\ & !\n3|mac_n1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~3_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~27\,
	combout => \n3|mac_n1|Add1~28_combout\,
	cout => \n3|mac_n1|Add1~29\);

-- Location: LCCOMB_X73_Y32_N14
\n3|mac_n1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~30_combout\ = (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\n3|mac_n1|Add1~29\)) # (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\n3|mac_n1|Add1~29\) # (GND)))
-- \n3|mac_n1|Add1~31\ = CARRY((!\n3|mac_n1|Add1~29\) # (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \n3|mac_n1|Add1~29\,
	combout => \n3|mac_n1|Add1~30_combout\,
	cout => \n3|mac_n1|Add1~31\);

-- Location: LCCOMB_X73_Y32_N16
\n3|mac_n1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add1~32_combout\ = \n3|mac_n1|Add1~31\ $ (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	cin => \n3|mac_n1|Add1~31\,
	combout => \n3|mac_n1|Add1~32_combout\);

-- Location: LCCOMB_X74_Y32_N12
\n3|mac_n1|result~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~19_combout\ = (\n3|mac_n1|Add1~14_combout\) # ((\n3|mac_n1|Add1~20_combout\) # ((\n3|mac_n1|Add1~16_combout\) # (\n3|mac_n1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add1~14_combout\,
	datab => \n3|mac_n1|Add1~20_combout\,
	datac => \n3|mac_n1|Add1~16_combout\,
	datad => \n3|mac_n1|Add1~18_combout\,
	combout => \n3|mac_n1|result~19_combout\);

-- Location: LCCOMB_X73_Y32_N18
\n3|mac_n1|result~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~20_combout\ = (\n3|mac_n1|Add1~22_combout\) # ((\n3|mac_n1|Add1~24_combout\) # ((\n3|mac_n1|Add1~26_combout\) # (\n3|mac_n1|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add1~22_combout\,
	datab => \n3|mac_n1|Add1~24_combout\,
	datac => \n3|mac_n1|Add1~26_combout\,
	datad => \n3|mac_n1|Add1~28_combout\,
	combout => \n3|mac_n1|result~20_combout\);

-- Location: LCCOMB_X73_Y33_N8
\n3|mac_n1|result~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~18_combout\ = (\n3|mac_n1|Add1~6_combout\) # ((\n3|mac_n1|Add1~12_combout\) # ((\n3|mac_n1|Add1~10_combout\) # (\n3|mac_n1|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add1~6_combout\,
	datab => \n3|mac_n1|Add1~12_combout\,
	datac => \n3|mac_n1|Add1~10_combout\,
	datad => \n3|mac_n1|Add1~8_combout\,
	combout => \n3|mac_n1|result~18_combout\);

-- Location: LCCOMB_X73_Y33_N6
\n3|mac_n1|result~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~17_combout\ = (\n3|mac_n1|Add1~0_combout\) # ((\n3|mac_n1|Add1~2_combout\) # ((\n3|mac_n1|Add1~4_combout\) # (\n3|mac_n1|Add1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add1~0_combout\,
	datab => \n3|mac_n1|Add1~2_combout\,
	datac => \n3|mac_n1|Add1~4_combout\,
	datad => \n3|mac_n1|Add1~30_combout\,
	combout => \n3|mac_n1|result~17_combout\);

-- Location: LCCOMB_X74_Y32_N18
\n3|mac_n1|result~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~21_combout\ = (\n3|mac_n1|result~19_combout\) # ((\n3|mac_n1|result~20_combout\) # ((\n3|mac_n1|result~18_combout\) # (\n3|mac_n1|result~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~19_combout\,
	datab => \n3|mac_n1|result~20_combout\,
	datac => \n3|mac_n1|result~18_combout\,
	datad => \n3|mac_n1|result~17_combout\,
	combout => \n3|mac_n1|result~21_combout\);

-- Location: LCCOMB_X74_Y32_N28
\n3|mac_n1|round_overflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|round_overflow~1_combout\ = (\n3|mac_n1|Add1~32_combout\ & (\n3|mac_n1|Add1~30_combout\ $ ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))) # (!\n3|mac_n1|Add1~32_combout\ & (\n3|mac_n1|result~21_combout\ & (\n3|mac_n1|Add1~30_combout\ 
-- $ (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add1~30_combout\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|Add1~32_combout\,
	datad => \n3|mac_n1|result~21_combout\,
	combout => \n3|mac_n1|round_overflow~1_combout\);

-- Location: LCCOMB_X74_Y32_N2
\n3|mac_n1|r_mult[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[3]~1_combout\ = (\n3|mac_n1|result~1_combout\ & ((!\n3|mac_n1|round_overflow~1_combout\) # (!\n3|mac_n1|round_overflow~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|result~1_combout\,
	datac => \n3|mac_n1|round_overflow~0_combout\,
	datad => \n3|mac_n1|round_overflow~1_combout\,
	combout => \n3|mac_n1|r_mult[3]~1_combout\);

-- Location: LCCOMB_X75_Y33_N6
\n3|mac_n1|r_mult[-11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-11]~2_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-11]~0_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[-11]~0_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-11]~2_combout\);

-- Location: LCCOMB_X75_Y33_N16
\n3|mac_n1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~0_combout\ = (\n3|mac_n1|r_mult[-11]~2_combout\ & (\n3|mac_n1|r_data_out[-11]~q\ $ (VCC))) # (!\n3|mac_n1|r_mult[-11]~2_combout\ & (\n3|mac_n1|r_data_out[-11]~q\ & VCC))
-- \n3|mac_n1|Add0~1\ = CARRY((\n3|mac_n1|r_mult[-11]~2_combout\ & \n3|mac_n1|r_data_out[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_mult[-11]~2_combout\,
	datab => \n3|mac_n1|r_data_out[-11]~q\,
	datad => VCC,
	combout => \n3|mac_n1|Add0~0_combout\,
	cout => \n3|mac_n1|Add0~1\);

-- Location: LCCOMB_X76_Y32_N2
\n3|mac_n1|r_data_out[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_data_out[4]~0_combout\ = !\n3|mac_n1|Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n3|mac_n1|Add0~32_combout\,
	combout => \n3|mac_n1|r_data_out[4]~0_combout\);

-- Location: FF_X76_Y32_N3
\n3|mac_n1|r_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|r_data_out[4]~0_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out\(4));

-- Location: LCCOMB_X74_Y32_N8
\n3|mac_n1|r_mult[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[3]~3_combout\ = (\n3|mac_n1|result~1_combout\ & (\n3|mac_n1|round_overflow~0_combout\ & !\n3|mac_n1|round_overflow~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|result~1_combout\,
	datac => \n3|mac_n1|round_overflow~0_combout\,
	datad => \n3|mac_n1|round_overflow~1_combout\,
	combout => \n3|mac_n1|r_mult[3]~3_combout\);

-- Location: LCCOMB_X74_Y32_N14
\n3|mac_n1|r_mult[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[4]~4_combout\ = (\n3|mac_n1|r_mult[3]~3_combout\ & ((\n3|mac_n1|Add1~30_combout\))) # (!\n3|mac_n1|r_mult[3]~3_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[3]~3_combout\,
	datad => \n3|mac_n1|Add1~30_combout\,
	combout => \n3|mac_n1|r_mult[4]~4_combout\);

-- Location: LCCOMB_X72_Y32_N30
\n3|mac_n1|r_mult[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[4]~5_combout\ = (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|rounds~2_combout\) # (\n3|mac_n1|result~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \n3|mac_n1|result~1_combout\,
	datac => \n3|mac_n1|rounds~2_combout\,
	datad => \n3|mac_n1|result~2_combout\,
	combout => \n3|mac_n1|r_mult[4]~5_combout\);

-- Location: LCCOMB_X73_Y32_N24
\n3|mac_n1|r_mult[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[3]~6_combout\ = (\n3|mac_n1|r_mult[4]~5_combout\ & ((\n3|mac_n1|Add1~28_combout\))) # (!\n3|mac_n1|r_mult[4]~5_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \n3|mac_n1|r_mult[4]~5_combout\,
	datad => \n3|mac_n1|Add1~28_combout\,
	combout => \n3|mac_n1|r_mult[3]~6_combout\);

-- Location: LCCOMB_X74_Y32_N16
\n3|mac_n1|r_mult[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[3]~7_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[3]~6_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n3|mac_n1|r_mult[3]~6_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[3]~7_combout\);

-- Location: LCCOMB_X72_Y32_N12
\n3|mac_n1|r_mult[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[2]~8_combout\ = (\n3|mac_n1|r_mult[4]~5_combout\ & ((\n3|mac_n1|Add1~26_combout\))) # (!\n3|mac_n1|r_mult[4]~5_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \n3|mac_n1|Add1~26_combout\,
	datac => \n3|mac_n1|r_mult[4]~5_combout\,
	combout => \n3|mac_n1|r_mult[2]~8_combout\);

-- Location: LCCOMB_X74_Y32_N30
\n3|mac_n1|r_mult[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[2]~9_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[2]~8_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[2]~8_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[2]~9_combout\);

-- Location: LCCOMB_X74_Y32_N4
\n3|mac_n1|r_mult[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[1]~10_combout\ = (\n3|mac_n1|r_mult[4]~5_combout\ & ((\n3|mac_n1|Add1~24_combout\))) # (!\n3|mac_n1|r_mult[4]~5_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datac => \n3|mac_n1|r_mult[4]~5_combout\,
	datad => \n3|mac_n1|Add1~24_combout\,
	combout => \n3|mac_n1|r_mult[1]~10_combout\);

-- Location: LCCOMB_X74_Y32_N26
\n3|mac_n1|r_mult[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[1]~11_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[1]~10_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[1]~10_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[1]~11_combout\);

-- Location: LCCOMB_X73_Y32_N26
\n3|mac_n1|r_mult[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[0]~12_combout\ = (\n3|mac_n1|r_mult[4]~5_combout\ & ((\n3|mac_n1|Add1~22_combout\))) # (!\n3|mac_n1|r_mult[4]~5_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \n3|mac_n1|r_mult[4]~5_combout\,
	datad => \n3|mac_n1|Add1~22_combout\,
	combout => \n3|mac_n1|r_mult[0]~12_combout\);

-- Location: LCCOMB_X74_Y32_N24
\n3|mac_n1|r_mult[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[0]~13_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[0]~12_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[0]~12_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[0]~13_combout\);

-- Location: LCCOMB_X74_Y32_N22
\n3|mac_n1|r_mult[-1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-1]~14_combout\ = (\n3|mac_n1|r_mult[4]~5_combout\ & (\n3|mac_n1|Add1~20_combout\)) # (!\n3|mac_n1|r_mult[4]~5_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Add1~20_combout\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => \n3|mac_n1|r_mult[4]~5_combout\,
	combout => \n3|mac_n1|r_mult[-1]~14_combout\);

-- Location: LCCOMB_X74_Y32_N0
\n3|mac_n1|r_mult[-1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-1]~15_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-1]~14_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[-1]~14_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-1]~15_combout\);

-- Location: LCCOMB_X76_Y32_N8
\n3|mac_n1|r_mult[-2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-2]~16_combout\ = (\n3|mac_n1|r_mult[4]~5_combout\ & ((\n3|mac_n1|Add1~18_combout\))) # (!\n3|mac_n1|r_mult[4]~5_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datac => \n3|mac_n1|Add1~18_combout\,
	datad => \n3|mac_n1|r_mult[4]~5_combout\,
	combout => \n3|mac_n1|r_mult[-2]~16_combout\);

-- Location: LCCOMB_X74_Y32_N6
\n3|mac_n1|r_mult[-2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-2]~17_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-2]~16_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n3|mac_n1|r_mult[-2]~16_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-2]~17_combout\);

-- Location: LCCOMB_X76_Y32_N10
\n3|mac_n1|r_mult[-3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-3]~18_combout\ = (\n3|mac_n1|r_mult[4]~5_combout\ & ((\n3|mac_n1|Add1~16_combout\))) # (!\n3|mac_n1|r_mult[4]~5_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datac => \n3|mac_n1|Add1~16_combout\,
	datad => \n3|mac_n1|r_mult[4]~5_combout\,
	combout => \n3|mac_n1|r_mult[-3]~18_combout\);

-- Location: LCCOMB_X74_Y32_N20
\n3|mac_n1|r_mult[-3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-3]~19_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-3]~18_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[-3]~18_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-3]~19_combout\);

-- Location: LCCOMB_X74_Y33_N0
\n3|mac_n1|r_mult[-4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-4]~20_combout\ = (\n3|mac_n1|r_mult[4]~5_combout\ & ((\n3|mac_n1|Add1~14_combout\))) # (!\n3|mac_n1|r_mult[4]~5_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_mult[4]~5_combout\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => \n3|mac_n1|Add1~14_combout\,
	combout => \n3|mac_n1|r_mult[-4]~20_combout\);

-- Location: LCCOMB_X75_Y33_N12
\n3|mac_n1|r_mult[-4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-4]~21_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-4]~20_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[-4]~20_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-4]~21_combout\);

-- Location: LCCOMB_X74_Y33_N6
\n3|mac_n1|r_mult[-5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-5]~22_combout\ = (\n3|mac_n1|r_mult[4]~5_combout\ & ((\n3|mac_n1|Add1~12_combout\))) # (!\n3|mac_n1|r_mult[4]~5_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_mult[4]~5_combout\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => \n3|mac_n1|Add1~12_combout\,
	combout => \n3|mac_n1|r_mult[-5]~22_combout\);

-- Location: LCCOMB_X75_Y33_N2
\n3|mac_n1|r_mult[-5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-5]~23_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-5]~22_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[-5]~22_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-5]~23_combout\);

-- Location: LCCOMB_X74_Y33_N16
\n3|mac_n1|r_mult[-6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-6]~24_combout\ = (\n3|mac_n1|r_mult[4]~5_combout\ & ((\n3|mac_n1|Add1~10_combout\))) # (!\n3|mac_n1|r_mult[4]~5_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datac => \n3|mac_n1|Add1~10_combout\,
	datad => \n3|mac_n1|r_mult[4]~5_combout\,
	combout => \n3|mac_n1|r_mult[-6]~24_combout\);

-- Location: LCCOMB_X75_Y33_N4
\n3|mac_n1|r_mult[-6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-6]~25_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-6]~24_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[-6]~24_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-6]~25_combout\);

-- Location: LCCOMB_X76_Y32_N20
\n3|mac_n1|r_mult[-7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-7]~26_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|round_overflow~0_combout\ & ((\n3|mac_n1|Add1~8_combout\))) # (!\n3|mac_n1|round_overflow~0_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\)))) # 
-- (!\n3|mac_n1|result~1_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \n3|mac_n1|result~1_combout\,
	datac => \n3|mac_n1|Add1~8_combout\,
	datad => \n3|mac_n1|round_overflow~0_combout\,
	combout => \n3|mac_n1|r_mult[-7]~26_combout\);

-- Location: LCCOMB_X74_Y32_N10
\n3|mac_n1|r_mult[-7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-7]~27_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-7]~26_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[-7]~26_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-7]~27_combout\);

-- Location: LCCOMB_X72_Y32_N26
\n3|mac_n1|r_mult[-8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-8]~28_combout\ = (\n3|mac_n1|round_overflow~0_combout\ & ((\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Add1~6_combout\))) # (!\n3|mac_n1|result~1_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\)))) # 
-- (!\n3|mac_n1|round_overflow~0_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \n3|mac_n1|round_overflow~0_combout\,
	datac => \n3|mac_n1|result~1_combout\,
	datad => \n3|mac_n1|Add1~6_combout\,
	combout => \n3|mac_n1|r_mult[-8]~28_combout\);

-- Location: LCCOMB_X75_Y33_N10
\n3|mac_n1|r_mult[-8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-8]~29_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-8]~28_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[-8]~28_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-8]~29_combout\);

-- Location: LCCOMB_X74_Y33_N26
\n3|mac_n1|r_mult[-9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-9]~30_combout\ = (\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|round_overflow~0_combout\ & ((\n3|mac_n1|Add1~4_combout\))) # (!\n3|mac_n1|round_overflow~0_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\)))) # 
-- (!\n3|mac_n1|result~1_combout\ & (\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|result~1_combout\,
	datab => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datac => \n3|mac_n1|round_overflow~0_combout\,
	datad => \n3|mac_n1|Add1~4_combout\,
	combout => \n3|mac_n1|r_mult[-9]~30_combout\);

-- Location: LCCOMB_X75_Y33_N8
\n3|mac_n1|r_mult[-9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-9]~31_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-9]~30_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[-9]~30_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-9]~31_combout\);

-- Location: LCCOMB_X73_Y33_N14
\n3|mac_n1|r_mult[-10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-10]~32_combout\ = (\n3|mac_n1|round_overflow~0_combout\ & ((\n3|mac_n1|result~1_combout\ & (\n3|mac_n1|Add1~2_combout\)) # (!\n3|mac_n1|result~1_combout\ & ((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))))) # 
-- (!\n3|mac_n1|round_overflow~0_combout\ & (((\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|round_overflow~0_combout\,
	datab => \n3|mac_n1|Add1~2_combout\,
	datac => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => \n3|mac_n1|result~1_combout\,
	combout => \n3|mac_n1|r_mult[-10]~32_combout\);

-- Location: LCCOMB_X75_Y33_N14
\n3|mac_n1|r_mult[-10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|r_mult[-10]~33_combout\ = (\n3|mac_n1|r_mult[3]~1_combout\ & ((\n3|mac_n1|r_mult[-10]~32_combout\))) # (!\n3|mac_n1|r_mult[3]~1_combout\ & (!\n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n3|mac_n1|r_mult[-10]~32_combout\,
	datad => \n3|mac_n1|r_mult[3]~1_combout\,
	combout => \n3|mac_n1|r_mult[-10]~33_combout\);

-- Location: LCCOMB_X75_Y33_N18
\n3|mac_n1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~2_combout\ = (\n3|mac_n1|r_data_out[-10]~q\ & ((\n3|mac_n1|r_mult[-10]~33_combout\ & (\n3|mac_n1|Add0~1\ & VCC)) # (!\n3|mac_n1|r_mult[-10]~33_combout\ & (!\n3|mac_n1|Add0~1\)))) # (!\n3|mac_n1|r_data_out[-10]~q\ & 
-- ((\n3|mac_n1|r_mult[-10]~33_combout\ & (!\n3|mac_n1|Add0~1\)) # (!\n3|mac_n1|r_mult[-10]~33_combout\ & ((\n3|mac_n1|Add0~1\) # (GND)))))
-- \n3|mac_n1|Add0~3\ = CARRY((\n3|mac_n1|r_data_out[-10]~q\ & (!\n3|mac_n1|r_mult[-10]~33_combout\ & !\n3|mac_n1|Add0~1\)) # (!\n3|mac_n1|r_data_out[-10]~q\ & ((!\n3|mac_n1|Add0~1\) # (!\n3|mac_n1|r_mult[-10]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-10]~q\,
	datab => \n3|mac_n1|r_mult[-10]~33_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~1\,
	combout => \n3|mac_n1|Add0~2_combout\,
	cout => \n3|mac_n1|Add0~3\);

-- Location: LCCOMB_X75_Y32_N14
\n3|mac_n1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~30_combout\ = (\n3|mac_n1|r_mult[4]~4_combout\ & ((\n3|mac_n1|r_data_out\(4) & (\n3|mac_n1|Add0~29\ & VCC)) # (!\n3|mac_n1|r_data_out\(4) & (!\n3|mac_n1|Add0~29\)))) # (!\n3|mac_n1|r_mult[4]~4_combout\ & ((\n3|mac_n1|r_data_out\(4) & 
-- (!\n3|mac_n1|Add0~29\)) # (!\n3|mac_n1|r_data_out\(4) & ((\n3|mac_n1|Add0~29\) # (GND)))))
-- \n3|mac_n1|Add0~31\ = CARRY((\n3|mac_n1|r_mult[4]~4_combout\ & (!\n3|mac_n1|r_data_out\(4) & !\n3|mac_n1|Add0~29\)) # (!\n3|mac_n1|r_mult[4]~4_combout\ & ((!\n3|mac_n1|Add0~29\) # (!\n3|mac_n1|r_data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_mult[4]~4_combout\,
	datab => \n3|mac_n1|r_data_out\(4),
	datad => VCC,
	cin => \n3|mac_n1|Add0~29\,
	combout => \n3|mac_n1|Add0~30_combout\,
	cout => \n3|mac_n1|Add0~31\);

-- Location: LCCOMB_X75_Y33_N0
\n3|mac_n1|result~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~36_combout\ = (\n3|mac_n1|Add0~2_combout\ & ((\n3|mac_n1|Add0~30_combout\) # (\n3|mac_n1|Add0~32_combout\))) # (!\n3|mac_n1|Add0~2_combout\ & (\n3|mac_n1|Add0~30_combout\ & \n3|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Add0~2_combout\,
	datac => \n3|mac_n1|Add0~30_combout\,
	datad => \n3|mac_n1|Add0~32_combout\,
	combout => \n3|mac_n1|result~36_combout\);

-- Location: FF_X75_Y33_N1
\n3|mac_n1|r_data_out[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~36_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-10]~q\);

-- Location: LCCOMB_X75_Y33_N20
\n3|mac_n1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~4_combout\ = ((\n3|mac_n1|r_data_out[-9]~q\ $ (\n3|mac_n1|r_mult[-9]~31_combout\ $ (!\n3|mac_n1|Add0~3\)))) # (GND)
-- \n3|mac_n1|Add0~5\ = CARRY((\n3|mac_n1|r_data_out[-9]~q\ & ((\n3|mac_n1|r_mult[-9]~31_combout\) # (!\n3|mac_n1|Add0~3\))) # (!\n3|mac_n1|r_data_out[-9]~q\ & (\n3|mac_n1|r_mult[-9]~31_combout\ & !\n3|mac_n1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-9]~q\,
	datab => \n3|mac_n1|r_mult[-9]~31_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~3\,
	combout => \n3|mac_n1|Add0~4_combout\,
	cout => \n3|mac_n1|Add0~5\);

-- Location: LCCOMB_X76_Y32_N22
\n3|mac_n1|result~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~35_combout\ = (\n3|mac_n1|Add0~4_combout\ & ((\n3|mac_n1|Add0~32_combout\) # (\n3|mac_n1|Add0~30_combout\))) # (!\n3|mac_n1|Add0~4_combout\ & (\n3|mac_n1|Add0~32_combout\ & \n3|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add0~4_combout\,
	datac => \n3|mac_n1|Add0~32_combout\,
	datad => \n3|mac_n1|Add0~30_combout\,
	combout => \n3|mac_n1|result~35_combout\);

-- Location: FF_X76_Y32_N23
\n3|mac_n1|r_data_out[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~35_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-9]~q\);

-- Location: LCCOMB_X75_Y33_N22
\n3|mac_n1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~6_combout\ = (\n3|mac_n1|r_mult[-8]~29_combout\ & ((\n3|mac_n1|r_data_out[-8]~q\ & (\n3|mac_n1|Add0~5\ & VCC)) # (!\n3|mac_n1|r_data_out[-8]~q\ & (!\n3|mac_n1|Add0~5\)))) # (!\n3|mac_n1|r_mult[-8]~29_combout\ & 
-- ((\n3|mac_n1|r_data_out[-8]~q\ & (!\n3|mac_n1|Add0~5\)) # (!\n3|mac_n1|r_data_out[-8]~q\ & ((\n3|mac_n1|Add0~5\) # (GND)))))
-- \n3|mac_n1|Add0~7\ = CARRY((\n3|mac_n1|r_mult[-8]~29_combout\ & (!\n3|mac_n1|r_data_out[-8]~q\ & !\n3|mac_n1|Add0~5\)) # (!\n3|mac_n1|r_mult[-8]~29_combout\ & ((!\n3|mac_n1|Add0~5\) # (!\n3|mac_n1|r_data_out[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_mult[-8]~29_combout\,
	datab => \n3|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~5\,
	combout => \n3|mac_n1|Add0~6_combout\,
	cout => \n3|mac_n1|Add0~7\);

-- Location: LCCOMB_X76_Y32_N24
\n3|mac_n1|result~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~34_combout\ = (\n3|mac_n1|Add0~6_combout\ & ((\n3|mac_n1|Add0~32_combout\) # (\n3|mac_n1|Add0~30_combout\))) # (!\n3|mac_n1|Add0~6_combout\ & (\n3|mac_n1|Add0~32_combout\ & \n3|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Add0~6_combout\,
	datac => \n3|mac_n1|Add0~32_combout\,
	datad => \n3|mac_n1|Add0~30_combout\,
	combout => \n3|mac_n1|result~34_combout\);

-- Location: FF_X76_Y32_N25
\n3|mac_n1|r_data_out[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~34_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-8]~q\);

-- Location: LCCOMB_X75_Y33_N24
\n3|mac_n1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~8_combout\ = ((\n3|mac_n1|r_data_out[-7]~q\ $ (\n3|mac_n1|r_mult[-7]~27_combout\ $ (!\n3|mac_n1|Add0~7\)))) # (GND)
-- \n3|mac_n1|Add0~9\ = CARRY((\n3|mac_n1|r_data_out[-7]~q\ & ((\n3|mac_n1|r_mult[-7]~27_combout\) # (!\n3|mac_n1|Add0~7\))) # (!\n3|mac_n1|r_data_out[-7]~q\ & (\n3|mac_n1|r_mult[-7]~27_combout\ & !\n3|mac_n1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-7]~q\,
	datab => \n3|mac_n1|r_mult[-7]~27_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~7\,
	combout => \n3|mac_n1|Add0~8_combout\,
	cout => \n3|mac_n1|Add0~9\);

-- Location: LCCOMB_X76_Y32_N18
\n3|mac_n1|result~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~33_combout\ = (\n3|mac_n1|Add0~8_combout\ & ((\n3|mac_n1|Add0~32_combout\) # (\n3|mac_n1|Add0~30_combout\))) # (!\n3|mac_n1|Add0~8_combout\ & (\n3|mac_n1|Add0~32_combout\ & \n3|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add0~8_combout\,
	datac => \n3|mac_n1|Add0~32_combout\,
	datad => \n3|mac_n1|Add0~30_combout\,
	combout => \n3|mac_n1|result~33_combout\);

-- Location: FF_X76_Y32_N19
\n3|mac_n1|r_data_out[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~33_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-7]~q\);

-- Location: LCCOMB_X75_Y33_N26
\n3|mac_n1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~10_combout\ = (\n3|mac_n1|r_data_out[-6]~q\ & ((\n3|mac_n1|r_mult[-6]~25_combout\ & (\n3|mac_n1|Add0~9\ & VCC)) # (!\n3|mac_n1|r_mult[-6]~25_combout\ & (!\n3|mac_n1|Add0~9\)))) # (!\n3|mac_n1|r_data_out[-6]~q\ & 
-- ((\n3|mac_n1|r_mult[-6]~25_combout\ & (!\n3|mac_n1|Add0~9\)) # (!\n3|mac_n1|r_mult[-6]~25_combout\ & ((\n3|mac_n1|Add0~9\) # (GND)))))
-- \n3|mac_n1|Add0~11\ = CARRY((\n3|mac_n1|r_data_out[-6]~q\ & (!\n3|mac_n1|r_mult[-6]~25_combout\ & !\n3|mac_n1|Add0~9\)) # (!\n3|mac_n1|r_data_out[-6]~q\ & ((!\n3|mac_n1|Add0~9\) # (!\n3|mac_n1|r_mult[-6]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-6]~q\,
	datab => \n3|mac_n1|r_mult[-6]~25_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~9\,
	combout => \n3|mac_n1|Add0~10_combout\,
	cout => \n3|mac_n1|Add0~11\);

-- Location: LCCOMB_X76_Y32_N28
\n3|mac_n1|result~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~32_combout\ = (\n3|mac_n1|Add0~10_combout\ & ((\n3|mac_n1|Add0~32_combout\) # (\n3|mac_n1|Add0~30_combout\))) # (!\n3|mac_n1|Add0~10_combout\ & (\n3|mac_n1|Add0~32_combout\ & \n3|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Add0~10_combout\,
	datac => \n3|mac_n1|Add0~32_combout\,
	datad => \n3|mac_n1|Add0~30_combout\,
	combout => \n3|mac_n1|result~32_combout\);

-- Location: FF_X76_Y32_N29
\n3|mac_n1|r_data_out[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~32_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-6]~q\);

-- Location: LCCOMB_X75_Y33_N28
\n3|mac_n1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~12_combout\ = ((\n3|mac_n1|r_data_out[-5]~q\ $ (\n3|mac_n1|r_mult[-5]~23_combout\ $ (!\n3|mac_n1|Add0~11\)))) # (GND)
-- \n3|mac_n1|Add0~13\ = CARRY((\n3|mac_n1|r_data_out[-5]~q\ & ((\n3|mac_n1|r_mult[-5]~23_combout\) # (!\n3|mac_n1|Add0~11\))) # (!\n3|mac_n1|r_data_out[-5]~q\ & (\n3|mac_n1|r_mult[-5]~23_combout\ & !\n3|mac_n1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-5]~q\,
	datab => \n3|mac_n1|r_mult[-5]~23_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~11\,
	combout => \n3|mac_n1|Add0~12_combout\,
	cout => \n3|mac_n1|Add0~13\);

-- Location: LCCOMB_X75_Y32_N30
\n3|mac_n1|result~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~31_combout\ = (\n3|mac_n1|Add0~12_combout\ & ((\n3|mac_n1|Add0~30_combout\) # (\n3|mac_n1|Add0~32_combout\))) # (!\n3|mac_n1|Add0~12_combout\ & (\n3|mac_n1|Add0~30_combout\ & \n3|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Add0~12_combout\,
	datac => \n3|mac_n1|Add0~30_combout\,
	datad => \n3|mac_n1|Add0~32_combout\,
	combout => \n3|mac_n1|result~31_combout\);

-- Location: FF_X75_Y32_N31
\n3|mac_n1|r_data_out[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~31_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-5]~q\);

-- Location: LCCOMB_X75_Y33_N30
\n3|mac_n1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~14_combout\ = (\n3|mac_n1|r_mult[-4]~21_combout\ & ((\n3|mac_n1|r_data_out[-4]~q\ & (\n3|mac_n1|Add0~13\ & VCC)) # (!\n3|mac_n1|r_data_out[-4]~q\ & (!\n3|mac_n1|Add0~13\)))) # (!\n3|mac_n1|r_mult[-4]~21_combout\ & 
-- ((\n3|mac_n1|r_data_out[-4]~q\ & (!\n3|mac_n1|Add0~13\)) # (!\n3|mac_n1|r_data_out[-4]~q\ & ((\n3|mac_n1|Add0~13\) # (GND)))))
-- \n3|mac_n1|Add0~15\ = CARRY((\n3|mac_n1|r_mult[-4]~21_combout\ & (!\n3|mac_n1|r_data_out[-4]~q\ & !\n3|mac_n1|Add0~13\)) # (!\n3|mac_n1|r_mult[-4]~21_combout\ & ((!\n3|mac_n1|Add0~13\) # (!\n3|mac_n1|r_data_out[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_mult[-4]~21_combout\,
	datab => \n3|mac_n1|r_data_out[-4]~q\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~13\,
	combout => \n3|mac_n1|Add0~14_combout\,
	cout => \n3|mac_n1|Add0~15\);

-- Location: LCCOMB_X76_Y32_N26
\n3|mac_n1|result~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~30_combout\ = (\n3|mac_n1|Add0~14_combout\ & ((\n3|mac_n1|Add0~32_combout\) # (\n3|mac_n1|Add0~30_combout\))) # (!\n3|mac_n1|Add0~14_combout\ & (\n3|mac_n1|Add0~32_combout\ & \n3|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add0~14_combout\,
	datac => \n3|mac_n1|Add0~32_combout\,
	datad => \n3|mac_n1|Add0~30_combout\,
	combout => \n3|mac_n1|result~30_combout\);

-- Location: FF_X76_Y32_N27
\n3|mac_n1|r_data_out[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~30_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-4]~q\);

-- Location: LCCOMB_X75_Y32_N0
\n3|mac_n1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~16_combout\ = ((\n3|mac_n1|r_data_out[-3]~q\ $ (\n3|mac_n1|r_mult[-3]~19_combout\ $ (!\n3|mac_n1|Add0~15\)))) # (GND)
-- \n3|mac_n1|Add0~17\ = CARRY((\n3|mac_n1|r_data_out[-3]~q\ & ((\n3|mac_n1|r_mult[-3]~19_combout\) # (!\n3|mac_n1|Add0~15\))) # (!\n3|mac_n1|r_data_out[-3]~q\ & (\n3|mac_n1|r_mult[-3]~19_combout\ & !\n3|mac_n1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-3]~q\,
	datab => \n3|mac_n1|r_mult[-3]~19_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~15\,
	combout => \n3|mac_n1|Add0~16_combout\,
	cout => \n3|mac_n1|Add0~17\);

-- Location: LCCOMB_X75_Y32_N24
\n3|mac_n1|result~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~29_combout\ = (\n3|mac_n1|Add0~16_combout\ & ((\n3|mac_n1|Add0~30_combout\) # (\n3|mac_n1|Add0~32_combout\))) # (!\n3|mac_n1|Add0~16_combout\ & (\n3|mac_n1|Add0~30_combout\ & \n3|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Add0~16_combout\,
	datac => \n3|mac_n1|Add0~30_combout\,
	datad => \n3|mac_n1|Add0~32_combout\,
	combout => \n3|mac_n1|result~29_combout\);

-- Location: FF_X75_Y32_N25
\n3|mac_n1|r_data_out[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~29_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-3]~q\);

-- Location: LCCOMB_X75_Y32_N2
\n3|mac_n1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~18_combout\ = (\n3|mac_n1|r_data_out[-2]~q\ & ((\n3|mac_n1|r_mult[-2]~17_combout\ & (\n3|mac_n1|Add0~17\ & VCC)) # (!\n3|mac_n1|r_mult[-2]~17_combout\ & (!\n3|mac_n1|Add0~17\)))) # (!\n3|mac_n1|r_data_out[-2]~q\ & 
-- ((\n3|mac_n1|r_mult[-2]~17_combout\ & (!\n3|mac_n1|Add0~17\)) # (!\n3|mac_n1|r_mult[-2]~17_combout\ & ((\n3|mac_n1|Add0~17\) # (GND)))))
-- \n3|mac_n1|Add0~19\ = CARRY((\n3|mac_n1|r_data_out[-2]~q\ & (!\n3|mac_n1|r_mult[-2]~17_combout\ & !\n3|mac_n1|Add0~17\)) # (!\n3|mac_n1|r_data_out[-2]~q\ & ((!\n3|mac_n1|Add0~17\) # (!\n3|mac_n1|r_mult[-2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-2]~q\,
	datab => \n3|mac_n1|r_mult[-2]~17_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~17\,
	combout => \n3|mac_n1|Add0~18_combout\,
	cout => \n3|mac_n1|Add0~19\);

-- Location: LCCOMB_X75_Y32_N22
\n3|mac_n1|result~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~28_combout\ = (\n3|mac_n1|Add0~18_combout\ & ((\n3|mac_n1|Add0~30_combout\) # (\n3|mac_n1|Add0~32_combout\))) # (!\n3|mac_n1|Add0~18_combout\ & (\n3|mac_n1|Add0~30_combout\ & \n3|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Add0~18_combout\,
	datac => \n3|mac_n1|Add0~30_combout\,
	datad => \n3|mac_n1|Add0~32_combout\,
	combout => \n3|mac_n1|result~28_combout\);

-- Location: FF_X75_Y32_N23
\n3|mac_n1|r_data_out[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~28_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-2]~q\);

-- Location: LCCOMB_X75_Y32_N4
\n3|mac_n1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~20_combout\ = ((\n3|mac_n1|r_mult[-1]~15_combout\ $ (\n3|mac_n1|r_data_out[-1]~q\ $ (!\n3|mac_n1|Add0~19\)))) # (GND)
-- \n3|mac_n1|Add0~21\ = CARRY((\n3|mac_n1|r_mult[-1]~15_combout\ & ((\n3|mac_n1|r_data_out[-1]~q\) # (!\n3|mac_n1|Add0~19\))) # (!\n3|mac_n1|r_mult[-1]~15_combout\ & (\n3|mac_n1|r_data_out[-1]~q\ & !\n3|mac_n1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_mult[-1]~15_combout\,
	datab => \n3|mac_n1|r_data_out[-1]~q\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~19\,
	combout => \n3|mac_n1|Add0~20_combout\,
	cout => \n3|mac_n1|Add0~21\);

-- Location: LCCOMB_X75_Y32_N28
\n3|mac_n1|result~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~27_combout\ = (\n3|mac_n1|Add0~20_combout\ & ((\n3|mac_n1|Add0~30_combout\) # (\n3|mac_n1|Add0~32_combout\))) # (!\n3|mac_n1|Add0~20_combout\ & (\n3|mac_n1|Add0~30_combout\ & \n3|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Add0~20_combout\,
	datac => \n3|mac_n1|Add0~30_combout\,
	datad => \n3|mac_n1|Add0~32_combout\,
	combout => \n3|mac_n1|result~27_combout\);

-- Location: FF_X75_Y32_N29
\n3|mac_n1|r_data_out[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~27_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-1]~q\);

-- Location: LCCOMB_X75_Y32_N6
\n3|mac_n1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~22_combout\ = (\n3|mac_n1|r_data_out\(0) & ((\n3|mac_n1|r_mult[0]~13_combout\ & (\n3|mac_n1|Add0~21\ & VCC)) # (!\n3|mac_n1|r_mult[0]~13_combout\ & (!\n3|mac_n1|Add0~21\)))) # (!\n3|mac_n1|r_data_out\(0) & 
-- ((\n3|mac_n1|r_mult[0]~13_combout\ & (!\n3|mac_n1|Add0~21\)) # (!\n3|mac_n1|r_mult[0]~13_combout\ & ((\n3|mac_n1|Add0~21\) # (GND)))))
-- \n3|mac_n1|Add0~23\ = CARRY((\n3|mac_n1|r_data_out\(0) & (!\n3|mac_n1|r_mult[0]~13_combout\ & !\n3|mac_n1|Add0~21\)) # (!\n3|mac_n1|r_data_out\(0) & ((!\n3|mac_n1|Add0~21\) # (!\n3|mac_n1|r_mult[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out\(0),
	datab => \n3|mac_n1|r_mult[0]~13_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~21\,
	combout => \n3|mac_n1|Add0~22_combout\,
	cout => \n3|mac_n1|Add0~23\);

-- Location: LCCOMB_X75_Y32_N26
\n3|mac_n1|result~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~26_combout\ = (\n3|mac_n1|Add0~22_combout\ & ((\n3|mac_n1|Add0~30_combout\) # (\n3|mac_n1|Add0~32_combout\))) # (!\n3|mac_n1|Add0~22_combout\ & (\n3|mac_n1|Add0~30_combout\ & \n3|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add0~22_combout\,
	datac => \n3|mac_n1|Add0~30_combout\,
	datad => \n3|mac_n1|Add0~32_combout\,
	combout => \n3|mac_n1|result~26_combout\);

-- Location: FF_X75_Y32_N27
\n3|mac_n1|r_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~26_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out\(0));

-- Location: LCCOMB_X75_Y32_N8
\n3|mac_n1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~24_combout\ = ((\n3|mac_n1|r_mult[1]~11_combout\ $ (\n3|mac_n1|r_data_out\(1) $ (!\n3|mac_n1|Add0~23\)))) # (GND)
-- \n3|mac_n1|Add0~25\ = CARRY((\n3|mac_n1|r_mult[1]~11_combout\ & ((\n3|mac_n1|r_data_out\(1)) # (!\n3|mac_n1|Add0~23\))) # (!\n3|mac_n1|r_mult[1]~11_combout\ & (\n3|mac_n1|r_data_out\(1) & !\n3|mac_n1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_mult[1]~11_combout\,
	datab => \n3|mac_n1|r_data_out\(1),
	datad => VCC,
	cin => \n3|mac_n1|Add0~23\,
	combout => \n3|mac_n1|Add0~24_combout\,
	cout => \n3|mac_n1|Add0~25\);

-- Location: LCCOMB_X75_Y32_N20
\n3|mac_n1|result~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~25_combout\ = (\n3|mac_n1|Add0~24_combout\ & ((\n3|mac_n1|Add0~30_combout\) # (\n3|mac_n1|Add0~32_combout\))) # (!\n3|mac_n1|Add0~24_combout\ & (\n3|mac_n1|Add0~30_combout\ & \n3|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|Add0~24_combout\,
	datac => \n3|mac_n1|Add0~30_combout\,
	datad => \n3|mac_n1|Add0~32_combout\,
	combout => \n3|mac_n1|result~25_combout\);

-- Location: FF_X75_Y32_N21
\n3|mac_n1|r_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~25_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out\(1));

-- Location: LCCOMB_X75_Y32_N10
\n3|mac_n1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~26_combout\ = (\n3|mac_n1|r_data_out\(2) & ((\n3|mac_n1|r_mult[2]~9_combout\ & (\n3|mac_n1|Add0~25\ & VCC)) # (!\n3|mac_n1|r_mult[2]~9_combout\ & (!\n3|mac_n1|Add0~25\)))) # (!\n3|mac_n1|r_data_out\(2) & ((\n3|mac_n1|r_mult[2]~9_combout\ & 
-- (!\n3|mac_n1|Add0~25\)) # (!\n3|mac_n1|r_mult[2]~9_combout\ & ((\n3|mac_n1|Add0~25\) # (GND)))))
-- \n3|mac_n1|Add0~27\ = CARRY((\n3|mac_n1|r_data_out\(2) & (!\n3|mac_n1|r_mult[2]~9_combout\ & !\n3|mac_n1|Add0~25\)) # (!\n3|mac_n1|r_data_out\(2) & ((!\n3|mac_n1|Add0~25\) # (!\n3|mac_n1|r_mult[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out\(2),
	datab => \n3|mac_n1|r_mult[2]~9_combout\,
	datad => VCC,
	cin => \n3|mac_n1|Add0~25\,
	combout => \n3|mac_n1|Add0~26_combout\,
	cout => \n3|mac_n1|Add0~27\);

-- Location: LCCOMB_X76_Y32_N12
\n3|mac_n1|result~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~24_combout\ = (\n3|mac_n1|Add0~26_combout\ & ((\n3|mac_n1|Add0~32_combout\) # (\n3|mac_n1|Add0~30_combout\))) # (!\n3|mac_n1|Add0~26_combout\ & (\n3|mac_n1|Add0~32_combout\ & \n3|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add0~26_combout\,
	datac => \n3|mac_n1|Add0~32_combout\,
	datad => \n3|mac_n1|Add0~30_combout\,
	combout => \n3|mac_n1|result~24_combout\);

-- Location: FF_X76_Y32_N13
\n3|mac_n1|r_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~24_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out\(2));

-- Location: LCCOMB_X75_Y32_N12
\n3|mac_n1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~28_combout\ = ((\n3|mac_n1|r_mult[3]~7_combout\ $ (\n3|mac_n1|r_data_out\(3) $ (!\n3|mac_n1|Add0~27\)))) # (GND)
-- \n3|mac_n1|Add0~29\ = CARRY((\n3|mac_n1|r_mult[3]~7_combout\ & ((\n3|mac_n1|r_data_out\(3)) # (!\n3|mac_n1|Add0~27\))) # (!\n3|mac_n1|r_mult[3]~7_combout\ & (\n3|mac_n1|r_data_out\(3) & !\n3|mac_n1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_mult[3]~7_combout\,
	datab => \n3|mac_n1|r_data_out\(3),
	datad => VCC,
	cin => \n3|mac_n1|Add0~27\,
	combout => \n3|mac_n1|Add0~28_combout\,
	cout => \n3|mac_n1|Add0~29\);

-- Location: LCCOMB_X75_Y32_N18
\n3|mac_n1|result~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~23_combout\ = (\n3|mac_n1|Add0~28_combout\ & ((\n3|mac_n1|Add0~30_combout\) # (\n3|mac_n1|Add0~32_combout\))) # (!\n3|mac_n1|Add0~28_combout\ & (\n3|mac_n1|Add0~30_combout\ & \n3|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add0~28_combout\,
	datac => \n3|mac_n1|Add0~30_combout\,
	datad => \n3|mac_n1|Add0~32_combout\,
	combout => \n3|mac_n1|result~23_combout\);

-- Location: FF_X75_Y32_N19
\n3|mac_n1|r_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~23_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out\(3));

-- Location: LCCOMB_X75_Y32_N16
\n3|mac_n1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|Add0~32_combout\ = \n3|mac_n1|r_data_out\(4) $ (\n3|mac_n1|Add0~31\ $ (\n3|mac_n1|r_mult[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out\(4),
	datad => \n3|mac_n1|r_mult[4]~4_combout\,
	cin => \n3|mac_n1|Add0~31\,
	combout => \n3|mac_n1|Add0~32_combout\);

-- Location: LCCOMB_X76_Y32_N0
\n3|mac_n1|result~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|mac_n1|result~22_combout\ = (\n3|mac_n1|Add0~0_combout\ & ((\n3|mac_n1|Add0~32_combout\) # (\n3|mac_n1|Add0~30_combout\))) # (!\n3|mac_n1|Add0~0_combout\ & (\n3|mac_n1|Add0~32_combout\ & \n3|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|Add0~0_combout\,
	datac => \n3|mac_n1|Add0~32_combout\,
	datad => \n3|mac_n1|Add0~30_combout\,
	combout => \n3|mac_n1|result~22_combout\);

-- Location: FF_X76_Y32_N1
\n3|mac_n1|r_data_out[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|mac_n1|result~22_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|mac_n1|r_data_out[-11]~q\);

-- Location: LCCOMB_X79_Y29_N16
\n3|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~0_combout\ = \n3|mac_n1|r_data_out[-11]~q\ $ (VCC)
-- \n3|Add1~1\ = CARRY(\n3|mac_n1|r_data_out[-11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out[-11]~q\,
	datad => VCC,
	combout => \n3|Add1~0_combout\,
	cout => \n3|Add1~1\);

-- Location: LCCOMB_X79_Y29_N18
\n3|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~2_combout\ = (\n3|mac_n1|r_data_out[-10]~q\ & (\n3|Add1~1\ & VCC)) # (!\n3|mac_n1|r_data_out[-10]~q\ & (!\n3|Add1~1\))
-- \n3|Add1~3\ = CARRY((!\n3|mac_n1|r_data_out[-10]~q\ & !\n3|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out[-10]~q\,
	datad => VCC,
	cin => \n3|Add1~1\,
	combout => \n3|Add1~2_combout\,
	cout => \n3|Add1~3\);

-- Location: LCCOMB_X79_Y29_N20
\n3|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~4_combout\ = (\n3|mac_n1|r_data_out[-9]~q\ & (\n3|Add1~3\ $ (GND))) # (!\n3|mac_n1|r_data_out[-9]~q\ & (!\n3|Add1~3\ & VCC))
-- \n3|Add1~5\ = CARRY((\n3|mac_n1|r_data_out[-9]~q\ & !\n3|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out[-9]~q\,
	datad => VCC,
	cin => \n3|Add1~3\,
	combout => \n3|Add1~4_combout\,
	cout => \n3|Add1~5\);

-- Location: LCCOMB_X79_Y29_N22
\n3|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~6_combout\ = (\n3|mac_n1|r_data_out[-8]~q\ & (\n3|Add1~5\ & VCC)) # (!\n3|mac_n1|r_data_out[-8]~q\ & (!\n3|Add1~5\))
-- \n3|Add1~7\ = CARRY((!\n3|mac_n1|r_data_out[-8]~q\ & !\n3|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	cin => \n3|Add1~5\,
	combout => \n3|Add1~6_combout\,
	cout => \n3|Add1~7\);

-- Location: LCCOMB_X79_Y29_N24
\n3|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~8_combout\ = (\n3|mac_n1|r_data_out[-7]~q\ & (\n3|Add1~7\ $ (GND))) # (!\n3|mac_n1|r_data_out[-7]~q\ & (!\n3|Add1~7\ & VCC))
-- \n3|Add1~9\ = CARRY((\n3|mac_n1|r_data_out[-7]~q\ & !\n3|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-7]~q\,
	datad => VCC,
	cin => \n3|Add1~7\,
	combout => \n3|Add1~8_combout\,
	cout => \n3|Add1~9\);

-- Location: LCCOMB_X79_Y29_N26
\n3|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~10_combout\ = (\n3|mac_n1|r_data_out[-6]~q\ & (!\n3|Add1~9\)) # (!\n3|mac_n1|r_data_out[-6]~q\ & ((\n3|Add1~9\) # (GND)))
-- \n3|Add1~11\ = CARRY((!\n3|Add1~9\) # (!\n3|mac_n1|r_data_out[-6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-6]~q\,
	datad => VCC,
	cin => \n3|Add1~9\,
	combout => \n3|Add1~10_combout\,
	cout => \n3|Add1~11\);

-- Location: LCCOMB_X79_Y29_N28
\n3|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~12_combout\ = (\n3|mac_n1|r_data_out[-5]~q\ & (\n3|Add1~11\ $ (GND))) # (!\n3|mac_n1|r_data_out[-5]~q\ & (!\n3|Add1~11\ & VCC))
-- \n3|Add1~13\ = CARRY((\n3|mac_n1|r_data_out[-5]~q\ & !\n3|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out[-5]~q\,
	datad => VCC,
	cin => \n3|Add1~11\,
	combout => \n3|Add1~12_combout\,
	cout => \n3|Add1~13\);

-- Location: LCCOMB_X79_Y29_N30
\n3|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~14_combout\ = (\n3|mac_n1|r_data_out[-4]~q\ & (\n3|Add1~13\ & VCC)) # (!\n3|mac_n1|r_data_out[-4]~q\ & (!\n3|Add1~13\))
-- \n3|Add1~15\ = CARRY((!\n3|mac_n1|r_data_out[-4]~q\ & !\n3|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-4]~q\,
	datad => VCC,
	cin => \n3|Add1~13\,
	combout => \n3|Add1~14_combout\,
	cout => \n3|Add1~15\);

-- Location: LCCOMB_X79_Y28_N0
\n3|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~16_combout\ = (\n3|mac_n1|r_data_out[-3]~q\ & (\n3|Add1~15\ $ (GND))) # (!\n3|mac_n1|r_data_out[-3]~q\ & (!\n3|Add1~15\ & VCC))
-- \n3|Add1~17\ = CARRY((\n3|mac_n1|r_data_out[-3]~q\ & !\n3|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out[-3]~q\,
	datad => VCC,
	cin => \n3|Add1~15\,
	combout => \n3|Add1~16_combout\,
	cout => \n3|Add1~17\);

-- Location: LCCOMB_X79_Y28_N2
\n3|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~18_combout\ = (\n3|mac_n1|r_data_out[-2]~q\ & (!\n3|Add1~17\)) # (!\n3|mac_n1|r_data_out[-2]~q\ & ((\n3|Add1~17\) # (GND)))
-- \n3|Add1~19\ = CARRY((!\n3|Add1~17\) # (!\n3|mac_n1|r_data_out[-2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-2]~q\,
	datad => VCC,
	cin => \n3|Add1~17\,
	combout => \n3|Add1~18_combout\,
	cout => \n3|Add1~19\);

-- Location: LCCOMB_X79_Y28_N4
\n3|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~20_combout\ = (\n3|mac_n1|r_data_out[-1]~q\ & (\n3|Add1~19\ $ (GND))) # (!\n3|mac_n1|r_data_out[-1]~q\ & (!\n3|Add1~19\ & VCC))
-- \n3|Add1~21\ = CARRY((\n3|mac_n1|r_data_out[-1]~q\ & !\n3|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out[-1]~q\,
	datad => VCC,
	cin => \n3|Add1~19\,
	combout => \n3|Add1~20_combout\,
	cout => \n3|Add1~21\);

-- Location: LCCOMB_X79_Y28_N6
\n3|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~22_combout\ = (\n3|mac_n1|r_data_out\(0) & (!\n3|Add1~21\)) # (!\n3|mac_n1|r_data_out\(0) & ((\n3|Add1~21\) # (GND)))
-- \n3|Add1~23\ = CARRY((!\n3|Add1~21\) # (!\n3|mac_n1|r_data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out\(0),
	datad => VCC,
	cin => \n3|Add1~21\,
	combout => \n3|Add1~22_combout\,
	cout => \n3|Add1~23\);

-- Location: LCCOMB_X79_Y28_N8
\n3|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~24_combout\ = (\n3|mac_n1|r_data_out\(1) & (\n3|Add1~23\ $ (GND))) # (!\n3|mac_n1|r_data_out\(1) & (!\n3|Add1~23\ & VCC))
-- \n3|Add1~25\ = CARRY((\n3|mac_n1|r_data_out\(1) & !\n3|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out\(1),
	datad => VCC,
	cin => \n3|Add1~23\,
	combout => \n3|Add1~24_combout\,
	cout => \n3|Add1~25\);

-- Location: LCCOMB_X79_Y28_N10
\n3|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~26_combout\ = (\n3|mac_n1|r_data_out\(2) & (!\n3|Add1~25\)) # (!\n3|mac_n1|r_data_out\(2) & ((\n3|Add1~25\) # (GND)))
-- \n3|Add1~27\ = CARRY((!\n3|Add1~25\) # (!\n3|mac_n1|r_data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n3|mac_n1|r_data_out\(2),
	datad => VCC,
	cin => \n3|Add1~25\,
	combout => \n3|Add1~26_combout\,
	cout => \n3|Add1~27\);

-- Location: LCCOMB_X79_Y28_N12
\n3|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~28_combout\ = (\n3|mac_n1|r_data_out\(3) & (\n3|Add1~27\ $ (GND))) # (!\n3|mac_n1|r_data_out\(3) & (!\n3|Add1~27\ & VCC))
-- \n3|Add1~29\ = CARRY((\n3|mac_n1|r_data_out\(3) & !\n3|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out\(3),
	datad => VCC,
	cin => \n3|Add1~27\,
	combout => \n3|Add1~28_combout\,
	cout => \n3|Add1~29\);

-- Location: LCCOMB_X79_Y28_N14
\n3|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~30_combout\ = (\n3|mac_n1|r_data_out\(4) & (!\n3|Add1~29\)) # (!\n3|mac_n1|r_data_out\(4) & ((\n3|Add1~29\) # (GND)))
-- \n3|Add1~31\ = CARRY((!\n3|Add1~29\) # (!\n3|mac_n1|r_data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out\(4),
	datad => VCC,
	cin => \n3|Add1~29\,
	combout => \n3|Add1~30_combout\,
	cout => \n3|Add1~31\);

-- Location: LCCOMB_X79_Y28_N16
\n3|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|Add1~32_combout\ = \n3|mac_n1|r_data_out\(4) $ (\n3|Add1~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n3|mac_n1|r_data_out\(4),
	cin => \n3|Add1~31\,
	combout => \n3|Add1~32_combout\);

-- Location: LCCOMB_X79_Y29_N4
\n3|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~0_combout\ = (\n3|Add1~0_combout\ & ((\n3|Add1~32_combout\) # (\n3|Add1~30_combout\))) # (!\n3|Add1~0_combout\ & (\n3|Add1~32_combout\ & \n3|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|Add1~0_combout\,
	datac => \n3|Add1~32_combout\,
	datad => \n3|Add1~30_combout\,
	combout => \n3|result~0_combout\);

-- Location: FF_X79_Y29_N5
\n3|r_bias[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(0));

-- Location: LCCOMB_X79_Y25_N24
\n3|r_relu_in[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|r_relu_in[0]~feeder_combout\ = \n3|r_bias\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n3|r_bias\(0),
	combout => \n3|r_relu_in[0]~feeder_combout\);

-- Location: FF_X79_Y25_N25
\n3|r_relu_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|r_relu_in[0]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(0));

-- Location: LCCOMB_X79_Y25_N16
\n3|r_bias[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|r_bias[15]~0_combout\ = !\n3|Add1~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n3|Add1~32_combout\,
	combout => \n3|r_bias[15]~0_combout\);

-- Location: FF_X79_Y25_N17
\n3|r_bias[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|r_bias[15]~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(15));

-- Location: FF_X80_Y25_N11
\n3|r_relu_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n3|r_bias\(15),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(15));

-- Location: LCCOMB_X80_Y25_N10
\n3|act_relu|r_out[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out[4]~0_combout\ = (!\n3|r_relu_in\(15) & \n0|r_relu_enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n3|r_relu_in\(15),
	datad => \n0|r_relu_enable~q\,
	combout => \n3|act_relu|r_out[4]~0_combout\);

-- Location: LCCOMB_X79_Y25_N28
\n3|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~2_combout\ = (\n3|Add1~30_combout\ & ((\n3|Add1~32_combout\) # (\n3|Add1~12_combout\))) # (!\n3|Add1~30_combout\ & (\n3|Add1~32_combout\ & \n3|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|Add1~30_combout\,
	datab => \n3|Add1~32_combout\,
	datad => \n3|Add1~12_combout\,
	combout => \n3|result~2_combout\);

-- Location: FF_X79_Y25_N29
\n3|r_bias[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~2_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(6));

-- Location: LCCOMB_X79_Y25_N8
\n3|r_relu_in[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|r_relu_in[6]~feeder_combout\ = \n3|r_bias\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n3|r_bias\(6),
	combout => \n3|r_relu_in[6]~feeder_combout\);

-- Location: FF_X79_Y25_N9
\n3|r_relu_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|r_relu_in[6]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(6));

-- Location: LCCOMB_X79_Y25_N30
\n3|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~1_combout\ = (\n3|Add1~30_combout\ & ((\n3|Add1~32_combout\) # (\n3|Add1~14_combout\))) # (!\n3|Add1~30_combout\ & (\n3|Add1~32_combout\ & \n3|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|Add1~30_combout\,
	datab => \n3|Add1~32_combout\,
	datac => \n3|Add1~14_combout\,
	combout => \n3|result~1_combout\);

-- Location: FF_X79_Y25_N31
\n3|r_bias[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~1_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(7));

-- Location: LCCOMB_X80_Y25_N8
\n3|r_relu_in[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|r_relu_in[7]~feeder_combout\ = \n3|r_bias\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n3|r_bias\(7),
	combout => \n3|r_relu_in[7]~feeder_combout\);

-- Location: FF_X80_Y25_N9
\n3|r_relu_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|r_relu_in[7]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(7));

-- Location: LCCOMB_X79_Y25_N4
\n3|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~3_combout\ = (\n3|Add1~30_combout\ & ((\n3|Add1~32_combout\) # (\n3|Add1~10_combout\))) # (!\n3|Add1~30_combout\ & (\n3|Add1~32_combout\ & \n3|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|Add1~30_combout\,
	datab => \n3|Add1~32_combout\,
	datad => \n3|Add1~10_combout\,
	combout => \n3|result~3_combout\);

-- Location: FF_X79_Y25_N5
\n3|r_bias[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~3_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(5));

-- Location: FF_X80_Y25_N3
\n3|r_relu_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n3|r_bias\(5),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(5));

-- Location: LCCOMB_X79_Y29_N14
\n3|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~4_combout\ = (\n3|Add1~8_combout\ & ((\n3|Add1~32_combout\) # (\n3|Add1~30_combout\))) # (!\n3|Add1~8_combout\ & (\n3|Add1~32_combout\ & \n3|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|Add1~8_combout\,
	datac => \n3|Add1~32_combout\,
	datad => \n3|Add1~30_combout\,
	combout => \n3|result~4_combout\);

-- Location: FF_X79_Y29_N15
\n3|r_bias[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~4_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(4));

-- Location: LCCOMB_X80_Y25_N20
\n3|r_relu_in[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|r_relu_in[4]~feeder_combout\ = \n3|r_bias\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n3|r_bias\(4),
	combout => \n3|r_relu_in[4]~feeder_combout\);

-- Location: FF_X80_Y25_N21
\n3|r_relu_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|r_relu_in[4]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(4));

-- Location: LCCOMB_X80_Y25_N2
\n3|act_relu|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|LessThan0~0_combout\ = (\n3|r_relu_in\(6)) # ((\n3|r_relu_in\(7)) # ((\n3|r_relu_in\(5)) # (\n3|r_relu_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|r_relu_in\(6),
	datab => \n3|r_relu_in\(7),
	datac => \n3|r_relu_in\(5),
	datad => \n3|r_relu_in\(4),
	combout => \n3|act_relu|LessThan0~0_combout\);

-- Location: LCCOMB_X79_Y29_N12
\n3|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~7_combout\ = (\n3|Add1~2_combout\ & ((\n3|Add1~32_combout\) # (\n3|Add1~30_combout\))) # (!\n3|Add1~2_combout\ & (\n3|Add1~32_combout\ & \n3|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|Add1~2_combout\,
	datac => \n3|Add1~32_combout\,
	datad => \n3|Add1~30_combout\,
	combout => \n3|result~7_combout\);

-- Location: FF_X79_Y29_N13
\n3|r_bias[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~7_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(1));

-- Location: FF_X79_Y25_N7
\n3|r_relu_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n3|r_bias\(1),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(1));

-- Location: LCCOMB_X79_Y25_N14
\n3|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~6_combout\ = (\n3|Add1~30_combout\ & ((\n3|Add1~32_combout\) # (\n3|Add1~4_combout\))) # (!\n3|Add1~30_combout\ & (\n3|Add1~32_combout\ & \n3|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|Add1~30_combout\,
	datab => \n3|Add1~32_combout\,
	datad => \n3|Add1~4_combout\,
	combout => \n3|result~6_combout\);

-- Location: FF_X79_Y25_N15
\n3|r_bias[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~6_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(2));

-- Location: FF_X79_Y25_N13
\n3|r_relu_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n3|r_bias\(2),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(2));

-- Location: LCCOMB_X79_Y25_N0
\n3|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~5_combout\ = (\n3|Add1~30_combout\ & ((\n3|Add1~32_combout\) # (\n3|Add1~6_combout\))) # (!\n3|Add1~30_combout\ & (\n3|Add1~32_combout\ & \n3|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|Add1~30_combout\,
	datab => \n3|Add1~32_combout\,
	datad => \n3|Add1~6_combout\,
	combout => \n3|result~5_combout\);

-- Location: FF_X79_Y25_N1
\n3|r_bias[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~5_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(3));

-- Location: LCCOMB_X79_Y25_N20
\n3|r_relu_in[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|r_relu_in[3]~feeder_combout\ = \n3|r_bias\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n3|r_bias\(3),
	combout => \n3|r_relu_in[3]~feeder_combout\);

-- Location: FF_X79_Y25_N21
\n3|r_relu_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|r_relu_in[3]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(3));

-- Location: LCCOMB_X79_Y25_N12
\n3|act_relu|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|LessThan0~1_combout\ = (\n3|r_relu_in\(1)) # ((\n3|r_relu_in\(0)) # ((\n3|r_relu_in\(2)) # (\n3|r_relu_in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|r_relu_in\(1),
	datab => \n3|r_relu_in\(0),
	datac => \n3|r_relu_in\(2),
	datad => \n3|r_relu_in\(3),
	combout => \n3|act_relu|LessThan0~1_combout\);

-- Location: LCCOMB_X79_Y28_N30
\n3|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~14_combout\ = (\n3|Add1~28_combout\ & ((\n3|Add1~30_combout\) # (\n3|Add1~32_combout\))) # (!\n3|Add1~28_combout\ & (\n3|Add1~30_combout\ & \n3|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|Add1~28_combout\,
	datac => \n3|Add1~30_combout\,
	datad => \n3|Add1~32_combout\,
	combout => \n3|result~14_combout\);

-- Location: FF_X79_Y28_N31
\n3|r_bias[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~14_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(14));

-- Location: LCCOMB_X79_Y25_N2
\n3|r_relu_in[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|r_relu_in[14]~feeder_combout\ = \n3|r_bias\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n3|r_bias\(14),
	combout => \n3|r_relu_in[14]~feeder_combout\);

-- Location: FF_X79_Y25_N3
\n3|r_relu_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|r_relu_in[14]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(14));

-- Location: LCCOMB_X79_Y25_N10
\n3|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~9_combout\ = (\n3|Add1~32_combout\ & ((\n3|Add1~18_combout\) # (\n3|Add1~30_combout\))) # (!\n3|Add1~32_combout\ & (\n3|Add1~18_combout\ & \n3|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|Add1~32_combout\,
	datac => \n3|Add1~18_combout\,
	datad => \n3|Add1~30_combout\,
	combout => \n3|result~9_combout\);

-- Location: FF_X79_Y25_N11
\n3|r_bias[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~9_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(9));

-- Location: LCCOMB_X80_Y25_N22
\n3|r_relu_in[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|r_relu_in[9]~feeder_combout\ = \n3|r_bias\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n3|r_bias\(9),
	combout => \n3|r_relu_in[9]~feeder_combout\);

-- Location: FF_X80_Y25_N23
\n3|r_relu_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|r_relu_in[9]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(9));

-- Location: LCCOMB_X79_Y28_N20
\n3|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~10_combout\ = (\n3|Add1~20_combout\ & ((\n3|Add1~30_combout\) # (\n3|Add1~32_combout\))) # (!\n3|Add1~20_combout\ & (\n3|Add1~30_combout\ & \n3|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|Add1~20_combout\,
	datac => \n3|Add1~30_combout\,
	datad => \n3|Add1~32_combout\,
	combout => \n3|result~10_combout\);

-- Location: FF_X79_Y28_N21
\n3|r_bias[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~10_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(10));

-- Location: FF_X79_Y25_N19
\n3|r_relu_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n3|r_bias\(10),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(10));

-- Location: LCCOMB_X79_Y28_N22
\n3|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~11_combout\ = (\n3|Add1~22_combout\ & ((\n3|Add1~30_combout\) # (\n3|Add1~32_combout\))) # (!\n3|Add1~22_combout\ & (\n3|Add1~30_combout\ & \n3|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|Add1~22_combout\,
	datac => \n3|Add1~30_combout\,
	datad => \n3|Add1~32_combout\,
	combout => \n3|result~11_combout\);

-- Location: FF_X79_Y28_N23
\n3|r_bias[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~11_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(11));

-- Location: FF_X80_Y25_N1
\n3|r_relu_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n3|r_bias\(11),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(11));

-- Location: LCCOMB_X79_Y28_N26
\n3|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~8_combout\ = (\n3|Add1~16_combout\ & ((\n3|Add1~30_combout\) # (\n3|Add1~32_combout\))) # (!\n3|Add1~16_combout\ & (\n3|Add1~30_combout\ & \n3|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|Add1~16_combout\,
	datac => \n3|Add1~30_combout\,
	datad => \n3|Add1~32_combout\,
	combout => \n3|result~8_combout\);

-- Location: FF_X79_Y28_N27
\n3|r_bias[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~8_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(8));

-- Location: FF_X79_Y25_N27
\n3|r_relu_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n3|r_bias\(8),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(8));

-- Location: LCCOMB_X80_Y25_N0
\n3|act_relu|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|LessThan0~2_combout\ = (\n3|r_relu_in\(9)) # ((\n3|r_relu_in\(10)) # ((\n3|r_relu_in\(11)) # (\n3|r_relu_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|r_relu_in\(9),
	datab => \n3|r_relu_in\(10),
	datac => \n3|r_relu_in\(11),
	datad => \n3|r_relu_in\(8),
	combout => \n3|act_relu|LessThan0~2_combout\);

-- Location: LCCOMB_X79_Y28_N24
\n3|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~13_combout\ = (\n3|Add1~26_combout\ & ((\n3|Add1~30_combout\) # (\n3|Add1~32_combout\))) # (!\n3|Add1~26_combout\ & (\n3|Add1~30_combout\ & \n3|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|Add1~26_combout\,
	datac => \n3|Add1~30_combout\,
	datad => \n3|Add1~32_combout\,
	combout => \n3|result~13_combout\);

-- Location: FF_X79_Y28_N25
\n3|r_bias[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~13_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(13));

-- Location: FF_X80_Y25_N5
\n3|r_relu_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n3|r_bias\(13),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(13));

-- Location: LCCOMB_X79_Y25_N22
\n3|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|result~12_combout\ = (\n3|Add1~30_combout\ & ((\n3|Add1~32_combout\) # (\n3|Add1~24_combout\))) # (!\n3|Add1~30_combout\ & (\n3|Add1~32_combout\ & \n3|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|Add1~30_combout\,
	datab => \n3|Add1~32_combout\,
	datad => \n3|Add1~24_combout\,
	combout => \n3|result~12_combout\);

-- Location: FF_X79_Y25_N23
\n3|r_bias[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|result~12_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_bias\(12));

-- Location: LCCOMB_X80_Y25_N6
\n3|r_relu_in[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|r_relu_in[12]~feeder_combout\ = \n3|r_bias\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n3|r_bias\(12),
	combout => \n3|r_relu_in[12]~feeder_combout\);

-- Location: FF_X80_Y25_N7
\n3|r_relu_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|r_relu_in[12]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|r_relu_in\(12));

-- Location: LCCOMB_X80_Y25_N4
\n3|act_relu|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|LessThan0~3_combout\ = (\n3|r_relu_in\(14)) # ((\n3|act_relu|LessThan0~2_combout\) # ((\n3|r_relu_in\(13)) # (\n3|r_relu_in\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|r_relu_in\(14),
	datab => \n3|act_relu|LessThan0~2_combout\,
	datac => \n3|r_relu_in\(13),
	datad => \n3|r_relu_in\(12),
	combout => \n3|act_relu|LessThan0~3_combout\);

-- Location: LCCOMB_X80_Y25_N26
\n3|act_relu|r_out[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out[4]~1_combout\ = (\n3|act_relu|r_out[4]~0_combout\ & ((\n3|act_relu|LessThan0~0_combout\) # ((\n3|act_relu|LessThan0~1_combout\) # (\n3|act_relu|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|act_relu|r_out[4]~0_combout\,
	datab => \n3|act_relu|LessThan0~0_combout\,
	datac => \n3|act_relu|LessThan0~1_combout\,
	datad => \n3|act_relu|LessThan0~3_combout\,
	combout => \n3|act_relu|r_out[4]~1_combout\);

-- Location: LCCOMB_X83_Y25_N0
\n3|act_relu|r_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~2_combout\ = (\n3|r_relu_in\(0) & \n3|act_relu|r_out[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n3|r_relu_in\(0),
	datad => \n3|act_relu|r_out[4]~1_combout\,
	combout => \n3|act_relu|r_out~2_combout\);

-- Location: FF_X83_Y25_N1
\n3|act_relu|r_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(0));

-- Location: LCCOMB_X83_Y25_N2
\n3|act_relu|r_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~3_combout\ = (\n3|r_relu_in\(1) & \n3|act_relu|r_out[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n3|r_relu_in\(1),
	datad => \n3|act_relu|r_out[4]~1_combout\,
	combout => \n3|act_relu|r_out~3_combout\);

-- Location: FF_X83_Y25_N3
\n3|act_relu|r_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(1));

-- Location: LCCOMB_X83_Y25_N24
\n3|act_relu|r_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~4_combout\ = (\n3|r_relu_in\(2) & \n3|act_relu|r_out[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n3|r_relu_in\(2),
	datad => \n3|act_relu|r_out[4]~1_combout\,
	combout => \n3|act_relu|r_out~4_combout\);

-- Location: FF_X83_Y25_N25
\n3|act_relu|r_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(2));

-- Location: LCCOMB_X83_Y25_N26
\n3|act_relu|r_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~5_combout\ = (\n3|r_relu_in\(3) & \n3|act_relu|r_out[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n3|r_relu_in\(3),
	datad => \n3|act_relu|r_out[4]~1_combout\,
	combout => \n3|act_relu|r_out~5_combout\);

-- Location: FF_X83_Y25_N27
\n3|act_relu|r_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(3));

-- Location: LCCOMB_X83_Y25_N12
\n3|act_relu|r_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~6_combout\ = (\n3|act_relu|r_out[4]~1_combout\ & \n3|r_relu_in\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|act_relu|r_out[4]~1_combout\,
	datad => \n3|r_relu_in\(4),
	combout => \n3|act_relu|r_out~6_combout\);

-- Location: FF_X83_Y25_N13
\n3|act_relu|r_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(4));

-- Location: LCCOMB_X83_Y25_N10
\n3|act_relu|r_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~7_combout\ = (\n3|r_relu_in\(5) & \n3|act_relu|r_out[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n3|r_relu_in\(5),
	datad => \n3|act_relu|r_out[4]~1_combout\,
	combout => \n3|act_relu|r_out~7_combout\);

-- Location: FF_X83_Y25_N11
\n3|act_relu|r_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(5));

-- Location: LCCOMB_X80_Y25_N16
\n3|act_relu|r_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~8_combout\ = (\n3|r_relu_in\(6) & \n3|act_relu|r_out[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|r_relu_in\(6),
	datac => \n3|act_relu|r_out[4]~1_combout\,
	combout => \n3|act_relu|r_out~8_combout\);

-- Location: FF_X80_Y25_N17
\n3|act_relu|r_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(6));

-- Location: LCCOMB_X80_Y25_N18
\n3|act_relu|r_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~9_combout\ = (\n3|act_relu|r_out[4]~1_combout\ & \n3|r_relu_in\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|act_relu|r_out[4]~1_combout\,
	datac => \n3|r_relu_in\(7),
	combout => \n3|act_relu|r_out~9_combout\);

-- Location: FF_X80_Y25_N19
\n3|act_relu|r_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(7));

-- Location: LCCOMB_X80_Y25_N12
\n3|act_relu|r_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~10_combout\ = (\n3|act_relu|r_out[4]~1_combout\ & \n3|r_relu_in\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n3|act_relu|r_out[4]~1_combout\,
	datad => \n3|r_relu_in\(8),
	combout => \n3|act_relu|r_out~10_combout\);

-- Location: FF_X80_Y25_N13
\n3|act_relu|r_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(8));

-- Location: LCCOMB_X80_Y25_N30
\n3|act_relu|r_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~11_combout\ = (\n3|act_relu|r_out[4]~1_combout\ & \n3|r_relu_in\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|act_relu|r_out[4]~1_combout\,
	datac => \n3|r_relu_in\(9),
	combout => \n3|act_relu|r_out~11_combout\);

-- Location: FF_X80_Y25_N31
\n3|act_relu|r_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(9));

-- Location: LCCOMB_X80_Y25_N28
\n3|act_relu|r_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~12_combout\ = (\n3|act_relu|r_out[4]~1_combout\ & \n3|r_relu_in\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n3|act_relu|r_out[4]~1_combout\,
	datad => \n3|r_relu_in\(10),
	combout => \n3|act_relu|r_out~12_combout\);

-- Location: FF_X80_Y25_N29
\n3|act_relu|r_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(10));

-- Location: LCCOMB_X83_Y25_N20
\n3|act_relu|r_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~13_combout\ = (\n3|act_relu|r_out[4]~1_combout\ & \n3|r_relu_in\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|act_relu|r_out[4]~1_combout\,
	datad => \n3|r_relu_in\(11),
	combout => \n3|act_relu|r_out~13_combout\);

-- Location: FF_X83_Y25_N21
\n3|act_relu|r_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(11));

-- Location: LCCOMB_X83_Y25_N22
\n3|act_relu|r_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~14_combout\ = (\n3|act_relu|r_out[4]~1_combout\ & \n3|r_relu_in\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n3|act_relu|r_out[4]~1_combout\,
	datad => \n3|r_relu_in\(12),
	combout => \n3|act_relu|r_out~14_combout\);

-- Location: FF_X83_Y25_N23
\n3|act_relu|r_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(12));

-- Location: LCCOMB_X80_Y25_N14
\n3|act_relu|r_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~15_combout\ = (\n3|act_relu|r_out[4]~1_combout\ & \n3|r_relu_in\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n3|act_relu|r_out[4]~1_combout\,
	datac => \n3|r_relu_in\(13),
	combout => \n3|act_relu|r_out~15_combout\);

-- Location: FF_X80_Y25_N15
\n3|act_relu|r_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(13));

-- Location: LCCOMB_X80_Y25_N24
\n3|act_relu|r_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n3|act_relu|r_out~16_combout\ = (\n3|act_relu|r_out[4]~1_combout\ & \n3|r_relu_in\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n3|act_relu|r_out[4]~1_combout\,
	datad => \n3|r_relu_in\(14),
	combout => \n3|act_relu|r_out~16_combout\);

-- Location: FF_X80_Y25_N25
\n3|act_relu|r_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n3|act_relu|r_out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n3|act_relu|r_out\(14));

-- Location: M9K_X78_Y34_N0
\n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DFF000FE3404000008A02000042BFC0000085000001554EC",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/layer_test.ram0_ram_l1_n4_b4694616.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "neuron_l1_n4:n4|ram_l1_n4:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_a871:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 50,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 5,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portaaddr => \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \n4|ram_n1|r_mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: DSPMULT_X71_Y34_N0
\n4|mac_n1|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n4|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y34_N2
\n4|mac_n1|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n4|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X70_Y34_N24
\n4|mac_n1|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~0_combout\ = (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & (((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\)) # (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\))) 
-- # (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\) # (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\,
	combout => \n4|mac_n1|result~0_combout\);

-- Location: LCCOMB_X70_Y34_N2
\n4|mac_n1|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~1_combout\ = (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & \n4|mac_n1|result~0_combout\))) # 
-- (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\n4|mac_n1|result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \n4|mac_n1|result~0_combout\,
	combout => \n4|mac_n1|result~1_combout\);

-- Location: LCCOMB_X70_Y32_N18
\n4|mac_n1|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~3_combout\ = (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\))) # (!\n4|mac_n1|result~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|result~1_combout\,
	datad => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	combout => \n4|mac_n1|result~3_combout\);

-- Location: LCCOMB_X70_Y32_N28
\n4|mac_n1|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~4_combout\ = (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))) # (!\n4|mac_n1|result~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~4_combout\);

-- Location: LCCOMB_X70_Y32_N30
\n4|mac_n1|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~5_combout\ = (\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\)) # (!\n4|mac_n1|result~1_combout\ & ((!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \n4|mac_n1|result~1_combout\,
	datad => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	combout => \n4|mac_n1|result~5_combout\);

-- Location: LCCOMB_X70_Y32_N20
\n4|mac_n1|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~6_combout\ = (\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\)) # (!\n4|mac_n1|result~1_combout\ & ((!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~6_combout\);

-- Location: LCCOMB_X70_Y34_N16
\n4|mac_n1|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~7_combout\ = (\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\)) # (!\n4|mac_n1|result~1_combout\ & ((!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~7_combout\);

-- Location: LCCOMB_X70_Y32_N22
\n4|mac_n1|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~8_combout\ = (\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\)) # (!\n4|mac_n1|result~1_combout\ & ((!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~8_combout\);

-- Location: LCCOMB_X70_Y34_N22
\n4|mac_n1|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~9_combout\ = (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\))) # (!\n4|mac_n1|result~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~9_combout\);

-- Location: LCCOMB_X70_Y33_N4
\n4|mac_n1|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~10_combout\ = (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\))) # (!\n4|mac_n1|result~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~10_combout\);

-- Location: LCCOMB_X70_Y33_N10
\n4|mac_n1|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~11_combout\ = (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\))) # (!\n4|mac_n1|result~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~11_combout\);

-- Location: LCCOMB_X70_Y33_N8
\n4|mac_n1|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~12_combout\ = (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\))) # (!\n4|mac_n1|result~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~12_combout\);

-- Location: LCCOMB_X70_Y33_N2
\n4|mac_n1|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~13_combout\ = (\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\)) # (!\n4|mac_n1|result~1_combout\ & ((!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~13_combout\);

-- Location: LCCOMB_X70_Y34_N20
\n4|mac_n1|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~14_combout\ = (\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\)) # (!\n4|mac_n1|result~1_combout\ & ((!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~14_combout\);

-- Location: LCCOMB_X70_Y33_N0
\n4|mac_n1|result~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~15_combout\ = (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))) # (!\n4|mac_n1|result~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~15_combout\);

-- Location: LCCOMB_X70_Y33_N14
\n4|mac_n1|result~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~16_combout\ = (\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\)) # (!\n4|mac_n1|result~1_combout\ & ((!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~16_combout\);

-- Location: LCCOMB_X70_Y34_N0
\n4|mac_n1|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~2_combout\ = (\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\)) # (!\n4|mac_n1|result~1_combout\ & ((!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n4|mac_n1|result~1_combout\,
	combout => \n4|mac_n1|result~2_combout\);

-- Location: LCCOMB_X70_Y33_N16
\n4|mac_n1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~0_combout\ = \n4|mac_n1|result~2_combout\ $ (VCC)
-- \n4|mac_n1|Add1~1\ = CARRY(\n4|mac_n1|result~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~2_combout\,
	datad => VCC,
	combout => \n4|mac_n1|Add1~0_combout\,
	cout => \n4|mac_n1|Add1~1\);

-- Location: LCCOMB_X70_Y33_N18
\n4|mac_n1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~2_combout\ = (\n4|mac_n1|result~16_combout\ & (!\n4|mac_n1|Add1~1\)) # (!\n4|mac_n1|result~16_combout\ & ((\n4|mac_n1|Add1~1\) # (GND)))
-- \n4|mac_n1|Add1~3\ = CARRY((!\n4|mac_n1|Add1~1\) # (!\n4|mac_n1|result~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~16_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~1\,
	combout => \n4|mac_n1|Add1~2_combout\,
	cout => \n4|mac_n1|Add1~3\);

-- Location: LCCOMB_X70_Y33_N20
\n4|mac_n1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~4_combout\ = (\n4|mac_n1|result~15_combout\ & (\n4|mac_n1|Add1~3\ $ (GND))) # (!\n4|mac_n1|result~15_combout\ & (!\n4|mac_n1|Add1~3\ & VCC))
-- \n4|mac_n1|Add1~5\ = CARRY((\n4|mac_n1|result~15_combout\ & !\n4|mac_n1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~15_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~3\,
	combout => \n4|mac_n1|Add1~4_combout\,
	cout => \n4|mac_n1|Add1~5\);

-- Location: LCCOMB_X70_Y33_N22
\n4|mac_n1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~6_combout\ = (\n4|mac_n1|result~14_combout\ & (!\n4|mac_n1|Add1~5\)) # (!\n4|mac_n1|result~14_combout\ & ((\n4|mac_n1|Add1~5\) # (GND)))
-- \n4|mac_n1|Add1~7\ = CARRY((!\n4|mac_n1|Add1~5\) # (!\n4|mac_n1|result~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|result~14_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~5\,
	combout => \n4|mac_n1|Add1~6_combout\,
	cout => \n4|mac_n1|Add1~7\);

-- Location: LCCOMB_X70_Y33_N24
\n4|mac_n1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~8_combout\ = (\n4|mac_n1|result~13_combout\ & (\n4|mac_n1|Add1~7\ $ (GND))) # (!\n4|mac_n1|result~13_combout\ & (!\n4|mac_n1|Add1~7\ & VCC))
-- \n4|mac_n1|Add1~9\ = CARRY((\n4|mac_n1|result~13_combout\ & !\n4|mac_n1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~13_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~7\,
	combout => \n4|mac_n1|Add1~8_combout\,
	cout => \n4|mac_n1|Add1~9\);

-- Location: LCCOMB_X70_Y33_N26
\n4|mac_n1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~10_combout\ = (\n4|mac_n1|result~12_combout\ & (!\n4|mac_n1|Add1~9\)) # (!\n4|mac_n1|result~12_combout\ & ((\n4|mac_n1|Add1~9\) # (GND)))
-- \n4|mac_n1|Add1~11\ = CARRY((!\n4|mac_n1|Add1~9\) # (!\n4|mac_n1|result~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~12_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~9\,
	combout => \n4|mac_n1|Add1~10_combout\,
	cout => \n4|mac_n1|Add1~11\);

-- Location: LCCOMB_X70_Y33_N28
\n4|mac_n1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~12_combout\ = (\n4|mac_n1|result~11_combout\ & (\n4|mac_n1|Add1~11\ $ (GND))) # (!\n4|mac_n1|result~11_combout\ & (!\n4|mac_n1|Add1~11\ & VCC))
-- \n4|mac_n1|Add1~13\ = CARRY((\n4|mac_n1|result~11_combout\ & !\n4|mac_n1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|result~11_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~11\,
	combout => \n4|mac_n1|Add1~12_combout\,
	cout => \n4|mac_n1|Add1~13\);

-- Location: LCCOMB_X70_Y33_N30
\n4|mac_n1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~14_combout\ = (\n4|mac_n1|result~10_combout\ & (!\n4|mac_n1|Add1~13\)) # (!\n4|mac_n1|result~10_combout\ & ((\n4|mac_n1|Add1~13\) # (GND)))
-- \n4|mac_n1|Add1~15\ = CARRY((!\n4|mac_n1|Add1~13\) # (!\n4|mac_n1|result~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~10_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~13\,
	combout => \n4|mac_n1|Add1~14_combout\,
	cout => \n4|mac_n1|Add1~15\);

-- Location: LCCOMB_X70_Y32_N0
\n4|mac_n1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~16_combout\ = (\n4|mac_n1|result~9_combout\ & (\n4|mac_n1|Add1~15\ $ (GND))) # (!\n4|mac_n1|result~9_combout\ & (!\n4|mac_n1|Add1~15\ & VCC))
-- \n4|mac_n1|Add1~17\ = CARRY((\n4|mac_n1|result~9_combout\ & !\n4|mac_n1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~9_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~15\,
	combout => \n4|mac_n1|Add1~16_combout\,
	cout => \n4|mac_n1|Add1~17\);

-- Location: LCCOMB_X70_Y32_N2
\n4|mac_n1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~18_combout\ = (\n4|mac_n1|result~8_combout\ & (!\n4|mac_n1|Add1~17\)) # (!\n4|mac_n1|result~8_combout\ & ((\n4|mac_n1|Add1~17\) # (GND)))
-- \n4|mac_n1|Add1~19\ = CARRY((!\n4|mac_n1|Add1~17\) # (!\n4|mac_n1|result~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|result~8_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~17\,
	combout => \n4|mac_n1|Add1~18_combout\,
	cout => \n4|mac_n1|Add1~19\);

-- Location: LCCOMB_X70_Y32_N4
\n4|mac_n1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~20_combout\ = (\n4|mac_n1|result~7_combout\ & (\n4|mac_n1|Add1~19\ $ (GND))) # (!\n4|mac_n1|result~7_combout\ & (!\n4|mac_n1|Add1~19\ & VCC))
-- \n4|mac_n1|Add1~21\ = CARRY((\n4|mac_n1|result~7_combout\ & !\n4|mac_n1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~7_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~19\,
	combout => \n4|mac_n1|Add1~20_combout\,
	cout => \n4|mac_n1|Add1~21\);

-- Location: LCCOMB_X70_Y32_N6
\n4|mac_n1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~22_combout\ = (\n4|mac_n1|result~6_combout\ & (!\n4|mac_n1|Add1~21\)) # (!\n4|mac_n1|result~6_combout\ & ((\n4|mac_n1|Add1~21\) # (GND)))
-- \n4|mac_n1|Add1~23\ = CARRY((!\n4|mac_n1|Add1~21\) # (!\n4|mac_n1|result~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~6_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~21\,
	combout => \n4|mac_n1|Add1~22_combout\,
	cout => \n4|mac_n1|Add1~23\);

-- Location: LCCOMB_X70_Y32_N8
\n4|mac_n1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~24_combout\ = (\n4|mac_n1|result~5_combout\ & (\n4|mac_n1|Add1~23\ $ (GND))) # (!\n4|mac_n1|result~5_combout\ & (!\n4|mac_n1|Add1~23\ & VCC))
-- \n4|mac_n1|Add1~25\ = CARRY((\n4|mac_n1|result~5_combout\ & !\n4|mac_n1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|result~5_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~23\,
	combout => \n4|mac_n1|Add1~24_combout\,
	cout => \n4|mac_n1|Add1~25\);

-- Location: LCCOMB_X70_Y32_N10
\n4|mac_n1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~26_combout\ = (\n4|mac_n1|result~4_combout\ & (!\n4|mac_n1|Add1~25\)) # (!\n4|mac_n1|result~4_combout\ & ((\n4|mac_n1|Add1~25\) # (GND)))
-- \n4|mac_n1|Add1~27\ = CARRY((!\n4|mac_n1|Add1~25\) # (!\n4|mac_n1|result~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~4_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~25\,
	combout => \n4|mac_n1|Add1~26_combout\,
	cout => \n4|mac_n1|Add1~27\);

-- Location: LCCOMB_X70_Y32_N12
\n4|mac_n1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~28_combout\ = (\n4|mac_n1|result~3_combout\ & (\n4|mac_n1|Add1~27\ $ (GND))) # (!\n4|mac_n1|result~3_combout\ & (!\n4|mac_n1|Add1~27\ & VCC))
-- \n4|mac_n1|Add1~29\ = CARRY((\n4|mac_n1|result~3_combout\ & !\n4|mac_n1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~3_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~27\,
	combout => \n4|mac_n1|Add1~28_combout\,
	cout => \n4|mac_n1|Add1~29\);

-- Location: LCCOMB_X70_Y32_N14
\n4|mac_n1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~30_combout\ = (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\n4|mac_n1|Add1~29\)) # (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\n4|mac_n1|Add1~29\) # (GND)))
-- \n4|mac_n1|Add1~31\ = CARRY((!\n4|mac_n1|Add1~29\) # (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \n4|mac_n1|Add1~29\,
	combout => \n4|mac_n1|Add1~30_combout\,
	cout => \n4|mac_n1|Add1~31\);

-- Location: LCCOMB_X70_Y34_N26
\n4|mac_n1|rounds~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|rounds~0_combout\ = (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\) # ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\) # ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\) # (\n4|mac_n1|Mult0|auto_generated|mac_out2~dataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datad => \n4|mac_n1|Mult0|auto_generated|mac_out2~dataout\,
	combout => \n4|mac_n1|rounds~0_combout\);

-- Location: LCCOMB_X70_Y34_N12
\n4|mac_n1|rounds~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|rounds~1_combout\ = (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\) # ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\) # ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\) # (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\,
	combout => \n4|mac_n1|rounds~1_combout\);

-- Location: LCCOMB_X70_Y34_N6
\n4|mac_n1|rounds~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|rounds~2_combout\ = (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\) # ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\) # ((\n4|mac_n1|rounds~0_combout\) # (\n4|mac_n1|rounds~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datac => \n4|mac_n1|rounds~0_combout\,
	datad => \n4|mac_n1|rounds~1_combout\,
	combout => \n4|mac_n1|rounds~2_combout\);

-- Location: LCCOMB_X70_Y34_N28
\n4|mac_n1|round_overflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|round_overflow~0_combout\ = (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\n4|mac_n1|result~2_combout\) # (\n4|mac_n1|rounds~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \n4|mac_n1|result~2_combout\,
	datad => \n4|mac_n1|rounds~2_combout\,
	combout => \n4|mac_n1|round_overflow~0_combout\);

-- Location: LCCOMB_X70_Y32_N16
\n4|mac_n1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add1~32_combout\ = \n4|mac_n1|Add1~31\ $ (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	cin => \n4|mac_n1|Add1~31\,
	combout => \n4|mac_n1|Add1~32_combout\);

-- Location: LCCOMB_X70_Y33_N6
\n4|mac_n1|result~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~18_combout\ = (\n4|mac_n1|Add1~10_combout\) # ((\n4|mac_n1|Add1~12_combout\) # ((\n4|mac_n1|Add1~6_combout\) # (\n4|mac_n1|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add1~10_combout\,
	datab => \n4|mac_n1|Add1~12_combout\,
	datac => \n4|mac_n1|Add1~6_combout\,
	datad => \n4|mac_n1|Add1~8_combout\,
	combout => \n4|mac_n1|result~18_combout\);

-- Location: LCCOMB_X70_Y32_N24
\n4|mac_n1|result~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~19_combout\ = (\n4|mac_n1|Add1~14_combout\) # ((\n4|mac_n1|Add1~16_combout\) # ((\n4|mac_n1|Add1~20_combout\) # (\n4|mac_n1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add1~14_combout\,
	datab => \n4|mac_n1|Add1~16_combout\,
	datac => \n4|mac_n1|Add1~20_combout\,
	datad => \n4|mac_n1|Add1~18_combout\,
	combout => \n4|mac_n1|result~19_combout\);

-- Location: LCCOMB_X70_Y33_N12
\n4|mac_n1|result~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~17_combout\ = (\n4|mac_n1|Add1~0_combout\) # ((\n4|mac_n1|Add1~2_combout\) # ((\n4|mac_n1|Add1~4_combout\) # (\n4|mac_n1|Add1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add1~0_combout\,
	datab => \n4|mac_n1|Add1~2_combout\,
	datac => \n4|mac_n1|Add1~4_combout\,
	datad => \n4|mac_n1|Add1~30_combout\,
	combout => \n4|mac_n1|result~17_combout\);

-- Location: LCCOMB_X70_Y32_N26
\n4|mac_n1|result~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~20_combout\ = (\n4|mac_n1|Add1~28_combout\) # ((\n4|mac_n1|Add1~24_combout\) # ((\n4|mac_n1|Add1~22_combout\) # (\n4|mac_n1|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add1~28_combout\,
	datab => \n4|mac_n1|Add1~24_combout\,
	datac => \n4|mac_n1|Add1~22_combout\,
	datad => \n4|mac_n1|Add1~26_combout\,
	combout => \n4|mac_n1|result~20_combout\);

-- Location: LCCOMB_X69_Y33_N12
\n4|mac_n1|result~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~21_combout\ = (\n4|mac_n1|result~18_combout\) # ((\n4|mac_n1|result~19_combout\) # ((\n4|mac_n1|result~17_combout\) # (\n4|mac_n1|result~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|result~18_combout\,
	datab => \n4|mac_n1|result~19_combout\,
	datac => \n4|mac_n1|result~17_combout\,
	datad => \n4|mac_n1|result~20_combout\,
	combout => \n4|mac_n1|result~21_combout\);

-- Location: LCCOMB_X69_Y33_N6
\n4|mac_n1|round_overflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|round_overflow~1_combout\ = (\n4|mac_n1|Add1~32_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ $ ((\n4|mac_n1|Add1~30_combout\)))) # (!\n4|mac_n1|Add1~32_combout\ & (\n4|mac_n1|result~21_combout\ & 
-- (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\n4|mac_n1|Add1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n4|mac_n1|Add1~30_combout\,
	datac => \n4|mac_n1|Add1~32_combout\,
	datad => \n4|mac_n1|result~21_combout\,
	combout => \n4|mac_n1|round_overflow~1_combout\);

-- Location: LCCOMB_X69_Y33_N16
\n4|mac_n1|r_mult[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[3]~3_combout\ = (\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|round_overflow~0_combout\ & !\n4|mac_n1|round_overflow~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~1_combout\,
	datac => \n4|mac_n1|round_overflow~0_combout\,
	datad => \n4|mac_n1|round_overflow~1_combout\,
	combout => \n4|mac_n1|r_mult[3]~3_combout\);

-- Location: LCCOMB_X69_Y33_N2
\n4|mac_n1|r_mult[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[4]~4_combout\ = (\n4|mac_n1|r_mult[3]~3_combout\ & (\n4|mac_n1|Add1~30_combout\)) # (!\n4|mac_n1|r_mult[3]~3_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add1~30_combout\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n4|mac_n1|r_mult[3]~3_combout\,
	combout => \n4|mac_n1|r_mult[4]~4_combout\);

-- Location: LCCOMB_X69_Y33_N0
\n4|mac_n1|r_mult[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[3]~1_combout\ = (\n4|mac_n1|result~1_combout\ & ((!\n4|mac_n1|round_overflow~1_combout\) # (!\n4|mac_n1|round_overflow~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|result~1_combout\,
	datac => \n4|mac_n1|round_overflow~0_combout\,
	datad => \n4|mac_n1|round_overflow~1_combout\,
	combout => \n4|mac_n1|r_mult[3]~1_combout\);

-- Location: LCCOMB_X70_Y34_N18
\n4|mac_n1|r_mult[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[4]~5_combout\ = (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|result~2_combout\) # (\n4|mac_n1|rounds~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \n4|mac_n1|result~2_combout\,
	datac => \n4|mac_n1|result~1_combout\,
	datad => \n4|mac_n1|rounds~2_combout\,
	combout => \n4|mac_n1|r_mult[4]~5_combout\);

-- Location: LCCOMB_X70_Y34_N8
\n4|mac_n1|r_mult[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[3]~6_combout\ = (\n4|mac_n1|r_mult[4]~5_combout\ & ((\n4|mac_n1|Add1~28_combout\))) # (!\n4|mac_n1|r_mult[4]~5_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[4]~5_combout\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => \n4|mac_n1|Add1~28_combout\,
	combout => \n4|mac_n1|r_mult[3]~6_combout\);

-- Location: LCCOMB_X69_Y33_N4
\n4|mac_n1|r_mult[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[3]~7_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[3]~6_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[3]~1_combout\,
	datad => \n4|mac_n1|r_mult[3]~6_combout\,
	combout => \n4|mac_n1|r_mult[3]~7_combout\);

-- Location: LCCOMB_X69_Y33_N26
\n4|mac_n1|r_mult[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[2]~8_combout\ = (\n4|mac_n1|r_mult[4]~5_combout\ & ((\n4|mac_n1|Add1~26_combout\))) # (!\n4|mac_n1|r_mult[4]~5_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_mult[4]~5_combout\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => \n4|mac_n1|Add1~26_combout\,
	combout => \n4|mac_n1|r_mult[2]~8_combout\);

-- Location: LCCOMB_X69_Y33_N20
\n4|mac_n1|r_mult[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[2]~9_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[2]~8_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[2]~8_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[2]~9_combout\);

-- Location: LCCOMB_X69_Y33_N14
\n4|mac_n1|r_mult[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[1]~10_combout\ = (\n4|mac_n1|r_mult[4]~5_combout\ & ((\n4|mac_n1|Add1~24_combout\))) # (!\n4|mac_n1|r_mult[4]~5_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_mult[4]~5_combout\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \n4|mac_n1|Add1~24_combout\,
	combout => \n4|mac_n1|r_mult[1]~10_combout\);

-- Location: LCCOMB_X69_Y33_N28
\n4|mac_n1|r_mult[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[1]~11_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[1]~10_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[1]~10_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[1]~11_combout\);

-- Location: LCCOMB_X67_Y33_N10
\n4|mac_n1|r_mult[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[0]~12_combout\ = (\n4|mac_n1|r_mult[4]~5_combout\ & ((\n4|mac_n1|Add1~22_combout\))) # (!\n4|mac_n1|r_mult[4]~5_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datac => \n4|mac_n1|Add1~22_combout\,
	datad => \n4|mac_n1|r_mult[4]~5_combout\,
	combout => \n4|mac_n1|r_mult[0]~12_combout\);

-- Location: LCCOMB_X67_Y33_N8
\n4|mac_n1|r_mult[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[0]~13_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & (\n4|mac_n1|r_mult[0]~12_combout\)) # (!\n4|mac_n1|r_mult[3]~1_combout\ & ((!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[0]~12_combout\,
	datac => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[0]~13_combout\);

-- Location: LCCOMB_X70_Y34_N30
\n4|mac_n1|r_mult[-1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-1]~14_combout\ = (\n4|mac_n1|r_mult[4]~5_combout\ & ((\n4|mac_n1|Add1~20_combout\))) # (!\n4|mac_n1|r_mult[4]~5_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datac => \n4|mac_n1|r_mult[4]~5_combout\,
	datad => \n4|mac_n1|Add1~20_combout\,
	combout => \n4|mac_n1|r_mult[-1]~14_combout\);

-- Location: LCCOMB_X69_Y33_N30
\n4|mac_n1|r_mult[-1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-1]~15_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-1]~14_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-1]~14_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-1]~15_combout\);

-- Location: LCCOMB_X70_Y34_N4
\n4|mac_n1|r_mult[-2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-2]~16_combout\ = (\n4|mac_n1|r_mult[4]~5_combout\ & ((\n4|mac_n1|Add1~18_combout\))) # (!\n4|mac_n1|r_mult[4]~5_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datac => \n4|mac_n1|Add1~18_combout\,
	datad => \n4|mac_n1|r_mult[4]~5_combout\,
	combout => \n4|mac_n1|r_mult[-2]~16_combout\);

-- Location: LCCOMB_X69_Y33_N8
\n4|mac_n1|r_mult[-2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-2]~17_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-2]~16_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-2]~16_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-2]~17_combout\);

-- Location: LCCOMB_X67_Y33_N14
\n4|mac_n1|r_mult[-3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-3]~18_combout\ = (\n4|mac_n1|r_mult[4]~5_combout\ & ((\n4|mac_n1|Add1~16_combout\))) # (!\n4|mac_n1|r_mult[4]~5_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datac => \n4|mac_n1|Add1~16_combout\,
	datad => \n4|mac_n1|r_mult[4]~5_combout\,
	combout => \n4|mac_n1|r_mult[-3]~18_combout\);

-- Location: LCCOMB_X67_Y33_N12
\n4|mac_n1|r_mult[-3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-3]~19_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-3]~18_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-3]~18_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-3]~19_combout\);

-- Location: LCCOMB_X72_Y33_N12
\n4|mac_n1|r_mult[-4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-4]~20_combout\ = (\n4|mac_n1|r_mult[4]~5_combout\ & ((\n4|mac_n1|Add1~14_combout\))) # (!\n4|mac_n1|r_mult[4]~5_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datac => \n4|mac_n1|r_mult[4]~5_combout\,
	datad => \n4|mac_n1|Add1~14_combout\,
	combout => \n4|mac_n1|r_mult[-4]~20_combout\);

-- Location: LCCOMB_X69_Y33_N18
\n4|mac_n1|r_mult[-4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-4]~21_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-4]~20_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-4]~20_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-4]~21_combout\);

-- Location: LCCOMB_X69_Y34_N8
\n4|mac_n1|r_mult[-5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-5]~22_combout\ = (\n4|mac_n1|r_mult[4]~5_combout\ & ((\n4|mac_n1|Add1~12_combout\))) # (!\n4|mac_n1|r_mult[4]~5_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datac => \n4|mac_n1|Add1~12_combout\,
	datad => \n4|mac_n1|r_mult[4]~5_combout\,
	combout => \n4|mac_n1|r_mult[-5]~22_combout\);

-- Location: LCCOMB_X69_Y34_N2
\n4|mac_n1|r_mult[-5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-5]~23_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-5]~22_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-5]~22_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-5]~23_combout\);

-- Location: LCCOMB_X72_Y33_N10
\n4|mac_n1|r_mult[-6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-6]~24_combout\ = (\n4|mac_n1|r_mult[4]~5_combout\ & ((\n4|mac_n1|Add1~10_combout\))) # (!\n4|mac_n1|r_mult[4]~5_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datac => \n4|mac_n1|r_mult[4]~5_combout\,
	datad => \n4|mac_n1|Add1~10_combout\,
	combout => \n4|mac_n1|r_mult[-6]~24_combout\);

-- Location: LCCOMB_X69_Y33_N24
\n4|mac_n1|r_mult[-6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-6]~25_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-6]~24_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-6]~24_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-6]~25_combout\);

-- Location: LCCOMB_X69_Y34_N4
\n4|mac_n1|r_mult[-7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-7]~26_combout\ = (\n4|mac_n1|round_overflow~0_combout\ & ((\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Add1~8_combout\)) # (!\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))))) # 
-- (!\n4|mac_n1|round_overflow~0_combout\ & (((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|round_overflow~0_combout\,
	datab => \n4|mac_n1|result~1_combout\,
	datac => \n4|mac_n1|Add1~8_combout\,
	datad => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	combout => \n4|mac_n1|r_mult[-7]~26_combout\);

-- Location: LCCOMB_X69_Y34_N18
\n4|mac_n1|r_mult[-7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-7]~27_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-7]~26_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-7]~26_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-7]~27_combout\);

-- Location: LCCOMB_X69_Y34_N20
\n4|mac_n1|r_mult[-8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-8]~28_combout\ = (\n4|mac_n1|round_overflow~0_combout\ & ((\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Add1~6_combout\)) # (!\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))))) # 
-- (!\n4|mac_n1|round_overflow~0_combout\ & (((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|round_overflow~0_combout\,
	datab => \n4|mac_n1|result~1_combout\,
	datac => \n4|mac_n1|Add1~6_combout\,
	datad => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	combout => \n4|mac_n1|r_mult[-8]~28_combout\);

-- Location: LCCOMB_X69_Y34_N6
\n4|mac_n1|r_mult[-8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-8]~29_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-8]~28_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-8]~28_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-8]~29_combout\);

-- Location: LCCOMB_X70_Y34_N10
\n4|mac_n1|r_mult[-9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-9]~30_combout\ = (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|round_overflow~0_combout\ & (\n4|mac_n1|Add1~4_combout\)) # (!\n4|mac_n1|round_overflow~0_combout\ & ((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))))) # 
-- (!\n4|mac_n1|result~1_combout\ & (((\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|result~1_combout\,
	datab => \n4|mac_n1|round_overflow~0_combout\,
	datac => \n4|mac_n1|Add1~4_combout\,
	datad => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	combout => \n4|mac_n1|r_mult[-9]~30_combout\);

-- Location: LCCOMB_X69_Y33_N22
\n4|mac_n1|r_mult[-9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-9]~31_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-9]~30_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-9]~30_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-9]~31_combout\);

-- Location: LCCOMB_X69_Y34_N0
\n4|mac_n1|r_mult[-10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-10]~32_combout\ = (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|round_overflow~0_combout\ & ((\n4|mac_n1|Add1~2_combout\))) # (!\n4|mac_n1|round_overflow~0_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\)))) # 
-- (!\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \n4|mac_n1|result~1_combout\,
	datac => \n4|mac_n1|round_overflow~0_combout\,
	datad => \n4|mac_n1|Add1~2_combout\,
	combout => \n4|mac_n1|r_mult[-10]~32_combout\);

-- Location: LCCOMB_X68_Y34_N6
\n4|mac_n1|r_mult[-10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-10]~33_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-10]~32_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-10]~32_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-10]~33_combout\);

-- Location: LCCOMB_X70_Y34_N14
\n4|mac_n1|r_mult[-11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-11]~0_combout\ = (\n4|mac_n1|result~1_combout\ & ((\n4|mac_n1|round_overflow~0_combout\ & ((\n4|mac_n1|Add1~0_combout\))) # (!\n4|mac_n1|round_overflow~0_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\)))) # 
-- (!\n4|mac_n1|result~1_combout\ & (\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|result~1_combout\,
	datab => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datac => \n4|mac_n1|round_overflow~0_combout\,
	datad => \n4|mac_n1|Add1~0_combout\,
	combout => \n4|mac_n1|r_mult[-11]~0_combout\);

-- Location: LCCOMB_X69_Y33_N10
\n4|mac_n1|r_mult[-11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_mult[-11]~2_combout\ = (\n4|mac_n1|r_mult[3]~1_combout\ & ((\n4|mac_n1|r_mult[-11]~0_combout\))) # (!\n4|mac_n1|r_mult[3]~1_combout\ & (!\n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n4|mac_n1|r_mult[-11]~0_combout\,
	datad => \n4|mac_n1|r_mult[3]~1_combout\,
	combout => \n4|mac_n1|r_mult[-11]~2_combout\);

-- Location: LCCOMB_X68_Y34_N16
\n4|mac_n1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~0_combout\ = (\n4|mac_n1|r_data_out[-11]~q\ & (\n4|mac_n1|r_mult[-11]~2_combout\ $ (VCC))) # (!\n4|mac_n1|r_data_out[-11]~q\ & (\n4|mac_n1|r_mult[-11]~2_combout\ & VCC))
-- \n4|mac_n1|Add0~1\ = CARRY((\n4|mac_n1|r_data_out[-11]~q\ & \n4|mac_n1|r_mult[-11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out[-11]~q\,
	datab => \n4|mac_n1|r_mult[-11]~2_combout\,
	datad => VCC,
	combout => \n4|mac_n1|Add0~0_combout\,
	cout => \n4|mac_n1|Add0~1\);

-- Location: LCCOMB_X68_Y33_N14
\n4|mac_n1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~30_combout\ = (\n4|mac_n1|r_mult[4]~4_combout\ & ((\n4|mac_n1|r_data_out\(4) & (\n4|mac_n1|Add0~29\ & VCC)) # (!\n4|mac_n1|r_data_out\(4) & (!\n4|mac_n1|Add0~29\)))) # (!\n4|mac_n1|r_mult[4]~4_combout\ & ((\n4|mac_n1|r_data_out\(4) & 
-- (!\n4|mac_n1|Add0~29\)) # (!\n4|mac_n1|r_data_out\(4) & ((\n4|mac_n1|Add0~29\) # (GND)))))
-- \n4|mac_n1|Add0~31\ = CARRY((\n4|mac_n1|r_mult[4]~4_combout\ & (!\n4|mac_n1|r_data_out\(4) & !\n4|mac_n1|Add0~29\)) # (!\n4|mac_n1|r_mult[4]~4_combout\ & ((!\n4|mac_n1|Add0~29\) # (!\n4|mac_n1|r_data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[4]~4_combout\,
	datab => \n4|mac_n1|r_data_out\(4),
	datad => VCC,
	cin => \n4|mac_n1|Add0~29\,
	combout => \n4|mac_n1|Add0~30_combout\,
	cout => \n4|mac_n1|Add0~31\);

-- Location: LCCOMB_X67_Y34_N16
\n4|mac_n1|result~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~22_combout\ = (\n4|mac_n1|Add0~0_combout\ & ((\n4|mac_n1|Add0~30_combout\) # (\n4|mac_n1|Add0~32_combout\))) # (!\n4|mac_n1|Add0~0_combout\ & (\n4|mac_n1|Add0~30_combout\ & \n4|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Add0~0_combout\,
	datac => \n4|mac_n1|Add0~30_combout\,
	datad => \n4|mac_n1|Add0~32_combout\,
	combout => \n4|mac_n1|result~22_combout\);

-- Location: FF_X67_Y34_N17
\n4|mac_n1|r_data_out[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~22_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-11]~q\);

-- Location: LCCOMB_X68_Y34_N18
\n4|mac_n1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~2_combout\ = (\n4|mac_n1|r_mult[-10]~33_combout\ & ((\n4|mac_n1|r_data_out[-10]~q\ & (\n4|mac_n1|Add0~1\ & VCC)) # (!\n4|mac_n1|r_data_out[-10]~q\ & (!\n4|mac_n1|Add0~1\)))) # (!\n4|mac_n1|r_mult[-10]~33_combout\ & 
-- ((\n4|mac_n1|r_data_out[-10]~q\ & (!\n4|mac_n1|Add0~1\)) # (!\n4|mac_n1|r_data_out[-10]~q\ & ((\n4|mac_n1|Add0~1\) # (GND)))))
-- \n4|mac_n1|Add0~3\ = CARRY((\n4|mac_n1|r_mult[-10]~33_combout\ & (!\n4|mac_n1|r_data_out[-10]~q\ & !\n4|mac_n1|Add0~1\)) # (!\n4|mac_n1|r_mult[-10]~33_combout\ & ((!\n4|mac_n1|Add0~1\) # (!\n4|mac_n1|r_data_out[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[-10]~33_combout\,
	datab => \n4|mac_n1|r_data_out[-10]~q\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~1\,
	combout => \n4|mac_n1|Add0~2_combout\,
	cout => \n4|mac_n1|Add0~3\);

-- Location: LCCOMB_X68_Y34_N12
\n4|mac_n1|result~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~36_combout\ = (\n4|mac_n1|Add0~2_combout\ & ((\n4|mac_n1|Add0~32_combout\) # (\n4|mac_n1|Add0~30_combout\))) # (!\n4|mac_n1|Add0~2_combout\ & (\n4|mac_n1|Add0~32_combout\ & \n4|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Add0~2_combout\,
	datac => \n4|mac_n1|Add0~32_combout\,
	datad => \n4|mac_n1|Add0~30_combout\,
	combout => \n4|mac_n1|result~36_combout\);

-- Location: FF_X68_Y34_N13
\n4|mac_n1|r_data_out[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~36_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-10]~q\);

-- Location: LCCOMB_X68_Y34_N20
\n4|mac_n1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~4_combout\ = ((\n4|mac_n1|r_data_out[-9]~q\ $ (\n4|mac_n1|r_mult[-9]~31_combout\ $ (!\n4|mac_n1|Add0~3\)))) # (GND)
-- \n4|mac_n1|Add0~5\ = CARRY((\n4|mac_n1|r_data_out[-9]~q\ & ((\n4|mac_n1|r_mult[-9]~31_combout\) # (!\n4|mac_n1|Add0~3\))) # (!\n4|mac_n1|r_data_out[-9]~q\ & (\n4|mac_n1|r_mult[-9]~31_combout\ & !\n4|mac_n1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out[-9]~q\,
	datab => \n4|mac_n1|r_mult[-9]~31_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~3\,
	combout => \n4|mac_n1|Add0~4_combout\,
	cout => \n4|mac_n1|Add0~5\);

-- Location: LCCOMB_X68_Y34_N14
\n4|mac_n1|result~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~35_combout\ = (\n4|mac_n1|Add0~4_combout\ & ((\n4|mac_n1|Add0~32_combout\) # (\n4|mac_n1|Add0~30_combout\))) # (!\n4|mac_n1|Add0~4_combout\ & (\n4|mac_n1|Add0~32_combout\ & \n4|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Add0~4_combout\,
	datac => \n4|mac_n1|Add0~32_combout\,
	datad => \n4|mac_n1|Add0~30_combout\,
	combout => \n4|mac_n1|result~35_combout\);

-- Location: FF_X68_Y34_N15
\n4|mac_n1|r_data_out[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~35_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-9]~q\);

-- Location: LCCOMB_X68_Y34_N22
\n4|mac_n1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~6_combout\ = (\n4|mac_n1|r_mult[-8]~29_combout\ & ((\n4|mac_n1|r_data_out[-8]~q\ & (\n4|mac_n1|Add0~5\ & VCC)) # (!\n4|mac_n1|r_data_out[-8]~q\ & (!\n4|mac_n1|Add0~5\)))) # (!\n4|mac_n1|r_mult[-8]~29_combout\ & 
-- ((\n4|mac_n1|r_data_out[-8]~q\ & (!\n4|mac_n1|Add0~5\)) # (!\n4|mac_n1|r_data_out[-8]~q\ & ((\n4|mac_n1|Add0~5\) # (GND)))))
-- \n4|mac_n1|Add0~7\ = CARRY((\n4|mac_n1|r_mult[-8]~29_combout\ & (!\n4|mac_n1|r_data_out[-8]~q\ & !\n4|mac_n1|Add0~5\)) # (!\n4|mac_n1|r_mult[-8]~29_combout\ & ((!\n4|mac_n1|Add0~5\) # (!\n4|mac_n1|r_data_out[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[-8]~29_combout\,
	datab => \n4|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~5\,
	combout => \n4|mac_n1|Add0~6_combout\,
	cout => \n4|mac_n1|Add0~7\);

-- Location: LCCOMB_X68_Y34_N8
\n4|mac_n1|result~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~34_combout\ = (\n4|mac_n1|Add0~6_combout\ & ((\n4|mac_n1|Add0~32_combout\) # (\n4|mac_n1|Add0~30_combout\))) # (!\n4|mac_n1|Add0~6_combout\ & (\n4|mac_n1|Add0~32_combout\ & \n4|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add0~6_combout\,
	datac => \n4|mac_n1|Add0~32_combout\,
	datad => \n4|mac_n1|Add0~30_combout\,
	combout => \n4|mac_n1|result~34_combout\);

-- Location: FF_X68_Y34_N9
\n4|mac_n1|r_data_out[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~34_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-8]~q\);

-- Location: LCCOMB_X68_Y34_N24
\n4|mac_n1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~8_combout\ = ((\n4|mac_n1|r_data_out[-7]~q\ $ (\n4|mac_n1|r_mult[-7]~27_combout\ $ (!\n4|mac_n1|Add0~7\)))) # (GND)
-- \n4|mac_n1|Add0~9\ = CARRY((\n4|mac_n1|r_data_out[-7]~q\ & ((\n4|mac_n1|r_mult[-7]~27_combout\) # (!\n4|mac_n1|Add0~7\))) # (!\n4|mac_n1|r_data_out[-7]~q\ & (\n4|mac_n1|r_mult[-7]~27_combout\ & !\n4|mac_n1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out[-7]~q\,
	datab => \n4|mac_n1|r_mult[-7]~27_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~7\,
	combout => \n4|mac_n1|Add0~8_combout\,
	cout => \n4|mac_n1|Add0~9\);

-- Location: LCCOMB_X68_Y34_N10
\n4|mac_n1|result~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~33_combout\ = (\n4|mac_n1|Add0~8_combout\ & ((\n4|mac_n1|Add0~32_combout\) # (\n4|mac_n1|Add0~30_combout\))) # (!\n4|mac_n1|Add0~8_combout\ & (\n4|mac_n1|Add0~32_combout\ & \n4|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Add0~8_combout\,
	datac => \n4|mac_n1|Add0~32_combout\,
	datad => \n4|mac_n1|Add0~30_combout\,
	combout => \n4|mac_n1|result~33_combout\);

-- Location: FF_X68_Y34_N11
\n4|mac_n1|r_data_out[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~33_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-7]~q\);

-- Location: LCCOMB_X68_Y34_N26
\n4|mac_n1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~10_combout\ = (\n4|mac_n1|r_mult[-6]~25_combout\ & ((\n4|mac_n1|r_data_out[-6]~q\ & (\n4|mac_n1|Add0~9\ & VCC)) # (!\n4|mac_n1|r_data_out[-6]~q\ & (!\n4|mac_n1|Add0~9\)))) # (!\n4|mac_n1|r_mult[-6]~25_combout\ & 
-- ((\n4|mac_n1|r_data_out[-6]~q\ & (!\n4|mac_n1|Add0~9\)) # (!\n4|mac_n1|r_data_out[-6]~q\ & ((\n4|mac_n1|Add0~9\) # (GND)))))
-- \n4|mac_n1|Add0~11\ = CARRY((\n4|mac_n1|r_mult[-6]~25_combout\ & (!\n4|mac_n1|r_data_out[-6]~q\ & !\n4|mac_n1|Add0~9\)) # (!\n4|mac_n1|r_mult[-6]~25_combout\ & ((!\n4|mac_n1|Add0~9\) # (!\n4|mac_n1|r_data_out[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[-6]~25_combout\,
	datab => \n4|mac_n1|r_data_out[-6]~q\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~9\,
	combout => \n4|mac_n1|Add0~10_combout\,
	cout => \n4|mac_n1|Add0~11\);

-- Location: LCCOMB_X68_Y34_N4
\n4|mac_n1|result~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~32_combout\ = (\n4|mac_n1|Add0~10_combout\ & ((\n4|mac_n1|Add0~32_combout\) # (\n4|mac_n1|Add0~30_combout\))) # (!\n4|mac_n1|Add0~10_combout\ & (\n4|mac_n1|Add0~32_combout\ & \n4|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add0~10_combout\,
	datac => \n4|mac_n1|Add0~32_combout\,
	datad => \n4|mac_n1|Add0~30_combout\,
	combout => \n4|mac_n1|result~32_combout\);

-- Location: FF_X68_Y34_N5
\n4|mac_n1|r_data_out[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~32_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-6]~q\);

-- Location: LCCOMB_X68_Y34_N28
\n4|mac_n1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~12_combout\ = ((\n4|mac_n1|r_mult[-5]~23_combout\ $ (\n4|mac_n1|r_data_out[-5]~q\ $ (!\n4|mac_n1|Add0~11\)))) # (GND)
-- \n4|mac_n1|Add0~13\ = CARRY((\n4|mac_n1|r_mult[-5]~23_combout\ & ((\n4|mac_n1|r_data_out[-5]~q\) # (!\n4|mac_n1|Add0~11\))) # (!\n4|mac_n1|r_mult[-5]~23_combout\ & (\n4|mac_n1|r_data_out[-5]~q\ & !\n4|mac_n1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[-5]~23_combout\,
	datab => \n4|mac_n1|r_data_out[-5]~q\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~11\,
	combout => \n4|mac_n1|Add0~12_combout\,
	cout => \n4|mac_n1|Add0~13\);

-- Location: LCCOMB_X68_Y34_N2
\n4|mac_n1|result~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~31_combout\ = (\n4|mac_n1|Add0~12_combout\ & ((\n4|mac_n1|Add0~32_combout\) # (\n4|mac_n1|Add0~30_combout\))) # (!\n4|mac_n1|Add0~12_combout\ & (\n4|mac_n1|Add0~32_combout\ & \n4|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Add0~12_combout\,
	datac => \n4|mac_n1|Add0~32_combout\,
	datad => \n4|mac_n1|Add0~30_combout\,
	combout => \n4|mac_n1|result~31_combout\);

-- Location: FF_X68_Y34_N3
\n4|mac_n1|r_data_out[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~31_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-5]~q\);

-- Location: LCCOMB_X68_Y34_N30
\n4|mac_n1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~14_combout\ = (\n4|mac_n1|r_mult[-4]~21_combout\ & ((\n4|mac_n1|r_data_out[-4]~q\ & (\n4|mac_n1|Add0~13\ & VCC)) # (!\n4|mac_n1|r_data_out[-4]~q\ & (!\n4|mac_n1|Add0~13\)))) # (!\n4|mac_n1|r_mult[-4]~21_combout\ & 
-- ((\n4|mac_n1|r_data_out[-4]~q\ & (!\n4|mac_n1|Add0~13\)) # (!\n4|mac_n1|r_data_out[-4]~q\ & ((\n4|mac_n1|Add0~13\) # (GND)))))
-- \n4|mac_n1|Add0~15\ = CARRY((\n4|mac_n1|r_mult[-4]~21_combout\ & (!\n4|mac_n1|r_data_out[-4]~q\ & !\n4|mac_n1|Add0~13\)) # (!\n4|mac_n1|r_mult[-4]~21_combout\ & ((!\n4|mac_n1|Add0~13\) # (!\n4|mac_n1|r_data_out[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[-4]~21_combout\,
	datab => \n4|mac_n1|r_data_out[-4]~q\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~13\,
	combout => \n4|mac_n1|Add0~14_combout\,
	cout => \n4|mac_n1|Add0~15\);

-- Location: LCCOMB_X68_Y34_N0
\n4|mac_n1|result~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~30_combout\ = (\n4|mac_n1|Add0~14_combout\ & ((\n4|mac_n1|Add0~32_combout\) # (\n4|mac_n1|Add0~30_combout\))) # (!\n4|mac_n1|Add0~14_combout\ & (\n4|mac_n1|Add0~32_combout\ & \n4|mac_n1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add0~14_combout\,
	datac => \n4|mac_n1|Add0~32_combout\,
	datad => \n4|mac_n1|Add0~30_combout\,
	combout => \n4|mac_n1|result~30_combout\);

-- Location: FF_X68_Y34_N1
\n4|mac_n1|r_data_out[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~30_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-4]~q\);

-- Location: LCCOMB_X68_Y33_N0
\n4|mac_n1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~16_combout\ = ((\n4|mac_n1|r_mult[-3]~19_combout\ $ (\n4|mac_n1|r_data_out[-3]~q\ $ (!\n4|mac_n1|Add0~15\)))) # (GND)
-- \n4|mac_n1|Add0~17\ = CARRY((\n4|mac_n1|r_mult[-3]~19_combout\ & ((\n4|mac_n1|r_data_out[-3]~q\) # (!\n4|mac_n1|Add0~15\))) # (!\n4|mac_n1|r_mult[-3]~19_combout\ & (\n4|mac_n1|r_data_out[-3]~q\ & !\n4|mac_n1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[-3]~19_combout\,
	datab => \n4|mac_n1|r_data_out[-3]~q\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~15\,
	combout => \n4|mac_n1|Add0~16_combout\,
	cout => \n4|mac_n1|Add0~17\);

-- Location: LCCOMB_X68_Y33_N26
\n4|mac_n1|result~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~29_combout\ = (\n4|mac_n1|Add0~16_combout\ & ((\n4|mac_n1|Add0~30_combout\) # (\n4|mac_n1|Add0~32_combout\))) # (!\n4|mac_n1|Add0~16_combout\ & (\n4|mac_n1|Add0~30_combout\ & \n4|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Add0~16_combout\,
	datac => \n4|mac_n1|Add0~30_combout\,
	datad => \n4|mac_n1|Add0~32_combout\,
	combout => \n4|mac_n1|result~29_combout\);

-- Location: FF_X68_Y33_N27
\n4|mac_n1|r_data_out[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~29_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-3]~q\);

-- Location: LCCOMB_X68_Y33_N2
\n4|mac_n1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~18_combout\ = (\n4|mac_n1|r_data_out[-2]~q\ & ((\n4|mac_n1|r_mult[-2]~17_combout\ & (\n4|mac_n1|Add0~17\ & VCC)) # (!\n4|mac_n1|r_mult[-2]~17_combout\ & (!\n4|mac_n1|Add0~17\)))) # (!\n4|mac_n1|r_data_out[-2]~q\ & 
-- ((\n4|mac_n1|r_mult[-2]~17_combout\ & (!\n4|mac_n1|Add0~17\)) # (!\n4|mac_n1|r_mult[-2]~17_combout\ & ((\n4|mac_n1|Add0~17\) # (GND)))))
-- \n4|mac_n1|Add0~19\ = CARRY((\n4|mac_n1|r_data_out[-2]~q\ & (!\n4|mac_n1|r_mult[-2]~17_combout\ & !\n4|mac_n1|Add0~17\)) # (!\n4|mac_n1|r_data_out[-2]~q\ & ((!\n4|mac_n1|Add0~17\) # (!\n4|mac_n1|r_mult[-2]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out[-2]~q\,
	datab => \n4|mac_n1|r_mult[-2]~17_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~17\,
	combout => \n4|mac_n1|Add0~18_combout\,
	cout => \n4|mac_n1|Add0~19\);

-- Location: LCCOMB_X68_Y33_N24
\n4|mac_n1|result~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~28_combout\ = (\n4|mac_n1|Add0~18_combout\ & ((\n4|mac_n1|Add0~30_combout\) # (\n4|mac_n1|Add0~32_combout\))) # (!\n4|mac_n1|Add0~18_combout\ & (\n4|mac_n1|Add0~30_combout\ & \n4|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Add0~18_combout\,
	datac => \n4|mac_n1|Add0~30_combout\,
	datad => \n4|mac_n1|Add0~32_combout\,
	combout => \n4|mac_n1|result~28_combout\);

-- Location: FF_X68_Y33_N25
\n4|mac_n1|r_data_out[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~28_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-2]~q\);

-- Location: LCCOMB_X68_Y33_N4
\n4|mac_n1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~20_combout\ = ((\n4|mac_n1|r_mult[-1]~15_combout\ $ (\n4|mac_n1|r_data_out[-1]~q\ $ (!\n4|mac_n1|Add0~19\)))) # (GND)
-- \n4|mac_n1|Add0~21\ = CARRY((\n4|mac_n1|r_mult[-1]~15_combout\ & ((\n4|mac_n1|r_data_out[-1]~q\) # (!\n4|mac_n1|Add0~19\))) # (!\n4|mac_n1|r_mult[-1]~15_combout\ & (\n4|mac_n1|r_data_out[-1]~q\ & !\n4|mac_n1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[-1]~15_combout\,
	datab => \n4|mac_n1|r_data_out[-1]~q\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~19\,
	combout => \n4|mac_n1|Add0~20_combout\,
	cout => \n4|mac_n1|Add0~21\);

-- Location: LCCOMB_X68_Y33_N30
\n4|mac_n1|result~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~27_combout\ = (\n4|mac_n1|Add0~20_combout\ & ((\n4|mac_n1|Add0~30_combout\) # (\n4|mac_n1|Add0~32_combout\))) # (!\n4|mac_n1|Add0~20_combout\ & (\n4|mac_n1|Add0~30_combout\ & \n4|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Add0~20_combout\,
	datac => \n4|mac_n1|Add0~30_combout\,
	datad => \n4|mac_n1|Add0~32_combout\,
	combout => \n4|mac_n1|result~27_combout\);

-- Location: FF_X68_Y33_N31
\n4|mac_n1|r_data_out[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~27_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out[-1]~q\);

-- Location: LCCOMB_X68_Y33_N6
\n4|mac_n1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~22_combout\ = (\n4|mac_n1|r_mult[0]~13_combout\ & ((\n4|mac_n1|r_data_out\(0) & (\n4|mac_n1|Add0~21\ & VCC)) # (!\n4|mac_n1|r_data_out\(0) & (!\n4|mac_n1|Add0~21\)))) # (!\n4|mac_n1|r_mult[0]~13_combout\ & ((\n4|mac_n1|r_data_out\(0) & 
-- (!\n4|mac_n1|Add0~21\)) # (!\n4|mac_n1|r_data_out\(0) & ((\n4|mac_n1|Add0~21\) # (GND)))))
-- \n4|mac_n1|Add0~23\ = CARRY((\n4|mac_n1|r_mult[0]~13_combout\ & (!\n4|mac_n1|r_data_out\(0) & !\n4|mac_n1|Add0~21\)) # (!\n4|mac_n1|r_mult[0]~13_combout\ & ((!\n4|mac_n1|Add0~21\) # (!\n4|mac_n1|r_data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[0]~13_combout\,
	datab => \n4|mac_n1|r_data_out\(0),
	datad => VCC,
	cin => \n4|mac_n1|Add0~21\,
	combout => \n4|mac_n1|Add0~22_combout\,
	cout => \n4|mac_n1|Add0~23\);

-- Location: LCCOMB_X68_Y33_N20
\n4|mac_n1|result~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~26_combout\ = (\n4|mac_n1|Add0~22_combout\ & ((\n4|mac_n1|Add0~30_combout\) # (\n4|mac_n1|Add0~32_combout\))) # (!\n4|mac_n1|Add0~22_combout\ & (\n4|mac_n1|Add0~30_combout\ & \n4|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add0~22_combout\,
	datac => \n4|mac_n1|Add0~30_combout\,
	datad => \n4|mac_n1|Add0~32_combout\,
	combout => \n4|mac_n1|result~26_combout\);

-- Location: FF_X68_Y33_N21
\n4|mac_n1|r_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~26_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out\(0));

-- Location: LCCOMB_X68_Y33_N8
\n4|mac_n1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~24_combout\ = ((\n4|mac_n1|r_data_out\(1) $ (\n4|mac_n1|r_mult[1]~11_combout\ $ (!\n4|mac_n1|Add0~23\)))) # (GND)
-- \n4|mac_n1|Add0~25\ = CARRY((\n4|mac_n1|r_data_out\(1) & ((\n4|mac_n1|r_mult[1]~11_combout\) # (!\n4|mac_n1|Add0~23\))) # (!\n4|mac_n1|r_data_out\(1) & (\n4|mac_n1|r_mult[1]~11_combout\ & !\n4|mac_n1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out\(1),
	datab => \n4|mac_n1|r_mult[1]~11_combout\,
	datad => VCC,
	cin => \n4|mac_n1|Add0~23\,
	combout => \n4|mac_n1|Add0~24_combout\,
	cout => \n4|mac_n1|Add0~25\);

-- Location: LCCOMB_X68_Y33_N22
\n4|mac_n1|result~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~25_combout\ = (\n4|mac_n1|Add0~24_combout\ & ((\n4|mac_n1|Add0~30_combout\) # (\n4|mac_n1|Add0~32_combout\))) # (!\n4|mac_n1|Add0~24_combout\ & (\n4|mac_n1|Add0~30_combout\ & \n4|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|Add0~24_combout\,
	datac => \n4|mac_n1|Add0~30_combout\,
	datad => \n4|mac_n1|Add0~32_combout\,
	combout => \n4|mac_n1|result~25_combout\);

-- Location: FF_X68_Y33_N23
\n4|mac_n1|r_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~25_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out\(1));

-- Location: LCCOMB_X68_Y33_N10
\n4|mac_n1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~26_combout\ = (\n4|mac_n1|r_mult[2]~9_combout\ & ((\n4|mac_n1|r_data_out\(2) & (\n4|mac_n1|Add0~25\ & VCC)) # (!\n4|mac_n1|r_data_out\(2) & (!\n4|mac_n1|Add0~25\)))) # (!\n4|mac_n1|r_mult[2]~9_combout\ & ((\n4|mac_n1|r_data_out\(2) & 
-- (!\n4|mac_n1|Add0~25\)) # (!\n4|mac_n1|r_data_out\(2) & ((\n4|mac_n1|Add0~25\) # (GND)))))
-- \n4|mac_n1|Add0~27\ = CARRY((\n4|mac_n1|r_mult[2]~9_combout\ & (!\n4|mac_n1|r_data_out\(2) & !\n4|mac_n1|Add0~25\)) # (!\n4|mac_n1|r_mult[2]~9_combout\ & ((!\n4|mac_n1|Add0~25\) # (!\n4|mac_n1|r_data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[2]~9_combout\,
	datab => \n4|mac_n1|r_data_out\(2),
	datad => VCC,
	cin => \n4|mac_n1|Add0~25\,
	combout => \n4|mac_n1|Add0~26_combout\,
	cout => \n4|mac_n1|Add0~27\);

-- Location: LCCOMB_X68_Y33_N28
\n4|mac_n1|result~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~24_combout\ = (\n4|mac_n1|Add0~26_combout\ & ((\n4|mac_n1|Add0~30_combout\) # (\n4|mac_n1|Add0~32_combout\))) # (!\n4|mac_n1|Add0~26_combout\ & (\n4|mac_n1|Add0~30_combout\ & \n4|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add0~26_combout\,
	datac => \n4|mac_n1|Add0~30_combout\,
	datad => \n4|mac_n1|Add0~32_combout\,
	combout => \n4|mac_n1|result~24_combout\);

-- Location: FF_X68_Y33_N29
\n4|mac_n1|r_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~24_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out\(2));

-- Location: LCCOMB_X68_Y33_N12
\n4|mac_n1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~28_combout\ = ((\n4|mac_n1|r_mult[3]~7_combout\ $ (\n4|mac_n1|r_data_out\(3) $ (!\n4|mac_n1|Add0~27\)))) # (GND)
-- \n4|mac_n1|Add0~29\ = CARRY((\n4|mac_n1|r_mult[3]~7_combout\ & ((\n4|mac_n1|r_data_out\(3)) # (!\n4|mac_n1|Add0~27\))) # (!\n4|mac_n1|r_mult[3]~7_combout\ & (\n4|mac_n1|r_data_out\(3) & !\n4|mac_n1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_mult[3]~7_combout\,
	datab => \n4|mac_n1|r_data_out\(3),
	datad => VCC,
	cin => \n4|mac_n1|Add0~27\,
	combout => \n4|mac_n1|Add0~28_combout\,
	cout => \n4|mac_n1|Add0~29\);

-- Location: LCCOMB_X68_Y33_N18
\n4|mac_n1|result~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|result~23_combout\ = (\n4|mac_n1|Add0~28_combout\ & ((\n4|mac_n1|Add0~30_combout\) # (\n4|mac_n1|Add0~32_combout\))) # (!\n4|mac_n1|Add0~28_combout\ & (\n4|mac_n1|Add0~30_combout\ & \n4|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|Add0~28_combout\,
	datac => \n4|mac_n1|Add0~30_combout\,
	datad => \n4|mac_n1|Add0~32_combout\,
	combout => \n4|mac_n1|result~23_combout\);

-- Location: FF_X68_Y33_N19
\n4|mac_n1|r_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|result~23_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out\(3));

-- Location: LCCOMB_X68_Y33_N16
\n4|mac_n1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|Add0~32_combout\ = \n4|mac_n1|r_data_out\(4) $ (\n4|mac_n1|Add0~31\ $ (\n4|mac_n1|r_mult[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_data_out\(4),
	datad => \n4|mac_n1|r_mult[4]~4_combout\,
	cin => \n4|mac_n1|Add0~31\,
	combout => \n4|mac_n1|Add0~32_combout\);

-- Location: LCCOMB_X67_Y33_N4
\n4|mac_n1|r_data_out[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|mac_n1|r_data_out[4]~0_combout\ = !\n4|mac_n1|Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n4|mac_n1|Add0~32_combout\,
	combout => \n4|mac_n1|r_data_out[4]~0_combout\);

-- Location: FF_X67_Y33_N5
\n4|mac_n1|r_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|mac_n1|r_data_out[4]~0_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|mac_n1|r_data_out\(4));

-- Location: LCCOMB_X72_Y30_N16
\n4|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~0_combout\ = \n4|mac_n1|r_data_out[-11]~q\ $ (VCC)
-- \n4|Add1~1\ = CARRY(\n4|mac_n1|r_data_out[-11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_data_out[-11]~q\,
	datad => VCC,
	combout => \n4|Add1~0_combout\,
	cout => \n4|Add1~1\);

-- Location: LCCOMB_X72_Y30_N18
\n4|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~2_combout\ = (\n4|mac_n1|r_data_out[-10]~q\ & (\n4|Add1~1\ & VCC)) # (!\n4|mac_n1|r_data_out[-10]~q\ & (!\n4|Add1~1\))
-- \n4|Add1~3\ = CARRY((!\n4|mac_n1|r_data_out[-10]~q\ & !\n4|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out[-10]~q\,
	datad => VCC,
	cin => \n4|Add1~1\,
	combout => \n4|Add1~2_combout\,
	cout => \n4|Add1~3\);

-- Location: LCCOMB_X72_Y30_N20
\n4|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~4_combout\ = (\n4|mac_n1|r_data_out[-9]~q\ & ((GND) # (!\n4|Add1~3\))) # (!\n4|mac_n1|r_data_out[-9]~q\ & (\n4|Add1~3\ $ (GND)))
-- \n4|Add1~5\ = CARRY((\n4|mac_n1|r_data_out[-9]~q\) # (!\n4|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out[-9]~q\,
	datad => VCC,
	cin => \n4|Add1~3\,
	combout => \n4|Add1~4_combout\,
	cout => \n4|Add1~5\);

-- Location: LCCOMB_X72_Y30_N22
\n4|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~6_combout\ = (\n4|mac_n1|r_data_out[-8]~q\ & (\n4|Add1~5\ & VCC)) # (!\n4|mac_n1|r_data_out[-8]~q\ & (!\n4|Add1~5\))
-- \n4|Add1~7\ = CARRY((!\n4|mac_n1|r_data_out[-8]~q\ & !\n4|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	cin => \n4|Add1~5\,
	combout => \n4|Add1~6_combout\,
	cout => \n4|Add1~7\);

-- Location: LCCOMB_X72_Y30_N24
\n4|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~8_combout\ = (\n4|mac_n1|r_data_out[-7]~q\ & ((GND) # (!\n4|Add1~7\))) # (!\n4|mac_n1|r_data_out[-7]~q\ & (\n4|Add1~7\ $ (GND)))
-- \n4|Add1~9\ = CARRY((\n4|mac_n1|r_data_out[-7]~q\) # (!\n4|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_data_out[-7]~q\,
	datad => VCC,
	cin => \n4|Add1~7\,
	combout => \n4|Add1~8_combout\,
	cout => \n4|Add1~9\);

-- Location: LCCOMB_X72_Y30_N26
\n4|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~10_combout\ = (\n4|mac_n1|r_data_out[-6]~q\ & (!\n4|Add1~9\)) # (!\n4|mac_n1|r_data_out[-6]~q\ & ((\n4|Add1~9\) # (GND)))
-- \n4|Add1~11\ = CARRY((!\n4|Add1~9\) # (!\n4|mac_n1|r_data_out[-6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_data_out[-6]~q\,
	datad => VCC,
	cin => \n4|Add1~9\,
	combout => \n4|Add1~10_combout\,
	cout => \n4|Add1~11\);

-- Location: LCCOMB_X72_Y30_N28
\n4|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~12_combout\ = (\n4|mac_n1|r_data_out[-5]~q\ & ((GND) # (!\n4|Add1~11\))) # (!\n4|mac_n1|r_data_out[-5]~q\ & (\n4|Add1~11\ $ (GND)))
-- \n4|Add1~13\ = CARRY((\n4|mac_n1|r_data_out[-5]~q\) # (!\n4|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_data_out[-5]~q\,
	datad => VCC,
	cin => \n4|Add1~11\,
	combout => \n4|Add1~12_combout\,
	cout => \n4|Add1~13\);

-- Location: LCCOMB_X72_Y30_N30
\n4|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~14_combout\ = (\n4|mac_n1|r_data_out[-4]~q\ & (\n4|Add1~13\ & VCC)) # (!\n4|mac_n1|r_data_out[-4]~q\ & (!\n4|Add1~13\))
-- \n4|Add1~15\ = CARRY((!\n4|mac_n1|r_data_out[-4]~q\ & !\n4|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_data_out[-4]~q\,
	datad => VCC,
	cin => \n4|Add1~13\,
	combout => \n4|Add1~14_combout\,
	cout => \n4|Add1~15\);

-- Location: LCCOMB_X72_Y29_N0
\n4|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~16_combout\ = (\n4|mac_n1|r_data_out[-3]~q\ & (\n4|Add1~15\ $ (GND))) # (!\n4|mac_n1|r_data_out[-3]~q\ & (!\n4|Add1~15\ & VCC))
-- \n4|Add1~17\ = CARRY((\n4|mac_n1|r_data_out[-3]~q\ & !\n4|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_data_out[-3]~q\,
	datad => VCC,
	cin => \n4|Add1~15\,
	combout => \n4|Add1~16_combout\,
	cout => \n4|Add1~17\);

-- Location: LCCOMB_X72_Y29_N2
\n4|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~18_combout\ = (\n4|mac_n1|r_data_out[-2]~q\ & (!\n4|Add1~17\)) # (!\n4|mac_n1|r_data_out[-2]~q\ & ((\n4|Add1~17\) # (GND)))
-- \n4|Add1~19\ = CARRY((!\n4|Add1~17\) # (!\n4|mac_n1|r_data_out[-2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_data_out[-2]~q\,
	datad => VCC,
	cin => \n4|Add1~17\,
	combout => \n4|Add1~18_combout\,
	cout => \n4|Add1~19\);

-- Location: LCCOMB_X72_Y29_N4
\n4|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~20_combout\ = (\n4|mac_n1|r_data_out[-1]~q\ & (\n4|Add1~19\ $ (GND))) # (!\n4|mac_n1|r_data_out[-1]~q\ & (!\n4|Add1~19\ & VCC))
-- \n4|Add1~21\ = CARRY((\n4|mac_n1|r_data_out[-1]~q\ & !\n4|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_data_out[-1]~q\,
	datad => VCC,
	cin => \n4|Add1~19\,
	combout => \n4|Add1~20_combout\,
	cout => \n4|Add1~21\);

-- Location: LCCOMB_X72_Y29_N6
\n4|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~22_combout\ = (\n4|mac_n1|r_data_out\(0) & (!\n4|Add1~21\)) # (!\n4|mac_n1|r_data_out\(0) & ((\n4|Add1~21\) # (GND)))
-- \n4|Add1~23\ = CARRY((!\n4|Add1~21\) # (!\n4|mac_n1|r_data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out\(0),
	datad => VCC,
	cin => \n4|Add1~21\,
	combout => \n4|Add1~22_combout\,
	cout => \n4|Add1~23\);

-- Location: LCCOMB_X72_Y29_N8
\n4|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~24_combout\ = (\n4|mac_n1|r_data_out\(1) & (\n4|Add1~23\ $ (GND))) # (!\n4|mac_n1|r_data_out\(1) & (!\n4|Add1~23\ & VCC))
-- \n4|Add1~25\ = CARRY((\n4|mac_n1|r_data_out\(1) & !\n4|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out\(1),
	datad => VCC,
	cin => \n4|Add1~23\,
	combout => \n4|Add1~24_combout\,
	cout => \n4|Add1~25\);

-- Location: LCCOMB_X72_Y29_N10
\n4|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~26_combout\ = (\n4|mac_n1|r_data_out\(2) & (!\n4|Add1~25\)) # (!\n4|mac_n1|r_data_out\(2) & ((\n4|Add1~25\) # (GND)))
-- \n4|Add1~27\ = CARRY((!\n4|Add1~25\) # (!\n4|mac_n1|r_data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n4|mac_n1|r_data_out\(2),
	datad => VCC,
	cin => \n4|Add1~25\,
	combout => \n4|Add1~26_combout\,
	cout => \n4|Add1~27\);

-- Location: LCCOMB_X72_Y29_N12
\n4|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~28_combout\ = (\n4|mac_n1|r_data_out\(3) & (\n4|Add1~27\ $ (GND))) # (!\n4|mac_n1|r_data_out\(3) & (!\n4|Add1~27\ & VCC))
-- \n4|Add1~29\ = CARRY((\n4|mac_n1|r_data_out\(3) & !\n4|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out\(3),
	datad => VCC,
	cin => \n4|Add1~27\,
	combout => \n4|Add1~28_combout\,
	cout => \n4|Add1~29\);

-- Location: LCCOMB_X72_Y29_N14
\n4|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~30_combout\ = (\n4|mac_n1|r_data_out\(4) & (!\n4|Add1~29\)) # (!\n4|mac_n1|r_data_out\(4) & ((\n4|Add1~29\) # (GND)))
-- \n4|Add1~31\ = CARRY((!\n4|Add1~29\) # (!\n4|mac_n1|r_data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n4|mac_n1|r_data_out\(4),
	datad => VCC,
	cin => \n4|Add1~29\,
	combout => \n4|Add1~30_combout\,
	cout => \n4|Add1~31\);

-- Location: LCCOMB_X72_Y29_N16
\n4|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|Add1~32_combout\ = \n4|Add1~31\ $ (\n4|mac_n1|r_data_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \n4|mac_n1|r_data_out\(4),
	cin => \n4|Add1~31\,
	combout => \n4|Add1~32_combout\);

-- Location: LCCOMB_X72_Y30_N8
\n4|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~0_combout\ = (\n4|Add1~30_combout\ & ((\n4|Add1~32_combout\) # (\n4|Add1~0_combout\))) # (!\n4|Add1~30_combout\ & (\n4|Add1~32_combout\ & \n4|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~30_combout\,
	datac => \n4|Add1~32_combout\,
	datad => \n4|Add1~0_combout\,
	combout => \n4|result~0_combout\);

-- Location: FF_X72_Y30_N9
\n4|r_bias[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(0));

-- Location: FF_X73_Y26_N19
\n4|r_relu_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n4|r_bias\(0),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(0));

-- Location: LCCOMB_X72_Y30_N10
\n4|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~1_combout\ = (\n4|Add1~32_combout\ & ((\n4|Add1~30_combout\) # (\n4|Add1~14_combout\))) # (!\n4|Add1~32_combout\ & (\n4|Add1~30_combout\ & \n4|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|Add1~32_combout\,
	datab => \n4|Add1~30_combout\,
	datac => \n4|Add1~14_combout\,
	combout => \n4|result~1_combout\);

-- Location: FF_X72_Y30_N11
\n4|r_bias[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~1_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(7));

-- Location: LCCOMB_X73_Y26_N2
\n4|r_relu_in[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|r_relu_in[7]~feeder_combout\ = \n4|r_bias\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n4|r_bias\(7),
	combout => \n4|r_relu_in[7]~feeder_combout\);

-- Location: FF_X73_Y26_N3
\n4|r_relu_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|r_relu_in[7]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(7));

-- Location: LCCOMB_X72_Y30_N12
\n4|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~4_combout\ = (\n4|Add1~30_combout\ & ((\n4|Add1~32_combout\) # (\n4|Add1~8_combout\))) # (!\n4|Add1~30_combout\ & (\n4|Add1~32_combout\ & \n4|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~30_combout\,
	datac => \n4|Add1~32_combout\,
	datad => \n4|Add1~8_combout\,
	combout => \n4|result~4_combout\);

-- Location: FF_X72_Y30_N13
\n4|r_bias[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~4_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(4));

-- Location: LCCOMB_X73_Y26_N4
\n4|r_relu_in[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|r_relu_in[4]~feeder_combout\ = \n4|r_bias\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n4|r_bias\(4),
	combout => \n4|r_relu_in[4]~feeder_combout\);

-- Location: FF_X73_Y26_N5
\n4|r_relu_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|r_relu_in[4]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(4));

-- Location: LCCOMB_X72_Y30_N2
\n4|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~3_combout\ = (\n4|Add1~32_combout\ & ((\n4|Add1~30_combout\) # (\n4|Add1~10_combout\))) # (!\n4|Add1~32_combout\ & (\n4|Add1~30_combout\ & \n4|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|Add1~32_combout\,
	datab => \n4|Add1~30_combout\,
	datac => \n4|Add1~10_combout\,
	combout => \n4|result~3_combout\);

-- Location: FF_X72_Y30_N3
\n4|r_bias[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~3_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(5));

-- Location: FF_X73_Y26_N11
\n4|r_relu_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n4|r_bias\(5),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(5));

-- Location: LCCOMB_X72_Y30_N0
\n4|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~2_combout\ = (\n4|Add1~30_combout\ & ((\n4|Add1~32_combout\) # (\n4|Add1~12_combout\))) # (!\n4|Add1~30_combout\ & (\n4|Add1~32_combout\ & \n4|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~30_combout\,
	datac => \n4|Add1~32_combout\,
	datad => \n4|Add1~12_combout\,
	combout => \n4|result~2_combout\);

-- Location: FF_X72_Y30_N1
\n4|r_bias[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~2_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(6));

-- Location: LCCOMB_X73_Y26_N28
\n4|r_relu_in[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|r_relu_in[6]~feeder_combout\ = \n4|r_bias\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n4|r_bias\(6),
	combout => \n4|r_relu_in[6]~feeder_combout\);

-- Location: FF_X73_Y26_N29
\n4|r_relu_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|r_relu_in[6]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(6));

-- Location: LCCOMB_X73_Y26_N10
\n4|act_relu|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|LessThan0~0_combout\ = (\n4|r_relu_in\(7)) # ((\n4|r_relu_in\(4)) # ((\n4|r_relu_in\(5)) # (\n4|r_relu_in\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|r_relu_in\(7),
	datab => \n4|r_relu_in\(4),
	datac => \n4|r_relu_in\(5),
	datad => \n4|r_relu_in\(6),
	combout => \n4|act_relu|LessThan0~0_combout\);

-- Location: LCCOMB_X72_Y30_N6
\n4|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~7_combout\ = (\n4|Add1~30_combout\ & ((\n4|Add1~32_combout\) # (\n4|Add1~2_combout\))) # (!\n4|Add1~30_combout\ & (\n4|Add1~32_combout\ & \n4|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~30_combout\,
	datac => \n4|Add1~32_combout\,
	datad => \n4|Add1~2_combout\,
	combout => \n4|result~7_combout\);

-- Location: FF_X72_Y30_N7
\n4|r_bias[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~7_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(1));

-- Location: LCCOMB_X73_Y26_N22
\n4|r_relu_in[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|r_relu_in[1]~feeder_combout\ = \n4|r_bias\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n4|r_bias\(1),
	combout => \n4|r_relu_in[1]~feeder_combout\);

-- Location: FF_X73_Y26_N23
\n4|r_relu_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|r_relu_in[1]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(1));

-- Location: LCCOMB_X72_Y30_N14
\n4|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~5_combout\ = (\n4|Add1~32_combout\ & ((\n4|Add1~30_combout\) # (\n4|Add1~6_combout\))) # (!\n4|Add1~32_combout\ & (\n4|Add1~30_combout\ & \n4|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|Add1~32_combout\,
	datab => \n4|Add1~30_combout\,
	datac => \n4|Add1~6_combout\,
	combout => \n4|result~5_combout\);

-- Location: FF_X72_Y30_N15
\n4|r_bias[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~5_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(3));

-- Location: LCCOMB_X73_Y26_N26
\n4|r_relu_in[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|r_relu_in[3]~feeder_combout\ = \n4|r_bias\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n4|r_bias\(3),
	combout => \n4|r_relu_in[3]~feeder_combout\);

-- Location: FF_X73_Y26_N27
\n4|r_relu_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|r_relu_in[3]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(3));

-- Location: LCCOMB_X72_Y30_N4
\n4|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~6_combout\ = (\n4|Add1~30_combout\ & ((\n4|Add1~32_combout\) # (\n4|Add1~4_combout\))) # (!\n4|Add1~30_combout\ & (\n4|Add1~32_combout\ & \n4|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~30_combout\,
	datac => \n4|Add1~32_combout\,
	datad => \n4|Add1~4_combout\,
	combout => \n4|result~6_combout\);

-- Location: FF_X72_Y30_N5
\n4|r_bias[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~6_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(2));

-- Location: FF_X73_Y26_N9
\n4|r_relu_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n4|r_bias\(2),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(2));

-- Location: LCCOMB_X73_Y26_N8
\n4|act_relu|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|LessThan0~1_combout\ = (\n4|r_relu_in\(1)) # ((\n4|r_relu_in\(3)) # ((\n4|r_relu_in\(2)) # (\n4|r_relu_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|r_relu_in\(1),
	datab => \n4|r_relu_in\(3),
	datac => \n4|r_relu_in\(2),
	datad => \n4|r_relu_in\(0),
	combout => \n4|act_relu|LessThan0~1_combout\);

-- Location: LCCOMB_X72_Y29_N22
\n4|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~9_combout\ = (\n4|Add1~32_combout\ & ((\n4|Add1~30_combout\) # (\n4|Add1~18_combout\))) # (!\n4|Add1~32_combout\ & (\n4|Add1~30_combout\ & \n4|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~32_combout\,
	datac => \n4|Add1~30_combout\,
	datad => \n4|Add1~18_combout\,
	combout => \n4|result~9_combout\);

-- Location: FF_X72_Y29_N23
\n4|r_bias[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~9_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(9));

-- Location: FF_X72_Y29_N1
\n4|r_relu_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n4|r_bias\(9),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(9));

-- Location: LCCOMB_X72_Y29_N30
\n4|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~10_combout\ = (\n4|Add1~20_combout\ & ((\n4|Add1~30_combout\) # (\n4|Add1~32_combout\))) # (!\n4|Add1~20_combout\ & (\n4|Add1~30_combout\ & \n4|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~20_combout\,
	datac => \n4|Add1~30_combout\,
	datad => \n4|Add1~32_combout\,
	combout => \n4|result~10_combout\);

-- Location: FF_X72_Y29_N31
\n4|r_bias[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~10_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(10));

-- Location: FF_X72_Y29_N17
\n4|r_relu_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n4|r_bias\(10),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(10));

-- Location: LCCOMB_X72_Y29_N18
\n4|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~11_combout\ = (\n4|Add1~32_combout\ & ((\n4|Add1~30_combout\) # (\n4|Add1~22_combout\))) # (!\n4|Add1~32_combout\ & (\n4|Add1~30_combout\ & \n4|Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~32_combout\,
	datac => \n4|Add1~30_combout\,
	datad => \n4|Add1~22_combout\,
	combout => \n4|result~11_combout\);

-- Location: FF_X72_Y29_N19
\n4|r_bias[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~11_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(11));

-- Location: FF_X73_Y26_N7
\n4|r_relu_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n4|r_bias\(11),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(11));

-- Location: LCCOMB_X72_Y29_N26
\n4|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~8_combout\ = (\n4|Add1~32_combout\ & ((\n4|Add1~30_combout\) # (\n4|Add1~16_combout\))) # (!\n4|Add1~32_combout\ & (\n4|Add1~30_combout\ & \n4|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~32_combout\,
	datac => \n4|Add1~30_combout\,
	datad => \n4|Add1~16_combout\,
	combout => \n4|result~8_combout\);

-- Location: FF_X72_Y29_N27
\n4|r_bias[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~8_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(8));

-- Location: LCCOMB_X73_Y26_N20
\n4|r_relu_in[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|r_relu_in[8]~feeder_combout\ = \n4|r_bias\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n4|r_bias\(8),
	combout => \n4|r_relu_in[8]~feeder_combout\);

-- Location: FF_X73_Y26_N21
\n4|r_relu_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|r_relu_in[8]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(8));

-- Location: LCCOMB_X73_Y26_N6
\n4|act_relu|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|LessThan0~2_combout\ = (\n4|r_relu_in\(9)) # ((\n4|r_relu_in\(10)) # ((\n4|r_relu_in\(11)) # (\n4|r_relu_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|r_relu_in\(9),
	datab => \n4|r_relu_in\(10),
	datac => \n4|r_relu_in\(11),
	datad => \n4|r_relu_in\(8),
	combout => \n4|act_relu|LessThan0~2_combout\);

-- Location: LCCOMB_X72_Y29_N28
\n4|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~14_combout\ = (\n4|Add1~32_combout\ & ((\n4|Add1~30_combout\) # (\n4|Add1~28_combout\))) # (!\n4|Add1~32_combout\ & (\n4|Add1~30_combout\ & \n4|Add1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~32_combout\,
	datac => \n4|Add1~30_combout\,
	datad => \n4|Add1~28_combout\,
	combout => \n4|result~14_combout\);

-- Location: FF_X72_Y29_N29
\n4|r_bias[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~14_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(14));

-- Location: LCCOMB_X73_Y26_N16
\n4|r_relu_in[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|r_relu_in[14]~feeder_combout\ = \n4|r_bias\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n4|r_bias\(14),
	combout => \n4|r_relu_in[14]~feeder_combout\);

-- Location: FF_X73_Y26_N17
\n4|r_relu_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|r_relu_in[14]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(14));

-- Location: LCCOMB_X72_Y29_N20
\n4|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~13_combout\ = (\n4|Add1~32_combout\ & ((\n4|Add1~30_combout\) # (\n4|Add1~26_combout\))) # (!\n4|Add1~32_combout\ & (\n4|Add1~30_combout\ & \n4|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~32_combout\,
	datac => \n4|Add1~30_combout\,
	datad => \n4|Add1~26_combout\,
	combout => \n4|result~13_combout\);

-- Location: FF_X72_Y29_N21
\n4|r_bias[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~13_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(13));

-- Location: FF_X73_Y26_N15
\n4|r_relu_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n4|r_bias\(13),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(13));

-- Location: LCCOMB_X72_Y29_N24
\n4|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|result~12_combout\ = (\n4|Add1~24_combout\ & ((\n4|Add1~30_combout\) # (\n4|Add1~32_combout\))) # (!\n4|Add1~24_combout\ & (\n4|Add1~30_combout\ & \n4|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|Add1~24_combout\,
	datac => \n4|Add1~30_combout\,
	datad => \n4|Add1~32_combout\,
	combout => \n4|result~12_combout\);

-- Location: FF_X72_Y29_N25
\n4|r_bias[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|result~12_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(12));

-- Location: FF_X73_Y26_N1
\n4|r_relu_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n4|r_bias\(12),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(12));

-- Location: LCCOMB_X73_Y26_N14
\n4|act_relu|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|LessThan0~3_combout\ = (\n4|act_relu|LessThan0~2_combout\) # ((\n4|r_relu_in\(14)) # ((\n4|r_relu_in\(13)) # (\n4|r_relu_in\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|act_relu|LessThan0~2_combout\,
	datab => \n4|r_relu_in\(14),
	datac => \n4|r_relu_in\(13),
	datad => \n4|r_relu_in\(12),
	combout => \n4|act_relu|LessThan0~3_combout\);

-- Location: LCCOMB_X72_Y26_N16
\n4|r_bias[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|r_bias[15]~0_combout\ = !\n4|Add1~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n4|Add1~32_combout\,
	combout => \n4|r_bias[15]~0_combout\);

-- Location: FF_X72_Y26_N17
\n4|r_bias[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|r_bias[15]~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_bias\(15));

-- Location: FF_X73_Y26_N25
\n4|r_relu_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n4|r_bias\(15),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|r_relu_in\(15));

-- Location: LCCOMB_X73_Y26_N24
\n4|act_relu|r_out[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out[5]~0_combout\ = (\n0|r_relu_enable~q\ & !\n4|r_relu_in\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n0|r_relu_enable~q\,
	datac => \n4|r_relu_in\(15),
	combout => \n4|act_relu|r_out[5]~0_combout\);

-- Location: LCCOMB_X73_Y26_N30
\n4|act_relu|r_out[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out[5]~1_combout\ = (\n4|act_relu|r_out[5]~0_combout\ & ((\n4|act_relu|LessThan0~0_combout\) # ((\n4|act_relu|LessThan0~1_combout\) # (\n4|act_relu|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|act_relu|LessThan0~0_combout\,
	datab => \n4|act_relu|LessThan0~1_combout\,
	datac => \n4|act_relu|LessThan0~3_combout\,
	datad => \n4|act_relu|r_out[5]~0_combout\,
	combout => \n4|act_relu|r_out[5]~1_combout\);

-- Location: LCCOMB_X73_Y23_N24
\n4|act_relu|r_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~2_combout\ = (\n4|r_relu_in\(0) & \n4|act_relu|r_out[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n4|r_relu_in\(0),
	datad => \n4|act_relu|r_out[5]~1_combout\,
	combout => \n4|act_relu|r_out~2_combout\);

-- Location: FF_X73_Y23_N25
\n4|act_relu|r_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(0));

-- Location: LCCOMB_X73_Y23_N6
\n4|act_relu|r_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~3_combout\ = (\n4|r_relu_in\(1) & \n4|act_relu|r_out[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n4|r_relu_in\(1),
	datad => \n4|act_relu|r_out[5]~1_combout\,
	combout => \n4|act_relu|r_out~3_combout\);

-- Location: FF_X73_Y23_N7
\n4|act_relu|r_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(1));

-- Location: LCCOMB_X73_Y23_N8
\n4|act_relu|r_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~4_combout\ = (\n4|r_relu_in\(2) & \n4|act_relu|r_out[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|r_relu_in\(2),
	datad => \n4|act_relu|r_out[5]~1_combout\,
	combout => \n4|act_relu|r_out~4_combout\);

-- Location: FF_X73_Y23_N9
\n4|act_relu|r_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(2));

-- Location: LCCOMB_X73_Y23_N26
\n4|act_relu|r_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~5_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|act_relu|r_out[5]~1_combout\,
	datad => \n4|r_relu_in\(3),
	combout => \n4|act_relu|r_out~5_combout\);

-- Location: FF_X73_Y23_N27
\n4|act_relu|r_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(3));

-- Location: LCCOMB_X73_Y26_N12
\n4|act_relu|r_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~6_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n4|act_relu|r_out[5]~1_combout\,
	datac => \n4|r_relu_in\(4),
	combout => \n4|act_relu|r_out~6_combout\);

-- Location: FF_X73_Y26_N13
\n4|act_relu|r_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(4));

-- Location: LCCOMB_X73_Y23_N20
\n4|act_relu|r_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~7_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|act_relu|r_out[5]~1_combout\,
	datad => \n4|r_relu_in\(5),
	combout => \n4|act_relu|r_out~7_combout\);

-- Location: FF_X73_Y23_N21
\n4|act_relu|r_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(5));

-- Location: LCCOMB_X73_Y23_N18
\n4|act_relu|r_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~8_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|act_relu|r_out[5]~1_combout\,
	datac => \n4|r_relu_in\(6),
	combout => \n4|act_relu|r_out~8_combout\);

-- Location: FF_X73_Y23_N19
\n4|act_relu|r_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(6));

-- Location: LCCOMB_X73_Y23_N4
\n4|act_relu|r_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~9_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|act_relu|r_out[5]~1_combout\,
	datac => \n4|r_relu_in\(7),
	combout => \n4|act_relu|r_out~9_combout\);

-- Location: FF_X73_Y23_N5
\n4|act_relu|r_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(7));

-- Location: LCCOMB_X73_Y23_N10
\n4|act_relu|r_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~10_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|act_relu|r_out[5]~1_combout\,
	datad => \n4|r_relu_in\(8),
	combout => \n4|act_relu|r_out~10_combout\);

-- Location: FF_X73_Y23_N11
\n4|act_relu|r_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(8));

-- Location: LCCOMB_X73_Y25_N16
\n4|act_relu|r_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~11_combout\ = (\n4|r_relu_in\(9) & \n4|act_relu|r_out[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|r_relu_in\(9),
	datac => \n4|act_relu|r_out[5]~1_combout\,
	combout => \n4|act_relu|r_out~11_combout\);

-- Location: FF_X73_Y25_N17
\n4|act_relu|r_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(9));

-- Location: LCCOMB_X73_Y25_N30
\n4|act_relu|r_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~12_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n4|act_relu|r_out[5]~1_combout\,
	datad => \n4|r_relu_in\(10),
	combout => \n4|act_relu|r_out~12_combout\);

-- Location: FF_X73_Y25_N31
\n4|act_relu|r_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(10));

-- Location: LCCOMB_X73_Y23_N12
\n4|act_relu|r_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~13_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|act_relu|r_out[5]~1_combout\,
	datad => \n4|r_relu_in\(11),
	combout => \n4|act_relu|r_out~13_combout\);

-- Location: FF_X73_Y23_N13
\n4|act_relu|r_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(11));

-- Location: LCCOMB_X73_Y23_N14
\n4|act_relu|r_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~14_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|act_relu|r_out[5]~1_combout\,
	datad => \n4|r_relu_in\(12),
	combout => \n4|act_relu|r_out~14_combout\);

-- Location: FF_X73_Y23_N15
\n4|act_relu|r_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(12));

-- Location: LCCOMB_X73_Y23_N28
\n4|act_relu|r_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~15_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|act_relu|r_out[5]~1_combout\,
	datad => \n4|r_relu_in\(13),
	combout => \n4|act_relu|r_out~15_combout\);

-- Location: FF_X73_Y23_N29
\n4|act_relu|r_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(13));

-- Location: LCCOMB_X73_Y23_N22
\n4|act_relu|r_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n4|act_relu|r_out~16_combout\ = (\n4|act_relu|r_out[5]~1_combout\ & \n4|r_relu_in\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n4|act_relu|r_out[5]~1_combout\,
	datad => \n4|r_relu_in\(14),
	combout => \n4|act_relu|r_out~16_combout\);

-- Location: FF_X73_Y23_N23
\n4|act_relu|r_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n4|act_relu|r_out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n4|act_relu|r_out\(14));

-- Location: DSPMULT_X71_Y36_N0
\n5|mac_n1|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n5|mac_n1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X71_Y36_N2
\n5|mac_n1|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \n5|mac_n1|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X70_Y36_N18
\n5|mac_n1|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~0_combout\ = (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & (((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\)) # (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\))) 
-- # (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\) # (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT26\,
	combout => \n5|mac_n1|result~0_combout\);

-- Location: LCCOMB_X70_Y36_N20
\n5|mac_n1|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~1_combout\ = (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & \n5|mac_n1|result~0_combout\))) # 
-- (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\n5|mac_n1|result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => \n5|mac_n1|result~0_combout\,
	combout => \n5|mac_n1|result~1_combout\);

-- Location: LCCOMB_X70_Y36_N22
\n5|mac_n1|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~3_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~3_combout\);

-- Location: LCCOMB_X70_Y36_N24
\n5|mac_n1|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~4_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~4_combout\);

-- Location: LCCOMB_X70_Y36_N26
\n5|mac_n1|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~5_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~5_combout\);

-- Location: LCCOMB_X69_Y36_N0
\n5|mac_n1|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~6_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|result~1_combout\,
	datad => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	combout => \n5|mac_n1|result~6_combout\);

-- Location: LCCOMB_X69_Y36_N14
\n5|mac_n1|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~7_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|result~1_combout\,
	datad => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	combout => \n5|mac_n1|result~7_combout\);

-- Location: LCCOMB_X70_Y36_N28
\n5|mac_n1|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~8_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~8_combout\);

-- Location: LCCOMB_X72_Y36_N4
\n5|mac_n1|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~9_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|result~1_combout\,
	datad => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	combout => \n5|mac_n1|result~9_combout\);

-- Location: LCCOMB_X70_Y37_N12
\n5|mac_n1|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~10_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~10_combout\);

-- Location: LCCOMB_X70_Y37_N14
\n5|mac_n1|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~11_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~11_combout\);

-- Location: LCCOMB_X70_Y37_N8
\n5|mac_n1|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~12_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~12_combout\);

-- Location: LCCOMB_X70_Y37_N2
\n5|mac_n1|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~13_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~13_combout\);

-- Location: LCCOMB_X70_Y37_N4
\n5|mac_n1|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~14_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~14_combout\);

-- Location: LCCOMB_X70_Y37_N6
\n5|mac_n1|result~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~15_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~15_combout\);

-- Location: LCCOMB_X70_Y37_N0
\n5|mac_n1|result~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~16_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~16_combout\);

-- Location: LCCOMB_X69_Y37_N16
\n5|mac_n1|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~2_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\))) # (!\n5|mac_n1|result~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|result~2_combout\);

-- Location: LCCOMB_X70_Y37_N16
\n5|mac_n1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~0_combout\ = \n5|mac_n1|result~2_combout\ $ (VCC)
-- \n5|mac_n1|Add1~1\ = CARRY(\n5|mac_n1|result~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|result~2_combout\,
	datad => VCC,
	combout => \n5|mac_n1|Add1~0_combout\,
	cout => \n5|mac_n1|Add1~1\);

-- Location: LCCOMB_X70_Y37_N18
\n5|mac_n1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~2_combout\ = (\n5|mac_n1|result~16_combout\ & (!\n5|mac_n1|Add1~1\)) # (!\n5|mac_n1|result~16_combout\ & ((\n5|mac_n1|Add1~1\) # (GND)))
-- \n5|mac_n1|Add1~3\ = CARRY((!\n5|mac_n1|Add1~1\) # (!\n5|mac_n1|result~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|result~16_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~1\,
	combout => \n5|mac_n1|Add1~2_combout\,
	cout => \n5|mac_n1|Add1~3\);

-- Location: LCCOMB_X70_Y37_N20
\n5|mac_n1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~4_combout\ = (\n5|mac_n1|result~15_combout\ & (\n5|mac_n1|Add1~3\ $ (GND))) # (!\n5|mac_n1|result~15_combout\ & (!\n5|mac_n1|Add1~3\ & VCC))
-- \n5|mac_n1|Add1~5\ = CARRY((\n5|mac_n1|result~15_combout\ & !\n5|mac_n1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|result~15_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~3\,
	combout => \n5|mac_n1|Add1~4_combout\,
	cout => \n5|mac_n1|Add1~5\);

-- Location: LCCOMB_X70_Y37_N22
\n5|mac_n1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~6_combout\ = (\n5|mac_n1|result~14_combout\ & (!\n5|mac_n1|Add1~5\)) # (!\n5|mac_n1|result~14_combout\ & ((\n5|mac_n1|Add1~5\) # (GND)))
-- \n5|mac_n1|Add1~7\ = CARRY((!\n5|mac_n1|Add1~5\) # (!\n5|mac_n1|result~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|result~14_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~5\,
	combout => \n5|mac_n1|Add1~6_combout\,
	cout => \n5|mac_n1|Add1~7\);

-- Location: LCCOMB_X70_Y37_N24
\n5|mac_n1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~8_combout\ = (\n5|mac_n1|result~13_combout\ & (\n5|mac_n1|Add1~7\ $ (GND))) # (!\n5|mac_n1|result~13_combout\ & (!\n5|mac_n1|Add1~7\ & VCC))
-- \n5|mac_n1|Add1~9\ = CARRY((\n5|mac_n1|result~13_combout\ & !\n5|mac_n1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|result~13_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~7\,
	combout => \n5|mac_n1|Add1~8_combout\,
	cout => \n5|mac_n1|Add1~9\);

-- Location: LCCOMB_X70_Y37_N26
\n5|mac_n1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~10_combout\ = (\n5|mac_n1|result~12_combout\ & (!\n5|mac_n1|Add1~9\)) # (!\n5|mac_n1|result~12_combout\ & ((\n5|mac_n1|Add1~9\) # (GND)))
-- \n5|mac_n1|Add1~11\ = CARRY((!\n5|mac_n1|Add1~9\) # (!\n5|mac_n1|result~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|result~12_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~9\,
	combout => \n5|mac_n1|Add1~10_combout\,
	cout => \n5|mac_n1|Add1~11\);

-- Location: LCCOMB_X70_Y37_N28
\n5|mac_n1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~12_combout\ = (\n5|mac_n1|result~11_combout\ & (\n5|mac_n1|Add1~11\ $ (GND))) # (!\n5|mac_n1|result~11_combout\ & (!\n5|mac_n1|Add1~11\ & VCC))
-- \n5|mac_n1|Add1~13\ = CARRY((\n5|mac_n1|result~11_combout\ & !\n5|mac_n1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|result~11_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~11\,
	combout => \n5|mac_n1|Add1~12_combout\,
	cout => \n5|mac_n1|Add1~13\);

-- Location: LCCOMB_X70_Y37_N30
\n5|mac_n1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~14_combout\ = (\n5|mac_n1|result~10_combout\ & (!\n5|mac_n1|Add1~13\)) # (!\n5|mac_n1|result~10_combout\ & ((\n5|mac_n1|Add1~13\) # (GND)))
-- \n5|mac_n1|Add1~15\ = CARRY((!\n5|mac_n1|Add1~13\) # (!\n5|mac_n1|result~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|result~10_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~13\,
	combout => \n5|mac_n1|Add1~14_combout\,
	cout => \n5|mac_n1|Add1~15\);

-- Location: LCCOMB_X70_Y36_N0
\n5|mac_n1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~16_combout\ = (\n5|mac_n1|result~9_combout\ & (\n5|mac_n1|Add1~15\ $ (GND))) # (!\n5|mac_n1|result~9_combout\ & (!\n5|mac_n1|Add1~15\ & VCC))
-- \n5|mac_n1|Add1~17\ = CARRY((\n5|mac_n1|result~9_combout\ & !\n5|mac_n1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|result~9_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~15\,
	combout => \n5|mac_n1|Add1~16_combout\,
	cout => \n5|mac_n1|Add1~17\);

-- Location: LCCOMB_X70_Y36_N2
\n5|mac_n1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~18_combout\ = (\n5|mac_n1|result~8_combout\ & (!\n5|mac_n1|Add1~17\)) # (!\n5|mac_n1|result~8_combout\ & ((\n5|mac_n1|Add1~17\) # (GND)))
-- \n5|mac_n1|Add1~19\ = CARRY((!\n5|mac_n1|Add1~17\) # (!\n5|mac_n1|result~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|result~8_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~17\,
	combout => \n5|mac_n1|Add1~18_combout\,
	cout => \n5|mac_n1|Add1~19\);

-- Location: LCCOMB_X70_Y36_N4
\n5|mac_n1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~20_combout\ = (\n5|mac_n1|result~7_combout\ & (\n5|mac_n1|Add1~19\ $ (GND))) # (!\n5|mac_n1|result~7_combout\ & (!\n5|mac_n1|Add1~19\ & VCC))
-- \n5|mac_n1|Add1~21\ = CARRY((\n5|mac_n1|result~7_combout\ & !\n5|mac_n1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|result~7_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~19\,
	combout => \n5|mac_n1|Add1~20_combout\,
	cout => \n5|mac_n1|Add1~21\);

-- Location: LCCOMB_X70_Y36_N6
\n5|mac_n1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~22_combout\ = (\n5|mac_n1|result~6_combout\ & (!\n5|mac_n1|Add1~21\)) # (!\n5|mac_n1|result~6_combout\ & ((\n5|mac_n1|Add1~21\) # (GND)))
-- \n5|mac_n1|Add1~23\ = CARRY((!\n5|mac_n1|Add1~21\) # (!\n5|mac_n1|result~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|result~6_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~21\,
	combout => \n5|mac_n1|Add1~22_combout\,
	cout => \n5|mac_n1|Add1~23\);

-- Location: LCCOMB_X70_Y36_N8
\n5|mac_n1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~24_combout\ = (\n5|mac_n1|result~5_combout\ & (\n5|mac_n1|Add1~23\ $ (GND))) # (!\n5|mac_n1|result~5_combout\ & (!\n5|mac_n1|Add1~23\ & VCC))
-- \n5|mac_n1|Add1~25\ = CARRY((\n5|mac_n1|result~5_combout\ & !\n5|mac_n1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|result~5_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~23\,
	combout => \n5|mac_n1|Add1~24_combout\,
	cout => \n5|mac_n1|Add1~25\);

-- Location: LCCOMB_X70_Y36_N10
\n5|mac_n1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~26_combout\ = (\n5|mac_n1|result~4_combout\ & (!\n5|mac_n1|Add1~25\)) # (!\n5|mac_n1|result~4_combout\ & ((\n5|mac_n1|Add1~25\) # (GND)))
-- \n5|mac_n1|Add1~27\ = CARRY((!\n5|mac_n1|Add1~25\) # (!\n5|mac_n1|result~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|result~4_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~25\,
	combout => \n5|mac_n1|Add1~26_combout\,
	cout => \n5|mac_n1|Add1~27\);

-- Location: LCCOMB_X70_Y36_N12
\n5|mac_n1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~28_combout\ = (\n5|mac_n1|result~3_combout\ & (\n5|mac_n1|Add1~27\ $ (GND))) # (!\n5|mac_n1|result~3_combout\ & (!\n5|mac_n1|Add1~27\ & VCC))
-- \n5|mac_n1|Add1~29\ = CARRY((\n5|mac_n1|result~3_combout\ & !\n5|mac_n1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|result~3_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~27\,
	combout => \n5|mac_n1|Add1~28_combout\,
	cout => \n5|mac_n1|Add1~29\);

-- Location: LCCOMB_X70_Y36_N14
\n5|mac_n1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~30_combout\ = (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\n5|mac_n1|Add1~29\)) # (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\n5|mac_n1|Add1~29\) # (GND)))
-- \n5|mac_n1|Add1~31\ = CARRY((!\n5|mac_n1|Add1~29\) # (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \n5|mac_n1|Add1~29\,
	combout => \n5|mac_n1|Add1~30_combout\,
	cout => \n5|mac_n1|Add1~31\);

-- Location: LCCOMB_X69_Y37_N24
\n5|mac_n1|rounds~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|rounds~1_combout\ = (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\) # ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\) # ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\) # (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT1\,
	combout => \n5|mac_n1|rounds~1_combout\);

-- Location: LCCOMB_X69_Y37_N2
\n5|mac_n1|rounds~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|rounds~0_combout\ = (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\) # ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\) # ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\) # (\n5|mac_n1|Mult0|auto_generated|mac_out2~dataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => \n5|mac_n1|Mult0|auto_generated|mac_out2~dataout\,
	combout => \n5|mac_n1|rounds~0_combout\);

-- Location: LCCOMB_X69_Y37_N22
\n5|mac_n1|rounds~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|rounds~2_combout\ = (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\) # ((\n5|mac_n1|rounds~1_combout\) # ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\) # (\n5|mac_n1|rounds~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \n5|mac_n1|rounds~1_combout\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => \n5|mac_n1|rounds~0_combout\,
	combout => \n5|mac_n1|rounds~2_combout\);

-- Location: LCCOMB_X69_Y37_N8
\n5|mac_n1|round_overflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|round_overflow~0_combout\ = (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\n5|mac_n1|rounds~2_combout\) # (\n5|mac_n1|result~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datac => \n5|mac_n1|rounds~2_combout\,
	datad => \n5|mac_n1|result~2_combout\,
	combout => \n5|mac_n1|round_overflow~0_combout\);

-- Location: LCCOMB_X69_Y36_N28
\n5|mac_n1|overflowx~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|overflowx~0_combout\ = \n5|mac_n1|Add1~30_combout\ $ (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|mac_n1|Add1~30_combout\,
	datad => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	combout => \n5|mac_n1|overflowx~0_combout\);

-- Location: LCCOMB_X69_Y36_N22
\n5|mac_n1|result~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~20_combout\ = (\n5|mac_n1|Add1~20_combout\) # ((\n5|mac_n1|Add1~16_combout\) # ((\n5|mac_n1|Add1~18_combout\) # (\n5|mac_n1|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add1~20_combout\,
	datab => \n5|mac_n1|Add1~16_combout\,
	datac => \n5|mac_n1|Add1~18_combout\,
	datad => \n5|mac_n1|Add1~14_combout\,
	combout => \n5|mac_n1|result~20_combout\);

-- Location: LCCOMB_X70_Y36_N16
\n5|mac_n1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add1~32_combout\ = \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (!\n5|mac_n1|Add1~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	cin => \n5|mac_n1|Add1~31\,
	combout => \n5|mac_n1|Add1~32_combout\);

-- Location: LCCOMB_X70_Y36_N30
\n5|mac_n1|result~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~21_combout\ = (\n5|mac_n1|Add1~28_combout\) # ((\n5|mac_n1|Add1~24_combout\) # ((\n5|mac_n1|Add1~22_combout\) # (\n5|mac_n1|Add1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add1~28_combout\,
	datab => \n5|mac_n1|Add1~24_combout\,
	datac => \n5|mac_n1|Add1~22_combout\,
	datad => \n5|mac_n1|Add1~26_combout\,
	combout => \n5|mac_n1|result~21_combout\);

-- Location: LCCOMB_X70_Y37_N10
\n5|mac_n1|result~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~18_combout\ = (\n5|mac_n1|Add1~6_combout\) # ((\n5|mac_n1|Add1~8_combout\) # ((\n5|mac_n1|Add1~10_combout\) # (\n5|mac_n1|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add1~6_combout\,
	datab => \n5|mac_n1|Add1~8_combout\,
	datac => \n5|mac_n1|Add1~10_combout\,
	datad => \n5|mac_n1|Add1~12_combout\,
	combout => \n5|mac_n1|result~18_combout\);

-- Location: LCCOMB_X69_Y36_N10
\n5|mac_n1|result~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~17_combout\ = (\n5|mac_n1|Add1~2_combout\) # (\n5|mac_n1|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|mac_n1|Add1~2_combout\,
	datad => \n5|mac_n1|Add1~4_combout\,
	combout => \n5|mac_n1|result~17_combout\);

-- Location: LCCOMB_X69_Y36_N20
\n5|mac_n1|result~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~19_combout\ = (\n5|mac_n1|Add1~0_combout\) # ((\n5|mac_n1|Add1~30_combout\) # ((\n5|mac_n1|result~18_combout\) # (\n5|mac_n1|result~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add1~0_combout\,
	datab => \n5|mac_n1|Add1~30_combout\,
	datac => \n5|mac_n1|result~18_combout\,
	datad => \n5|mac_n1|result~17_combout\,
	combout => \n5|mac_n1|result~19_combout\);

-- Location: LCCOMB_X69_Y36_N16
\n5|mac_n1|result~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~22_combout\ = (\n5|mac_n1|result~20_combout\) # ((\n5|mac_n1|Add1~32_combout\) # ((\n5|mac_n1|result~21_combout\) # (\n5|mac_n1|result~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|result~20_combout\,
	datab => \n5|mac_n1|Add1~32_combout\,
	datac => \n5|mac_n1|result~21_combout\,
	datad => \n5|mac_n1|result~19_combout\,
	combout => \n5|mac_n1|result~22_combout\);

-- Location: LCCOMB_X69_Y36_N12
\n5|mac_n1|r_mult[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[3]~3_combout\ = (\n5|mac_n1|round_overflow~0_combout\ & (\n5|mac_n1|result~1_combout\ & ((!\n5|mac_n1|result~22_combout\) # (!\n5|mac_n1|overflowx~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|round_overflow~0_combout\,
	datab => \n5|mac_n1|overflowx~0_combout\,
	datac => \n5|mac_n1|result~1_combout\,
	datad => \n5|mac_n1|result~22_combout\,
	combout => \n5|mac_n1|r_mult[3]~3_combout\);

-- Location: LCCOMB_X69_Y36_N26
\n5|mac_n1|r_mult[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[4]~4_combout\ = (\n5|mac_n1|r_mult[3]~3_combout\ & ((\n5|mac_n1|Add1~30_combout\))) # (!\n5|mac_n1|r_mult[3]~3_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|Add1~30_combout\,
	datad => \n5|mac_n1|r_mult[3]~3_combout\,
	combout => \n5|mac_n1|r_mult[4]~4_combout\);

-- Location: LCCOMB_X69_Y37_N4
\n5|mac_n1|r_mult[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[4]~5_combout\ = (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\ & (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|result~2_combout\) # (\n5|mac_n1|rounds~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \n5|mac_n1|result~2_combout\,
	datac => \n5|mac_n1|rounds~2_combout\,
	datad => \n5|mac_n1|result~1_combout\,
	combout => \n5|mac_n1|r_mult[4]~5_combout\);

-- Location: LCCOMB_X69_Y37_N6
\n5|mac_n1|r_mult[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[3]~6_combout\ = (\n5|mac_n1|r_mult[4]~5_combout\ & ((\n5|mac_n1|Add1~28_combout\))) # (!\n5|mac_n1|r_mult[4]~5_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \n5|mac_n1|r_mult[4]~5_combout\,
	datad => \n5|mac_n1|Add1~28_combout\,
	combout => \n5|mac_n1|r_mult[3]~6_combout\);

-- Location: LCCOMB_X69_Y36_N6
\n5|mac_n1|r_mult[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[3]~1_combout\ = (\n5|mac_n1|result~1_combout\ & (((!\n5|mac_n1|result~22_combout\) # (!\n5|mac_n1|round_overflow~0_combout\)) # (!\n5|mac_n1|overflowx~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|result~1_combout\,
	datab => \n5|mac_n1|overflowx~0_combout\,
	datac => \n5|mac_n1|round_overflow~0_combout\,
	datad => \n5|mac_n1|result~22_combout\,
	combout => \n5|mac_n1|r_mult[3]~1_combout\);

-- Location: LCCOMB_X68_Y36_N24
\n5|mac_n1|r_mult[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[3]~7_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[3]~6_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[3]~6_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[3]~7_combout\);

-- Location: LCCOMB_X69_Y37_N20
\n5|mac_n1|r_mult[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[2]~8_combout\ = (\n5|mac_n1|r_mult[4]~5_combout\ & ((\n5|mac_n1|Add1~26_combout\))) # (!\n5|mac_n1|r_mult[4]~5_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datac => \n5|mac_n1|r_mult[4]~5_combout\,
	datad => \n5|mac_n1|Add1~26_combout\,
	combout => \n5|mac_n1|r_mult[2]~8_combout\);

-- Location: LCCOMB_X68_Y36_N30
\n5|mac_n1|r_mult[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[2]~9_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & (\n5|mac_n1|r_mult[2]~8_combout\)) # (!\n5|mac_n1|r_mult[3]~1_combout\ & ((!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_mult[2]~8_combout\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[2]~9_combout\);

-- Location: LCCOMB_X69_Y37_N18
\n5|mac_n1|r_mult[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[1]~10_combout\ = (\n5|mac_n1|r_mult[4]~5_combout\ & ((\n5|mac_n1|Add1~24_combout\))) # (!\n5|mac_n1|r_mult[4]~5_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datac => \n5|mac_n1|r_mult[4]~5_combout\,
	datad => \n5|mac_n1|Add1~24_combout\,
	combout => \n5|mac_n1|r_mult[1]~10_combout\);

-- Location: LCCOMB_X68_Y36_N20
\n5|mac_n1|r_mult[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[1]~11_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[1]~10_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[1]~10_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[1]~11_combout\);

-- Location: LCCOMB_X69_Y37_N12
\n5|mac_n1|r_mult[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[0]~12_combout\ = (\n5|mac_n1|r_mult[4]~5_combout\ & (\n5|mac_n1|Add1~22_combout\)) # (!\n5|mac_n1|r_mult[4]~5_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_mult[4]~5_combout\,
	datac => \n5|mac_n1|Add1~22_combout\,
	datad => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT22\,
	combout => \n5|mac_n1|r_mult[0]~12_combout\);

-- Location: LCCOMB_X68_Y36_N22
\n5|mac_n1|r_mult[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[0]~13_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[0]~12_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[0]~12_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[0]~13_combout\);

-- Location: LCCOMB_X67_Y36_N10
\n5|mac_n1|r_mult[-1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-1]~14_combout\ = (\n5|mac_n1|r_mult[4]~5_combout\ & ((\n5|mac_n1|Add1~20_combout\))) # (!\n5|mac_n1|r_mult[4]~5_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datac => \n5|mac_n1|r_mult[4]~5_combout\,
	datad => \n5|mac_n1|Add1~20_combout\,
	combout => \n5|mac_n1|r_mult[-1]~14_combout\);

-- Location: LCCOMB_X67_Y36_N16
\n5|mac_n1|r_mult[-1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-1]~15_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[-1]~14_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[3]~1_combout\,
	datad => \n5|mac_n1|r_mult[-1]~14_combout\,
	combout => \n5|mac_n1|r_mult[-1]~15_combout\);

-- Location: LCCOMB_X69_Y36_N4
\n5|mac_n1|r_mult[-2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-2]~16_combout\ = (\n5|mac_n1|r_mult[4]~5_combout\ & ((\n5|mac_n1|Add1~18_combout\))) # (!\n5|mac_n1|r_mult[4]~5_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \n5|mac_n1|r_mult[4]~5_combout\,
	datac => \n5|mac_n1|Add1~18_combout\,
	combout => \n5|mac_n1|r_mult[-2]~16_combout\);

-- Location: LCCOMB_X69_Y36_N2
\n5|mac_n1|r_mult[-2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-2]~17_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[-2]~16_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[-2]~16_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[-2]~17_combout\);

-- Location: LCCOMB_X69_Y36_N8
\n5|mac_n1|r_mult[-3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-3]~18_combout\ = (\n5|mac_n1|r_mult[4]~5_combout\ & ((\n5|mac_n1|Add1~16_combout\))) # (!\n5|mac_n1|r_mult[4]~5_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datac => \n5|mac_n1|Add1~16_combout\,
	datad => \n5|mac_n1|r_mult[4]~5_combout\,
	combout => \n5|mac_n1|r_mult[-3]~18_combout\);

-- Location: LCCOMB_X69_Y36_N18
\n5|mac_n1|r_mult[-3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-3]~19_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[-3]~18_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[-3]~18_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[-3]~19_combout\);

-- Location: LCCOMB_X69_Y36_N24
\n5|mac_n1|r_mult[-4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-4]~20_combout\ = (\n5|mac_n1|r_mult[4]~5_combout\ & ((\n5|mac_n1|Add1~14_combout\))) # (!\n5|mac_n1|r_mult[4]~5_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \n5|mac_n1|r_mult[4]~5_combout\,
	datad => \n5|mac_n1|Add1~14_combout\,
	combout => \n5|mac_n1|r_mult[-4]~20_combout\);

-- Location: LCCOMB_X69_Y36_N30
\n5|mac_n1|r_mult[-4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-4]~21_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & (\n5|mac_n1|r_mult[-4]~20_combout\)) # (!\n5|mac_n1|r_mult[3]~1_combout\ & ((!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_mult[-4]~20_combout\,
	datac => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[-4]~21_combout\);

-- Location: LCCOMB_X67_Y37_N8
\n5|mac_n1|r_mult[-5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-5]~22_combout\ = (\n5|mac_n1|r_mult[4]~5_combout\ & ((\n5|mac_n1|Add1~12_combout\))) # (!\n5|mac_n1|r_mult[4]~5_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datac => \n5|mac_n1|r_mult[4]~5_combout\,
	datad => \n5|mac_n1|Add1~12_combout\,
	combout => \n5|mac_n1|r_mult[-5]~22_combout\);

-- Location: LCCOMB_X67_Y37_N6
\n5|mac_n1|r_mult[-5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-5]~23_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[-5]~22_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[-5]~22_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[-5]~23_combout\);

-- Location: LCCOMB_X69_Y37_N26
\n5|mac_n1|r_mult[-6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-6]~24_combout\ = (\n5|mac_n1|r_mult[4]~5_combout\ & ((\n5|mac_n1|Add1~10_combout\))) # (!\n5|mac_n1|r_mult[4]~5_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datac => \n5|mac_n1|r_mult[4]~5_combout\,
	datad => \n5|mac_n1|Add1~10_combout\,
	combout => \n5|mac_n1|r_mult[-6]~24_combout\);

-- Location: LCCOMB_X68_Y37_N14
\n5|mac_n1|r_mult[-6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-6]~25_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[-6]~24_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[-6]~24_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[-6]~25_combout\);

-- Location: LCCOMB_X69_Y37_N28
\n5|mac_n1|r_mult[-7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-7]~26_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|round_overflow~0_combout\ & ((\n5|mac_n1|Add1~8_combout\))) # (!\n5|mac_n1|round_overflow~0_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\)))) # 
-- (!\n5|mac_n1|result~1_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \n5|mac_n1|result~1_combout\,
	datac => \n5|mac_n1|round_overflow~0_combout\,
	datad => \n5|mac_n1|Add1~8_combout\,
	combout => \n5|mac_n1|r_mult[-7]~26_combout\);

-- Location: LCCOMB_X68_Y37_N0
\n5|mac_n1|r_mult[-7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-7]~27_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[-7]~26_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \n5|mac_n1|r_mult[-7]~26_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[-7]~27_combout\);

-- Location: LCCOMB_X69_Y37_N10
\n5|mac_n1|r_mult[-8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-8]~28_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|round_overflow~0_combout\ & ((\n5|mac_n1|Add1~6_combout\))) # (!\n5|mac_n1|round_overflow~0_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\)))) # 
-- (!\n5|mac_n1|result~1_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \n5|mac_n1|result~1_combout\,
	datac => \n5|mac_n1|round_overflow~0_combout\,
	datad => \n5|mac_n1|Add1~6_combout\,
	combout => \n5|mac_n1|r_mult[-8]~28_combout\);

-- Location: LCCOMB_X68_Y37_N10
\n5|mac_n1|r_mult[-8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-8]~29_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[-8]~28_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[-8]~28_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[-8]~29_combout\);

-- Location: LCCOMB_X69_Y37_N0
\n5|mac_n1|r_mult[-9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-9]~30_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|round_overflow~0_combout\ & (\n5|mac_n1|Add1~4_combout\)) # (!\n5|mac_n1|round_overflow~0_combout\ & ((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))))) # 
-- (!\n5|mac_n1|result~1_combout\ & (((\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add1~4_combout\,
	datab => \n5|mac_n1|result~1_combout\,
	datac => \n5|mac_n1|round_overflow~0_combout\,
	datad => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	combout => \n5|mac_n1|r_mult[-9]~30_combout\);

-- Location: LCCOMB_X68_Y37_N8
\n5|mac_n1|r_mult[-9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-9]~31_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[-9]~30_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[-9]~30_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[-9]~31_combout\);

-- Location: LCCOMB_X69_Y37_N30
\n5|mac_n1|r_mult[-10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-10]~32_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|round_overflow~0_combout\ & ((\n5|mac_n1|Add1~2_combout\))) # (!\n5|mac_n1|round_overflow~0_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\)))) # 
-- (!\n5|mac_n1|result~1_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \n5|mac_n1|result~1_combout\,
	datac => \n5|mac_n1|round_overflow~0_combout\,
	datad => \n5|mac_n1|Add1~2_combout\,
	combout => \n5|mac_n1|r_mult[-10]~32_combout\);

-- Location: LCCOMB_X68_Y37_N6
\n5|mac_n1|r_mult[-10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-10]~33_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[-10]~32_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[-10]~32_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[-10]~33_combout\);

-- Location: LCCOMB_X69_Y37_N14
\n5|mac_n1|r_mult[-11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-11]~0_combout\ = (\n5|mac_n1|result~1_combout\ & ((\n5|mac_n1|round_overflow~0_combout\ & ((\n5|mac_n1|Add1~0_combout\))) # (!\n5|mac_n1|round_overflow~0_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\)))) # 
-- (!\n5|mac_n1|result~1_combout\ & (\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datab => \n5|mac_n1|result~1_combout\,
	datac => \n5|mac_n1|round_overflow~0_combout\,
	datad => \n5|mac_n1|Add1~0_combout\,
	combout => \n5|mac_n1|r_mult[-11]~0_combout\);

-- Location: LCCOMB_X68_Y37_N4
\n5|mac_n1|r_mult[-11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_mult[-11]~2_combout\ = (\n5|mac_n1|r_mult[3]~1_combout\ & ((\n5|mac_n1|r_mult[-11]~0_combout\))) # (!\n5|mac_n1|r_mult[3]~1_combout\ & (!\n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datac => \n5|mac_n1|r_mult[-11]~0_combout\,
	datad => \n5|mac_n1|r_mult[3]~1_combout\,
	combout => \n5|mac_n1|r_mult[-11]~2_combout\);

-- Location: LCCOMB_X68_Y37_N16
\n5|mac_n1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~0_combout\ = (\n5|mac_n1|r_data_out[-11]~q\ & (\n5|mac_n1|r_mult[-11]~2_combout\ $ (VCC))) # (!\n5|mac_n1|r_data_out[-11]~q\ & (\n5|mac_n1|r_mult[-11]~2_combout\ & VCC))
-- \n5|mac_n1|Add0~1\ = CARRY((\n5|mac_n1|r_data_out[-11]~q\ & \n5|mac_n1|r_mult[-11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-11]~q\,
	datab => \n5|mac_n1|r_mult[-11]~2_combout\,
	datad => VCC,
	combout => \n5|mac_n1|Add0~0_combout\,
	cout => \n5|mac_n1|Add0~1\);

-- Location: LCCOMB_X68_Y36_N14
\n5|mac_n1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~30_combout\ = (\n5|mac_n1|r_data_out\(4) & ((\n5|mac_n1|r_mult[4]~4_combout\ & (\n5|mac_n1|Add0~29\ & VCC)) # (!\n5|mac_n1|r_mult[4]~4_combout\ & (!\n5|mac_n1|Add0~29\)))) # (!\n5|mac_n1|r_data_out\(4) & ((\n5|mac_n1|r_mult[4]~4_combout\ & 
-- (!\n5|mac_n1|Add0~29\)) # (!\n5|mac_n1|r_mult[4]~4_combout\ & ((\n5|mac_n1|Add0~29\) # (GND)))))
-- \n5|mac_n1|Add0~31\ = CARRY((\n5|mac_n1|r_data_out\(4) & (!\n5|mac_n1|r_mult[4]~4_combout\ & !\n5|mac_n1|Add0~29\)) # (!\n5|mac_n1|r_data_out\(4) & ((!\n5|mac_n1|Add0~29\) # (!\n5|mac_n1|r_mult[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out\(4),
	datab => \n5|mac_n1|r_mult[4]~4_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~29\,
	combout => \n5|mac_n1|Add0~30_combout\,
	cout => \n5|mac_n1|Add0~31\);

-- Location: LCCOMB_X67_Y36_N0
\n5|mac_n1|result~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~23_combout\ = (\n5|mac_n1|Add0~0_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~0_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add0~0_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~23_combout\);

-- Location: FF_X67_Y36_N1
\n5|mac_n1|r_data_out[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~23_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-11]~q\);

-- Location: LCCOMB_X68_Y37_N18
\n5|mac_n1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~2_combout\ = (\n5|mac_n1|r_mult[-10]~33_combout\ & ((\n5|mac_n1|r_data_out[-10]~q\ & (\n5|mac_n1|Add0~1\ & VCC)) # (!\n5|mac_n1|r_data_out[-10]~q\ & (!\n5|mac_n1|Add0~1\)))) # (!\n5|mac_n1|r_mult[-10]~33_combout\ & 
-- ((\n5|mac_n1|r_data_out[-10]~q\ & (!\n5|mac_n1|Add0~1\)) # (!\n5|mac_n1|r_data_out[-10]~q\ & ((\n5|mac_n1|Add0~1\) # (GND)))))
-- \n5|mac_n1|Add0~3\ = CARRY((\n5|mac_n1|r_mult[-10]~33_combout\ & (!\n5|mac_n1|r_data_out[-10]~q\ & !\n5|mac_n1|Add0~1\)) # (!\n5|mac_n1|r_mult[-10]~33_combout\ & ((!\n5|mac_n1|Add0~1\) # (!\n5|mac_n1|r_data_out[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_mult[-10]~33_combout\,
	datab => \n5|mac_n1|r_data_out[-10]~q\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~1\,
	combout => \n5|mac_n1|Add0~2_combout\,
	cout => \n5|mac_n1|Add0~3\);

-- Location: LCCOMB_X67_Y36_N8
\n5|mac_n1|result~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~37_combout\ = (\n5|mac_n1|Add0~2_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~2_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add0~2_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~37_combout\);

-- Location: FF_X67_Y36_N9
\n5|mac_n1|r_data_out[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~37_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-10]~q\);

-- Location: LCCOMB_X68_Y37_N20
\n5|mac_n1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~4_combout\ = ((\n5|mac_n1|r_data_out[-9]~q\ $ (\n5|mac_n1|r_mult[-9]~31_combout\ $ (!\n5|mac_n1|Add0~3\)))) # (GND)
-- \n5|mac_n1|Add0~5\ = CARRY((\n5|mac_n1|r_data_out[-9]~q\ & ((\n5|mac_n1|r_mult[-9]~31_combout\) # (!\n5|mac_n1|Add0~3\))) # (!\n5|mac_n1|r_data_out[-9]~q\ & (\n5|mac_n1|r_mult[-9]~31_combout\ & !\n5|mac_n1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-9]~q\,
	datab => \n5|mac_n1|r_mult[-9]~31_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~3\,
	combout => \n5|mac_n1|Add0~4_combout\,
	cout => \n5|mac_n1|Add0~5\);

-- Location: LCCOMB_X67_Y36_N2
\n5|mac_n1|result~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~36_combout\ = (\n5|mac_n1|Add0~4_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~4_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add0~4_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~36_combout\);

-- Location: FF_X67_Y36_N3
\n5|mac_n1|r_data_out[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~36_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-9]~q\);

-- Location: LCCOMB_X68_Y37_N22
\n5|mac_n1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~6_combout\ = (\n5|mac_n1|r_mult[-8]~29_combout\ & ((\n5|mac_n1|r_data_out[-8]~q\ & (\n5|mac_n1|Add0~5\ & VCC)) # (!\n5|mac_n1|r_data_out[-8]~q\ & (!\n5|mac_n1|Add0~5\)))) # (!\n5|mac_n1|r_mult[-8]~29_combout\ & 
-- ((\n5|mac_n1|r_data_out[-8]~q\ & (!\n5|mac_n1|Add0~5\)) # (!\n5|mac_n1|r_data_out[-8]~q\ & ((\n5|mac_n1|Add0~5\) # (GND)))))
-- \n5|mac_n1|Add0~7\ = CARRY((\n5|mac_n1|r_mult[-8]~29_combout\ & (!\n5|mac_n1|r_data_out[-8]~q\ & !\n5|mac_n1|Add0~5\)) # (!\n5|mac_n1|r_mult[-8]~29_combout\ & ((!\n5|mac_n1|Add0~5\) # (!\n5|mac_n1|r_data_out[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_mult[-8]~29_combout\,
	datab => \n5|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~5\,
	combout => \n5|mac_n1|Add0~6_combout\,
	cout => \n5|mac_n1|Add0~7\);

-- Location: LCCOMB_X67_Y36_N24
\n5|mac_n1|result~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~35_combout\ = (\n5|mac_n1|Add0~6_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~6_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add0~6_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~35_combout\);

-- Location: FF_X67_Y36_N25
\n5|mac_n1|r_data_out[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~35_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-8]~q\);

-- Location: LCCOMB_X68_Y37_N24
\n5|mac_n1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~8_combout\ = ((\n5|mac_n1|r_data_out[-7]~q\ $ (\n5|mac_n1|r_mult[-7]~27_combout\ $ (!\n5|mac_n1|Add0~7\)))) # (GND)
-- \n5|mac_n1|Add0~9\ = CARRY((\n5|mac_n1|r_data_out[-7]~q\ & ((\n5|mac_n1|r_mult[-7]~27_combout\) # (!\n5|mac_n1|Add0~7\))) # (!\n5|mac_n1|r_data_out[-7]~q\ & (\n5|mac_n1|r_mult[-7]~27_combout\ & !\n5|mac_n1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-7]~q\,
	datab => \n5|mac_n1|r_mult[-7]~27_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~7\,
	combout => \n5|mac_n1|Add0~8_combout\,
	cout => \n5|mac_n1|Add0~9\);

-- Location: LCCOMB_X67_Y36_N22
\n5|mac_n1|result~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~34_combout\ = (\n5|mac_n1|Add0~8_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~8_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Add0~8_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~34_combout\);

-- Location: FF_X67_Y36_N23
\n5|mac_n1|r_data_out[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~34_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-7]~q\);

-- Location: LCCOMB_X68_Y37_N26
\n5|mac_n1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~10_combout\ = (\n5|mac_n1|r_data_out[-6]~q\ & ((\n5|mac_n1|r_mult[-6]~25_combout\ & (\n5|mac_n1|Add0~9\ & VCC)) # (!\n5|mac_n1|r_mult[-6]~25_combout\ & (!\n5|mac_n1|Add0~9\)))) # (!\n5|mac_n1|r_data_out[-6]~q\ & 
-- ((\n5|mac_n1|r_mult[-6]~25_combout\ & (!\n5|mac_n1|Add0~9\)) # (!\n5|mac_n1|r_mult[-6]~25_combout\ & ((\n5|mac_n1|Add0~9\) # (GND)))))
-- \n5|mac_n1|Add0~11\ = CARRY((\n5|mac_n1|r_data_out[-6]~q\ & (!\n5|mac_n1|r_mult[-6]~25_combout\ & !\n5|mac_n1|Add0~9\)) # (!\n5|mac_n1|r_data_out[-6]~q\ & ((!\n5|mac_n1|Add0~9\) # (!\n5|mac_n1|r_mult[-6]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-6]~q\,
	datab => \n5|mac_n1|r_mult[-6]~25_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~9\,
	combout => \n5|mac_n1|Add0~10_combout\,
	cout => \n5|mac_n1|Add0~11\);

-- Location: LCCOMB_X68_Y37_N2
\n5|mac_n1|result~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~33_combout\ = (\n5|mac_n1|Add0~10_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~10_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add0~10_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~33_combout\);

-- Location: FF_X68_Y37_N3
\n5|mac_n1|r_data_out[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~33_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-6]~q\);

-- Location: LCCOMB_X68_Y37_N28
\n5|mac_n1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~12_combout\ = ((\n5|mac_n1|r_data_out[-5]~q\ $ (\n5|mac_n1|r_mult[-5]~23_combout\ $ (!\n5|mac_n1|Add0~11\)))) # (GND)
-- \n5|mac_n1|Add0~13\ = CARRY((\n5|mac_n1|r_data_out[-5]~q\ & ((\n5|mac_n1|r_mult[-5]~23_combout\) # (!\n5|mac_n1|Add0~11\))) # (!\n5|mac_n1|r_data_out[-5]~q\ & (\n5|mac_n1|r_mult[-5]~23_combout\ & !\n5|mac_n1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-5]~q\,
	datab => \n5|mac_n1|r_mult[-5]~23_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~11\,
	combout => \n5|mac_n1|Add0~12_combout\,
	cout => \n5|mac_n1|Add0~13\);

-- Location: LCCOMB_X67_Y36_N20
\n5|mac_n1|result~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~32_combout\ = (\n5|mac_n1|Add0~12_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~12_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add0~12_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~32_combout\);

-- Location: FF_X67_Y36_N21
\n5|mac_n1|r_data_out[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~32_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-5]~q\);

-- Location: LCCOMB_X68_Y37_N30
\n5|mac_n1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~14_combout\ = (\n5|mac_n1|r_data_out[-4]~q\ & ((\n5|mac_n1|r_mult[-4]~21_combout\ & (\n5|mac_n1|Add0~13\ & VCC)) # (!\n5|mac_n1|r_mult[-4]~21_combout\ & (!\n5|mac_n1|Add0~13\)))) # (!\n5|mac_n1|r_data_out[-4]~q\ & 
-- ((\n5|mac_n1|r_mult[-4]~21_combout\ & (!\n5|mac_n1|Add0~13\)) # (!\n5|mac_n1|r_mult[-4]~21_combout\ & ((\n5|mac_n1|Add0~13\) # (GND)))))
-- \n5|mac_n1|Add0~15\ = CARRY((\n5|mac_n1|r_data_out[-4]~q\ & (!\n5|mac_n1|r_mult[-4]~21_combout\ & !\n5|mac_n1|Add0~13\)) # (!\n5|mac_n1|r_data_out[-4]~q\ & ((!\n5|mac_n1|Add0~13\) # (!\n5|mac_n1|r_mult[-4]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-4]~q\,
	datab => \n5|mac_n1|r_mult[-4]~21_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~13\,
	combout => \n5|mac_n1|Add0~14_combout\,
	cout => \n5|mac_n1|Add0~15\);

-- Location: LCCOMB_X68_Y37_N12
\n5|mac_n1|result~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~31_combout\ = (\n5|mac_n1|Add0~14_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~14_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add0~14_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~31_combout\);

-- Location: FF_X68_Y37_N13
\n5|mac_n1|r_data_out[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~31_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-4]~q\);

-- Location: LCCOMB_X68_Y36_N0
\n5|mac_n1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~16_combout\ = ((\n5|mac_n1|r_data_out[-3]~q\ $ (\n5|mac_n1|r_mult[-3]~19_combout\ $ (!\n5|mac_n1|Add0~15\)))) # (GND)
-- \n5|mac_n1|Add0~17\ = CARRY((\n5|mac_n1|r_data_out[-3]~q\ & ((\n5|mac_n1|r_mult[-3]~19_combout\) # (!\n5|mac_n1|Add0~15\))) # (!\n5|mac_n1|r_data_out[-3]~q\ & (\n5|mac_n1|r_mult[-3]~19_combout\ & !\n5|mac_n1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-3]~q\,
	datab => \n5|mac_n1|r_mult[-3]~19_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~15\,
	combout => \n5|mac_n1|Add0~16_combout\,
	cout => \n5|mac_n1|Add0~17\);

-- Location: LCCOMB_X67_Y36_N6
\n5|mac_n1|result~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~30_combout\ = (\n5|mac_n1|Add0~16_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~16_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Add0~16_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~30_combout\);

-- Location: FF_X67_Y36_N7
\n5|mac_n1|r_data_out[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~30_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-3]~q\);

-- Location: LCCOMB_X68_Y36_N2
\n5|mac_n1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~18_combout\ = (\n5|mac_n1|r_mult[-2]~17_combout\ & ((\n5|mac_n1|r_data_out[-2]~q\ & (\n5|mac_n1|Add0~17\ & VCC)) # (!\n5|mac_n1|r_data_out[-2]~q\ & (!\n5|mac_n1|Add0~17\)))) # (!\n5|mac_n1|r_mult[-2]~17_combout\ & 
-- ((\n5|mac_n1|r_data_out[-2]~q\ & (!\n5|mac_n1|Add0~17\)) # (!\n5|mac_n1|r_data_out[-2]~q\ & ((\n5|mac_n1|Add0~17\) # (GND)))))
-- \n5|mac_n1|Add0~19\ = CARRY((\n5|mac_n1|r_mult[-2]~17_combout\ & (!\n5|mac_n1|r_data_out[-2]~q\ & !\n5|mac_n1|Add0~17\)) # (!\n5|mac_n1|r_mult[-2]~17_combout\ & ((!\n5|mac_n1|Add0~17\) # (!\n5|mac_n1|r_data_out[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_mult[-2]~17_combout\,
	datab => \n5|mac_n1|r_data_out[-2]~q\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~17\,
	combout => \n5|mac_n1|Add0~18_combout\,
	cout => \n5|mac_n1|Add0~19\);

-- Location: LCCOMB_X68_Y36_N18
\n5|mac_n1|result~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~29_combout\ = (\n5|mac_n1|Add0~18_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~18_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Add0~18_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~29_combout\);

-- Location: FF_X68_Y36_N19
\n5|mac_n1|r_data_out[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~29_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-2]~q\);

-- Location: LCCOMB_X68_Y36_N4
\n5|mac_n1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~20_combout\ = ((\n5|mac_n1|r_mult[-1]~15_combout\ $ (\n5|mac_n1|r_data_out[-1]~q\ $ (!\n5|mac_n1|Add0~19\)))) # (GND)
-- \n5|mac_n1|Add0~21\ = CARRY((\n5|mac_n1|r_mult[-1]~15_combout\ & ((\n5|mac_n1|r_data_out[-1]~q\) # (!\n5|mac_n1|Add0~19\))) # (!\n5|mac_n1|r_mult[-1]~15_combout\ & (\n5|mac_n1|r_data_out[-1]~q\ & !\n5|mac_n1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_mult[-1]~15_combout\,
	datab => \n5|mac_n1|r_data_out[-1]~q\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~19\,
	combout => \n5|mac_n1|Add0~20_combout\,
	cout => \n5|mac_n1|Add0~21\);

-- Location: LCCOMB_X68_Y36_N28
\n5|mac_n1|result~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~28_combout\ = (\n5|mac_n1|Add0~20_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~20_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Add0~20_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~28_combout\);

-- Location: FF_X68_Y36_N29
\n5|mac_n1|r_data_out[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~28_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out[-1]~q\);

-- Location: LCCOMB_X68_Y36_N6
\n5|mac_n1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~22_combout\ = (\n5|mac_n1|r_mult[0]~13_combout\ & ((\n5|mac_n1|r_data_out\(0) & (\n5|mac_n1|Add0~21\ & VCC)) # (!\n5|mac_n1|r_data_out\(0) & (!\n5|mac_n1|Add0~21\)))) # (!\n5|mac_n1|r_mult[0]~13_combout\ & ((\n5|mac_n1|r_data_out\(0) & 
-- (!\n5|mac_n1|Add0~21\)) # (!\n5|mac_n1|r_data_out\(0) & ((\n5|mac_n1|Add0~21\) # (GND)))))
-- \n5|mac_n1|Add0~23\ = CARRY((\n5|mac_n1|r_mult[0]~13_combout\ & (!\n5|mac_n1|r_data_out\(0) & !\n5|mac_n1|Add0~21\)) # (!\n5|mac_n1|r_mult[0]~13_combout\ & ((!\n5|mac_n1|Add0~21\) # (!\n5|mac_n1|r_data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_mult[0]~13_combout\,
	datab => \n5|mac_n1|r_data_out\(0),
	datad => VCC,
	cin => \n5|mac_n1|Add0~21\,
	combout => \n5|mac_n1|Add0~22_combout\,
	cout => \n5|mac_n1|Add0~23\);

-- Location: LCCOMB_X68_Y36_N26
\n5|mac_n1|result~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~27_combout\ = (\n5|mac_n1|Add0~22_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~22_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|Add0~22_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~27_combout\);

-- Location: FF_X68_Y36_N27
\n5|mac_n1|r_data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~27_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out\(0));

-- Location: LCCOMB_X68_Y36_N8
\n5|mac_n1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~24_combout\ = ((\n5|mac_n1|r_data_out\(1) $ (\n5|mac_n1|r_mult[1]~11_combout\ $ (!\n5|mac_n1|Add0~23\)))) # (GND)
-- \n5|mac_n1|Add0~25\ = CARRY((\n5|mac_n1|r_data_out\(1) & ((\n5|mac_n1|r_mult[1]~11_combout\) # (!\n5|mac_n1|Add0~23\))) # (!\n5|mac_n1|r_data_out\(1) & (\n5|mac_n1|r_mult[1]~11_combout\ & !\n5|mac_n1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out\(1),
	datab => \n5|mac_n1|r_mult[1]~11_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~23\,
	combout => \n5|mac_n1|Add0~24_combout\,
	cout => \n5|mac_n1|Add0~25\);

-- Location: LCCOMB_X67_Y36_N28
\n5|mac_n1|result~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~26_combout\ = (\n5|mac_n1|Add0~24_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~24_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Add0~24_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~26_combout\);

-- Location: FF_X67_Y36_N29
\n5|mac_n1|r_data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~26_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out\(1));

-- Location: LCCOMB_X68_Y36_N10
\n5|mac_n1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~26_combout\ = (\n5|mac_n1|r_mult[2]~9_combout\ & ((\n5|mac_n1|r_data_out\(2) & (\n5|mac_n1|Add0~25\ & VCC)) # (!\n5|mac_n1|r_data_out\(2) & (!\n5|mac_n1|Add0~25\)))) # (!\n5|mac_n1|r_mult[2]~9_combout\ & ((\n5|mac_n1|r_data_out\(2) & 
-- (!\n5|mac_n1|Add0~25\)) # (!\n5|mac_n1|r_data_out\(2) & ((\n5|mac_n1|Add0~25\) # (GND)))))
-- \n5|mac_n1|Add0~27\ = CARRY((\n5|mac_n1|r_mult[2]~9_combout\ & (!\n5|mac_n1|r_data_out\(2) & !\n5|mac_n1|Add0~25\)) # (!\n5|mac_n1|r_mult[2]~9_combout\ & ((!\n5|mac_n1|Add0~25\) # (!\n5|mac_n1|r_data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_mult[2]~9_combout\,
	datab => \n5|mac_n1|r_data_out\(2),
	datad => VCC,
	cin => \n5|mac_n1|Add0~25\,
	combout => \n5|mac_n1|Add0~26_combout\,
	cout => \n5|mac_n1|Add0~27\);

-- Location: LCCOMB_X67_Y36_N18
\n5|mac_n1|result~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~25_combout\ = (\n5|mac_n1|Add0~26_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~26_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Add0~26_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~25_combout\);

-- Location: FF_X67_Y36_N19
\n5|mac_n1|r_data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~25_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out\(2));

-- Location: LCCOMB_X68_Y36_N12
\n5|mac_n1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~28_combout\ = ((\n5|mac_n1|r_data_out\(3) $ (\n5|mac_n1|r_mult[3]~7_combout\ $ (!\n5|mac_n1|Add0~27\)))) # (GND)
-- \n5|mac_n1|Add0~29\ = CARRY((\n5|mac_n1|r_data_out\(3) & ((\n5|mac_n1|r_mult[3]~7_combout\) # (!\n5|mac_n1|Add0~27\))) # (!\n5|mac_n1|r_data_out\(3) & (\n5|mac_n1|r_mult[3]~7_combout\ & !\n5|mac_n1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out\(3),
	datab => \n5|mac_n1|r_mult[3]~7_combout\,
	datad => VCC,
	cin => \n5|mac_n1|Add0~27\,
	combout => \n5|mac_n1|Add0~28_combout\,
	cout => \n5|mac_n1|Add0~29\);

-- Location: LCCOMB_X67_Y36_N12
\n5|mac_n1|result~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|result~24_combout\ = (\n5|mac_n1|Add0~28_combout\ & ((\n5|mac_n1|Add0~30_combout\) # (\n5|mac_n1|Add0~32_combout\))) # (!\n5|mac_n1|Add0~28_combout\ & (\n5|mac_n1|Add0~30_combout\ & \n5|mac_n1|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|Add0~28_combout\,
	datac => \n5|mac_n1|Add0~30_combout\,
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|result~24_combout\);

-- Location: FF_X67_Y36_N13
\n5|mac_n1|r_data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|result~24_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out\(3));

-- Location: LCCOMB_X68_Y36_N16
\n5|mac_n1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|Add0~32_combout\ = \n5|mac_n1|r_data_out\(4) $ (\n5|mac_n1|Add0~31\ $ (\n5|mac_n1|r_mult[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out\(4),
	datad => \n5|mac_n1|r_mult[4]~4_combout\,
	cin => \n5|mac_n1|Add0~31\,
	combout => \n5|mac_n1|Add0~32_combout\);

-- Location: LCCOMB_X67_Y36_N14
\n5|mac_n1|r_data_out[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|mac_n1|r_data_out[4]~0_combout\ = !\n5|mac_n1|Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n5|mac_n1|Add0~32_combout\,
	combout => \n5|mac_n1|r_data_out[4]~0_combout\);

-- Location: FF_X67_Y36_N15
\n5|mac_n1|r_data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|mac_n1|r_data_out[4]~0_combout\,
	clrn => \ALT_INV_i_rst~inputclkctrl_outclk\,
	ena => \n0|r_mac_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|mac_n1|r_data_out\(4));

-- Location: LCCOMB_X67_Y33_N16
\n5|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~0_combout\ = \n5|mac_n1|r_data_out[-11]~q\ $ (VCC)
-- \n5|Add1~1\ = CARRY(\n5|mac_n1|r_data_out[-11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-11]~q\,
	datad => VCC,
	combout => \n5|Add1~0_combout\,
	cout => \n5|Add1~1\);

-- Location: LCCOMB_X67_Y33_N18
\n5|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~2_combout\ = (\n5|mac_n1|r_data_out[-10]~q\ & (!\n5|Add1~1\)) # (!\n5|mac_n1|r_data_out[-10]~q\ & ((\n5|Add1~1\) # (GND)))
-- \n5|Add1~3\ = CARRY((!\n5|Add1~1\) # (!\n5|mac_n1|r_data_out[-10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-10]~q\,
	datad => VCC,
	cin => \n5|Add1~1\,
	combout => \n5|Add1~2_combout\,
	cout => \n5|Add1~3\);

-- Location: LCCOMB_X67_Y33_N20
\n5|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~4_combout\ = (\n5|mac_n1|r_data_out[-9]~q\ & ((GND) # (!\n5|Add1~3\))) # (!\n5|mac_n1|r_data_out[-9]~q\ & (\n5|Add1~3\ $ (GND)))
-- \n5|Add1~5\ = CARRY((\n5|mac_n1|r_data_out[-9]~q\) # (!\n5|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out[-9]~q\,
	datad => VCC,
	cin => \n5|Add1~3\,
	combout => \n5|Add1~4_combout\,
	cout => \n5|Add1~5\);

-- Location: LCCOMB_X67_Y33_N22
\n5|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~6_combout\ = (\n5|mac_n1|r_data_out[-8]~q\ & (\n5|Add1~5\ & VCC)) # (!\n5|mac_n1|r_data_out[-8]~q\ & (!\n5|Add1~5\))
-- \n5|Add1~7\ = CARRY((!\n5|mac_n1|r_data_out[-8]~q\ & !\n5|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out[-8]~q\,
	datad => VCC,
	cin => \n5|Add1~5\,
	combout => \n5|Add1~6_combout\,
	cout => \n5|Add1~7\);

-- Location: LCCOMB_X67_Y33_N24
\n5|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~8_combout\ = (\n5|mac_n1|r_data_out[-7]~q\ & ((GND) # (!\n5|Add1~7\))) # (!\n5|mac_n1|r_data_out[-7]~q\ & (\n5|Add1~7\ $ (GND)))
-- \n5|Add1~9\ = CARRY((\n5|mac_n1|r_data_out[-7]~q\) # (!\n5|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-7]~q\,
	datad => VCC,
	cin => \n5|Add1~7\,
	combout => \n5|Add1~8_combout\,
	cout => \n5|Add1~9\);

-- Location: LCCOMB_X67_Y33_N26
\n5|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~10_combout\ = (\n5|mac_n1|r_data_out[-6]~q\ & (\n5|Add1~9\ & VCC)) # (!\n5|mac_n1|r_data_out[-6]~q\ & (!\n5|Add1~9\))
-- \n5|Add1~11\ = CARRY((!\n5|mac_n1|r_data_out[-6]~q\ & !\n5|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-6]~q\,
	datad => VCC,
	cin => \n5|Add1~9\,
	combout => \n5|Add1~10_combout\,
	cout => \n5|Add1~11\);

-- Location: LCCOMB_X67_Y33_N28
\n5|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~12_combout\ = (\n5|mac_n1|r_data_out[-5]~q\ & (\n5|Add1~11\ $ (GND))) # (!\n5|mac_n1|r_data_out[-5]~q\ & (!\n5|Add1~11\ & VCC))
-- \n5|Add1~13\ = CARRY((\n5|mac_n1|r_data_out[-5]~q\ & !\n5|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out[-5]~q\,
	datad => VCC,
	cin => \n5|Add1~11\,
	combout => \n5|Add1~12_combout\,
	cout => \n5|Add1~13\);

-- Location: LCCOMB_X67_Y33_N30
\n5|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~14_combout\ = (\n5|mac_n1|r_data_out[-4]~q\ & (\n5|Add1~13\ & VCC)) # (!\n5|mac_n1|r_data_out[-4]~q\ & (!\n5|Add1~13\))
-- \n5|Add1~15\ = CARRY((!\n5|mac_n1|r_data_out[-4]~q\ & !\n5|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out[-4]~q\,
	datad => VCC,
	cin => \n5|Add1~13\,
	combout => \n5|Add1~14_combout\,
	cout => \n5|Add1~15\);

-- Location: LCCOMB_X67_Y32_N0
\n5|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~16_combout\ = (\n5|mac_n1|r_data_out[-3]~q\ & (\n5|Add1~15\ $ (GND))) # (!\n5|mac_n1|r_data_out[-3]~q\ & (!\n5|Add1~15\ & VCC))
-- \n5|Add1~17\ = CARRY((\n5|mac_n1|r_data_out[-3]~q\ & !\n5|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out[-3]~q\,
	datad => VCC,
	cin => \n5|Add1~15\,
	combout => \n5|Add1~16_combout\,
	cout => \n5|Add1~17\);

-- Location: LCCOMB_X67_Y32_N2
\n5|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~18_combout\ = (\n5|mac_n1|r_data_out[-2]~q\ & (!\n5|Add1~17\)) # (!\n5|mac_n1|r_data_out[-2]~q\ & ((\n5|Add1~17\) # (GND)))
-- \n5|Add1~19\ = CARRY((!\n5|Add1~17\) # (!\n5|mac_n1|r_data_out[-2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out[-2]~q\,
	datad => VCC,
	cin => \n5|Add1~17\,
	combout => \n5|Add1~18_combout\,
	cout => \n5|Add1~19\);

-- Location: LCCOMB_X67_Y32_N4
\n5|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~20_combout\ = (\n5|mac_n1|r_data_out[-1]~q\ & (\n5|Add1~19\ $ (GND))) # (!\n5|mac_n1|r_data_out[-1]~q\ & (!\n5|Add1~19\ & VCC))
-- \n5|Add1~21\ = CARRY((\n5|mac_n1|r_data_out[-1]~q\ & !\n5|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out[-1]~q\,
	datad => VCC,
	cin => \n5|Add1~19\,
	combout => \n5|Add1~20_combout\,
	cout => \n5|Add1~21\);

-- Location: LCCOMB_X67_Y32_N6
\n5|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~22_combout\ = (\n5|mac_n1|r_data_out\(0) & (!\n5|Add1~21\)) # (!\n5|mac_n1|r_data_out\(0) & ((\n5|Add1~21\) # (GND)))
-- \n5|Add1~23\ = CARRY((!\n5|Add1~21\) # (!\n5|mac_n1|r_data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out\(0),
	datad => VCC,
	cin => \n5|Add1~21\,
	combout => \n5|Add1~22_combout\,
	cout => \n5|Add1~23\);

-- Location: LCCOMB_X67_Y32_N8
\n5|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~24_combout\ = (\n5|mac_n1|r_data_out\(1) & (\n5|Add1~23\ $ (GND))) # (!\n5|mac_n1|r_data_out\(1) & (!\n5|Add1~23\ & VCC))
-- \n5|Add1~25\ = CARRY((\n5|mac_n1|r_data_out\(1) & !\n5|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \n5|mac_n1|r_data_out\(1),
	datad => VCC,
	cin => \n5|Add1~23\,
	combout => \n5|Add1~24_combout\,
	cout => \n5|Add1~25\);

-- Location: LCCOMB_X67_Y32_N10
\n5|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~26_combout\ = (\n5|mac_n1|r_data_out\(2) & (!\n5|Add1~25\)) # (!\n5|mac_n1|r_data_out\(2) & ((\n5|Add1~25\) # (GND)))
-- \n5|Add1~27\ = CARRY((!\n5|Add1~25\) # (!\n5|mac_n1|r_data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out\(2),
	datad => VCC,
	cin => \n5|Add1~25\,
	combout => \n5|Add1~26_combout\,
	cout => \n5|Add1~27\);

-- Location: LCCOMB_X67_Y32_N12
\n5|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~28_combout\ = (\n5|mac_n1|r_data_out\(3) & (\n5|Add1~27\ $ (GND))) # (!\n5|mac_n1|r_data_out\(3) & (!\n5|Add1~27\ & VCC))
-- \n5|Add1~29\ = CARRY((\n5|mac_n1|r_data_out\(3) & !\n5|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out\(3),
	datad => VCC,
	cin => \n5|Add1~27\,
	combout => \n5|Add1~28_combout\,
	cout => \n5|Add1~29\);

-- Location: LCCOMB_X67_Y32_N14
\n5|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~30_combout\ = (\n5|mac_n1|r_data_out\(4) & (!\n5|Add1~29\)) # (!\n5|mac_n1|r_data_out\(4) & ((\n5|Add1~29\) # (GND)))
-- \n5|Add1~31\ = CARRY((!\n5|Add1~29\) # (!\n5|mac_n1|r_data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out\(4),
	datad => VCC,
	cin => \n5|Add1~29\,
	combout => \n5|Add1~30_combout\,
	cout => \n5|Add1~31\);

-- Location: LCCOMB_X67_Y32_N16
\n5|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|Add1~32_combout\ = \n5|mac_n1|r_data_out\(4) $ (\n5|Add1~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \n5|mac_n1|r_data_out\(4),
	cin => \n5|Add1~31\,
	combout => \n5|Add1~32_combout\);

-- Location: LCCOMB_X67_Y25_N16
\n5|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~9_combout\ = (\n5|Add1~32_combout\ & ((\n5|Add1~18_combout\) # (\n5|Add1~30_combout\))) # (!\n5|Add1~32_combout\ & (\n5|Add1~18_combout\ & \n5|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~32_combout\,
	datac => \n5|Add1~18_combout\,
	datad => \n5|Add1~30_combout\,
	combout => \n5|result~9_combout\);

-- Location: FF_X67_Y25_N17
\n5|r_bias[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~9_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(9));

-- Location: LCCOMB_X67_Y23_N26
\n5|r_relu_in[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|r_relu_in[9]~feeder_combout\ = \n5|r_bias\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n5|r_bias\(9),
	combout => \n5|r_relu_in[9]~feeder_combout\);

-- Location: FF_X67_Y23_N27
\n5|r_relu_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|r_relu_in[9]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(9));

-- Location: LCCOMB_X67_Y25_N2
\n5|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~10_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~32_combout\) # (\n5|Add1~20_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~32_combout\ & \n5|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datac => \n5|Add1~32_combout\,
	datad => \n5|Add1~20_combout\,
	combout => \n5|result~10_combout\);

-- Location: FF_X67_Y25_N3
\n5|r_bias[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~10_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(10));

-- Location: LCCOMB_X67_Y23_N28
\n5|r_relu_in[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|r_relu_in[10]~feeder_combout\ = \n5|r_bias\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n5|r_bias\(10),
	combout => \n5|r_relu_in[10]~feeder_combout\);

-- Location: FF_X67_Y23_N29
\n5|r_relu_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|r_relu_in[10]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(10));

-- Location: LCCOMB_X67_Y25_N24
\n5|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~11_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~22_combout\) # (\n5|Add1~32_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~22_combout\ & \n5|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datab => \n5|Add1~22_combout\,
	datac => \n5|Add1~32_combout\,
	combout => \n5|result~11_combout\);

-- Location: FF_X67_Y25_N25
\n5|r_bias[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~11_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(11));

-- Location: FF_X67_Y23_N31
\n5|r_relu_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n5|r_bias\(11),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(11));

-- Location: LCCOMB_X67_Y25_N22
\n5|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~8_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~32_combout\) # (\n5|Add1~16_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~32_combout\ & \n5|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datac => \n5|Add1~32_combout\,
	datad => \n5|Add1~16_combout\,
	combout => \n5|result~8_combout\);

-- Location: FF_X67_Y25_N23
\n5|r_bias[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~8_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(8));

-- Location: LCCOMB_X67_Y23_N0
\n5|r_relu_in[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|r_relu_in[8]~feeder_combout\ = \n5|r_bias\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n5|r_bias\(8),
	combout => \n5|r_relu_in[8]~feeder_combout\);

-- Location: FF_X67_Y23_N1
\n5|r_relu_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|r_relu_in[8]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(8));

-- Location: LCCOMB_X67_Y23_N30
\n5|act_relu|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|LessThan0~2_combout\ = (\n5|r_relu_in\(9)) # ((\n5|r_relu_in\(10)) # ((\n5|r_relu_in\(11)) # (\n5|r_relu_in\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|r_relu_in\(9),
	datab => \n5|r_relu_in\(10),
	datac => \n5|r_relu_in\(11),
	datad => \n5|r_relu_in\(8),
	combout => \n5|act_relu|LessThan0~2_combout\);

-- Location: LCCOMB_X67_Y25_N10
\n5|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~14_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~28_combout\) # (\n5|Add1~32_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~28_combout\ & \n5|Add1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datab => \n5|Add1~28_combout\,
	datac => \n5|Add1~32_combout\,
	combout => \n5|result~14_combout\);

-- Location: FF_X67_Y25_N11
\n5|r_bias[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~14_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(14));

-- Location: LCCOMB_X67_Y23_N24
\n5|r_relu_in[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|r_relu_in[14]~feeder_combout\ = \n5|r_bias\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n5|r_bias\(14),
	combout => \n5|r_relu_in[14]~feeder_combout\);

-- Location: FF_X67_Y23_N25
\n5|r_relu_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|r_relu_in[14]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(14));

-- Location: LCCOMB_X67_Y25_N8
\n5|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~13_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~32_combout\) # (\n5|Add1~26_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~32_combout\ & \n5|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datac => \n5|Add1~32_combout\,
	datad => \n5|Add1~26_combout\,
	combout => \n5|result~13_combout\);

-- Location: FF_X67_Y25_N9
\n5|r_bias[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~13_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(13));

-- Location: FF_X67_Y23_N11
\n5|r_relu_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n5|r_bias\(13),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(13));

-- Location: LCCOMB_X67_Y25_N18
\n5|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~12_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~32_combout\) # (\n5|Add1~24_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~32_combout\ & \n5|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datac => \n5|Add1~32_combout\,
	datad => \n5|Add1~24_combout\,
	combout => \n5|result~12_combout\);

-- Location: FF_X67_Y25_N19
\n5|r_bias[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~12_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(12));

-- Location: LCCOMB_X67_Y23_N12
\n5|r_relu_in[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|r_relu_in[12]~feeder_combout\ = \n5|r_bias\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n5|r_bias\(12),
	combout => \n5|r_relu_in[12]~feeder_combout\);

-- Location: FF_X67_Y23_N13
\n5|r_relu_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|r_relu_in[12]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(12));

-- Location: LCCOMB_X67_Y23_N10
\n5|act_relu|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|LessThan0~3_combout\ = (\n5|act_relu|LessThan0~2_combout\) # ((\n5|r_relu_in\(14)) # ((\n5|r_relu_in\(13)) # (\n5|r_relu_in\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|act_relu|LessThan0~2_combout\,
	datab => \n5|r_relu_in\(14),
	datac => \n5|r_relu_in\(13),
	datad => \n5|r_relu_in\(12),
	combout => \n5|act_relu|LessThan0~3_combout\);

-- Location: LCCOMB_X67_Y25_N28
\n5|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~1_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~32_combout\) # (\n5|Add1~14_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~32_combout\ & \n5|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datac => \n5|Add1~32_combout\,
	datad => \n5|Add1~14_combout\,
	combout => \n5|result~1_combout\);

-- Location: FF_X67_Y25_N29
\n5|r_bias[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~1_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(7));

-- Location: FF_X67_Y23_N23
\n5|r_relu_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n5|r_bias\(7),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(7));

-- Location: LCCOMB_X67_Y25_N14
\n5|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~2_combout\ = (\n5|Add1~32_combout\ & ((\n5|Add1~12_combout\) # (\n5|Add1~30_combout\))) # (!\n5|Add1~32_combout\ & (\n5|Add1~12_combout\ & \n5|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~32_combout\,
	datac => \n5|Add1~12_combout\,
	datad => \n5|Add1~30_combout\,
	combout => \n5|result~2_combout\);

-- Location: FF_X67_Y25_N15
\n5|r_bias[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~2_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(6));

-- Location: LCCOMB_X67_Y23_N4
\n5|r_relu_in[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|r_relu_in[6]~feeder_combout\ = \n5|r_bias\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n5|r_bias\(6),
	combout => \n5|r_relu_in[6]~feeder_combout\);

-- Location: FF_X67_Y23_N5
\n5|r_relu_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|r_relu_in[6]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(6));

-- Location: LCCOMB_X67_Y25_N20
\n5|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~3_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~32_combout\) # (\n5|Add1~10_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~32_combout\ & \n5|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datac => \n5|Add1~32_combout\,
	datad => \n5|Add1~10_combout\,
	combout => \n5|result~3_combout\);

-- Location: FF_X67_Y25_N21
\n5|r_bias[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~3_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(5));

-- Location: FF_X67_Y23_N19
\n5|r_relu_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n5|r_bias\(5),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(5));

-- Location: LCCOMB_X67_Y25_N6
\n5|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~4_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~32_combout\) # (\n5|Add1~8_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~32_combout\ & \n5|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datac => \n5|Add1~32_combout\,
	datad => \n5|Add1~8_combout\,
	combout => \n5|result~4_combout\);

-- Location: FF_X67_Y25_N7
\n5|r_bias[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~4_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(4));

-- Location: LCCOMB_X67_Y23_N20
\n5|r_relu_in[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|r_relu_in[4]~feeder_combout\ = \n5|r_bias\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n5|r_bias\(4),
	combout => \n5|r_relu_in[4]~feeder_combout\);

-- Location: FF_X67_Y23_N21
\n5|r_relu_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|r_relu_in[4]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(4));

-- Location: LCCOMB_X67_Y23_N18
\n5|act_relu|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|LessThan0~0_combout\ = (\n5|r_relu_in\(7)) # ((\n5|r_relu_in\(6)) # ((\n5|r_relu_in\(5)) # (\n5|r_relu_in\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|r_relu_in\(7),
	datab => \n5|r_relu_in\(6),
	datac => \n5|r_relu_in\(5),
	datad => \n5|r_relu_in\(4),
	combout => \n5|act_relu|LessThan0~0_combout\);

-- Location: LCCOMB_X67_Y25_N0
\n5|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~5_combout\ = (\n5|Add1~32_combout\ & ((\n5|Add1~6_combout\) # (\n5|Add1~30_combout\))) # (!\n5|Add1~32_combout\ & (\n5|Add1~6_combout\ & \n5|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~32_combout\,
	datac => \n5|Add1~6_combout\,
	datad => \n5|Add1~30_combout\,
	combout => \n5|result~5_combout\);

-- Location: FF_X67_Y25_N1
\n5|r_bias[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~5_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(3));

-- Location: LCCOMB_X67_Y23_N14
\n5|r_relu_in[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|r_relu_in[3]~feeder_combout\ = \n5|r_bias\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n5|r_bias\(3),
	combout => \n5|r_relu_in[3]~feeder_combout\);

-- Location: FF_X67_Y23_N15
\n5|r_relu_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|r_relu_in[3]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(3));

-- Location: LCCOMB_X67_Y25_N12
\n5|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~7_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~32_combout\) # (\n5|Add1~2_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~32_combout\ & \n5|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datac => \n5|Add1~32_combout\,
	datad => \n5|Add1~2_combout\,
	combout => \n5|result~7_combout\);

-- Location: FF_X67_Y25_N13
\n5|r_bias[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~7_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(1));

-- Location: LCCOMB_X67_Y23_N2
\n5|r_relu_in[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|r_relu_in[1]~feeder_combout\ = \n5|r_bias\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n5|r_bias\(1),
	combout => \n5|r_relu_in[1]~feeder_combout\);

-- Location: FF_X67_Y23_N3
\n5|r_relu_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|r_relu_in[1]~feeder_combout\,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(1));

-- Location: LCCOMB_X67_Y25_N30
\n5|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~6_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~32_combout\) # (\n5|Add1~4_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~32_combout\ & \n5|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datac => \n5|Add1~32_combout\,
	datad => \n5|Add1~4_combout\,
	combout => \n5|result~6_combout\);

-- Location: FF_X67_Y25_N31
\n5|r_bias[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~6_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(2));

-- Location: FF_X67_Y23_N9
\n5|r_relu_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n5|r_bias\(2),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(2));

-- Location: LCCOMB_X67_Y25_N4
\n5|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|result~0_combout\ = (\n5|Add1~30_combout\ & ((\n5|Add1~32_combout\) # (\n5|Add1~0_combout\))) # (!\n5|Add1~30_combout\ & (\n5|Add1~32_combout\ & \n5|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|Add1~30_combout\,
	datac => \n5|Add1~32_combout\,
	datad => \n5|Add1~0_combout\,
	combout => \n5|result~0_combout\);

-- Location: FF_X67_Y25_N5
\n5|r_bias[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|result~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(0));

-- Location: FF_X67_Y23_N17
\n5|r_relu_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n5|r_bias\(0),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(0));

-- Location: LCCOMB_X67_Y23_N8
\n5|act_relu|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|LessThan0~1_combout\ = (\n5|r_relu_in\(3)) # ((\n5|r_relu_in\(1)) # ((\n5|r_relu_in\(2)) # (\n5|r_relu_in\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|r_relu_in\(3),
	datab => \n5|r_relu_in\(1),
	datac => \n5|r_relu_in\(2),
	datad => \n5|r_relu_in\(0),
	combout => \n5|act_relu|LessThan0~1_combout\);

-- Location: LCCOMB_X67_Y25_N26
\n5|r_bias[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|r_bias[15]~0_combout\ = !\n5|Add1~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|Add1~32_combout\,
	combout => \n5|r_bias[15]~0_combout\);

-- Location: FF_X67_Y25_N27
\n5|r_bias[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|r_bias[15]~0_combout\,
	ena => \n0|r_bias[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_bias\(15));

-- Location: FF_X68_Y25_N5
\n5|r_relu_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \n5|r_bias\(15),
	sload => VCC,
	ena => \n0|r_relu_in[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|r_relu_in\(15));

-- Location: LCCOMB_X68_Y25_N4
\n5|act_relu|r_out[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out[8]~0_combout\ = (!\n5|r_relu_in\(15) & \n0|r_relu_enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|r_relu_in\(15),
	datad => \n0|r_relu_enable~q\,
	combout => \n5|act_relu|r_out[8]~0_combout\);

-- Location: LCCOMB_X67_Y23_N6
\n5|act_relu|r_out[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out[8]~1_combout\ = (\n5|act_relu|r_out[8]~0_combout\ & ((\n5|act_relu|LessThan0~3_combout\) # ((\n5|act_relu|LessThan0~0_combout\) # (\n5|act_relu|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|act_relu|LessThan0~3_combout\,
	datab => \n5|act_relu|LessThan0~0_combout\,
	datac => \n5|act_relu|LessThan0~1_combout\,
	datad => \n5|act_relu|r_out[8]~0_combout\,
	combout => \n5|act_relu|r_out[8]~1_combout\);

-- Location: LCCOMB_X67_Y19_N12
\n5|act_relu|r_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~2_combout\ = (\n5|act_relu|r_out[8]~1_combout\ & \n5|r_relu_in\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|act_relu|r_out[8]~1_combout\,
	datad => \n5|r_relu_in\(0),
	combout => \n5|act_relu|r_out~2_combout\);

-- Location: FF_X67_Y19_N13
\n5|act_relu|r_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(0));

-- Location: LCCOMB_X67_Y19_N26
\n5|act_relu|r_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~3_combout\ = (\n5|act_relu|r_out[8]~1_combout\ & \n5|r_relu_in\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|act_relu|r_out[8]~1_combout\,
	datad => \n5|r_relu_in\(1),
	combout => \n5|act_relu|r_out~3_combout\);

-- Location: FF_X67_Y19_N27
\n5|act_relu|r_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(1));

-- Location: LCCOMB_X67_Y19_N20
\n5|act_relu|r_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~4_combout\ = (\n5|act_relu|r_out[8]~1_combout\ & \n5|r_relu_in\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|act_relu|r_out[8]~1_combout\,
	datad => \n5|r_relu_in\(2),
	combout => \n5|act_relu|r_out~4_combout\);

-- Location: FF_X67_Y19_N21
\n5|act_relu|r_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(2));

-- Location: LCCOMB_X67_Y19_N30
\n5|act_relu|r_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~5_combout\ = (\n5|act_relu|r_out[8]~1_combout\ & \n5|r_relu_in\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|act_relu|r_out[8]~1_combout\,
	datad => \n5|r_relu_in\(3),
	combout => \n5|act_relu|r_out~5_combout\);

-- Location: FF_X67_Y19_N31
\n5|act_relu|r_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(3));

-- Location: LCCOMB_X67_Y19_N8
\n5|act_relu|r_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~6_combout\ = (\n5|act_relu|r_out[8]~1_combout\ & \n5|r_relu_in\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|act_relu|r_out[8]~1_combout\,
	datad => \n5|r_relu_in\(4),
	combout => \n5|act_relu|r_out~6_combout\);

-- Location: FF_X67_Y19_N9
\n5|act_relu|r_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(4));

-- Location: LCCOMB_X67_Y19_N2
\n5|act_relu|r_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~7_combout\ = (\n5|r_relu_in\(5) & \n5|act_relu|r_out[8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|r_relu_in\(5),
	datac => \n5|act_relu|r_out[8]~1_combout\,
	combout => \n5|act_relu|r_out~7_combout\);

-- Location: FF_X67_Y19_N3
\n5|act_relu|r_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(5));

-- Location: LCCOMB_X67_Y19_N0
\n5|act_relu|r_out~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~8_combout\ = (\n5|r_relu_in\(6) & \n5|act_relu|r_out[8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|r_relu_in\(6),
	datac => \n5|act_relu|r_out[8]~1_combout\,
	combout => \n5|act_relu|r_out~8_combout\);

-- Location: FF_X67_Y19_N1
\n5|act_relu|r_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(6));

-- Location: LCCOMB_X67_Y19_N10
\n5|act_relu|r_out~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~9_combout\ = (\n5|r_relu_in\(7) & \n5|act_relu|r_out[8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|r_relu_in\(7),
	datac => \n5|act_relu|r_out[8]~1_combout\,
	combout => \n5|act_relu|r_out~9_combout\);

-- Location: FF_X67_Y19_N11
\n5|act_relu|r_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(7));

-- Location: LCCOMB_X67_Y19_N4
\n5|act_relu|r_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~10_combout\ = (\n5|r_relu_in\(8) & \n5|act_relu|r_out[8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|r_relu_in\(8),
	datac => \n5|act_relu|r_out[8]~1_combout\,
	combout => \n5|act_relu|r_out~10_combout\);

-- Location: FF_X67_Y19_N5
\n5|act_relu|r_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(8));

-- Location: LCCOMB_X67_Y19_N14
\n5|act_relu|r_out~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~11_combout\ = (\n5|r_relu_in\(9) & \n5|act_relu|r_out[8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n5|r_relu_in\(9),
	datac => \n5|act_relu|r_out[8]~1_combout\,
	combout => \n5|act_relu|r_out~11_combout\);

-- Location: FF_X67_Y19_N15
\n5|act_relu|r_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(9));

-- Location: LCCOMB_X67_Y19_N16
\n5|act_relu|r_out~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~12_combout\ = (\n5|act_relu|r_out[8]~1_combout\ & \n5|r_relu_in\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|act_relu|r_out[8]~1_combout\,
	datad => \n5|r_relu_in\(10),
	combout => \n5|act_relu|r_out~12_combout\);

-- Location: FF_X67_Y19_N17
\n5|act_relu|r_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(10));

-- Location: LCCOMB_X67_Y19_N18
\n5|act_relu|r_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~13_combout\ = (\n5|act_relu|r_out[8]~1_combout\ & \n5|r_relu_in\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|act_relu|r_out[8]~1_combout\,
	datad => \n5|r_relu_in\(11),
	combout => \n5|act_relu|r_out~13_combout\);

-- Location: FF_X67_Y19_N19
\n5|act_relu|r_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(11));

-- Location: LCCOMB_X67_Y19_N24
\n5|act_relu|r_out~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~14_combout\ = (\n5|act_relu|r_out[8]~1_combout\ & \n5|r_relu_in\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|act_relu|r_out[8]~1_combout\,
	datad => \n5|r_relu_in\(12),
	combout => \n5|act_relu|r_out~14_combout\);

-- Location: FF_X67_Y19_N25
\n5|act_relu|r_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(12));

-- Location: LCCOMB_X67_Y19_N6
\n5|act_relu|r_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~15_combout\ = (\n5|r_relu_in\(13) & \n5|act_relu|r_out[8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n5|r_relu_in\(13),
	datac => \n5|act_relu|r_out[8]~1_combout\,
	combout => \n5|act_relu|r_out~15_combout\);

-- Location: FF_X67_Y19_N7
\n5|act_relu|r_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(13));

-- Location: LCCOMB_X67_Y19_N28
\n5|act_relu|r_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \n5|act_relu|r_out~16_combout\ = (\n5|act_relu|r_out[8]~1_combout\ & \n5|r_relu_in\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n5|act_relu|r_out[8]~1_combout\,
	datad => \n5|r_relu_in\(14),
	combout => \n5|act_relu|r_out~16_combout\);

-- Location: FF_X67_Y19_N29
\n5|act_relu|r_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \n5|act_relu|r_out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n5|act_relu|r_out\(14));

ww_o_mac_done <= \o_mac_done~output_o\;

ww_o_done <= \o_done~output_o\;

ww_o_fxp_n0(0) <= \o_fxp_n0[0]~output_o\;

ww_o_fxp_n0(1) <= \o_fxp_n0[1]~output_o\;

ww_o_fxp_n0(2) <= \o_fxp_n0[2]~output_o\;

ww_o_fxp_n0(3) <= \o_fxp_n0[3]~output_o\;

ww_o_fxp_n0(4) <= \o_fxp_n0[4]~output_o\;

ww_o_fxp_n0(5) <= \o_fxp_n0[5]~output_o\;

ww_o_fxp_n0(6) <= \o_fxp_n0[6]~output_o\;

ww_o_fxp_n0(7) <= \o_fxp_n0[7]~output_o\;

ww_o_fxp_n0(8) <= \o_fxp_n0[8]~output_o\;

ww_o_fxp_n0(9) <= \o_fxp_n0[9]~output_o\;

ww_o_fxp_n0(10) <= \o_fxp_n0[10]~output_o\;

ww_o_fxp_n0(11) <= \o_fxp_n0[11]~output_o\;

ww_o_fxp_n0(12) <= \o_fxp_n0[12]~output_o\;

ww_o_fxp_n0(13) <= \o_fxp_n0[13]~output_o\;

ww_o_fxp_n0(14) <= \o_fxp_n0[14]~output_o\;

ww_o_fxp_n0(15) <= \o_fxp_n0[15]~output_o\;

ww_o_fxp_n1(0) <= \o_fxp_n1[0]~output_o\;

ww_o_fxp_n1(1) <= \o_fxp_n1[1]~output_o\;

ww_o_fxp_n1(2) <= \o_fxp_n1[2]~output_o\;

ww_o_fxp_n1(3) <= \o_fxp_n1[3]~output_o\;

ww_o_fxp_n1(4) <= \o_fxp_n1[4]~output_o\;

ww_o_fxp_n1(5) <= \o_fxp_n1[5]~output_o\;

ww_o_fxp_n1(6) <= \o_fxp_n1[6]~output_o\;

ww_o_fxp_n1(7) <= \o_fxp_n1[7]~output_o\;

ww_o_fxp_n1(8) <= \o_fxp_n1[8]~output_o\;

ww_o_fxp_n1(9) <= \o_fxp_n1[9]~output_o\;

ww_o_fxp_n1(10) <= \o_fxp_n1[10]~output_o\;

ww_o_fxp_n1(11) <= \o_fxp_n1[11]~output_o\;

ww_o_fxp_n1(12) <= \o_fxp_n1[12]~output_o\;

ww_o_fxp_n1(13) <= \o_fxp_n1[13]~output_o\;

ww_o_fxp_n1(14) <= \o_fxp_n1[14]~output_o\;

ww_o_fxp_n1(15) <= \o_fxp_n1[15]~output_o\;

ww_o_fxp_n2(0) <= \o_fxp_n2[0]~output_o\;

ww_o_fxp_n2(1) <= \o_fxp_n2[1]~output_o\;

ww_o_fxp_n2(2) <= \o_fxp_n2[2]~output_o\;

ww_o_fxp_n2(3) <= \o_fxp_n2[3]~output_o\;

ww_o_fxp_n2(4) <= \o_fxp_n2[4]~output_o\;

ww_o_fxp_n2(5) <= \o_fxp_n2[5]~output_o\;

ww_o_fxp_n2(6) <= \o_fxp_n2[6]~output_o\;

ww_o_fxp_n2(7) <= \o_fxp_n2[7]~output_o\;

ww_o_fxp_n2(8) <= \o_fxp_n2[8]~output_o\;

ww_o_fxp_n2(9) <= \o_fxp_n2[9]~output_o\;

ww_o_fxp_n2(10) <= \o_fxp_n2[10]~output_o\;

ww_o_fxp_n2(11) <= \o_fxp_n2[11]~output_o\;

ww_o_fxp_n2(12) <= \o_fxp_n2[12]~output_o\;

ww_o_fxp_n2(13) <= \o_fxp_n2[13]~output_o\;

ww_o_fxp_n2(14) <= \o_fxp_n2[14]~output_o\;

ww_o_fxp_n2(15) <= \o_fxp_n2[15]~output_o\;

ww_o_fxp_n3(0) <= \o_fxp_n3[0]~output_o\;

ww_o_fxp_n3(1) <= \o_fxp_n3[1]~output_o\;

ww_o_fxp_n3(2) <= \o_fxp_n3[2]~output_o\;

ww_o_fxp_n3(3) <= \o_fxp_n3[3]~output_o\;

ww_o_fxp_n3(4) <= \o_fxp_n3[4]~output_o\;

ww_o_fxp_n3(5) <= \o_fxp_n3[5]~output_o\;

ww_o_fxp_n3(6) <= \o_fxp_n3[6]~output_o\;

ww_o_fxp_n3(7) <= \o_fxp_n3[7]~output_o\;

ww_o_fxp_n3(8) <= \o_fxp_n3[8]~output_o\;

ww_o_fxp_n3(9) <= \o_fxp_n3[9]~output_o\;

ww_o_fxp_n3(10) <= \o_fxp_n3[10]~output_o\;

ww_o_fxp_n3(11) <= \o_fxp_n3[11]~output_o\;

ww_o_fxp_n3(12) <= \o_fxp_n3[12]~output_o\;

ww_o_fxp_n3(13) <= \o_fxp_n3[13]~output_o\;

ww_o_fxp_n3(14) <= \o_fxp_n3[14]~output_o\;

ww_o_fxp_n3(15) <= \o_fxp_n3[15]~output_o\;

ww_o_fxp_n4(0) <= \o_fxp_n4[0]~output_o\;

ww_o_fxp_n4(1) <= \o_fxp_n4[1]~output_o\;

ww_o_fxp_n4(2) <= \o_fxp_n4[2]~output_o\;

ww_o_fxp_n4(3) <= \o_fxp_n4[3]~output_o\;

ww_o_fxp_n4(4) <= \o_fxp_n4[4]~output_o\;

ww_o_fxp_n4(5) <= \o_fxp_n4[5]~output_o\;

ww_o_fxp_n4(6) <= \o_fxp_n4[6]~output_o\;

ww_o_fxp_n4(7) <= \o_fxp_n4[7]~output_o\;

ww_o_fxp_n4(8) <= \o_fxp_n4[8]~output_o\;

ww_o_fxp_n4(9) <= \o_fxp_n4[9]~output_o\;

ww_o_fxp_n4(10) <= \o_fxp_n4[10]~output_o\;

ww_o_fxp_n4(11) <= \o_fxp_n4[11]~output_o\;

ww_o_fxp_n4(12) <= \o_fxp_n4[12]~output_o\;

ww_o_fxp_n4(13) <= \o_fxp_n4[13]~output_o\;

ww_o_fxp_n4(14) <= \o_fxp_n4[14]~output_o\;

ww_o_fxp_n4(15) <= \o_fxp_n4[15]~output_o\;

ww_o_fxp_n5(0) <= \o_fxp_n5[0]~output_o\;

ww_o_fxp_n5(1) <= \o_fxp_n5[1]~output_o\;

ww_o_fxp_n5(2) <= \o_fxp_n5[2]~output_o\;

ww_o_fxp_n5(3) <= \o_fxp_n5[3]~output_o\;

ww_o_fxp_n5(4) <= \o_fxp_n5[4]~output_o\;

ww_o_fxp_n5(5) <= \o_fxp_n5[5]~output_o\;

ww_o_fxp_n5(6) <= \o_fxp_n5[6]~output_o\;

ww_o_fxp_n5(7) <= \o_fxp_n5[7]~output_o\;

ww_o_fxp_n5(8) <= \o_fxp_n5[8]~output_o\;

ww_o_fxp_n5(9) <= \o_fxp_n5[9]~output_o\;

ww_o_fxp_n5(10) <= \o_fxp_n5[10]~output_o\;

ww_o_fxp_n5(11) <= \o_fxp_n5[11]~output_o\;

ww_o_fxp_n5(12) <= \o_fxp_n5[12]~output_o\;

ww_o_fxp_n5(13) <= \o_fxp_n5[13]~output_o\;

ww_o_fxp_n5(14) <= \o_fxp_n5[14]~output_o\;

ww_o_fxp_n5(15) <= \o_fxp_n5[15]~output_o\;
END structure;


