\doxysection{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if\texorpdfstring{$<$}{<} T \texorpdfstring{$>$}{>} Class Template Reference}
\hypertarget{classsc__core_1_1sc__signal__write__if}{}\label{classsc__core_1_1sc__signal__write__if}\index{sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}}


{\ttfamily \#include $<$sc\+\_\+signal\+\_\+ifs.\+h$>$}



Inheritance diagram for sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if\texorpdfstring{$<$}{<} T \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classsc__core_1_1sc__signal__write__if__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if\texorpdfstring{$<$}{<} T \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=189pt]{classsc__core_1_1sc__signal__write__if__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__signal__write__if_a7dc59e19ca2ae5f2975cc147adf70589}{sc\+\_\+signal\+\_\+write\+\_\+if}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if_aa6f236905f206bc98458c7c38d51f12f}{write}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} \&)=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{namespacesc__core_ae291a92ac88dd846d36d6a9cd9835607}{sc\+\_\+writer\+\_\+policy}} \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if_a77f46edcd83f910ca3134973b9d99bca}{get\+\_\+writer\+\_\+policy}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}{register\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&\mbox{\hyperlink{class_sysc_add__pv}{port\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{if\+\_\+typename\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}{default\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__signal__write__if_ac4470b27183f36f29137317809e57733}{sc\+\_\+signal\+\_\+write\+\_\+if}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \&)
\item 
\mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \& \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if_ab472b5a453557ac7b9b5a39a8c5b4951}{operator=}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \&)
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}{sc\+\_\+interface}} ()
\end{DoxyCompactItemize}


\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classsc__core_1_1sc__signal__write__if_a7dc59e19ca2ae5f2975cc147adf70589}\label{classsc__core_1_1sc__signal__write__if_a7dc59e19ca2ae5f2975cc147adf70589} 
\index{sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}!sc\_signal\_write\_if@{sc\_signal\_write\_if}}
\index{sc\_signal\_write\_if@{sc\_signal\_write\_if}!sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}}
\doxysubsubsection{\texorpdfstring{sc\_signal\_write\_if()}{sc\_signal\_write\_if()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \\
\mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$\+::sc\+\_\+signal\+\_\+write\+\_\+if (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}

\Hypertarget{classsc__core_1_1sc__signal__write__if_ac4470b27183f36f29137317809e57733}\label{classsc__core_1_1sc__signal__write__if_ac4470b27183f36f29137317809e57733} 
\index{sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}!sc\_signal\_write\_if@{sc\_signal\_write\_if}}
\index{sc\_signal\_write\_if@{sc\_signal\_write\_if}!sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}}
\doxysubsubsection{\texorpdfstring{sc\_signal\_write\_if()}{sc\_signal\_write\_if()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \\
\mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$\+::sc\+\_\+signal\+\_\+write\+\_\+if (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



\doxysubsection{Member Function Documentation}
\Hypertarget{classsc__core_1_1sc__signal__write__if_a77f46edcd83f910ca3134973b9d99bca}\label{classsc__core_1_1sc__signal__write__if_a77f46edcd83f910ca3134973b9d99bca} 
\index{sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}!get\_writer\_policy@{get\_writer\_policy}}
\index{get\_writer\_policy@{get\_writer\_policy}!sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}}
\doxysubsubsection{\texorpdfstring{get\_writer\_policy()}{get\_writer\_policy()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{namespacesc__core_ae291a92ac88dd846d36d6a9cd9835607}{sc\+\_\+writer\+\_\+policy}} \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$\+::get\+\_\+writer\+\_\+policy (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Reimplemented in \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a26703092ff5396b824e5b136c3781f10}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ T, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a26703092ff5396b824e5b136c3781f10}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ bool, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a26703092ff5396b824e5b136c3781f10}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+logic, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a26703092ff5396b824e5b136c3781f10}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a26703092ff5396b824e5b136c3781f10}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ 32 $>$, POL $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a26703092ff5396b824e5b136c3781f10}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$, POL $>$}}.

\Hypertarget{classsc__core_1_1sc__signal__write__if_ab472b5a453557ac7b9b5a39a8c5b4951}\label{classsc__core_1_1sc__signal__write__if_ab472b5a453557ac7b9b5a39a8c5b4951} 
\index{sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}!operator=@{operator=}}
\index{operator=@{operator=}!sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}}
\doxysubsubsection{\texorpdfstring{operator=()}{operator=()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \\
\mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \& \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$\mbox{\hyperlink{class_sysc_add__pv}{\+::operator}}= (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__signal__write__if_aa6f236905f206bc98458c7c38d51f12f}\label{classsc__core_1_1sc__signal__write__if_aa6f236905f206bc98458c7c38d51f12f} 
\index{sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}!write@{write}}
\index{write@{write}!sc\_core::sc\_signal\_write\_if$<$ T $>$@{sc\_core::sc\_signal\_write\_if$<$ T $>$}}
\doxysubsubsection{\texorpdfstring{write()}{write()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__signal__write__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$\+::write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a678160f9058979faeb11f499e5b03eed}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ bool, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a678160f9058979faeb11f499e5b03eed}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+logic, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a678160f9058979faeb11f499e5b03eed}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a678160f9058979faeb11f499e5b03eed}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ 32 $>$, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a678160f9058979faeb11f499e5b03eed}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ sc\+\_\+dt\+::sc\+\_\+lv$<$ W $>$, POL $>$}}, \mbox{\hyperlink{classsc__core_1_1sc__buffer_a17087098c2a60d92bedda79b71cc647c}{sc\+\_\+core\+::sc\+\_\+buffer$<$ T, POL $>$}}, and \mbox{\hyperlink{classsc__core_1_1sc__signal__t_a678160f9058979faeb11f499e5b03eed}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+t$<$ T, POL $>$}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/sysc/communication/\mbox{\hyperlink{sc__signal__ifs_8h}{sc\+\_\+signal\+\_\+ifs.\+h}}\end{DoxyCompactItemize}
