
GccBoardProject3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003798  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000004  20000000  00003798  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001d0  20000010  000037b0  00020010  2**4
                  ALLOC
  3 .stack        00002000  200001e0  00003980  00020010  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00032f18  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003c19  00000000  00000000  00052f9d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00002c91  00000000  00000000  00056bb6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000878  00000000  00000000  00059847  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000738  00000000  00000000  0005a0bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001c2a0  00000000  00000000  0005a7f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e892  00000000  00000000  00076a97  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000919a2  00000000  00000000  00085329  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001ba4  00000000  00000000  00116ccc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
	port_pin_set_config(SENSOR_1_PWR_EN, &pin_conf);
	port_pin_set_config(SENSOR_2_PWR_EN, &pin_conf);
	port_pin_set_config(SENSOR_3_PWR_EN, &pin_conf);
	port_pin_set_config(SENSOR_4_PWR_EN, &pin_conf);
}
void get_sen_data(uint16_t* ary_4){
       0:	e0 21 00 20 11 2f 00 00 09 30 00 00 09 30 00 00     .!. ./...0...0..
	...
	port_pin_set_output_level(SENSOR_1_PWR_EN, true);
	port_pin_set_output_level(SENSOR_2_PWR_EN, true);
	port_pin_set_output_level(SENSOR_3_PWR_EN, true);
	port_pin_set_output_level(SENSOR_4_PWR_EN, true);
		
	delay_ms(SENSOR_STABLE_TIME);
      2c:	09 30 00 00 00 00 00 00 00 00 00 00 09 30 00 00     .0...........0..
      3c:	09 30 00 00 09 30 00 00 09 30 00 00 09 30 00 00     .0...0...0...0..
      4c:	4d 0d 00 00 09 30 00 00 09 30 00 00 3d 01 00 00     M....0...0..=...
      5c:	09 30 00 00 09 30 00 00 f1 13 00 00 09 14 00 00     .0...0..........
	
	for(uint8_t i = 0; i < 4; i++){
      6c:	21 14 00 00 39 14 00 00 51 14 00 00 69 14 00 00     !...9...Q...i...
		adc_start_conversion(&adc_instance);
		do {} while (adc_read(&adc_instance, ary_4 + i) == STATUS_BUSY);
      7c:	3d 2d 00 00 51 2d 00 00 65 2d 00 00 f5 2d 00 00     =-..Q-..e-...-..
      8c:	09 2e 00 00 1d 2e 00 00 31 2e 00 00 45 2e 00 00     ........1...E...
		ary_4[i] = ary_4[i] * VREF_mV / RESOLUTION_ADC * REVERSE_GAIN;
      9c:	35 06 00 00 09 30 00 00 09 30 00 00 09 30 00 00     5....0...0...0..
      ac:	09 30 00 00 00 00 00 00                             .0......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
	for(uint8_t i = 0; i < 4; i++){
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000010 	.word	0x20000010
      d4:	00000000 	.word	0x00000000
      d8:	00003798 	.word	0x00003798

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
	}
	
	port_pin_set_output_level(SENSOR_1_PWR_EN, false);
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
	port_pin_set_output_level(SENSOR_2_PWR_EN, false);
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
	port_pin_set_output_level(SENSOR_3_PWR_EN, false);
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
	port_pin_set_output_level(SENSOR_4_PWR_EN, false);
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
}
     104:	20000014 	.word	0x20000014
     108:	00003798 	.word	0x00003798
     10c:	00003798 	.word	0x00003798
     110:	00000000 	.word	0x00000000

00000114 <system_interrupt_enter_critical_section>:
     114:	b580      	push	{r7, lr}
     116:	af00      	add	r7, sp, #0
     118:	4b02      	ldr	r3, [pc, #8]	; (124 <system_interrupt_enter_critical_section+0x10>)
     11a:	4798      	blx	r3
     11c:	46c0      	nop			; (mov r8, r8)
     11e:	46bd      	mov	sp, r7
     120:	bd80      	pop	{r7, pc}
     122:	46c0      	nop			; (mov r8, r8)
     124:	00000281 	.word	0x00000281

00000128 <system_interrupt_leave_critical_section>:
     128:	b580      	push	{r7, lr}
     12a:	af00      	add	r7, sp, #0
     12c:	4b02      	ldr	r3, [pc, #8]	; (138 <system_interrupt_leave_critical_section+0x10>)
     12e:	4798      	blx	r3
     130:	46c0      	nop			; (mov r8, r8)
     132:	46bd      	mov	sp, r7
     134:	bd80      	pop	{r7, pc}
     136:	46c0      	nop			; (mov r8, r8)
     138:	000002d5 	.word	0x000002d5

0000013c <DMAC_Handler>:
	descriptor->SRCADDR.reg = config->source_address;
	descriptor->DSTADDR.reg = config->destination_address;

	/* Set next transfer descriptor address */
	descriptor->DESCADDR.reg = config->next_descriptor_address;
}
     13c:	b580      	push	{r7, lr}
     13e:	b086      	sub	sp, #24
     140:	af00      	add	r7, sp, #0
     142:	4b49      	ldr	r3, [pc, #292]	; (268 <DMAC_Handler+0x12c>)
	system_interrupt_enter_critical_section();
     144:	4798      	blx	r3
	active_channel =  DMAC->INTPEND.reg & DMAC_INTPEND_ID_Msk;
     146:	4b49      	ldr	r3, [pc, #292]	; (26c <DMAC_Handler+0x130>)
     148:	8c1b      	ldrh	r3, [r3, #32]
     14a:	b29b      	uxth	r3, r3
     14c:	b2da      	uxtb	r2, r3
     14e:	2317      	movs	r3, #23
     150:	18fb      	adds	r3, r7, r3
     152:	210f      	movs	r1, #15
     154:	400a      	ands	r2, r1
     156:	701a      	strb	r2, [r3, #0]
	resource = _dma_active_resource[active_channel];
     158:	2317      	movs	r3, #23
     15a:	18fb      	adds	r3, r7, r3
     15c:	781a      	ldrb	r2, [r3, #0]
     15e:	4b44      	ldr	r3, [pc, #272]	; (270 <DMAC_Handler+0x134>)
     160:	0092      	lsls	r2, r2, #2
     162:	58d3      	ldr	r3, [r2, r3]
     164:	613b      	str	r3, [r7, #16]
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
     166:	4a41      	ldr	r2, [pc, #260]	; (26c <DMAC_Handler+0x130>)
     168:	693b      	ldr	r3, [r7, #16]
     16a:	781b      	ldrb	r3, [r3, #0]
     16c:	210f      	movs	r1, #15
     16e:	400b      	ands	r3, r1
     170:	b2d9      	uxtb	r1, r3
     172:	233f      	movs	r3, #63	; 0x3f
     174:	54d1      	strb	r1, [r2, r3]
	isr = DMAC->CHINTFLAG.reg;
     176:	493d      	ldr	r1, [pc, #244]	; (26c <DMAC_Handler+0x130>)
     178:	230f      	movs	r3, #15
     17a:	18fb      	adds	r3, r7, r3
     17c:	224e      	movs	r2, #78	; 0x4e
     17e:	5c8a      	ldrb	r2, [r1, r2]
     180:	701a      	strb	r2, [r3, #0]
	total_size = descriptor_section[resource->channel_id].BTCNT.reg;
     182:	693b      	ldr	r3, [r7, #16]
     184:	781b      	ldrb	r3, [r3, #0]
     186:	4a3b      	ldr	r2, [pc, #236]	; (274 <DMAC_Handler+0x138>)
     188:	011b      	lsls	r3, r3, #4
     18a:	18d3      	adds	r3, r2, r3
     18c:	3302      	adds	r3, #2
     18e:	881b      	ldrh	r3, [r3, #0]
     190:	b29b      	uxth	r3, r3
     192:	60bb      	str	r3, [r7, #8]
	write_size = _write_back_section[resource->channel_id].BTCNT.reg;
     194:	693b      	ldr	r3, [r7, #16]
     196:	781b      	ldrb	r3, [r3, #0]
     198:	4a37      	ldr	r2, [pc, #220]	; (278 <DMAC_Handler+0x13c>)
     19a:	011b      	lsls	r3, r3, #4
     19c:	18d3      	adds	r3, r2, r3
     19e:	3302      	adds	r3, #2
     1a0:	881b      	ldrh	r3, [r3, #0]
     1a2:	b29b      	uxth	r3, r3
     1a4:	607b      	str	r3, [r7, #4]
	resource->transfered_size = total_size - write_size;
     1a6:	68ba      	ldr	r2, [r7, #8]
     1a8:	687b      	ldr	r3, [r7, #4]
     1aa:	1ad2      	subs	r2, r2, r3
     1ac:	693b      	ldr	r3, [r7, #16]
     1ae:	615a      	str	r2, [r3, #20]
	if (isr & DMAC_CHINTENCLR_TERR) {
     1b0:	230f      	movs	r3, #15
     1b2:	18fb      	adds	r3, r7, r3
     1b4:	781b      	ldrb	r3, [r3, #0]
     1b6:	2201      	movs	r2, #1
     1b8:	4013      	ands	r3, r2
     1ba:	d016      	beq.n	1ea <DMAC_Handler+0xae>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TERR;
     1bc:	4a2b      	ldr	r2, [pc, #172]	; (26c <DMAC_Handler+0x130>)
     1be:	234e      	movs	r3, #78	; 0x4e
     1c0:	2101      	movs	r1, #1
     1c2:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_ERR_IO;
     1c4:	693b      	ldr	r3, [r7, #16]
     1c6:	2210      	movs	r2, #16
     1c8:	745a      	strb	r2, [r3, #17]
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
     1ca:	693b      	ldr	r3, [r7, #16]
     1cc:	7c1b      	ldrb	r3, [r3, #16]
     1ce:	001a      	movs	r2, r3
     1d0:	2301      	movs	r3, #1
     1d2:	4013      	ands	r3, r2
     1d4:	d042      	beq.n	25c <DMAC_Handler+0x120>
				(resource->callback[DMA_CALLBACK_TRANSFER_ERROR])) {
     1d6:	693b      	ldr	r3, [r7, #16]
     1d8:	685b      	ldr	r3, [r3, #4]
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
     1da:	2b00      	cmp	r3, #0
     1dc:	d03e      	beq.n	25c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_TRANSFER_ERROR](resource);
     1de:	693b      	ldr	r3, [r7, #16]
     1e0:	685b      	ldr	r3, [r3, #4]
     1e2:	693a      	ldr	r2, [r7, #16]
     1e4:	0010      	movs	r0, r2
     1e6:	4798      	blx	r3
     1e8:	e038      	b.n	25c <DMAC_Handler+0x120>
	} else if (isr & DMAC_CHINTENCLR_TCMPL) {
     1ea:	230f      	movs	r3, #15
     1ec:	18fb      	adds	r3, r7, r3
     1ee:	781b      	ldrb	r3, [r3, #0]
     1f0:	2202      	movs	r2, #2
     1f2:	4013      	ands	r3, r2
     1f4:	d016      	beq.n	224 <DMAC_Handler+0xe8>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TCMPL;
     1f6:	4a1d      	ldr	r2, [pc, #116]	; (26c <DMAC_Handler+0x130>)
     1f8:	234e      	movs	r3, #78	; 0x4e
     1fa:	2102      	movs	r1, #2
     1fc:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_OK;
     1fe:	693b      	ldr	r3, [r7, #16]
     200:	2200      	movs	r2, #0
     202:	745a      	strb	r2, [r3, #17]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
     204:	693b      	ldr	r3, [r7, #16]
     206:	7c1b      	ldrb	r3, [r3, #16]
     208:	001a      	movs	r2, r3
     20a:	2302      	movs	r3, #2
     20c:	4013      	ands	r3, r2
     20e:	d025      	beq.n	25c <DMAC_Handler+0x120>
				(resource->callback[DMA_CALLBACK_TRANSFER_DONE])) {
     210:	693b      	ldr	r3, [r7, #16]
     212:	689b      	ldr	r3, [r3, #8]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
     214:	2b00      	cmp	r3, #0
     216:	d021      	beq.n	25c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_TRANSFER_DONE](resource);
     218:	693b      	ldr	r3, [r7, #16]
     21a:	689b      	ldr	r3, [r3, #8]
     21c:	693a      	ldr	r2, [r7, #16]
     21e:	0010      	movs	r0, r2
     220:	4798      	blx	r3
     222:	e01b      	b.n	25c <DMAC_Handler+0x120>
	} else if (isr & DMAC_CHINTENCLR_SUSP) {
     224:	230f      	movs	r3, #15
     226:	18fb      	adds	r3, r7, r3
     228:	781b      	ldrb	r3, [r3, #0]
     22a:	2204      	movs	r2, #4
     22c:	4013      	ands	r3, r2
     22e:	d015      	beq.n	25c <DMAC_Handler+0x120>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_SUSP;
     230:	4a0e      	ldr	r2, [pc, #56]	; (26c <DMAC_Handler+0x130>)
     232:	234e      	movs	r3, #78	; 0x4e
     234:	2104      	movs	r1, #4
     236:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_SUSPEND;
     238:	693b      	ldr	r3, [r7, #16]
     23a:	2206      	movs	r2, #6
     23c:	745a      	strb	r2, [r3, #17]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
     23e:	693b      	ldr	r3, [r7, #16]
     240:	7c1b      	ldrb	r3, [r3, #16]
     242:	001a      	movs	r2, r3
     244:	2304      	movs	r3, #4
     246:	4013      	ands	r3, r2
     248:	d008      	beq.n	25c <DMAC_Handler+0x120>
			(resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND])){
     24a:	693b      	ldr	r3, [r7, #16]
     24c:	68db      	ldr	r3, [r3, #12]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
     24e:	2b00      	cmp	r3, #0
     250:	d004      	beq.n	25c <DMAC_Handler+0x120>
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
     252:	693b      	ldr	r3, [r7, #16]
     254:	68db      	ldr	r3, [r3, #12]
     256:	693a      	ldr	r2, [r7, #16]
     258:	0010      	movs	r0, r2
     25a:	4798      	blx	r3
	system_interrupt_leave_critical_section();
     25c:	4b07      	ldr	r3, [pc, #28]	; (27c <DMAC_Handler+0x140>)
     25e:	4798      	blx	r3
}
     260:	46c0      	nop			; (mov r8, r8)
     262:	46bd      	mov	sp, r7
     264:	b006      	add	sp, #24
     266:	bd80      	pop	{r7, pc}
     268:	00000115 	.word	0x00000115
     26c:	41004800 	.word	0x41004800
     270:	20000080 	.word	0x20000080
     274:	200000e0 	.word	0x200000e0
     278:	20000030 	.word	0x20000030
     27c:	00000129 	.word	0x00000129

00000280 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
     280:	b580      	push	{r7, lr}
     282:	b082      	sub	sp, #8
     284:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
     286:	4b10      	ldr	r3, [pc, #64]	; (2c8 <cpu_irq_enter_critical+0x48>)
     288:	681b      	ldr	r3, [r3, #0]
     28a:	2b00      	cmp	r3, #0
     28c:	d112      	bne.n	2b4 <cpu_irq_enter_critical+0x34>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     28e:	f3ef 8310 	mrs	r3, PRIMASK
     292:	607b      	str	r3, [r7, #4]
  return(result);
     294:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
     296:	2b00      	cmp	r3, #0
     298:	d109      	bne.n	2ae <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
     29a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     29c:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     2a0:	4b0a      	ldr	r3, [pc, #40]	; (2cc <cpu_irq_enter_critical+0x4c>)
     2a2:	2200      	movs	r2, #0
     2a4:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     2a6:	4b0a      	ldr	r3, [pc, #40]	; (2d0 <cpu_irq_enter_critical+0x50>)
     2a8:	2201      	movs	r2, #1
     2aa:	701a      	strb	r2, [r3, #0]
     2ac:	e002      	b.n	2b4 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     2ae:	4b08      	ldr	r3, [pc, #32]	; (2d0 <cpu_irq_enter_critical+0x50>)
     2b0:	2200      	movs	r2, #0
     2b2:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     2b4:	4b04      	ldr	r3, [pc, #16]	; (2c8 <cpu_irq_enter_critical+0x48>)
     2b6:	681b      	ldr	r3, [r3, #0]
     2b8:	1c5a      	adds	r2, r3, #1
     2ba:	4b03      	ldr	r3, [pc, #12]	; (2c8 <cpu_irq_enter_critical+0x48>)
     2bc:	601a      	str	r2, [r3, #0]
}
     2be:	46c0      	nop			; (mov r8, r8)
     2c0:	46bd      	mov	sp, r7
     2c2:	b002      	add	sp, #8
     2c4:	bd80      	pop	{r7, pc}
     2c6:	46c0      	nop			; (mov r8, r8)
     2c8:	20000094 	.word	0x20000094
     2cc:	20000000 	.word	0x20000000
     2d0:	20000098 	.word	0x20000098

000002d4 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
     2d4:	b580      	push	{r7, lr}
     2d6:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     2d8:	4b0b      	ldr	r3, [pc, #44]	; (308 <cpu_irq_leave_critical+0x34>)
     2da:	681b      	ldr	r3, [r3, #0]
     2dc:	1e5a      	subs	r2, r3, #1
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <cpu_irq_leave_critical+0x34>)
     2e0:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     2e2:	4b09      	ldr	r3, [pc, #36]	; (308 <cpu_irq_leave_critical+0x34>)
     2e4:	681b      	ldr	r3, [r3, #0]
     2e6:	2b00      	cmp	r3, #0
     2e8:	d10a      	bne.n	300 <cpu_irq_leave_critical+0x2c>
     2ea:	4b08      	ldr	r3, [pc, #32]	; (30c <cpu_irq_leave_critical+0x38>)
     2ec:	781b      	ldrb	r3, [r3, #0]
     2ee:	b2db      	uxtb	r3, r3
     2f0:	2b00      	cmp	r3, #0
     2f2:	d005      	beq.n	300 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
     2f4:	4b06      	ldr	r3, [pc, #24]	; (310 <cpu_irq_leave_critical+0x3c>)
     2f6:	2201      	movs	r2, #1
     2f8:	701a      	strb	r2, [r3, #0]
     2fa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     2fe:	b662      	cpsie	i
	}
}
     300:	46c0      	nop			; (mov r8, r8)
     302:	46bd      	mov	sp, r7
     304:	bd80      	pop	{r7, pc}
     306:	46c0      	nop			; (mov r8, r8)
     308:	20000094 	.word	0x20000094
     30c:	20000098 	.word	0x20000098
     310:	20000000 	.word	0x20000000

00000314 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     314:	b580      	push	{r7, lr}
     316:	b084      	sub	sp, #16
     318:	af00      	add	r7, sp, #0
     31a:	0002      	movs	r2, r0
     31c:	1dfb      	adds	r3, r7, #7
     31e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
     320:	230f      	movs	r3, #15
     322:	18fb      	adds	r3, r7, r3
     324:	1dfa      	adds	r2, r7, #7
     326:	7812      	ldrb	r2, [r2, #0]
     328:	09d2      	lsrs	r2, r2, #7
     32a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
     32c:	230e      	movs	r3, #14
     32e:	18fb      	adds	r3, r7, r3
     330:	1dfa      	adds	r2, r7, #7
     332:	7812      	ldrb	r2, [r2, #0]
     334:	0952      	lsrs	r2, r2, #5
     336:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
     338:	4b0d      	ldr	r3, [pc, #52]	; (370 <system_pinmux_get_group_from_gpio_pin+0x5c>)
     33a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
     33c:	230f      	movs	r3, #15
     33e:	18fb      	adds	r3, r7, r3
     340:	781b      	ldrb	r3, [r3, #0]
     342:	2b00      	cmp	r3, #0
     344:	d10f      	bne.n	366 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
     346:	230f      	movs	r3, #15
     348:	18fb      	adds	r3, r7, r3
     34a:	781b      	ldrb	r3, [r3, #0]
     34c:	009b      	lsls	r3, r3, #2
     34e:	2210      	movs	r2, #16
     350:	4694      	mov	ip, r2
     352:	44bc      	add	ip, r7
     354:	4463      	add	r3, ip
     356:	3b08      	subs	r3, #8
     358:	681a      	ldr	r2, [r3, #0]
     35a:	230e      	movs	r3, #14
     35c:	18fb      	adds	r3, r7, r3
     35e:	781b      	ldrb	r3, [r3, #0]
     360:	01db      	lsls	r3, r3, #7
     362:	18d3      	adds	r3, r2, r3
     364:	e000      	b.n	368 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
     366:	2300      	movs	r3, #0
	}
}
     368:	0018      	movs	r0, r3
     36a:	46bd      	mov	sp, r7
     36c:	b004      	add	sp, #16
     36e:	bd80      	pop	{r7, pc}
     370:	41004400 	.word	0x41004400

00000374 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     374:	b580      	push	{r7, lr}
     376:	b082      	sub	sp, #8
     378:	af00      	add	r7, sp, #0
     37a:	0002      	movs	r2, r0
     37c:	1dfb      	adds	r3, r7, #7
     37e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
     380:	1dfb      	adds	r3, r7, #7
     382:	781b      	ldrb	r3, [r3, #0]
     384:	0018      	movs	r0, r3
     386:	4b03      	ldr	r3, [pc, #12]	; (394 <port_get_group_from_gpio_pin+0x20>)
     388:	4798      	blx	r3
     38a:	0003      	movs	r3, r0
}
     38c:	0018      	movs	r0, r3
     38e:	46bd      	mov	sp, r7
     390:	b002      	add	sp, #8
     392:	bd80      	pop	{r7, pc}
     394:	00000315 	.word	0x00000315

00000398 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
     398:	b580      	push	{r7, lr}
     39a:	b082      	sub	sp, #8
     39c:	af00      	add	r7, sp, #0
     39e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     3a0:	687b      	ldr	r3, [r7, #4]
     3a2:	2200      	movs	r2, #0
     3a4:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     3a6:	687b      	ldr	r3, [r7, #4]
     3a8:	2201      	movs	r2, #1
     3aa:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
     3ac:	687b      	ldr	r3, [r7, #4]
     3ae:	2200      	movs	r2, #0
     3b0:	709a      	strb	r2, [r3, #2]
}
     3b2:	46c0      	nop			; (mov r8, r8)
     3b4:	46bd      	mov	sp, r7
     3b6:	b002      	add	sp, #8
     3b8:	bd80      	pop	{r7, pc}
	...

000003bc <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
     3bc:	b580      	push	{r7, lr}
     3be:	b084      	sub	sp, #16
     3c0:	af00      	add	r7, sp, #0
     3c2:	0002      	movs	r2, r0
     3c4:	1dfb      	adds	r3, r7, #7
     3c6:	701a      	strb	r2, [r3, #0]
     3c8:	1dbb      	adds	r3, r7, #6
     3ca:	1c0a      	adds	r2, r1, #0
     3cc:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
     3ce:	1dfb      	adds	r3, r7, #7
     3d0:	781b      	ldrb	r3, [r3, #0]
     3d2:	0018      	movs	r0, r3
     3d4:	4b0d      	ldr	r3, [pc, #52]	; (40c <port_pin_set_output_level+0x50>)
     3d6:	4798      	blx	r3
     3d8:	0003      	movs	r3, r0
     3da:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     3dc:	1dfb      	adds	r3, r7, #7
     3de:	781b      	ldrb	r3, [r3, #0]
     3e0:	221f      	movs	r2, #31
     3e2:	4013      	ands	r3, r2
     3e4:	2201      	movs	r2, #1
     3e6:	409a      	lsls	r2, r3
     3e8:	0013      	movs	r3, r2
     3ea:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
     3ec:	1dbb      	adds	r3, r7, #6
     3ee:	781b      	ldrb	r3, [r3, #0]
     3f0:	2b00      	cmp	r3, #0
     3f2:	d003      	beq.n	3fc <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
     3f4:	68fb      	ldr	r3, [r7, #12]
     3f6:	68ba      	ldr	r2, [r7, #8]
     3f8:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
     3fa:	e002      	b.n	402 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
     3fc:	68fb      	ldr	r3, [r7, #12]
     3fe:	68ba      	ldr	r2, [r7, #8]
     400:	615a      	str	r2, [r3, #20]
}
     402:	46c0      	nop			; (mov r8, r8)
     404:	46bd      	mov	sp, r7
     406:	b004      	add	sp, #16
     408:	bd80      	pop	{r7, pc}
     40a:	46c0      	nop			; (mov r8, r8)
     40c:	00000375 	.word	0x00000375

00000410 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     410:	b580      	push	{r7, lr}
     412:	b082      	sub	sp, #8
     414:	af00      	add	r7, sp, #0
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
     416:	1d3b      	adds	r3, r7, #4
     418:	0018      	movs	r0, r3
     41a:	4b0e      	ldr	r3, [pc, #56]	; (454 <system_board_init+0x44>)
     41c:	4798      	blx	r3

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     41e:	1d3b      	adds	r3, r7, #4
     420:	2201      	movs	r2, #1
     422:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     424:	1d3b      	adds	r3, r7, #4
     426:	0019      	movs	r1, r3
     428:	203e      	movs	r0, #62	; 0x3e
     42a:	4b0b      	ldr	r3, [pc, #44]	; (458 <system_board_init+0x48>)
     42c:	4798      	blx	r3
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
     42e:	2101      	movs	r1, #1
     430:	203e      	movs	r0, #62	; 0x3e
     432:	4b0a      	ldr	r3, [pc, #40]	; (45c <system_board_init+0x4c>)
     434:	4798      	blx	r3

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     436:	1d3b      	adds	r3, r7, #4
     438:	2200      	movs	r2, #0
     43a:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     43c:	1d3b      	adds	r3, r7, #4
     43e:	2201      	movs	r2, #1
     440:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     442:	1d3b      	adds	r3, r7, #4
     444:	0019      	movs	r1, r3
     446:	200f      	movs	r0, #15
     448:	4b03      	ldr	r3, [pc, #12]	; (458 <system_board_init+0x48>)
     44a:	4798      	blx	r3
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     44c:	46c0      	nop			; (mov r8, r8)
     44e:	46bd      	mov	sp, r7
     450:	b002      	add	sp, #8
     452:	bd80      	pop	{r7, pc}
     454:	00000399 	.word	0x00000399
     458:	00000671 	.word	0x00000671
     45c:	000003bd 	.word	0x000003bd

00000460 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
     460:	b580      	push	{r7, lr}
     462:	b084      	sub	sp, #16
     464:	af00      	add	r7, sp, #0
     466:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     468:	687b      	ldr	r3, [r7, #4]
     46a:	681b      	ldr	r3, [r3, #0]
     46c:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     46e:	68fb      	ldr	r3, [r7, #12]
     470:	7e5b      	ldrb	r3, [r3, #25]
     472:	b2db      	uxtb	r3, r3
     474:	b25b      	sxtb	r3, r3
     476:	2b00      	cmp	r3, #0
     478:	da01      	bge.n	47e <adc_is_syncing+0x1e>
		return true;
     47a:	2301      	movs	r3, #1
     47c:	e000      	b.n	480 <adc_is_syncing+0x20>
	}

	return false;
     47e:	2300      	movs	r3, #0
}
     480:	0018      	movs	r0, r3
     482:	46bd      	mov	sp, r7
     484:	b004      	add	sp, #16
     486:	bd80      	pop	{r7, pc}

00000488 <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
     488:	b580      	push	{r7, lr}
     48a:	b084      	sub	sp, #16
     48c:	af00      	add	r7, sp, #0
     48e:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     490:	687b      	ldr	r3, [r7, #4]
     492:	681b      	ldr	r3, [r3, #0]
     494:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
     496:	46c0      	nop			; (mov r8, r8)
     498:	687b      	ldr	r3, [r7, #4]
     49a:	0018      	movs	r0, r3
     49c:	4b0b      	ldr	r3, [pc, #44]	; (4cc <adc_start_conversion+0x44>)
     49e:	4798      	blx	r3
     4a0:	1e03      	subs	r3, r0, #0
     4a2:	d1f9      	bne.n	498 <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     4a4:	68fb      	ldr	r3, [r7, #12]
     4a6:	7b1b      	ldrb	r3, [r3, #12]
     4a8:	b2db      	uxtb	r3, r3
     4aa:	2202      	movs	r2, #2
     4ac:	4313      	orrs	r3, r2
     4ae:	b2da      	uxtb	r2, r3
     4b0:	68fb      	ldr	r3, [r7, #12]
     4b2:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
     4b4:	46c0      	nop			; (mov r8, r8)
     4b6:	687b      	ldr	r3, [r7, #4]
     4b8:	0018      	movs	r0, r3
     4ba:	4b04      	ldr	r3, [pc, #16]	; (4cc <adc_start_conversion+0x44>)
     4bc:	4798      	blx	r3
     4be:	1e03      	subs	r3, r0, #0
     4c0:	d1f9      	bne.n	4b6 <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
     4c2:	46c0      	nop			; (mov r8, r8)
     4c4:	46bd      	mov	sp, r7
     4c6:	b004      	add	sp, #16
     4c8:	bd80      	pop	{r7, pc}
     4ca:	46c0      	nop			; (mov r8, r8)
     4cc:	00000461 	.word	0x00000461

000004d0 <adc_disable_interrupt>:
 * \param[in] module_inst Pointer to the ADC software instance struct
 * \param[in] interrupt Interrupt to disable
 */
static inline void adc_disable_interrupt(struct adc_module *const module_inst,
		enum adc_interrupt_flag interrupt)
{
     4d0:	b580      	push	{r7, lr}
     4d2:	b084      	sub	sp, #16
     4d4:	af00      	add	r7, sp, #0
     4d6:	6078      	str	r0, [r7, #4]
     4d8:	000a      	movs	r2, r1
     4da:	1cfb      	adds	r3, r7, #3
     4dc:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     4de:	687b      	ldr	r3, [r7, #4]
     4e0:	681b      	ldr	r3, [r3, #0]
     4e2:	60fb      	str	r3, [r7, #12]
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     4e4:	68fb      	ldr	r3, [r7, #12]
     4e6:	1cfa      	adds	r2, r7, #3
     4e8:	7812      	ldrb	r2, [r2, #0]
     4ea:	759a      	strb	r2, [r3, #22]
}
     4ec:	46c0      	nop			; (mov r8, r8)
     4ee:	46bd      	mov	sp, r7
     4f0:	b004      	add	sp, #16
     4f2:	bd80      	pop	{r7, pc}

000004f4 <_adc_interrupt_handler>:
#include "adc_callback.h"

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
     4f4:	b580      	push	{r7, lr}
     4f6:	b084      	sub	sp, #16
     4f8:	af00      	add	r7, sp, #0
     4fa:	0002      	movs	r2, r0
     4fc:	1dfb      	adds	r3, r7, #7
     4fe:	701a      	strb	r2, [r3, #0]
	struct adc_module *module = _adc_instances[instance];
     500:	1dfb      	adds	r3, r7, #7
     502:	781a      	ldrb	r2, [r3, #0]
     504:	4b47      	ldr	r3, [pc, #284]	; (624 <_adc_interrupt_handler+0x130>)
     506:	0092      	lsls	r2, r2, #2
     508:	58d3      	ldr	r3, [r2, r3]
     50a:	60fb      	str	r3, [r7, #12]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     50c:	68fb      	ldr	r3, [r7, #12]
     50e:	681b      	ldr	r3, [r3, #0]
     510:	7e1b      	ldrb	r3, [r3, #24]
     512:	b2da      	uxtb	r2, r3
     514:	68fb      	ldr	r3, [r7, #12]
     516:	681b      	ldr	r3, [r3, #0]
     518:	7ddb      	ldrb	r3, [r3, #23]
     51a:	b2db      	uxtb	r3, r3
     51c:	4013      	ands	r3, r2
     51e:	b2db      	uxtb	r3, r3
     520:	60bb      	str	r3, [r7, #8]

	if (flags & ADC_INTFLAG_RESRDY) {
     522:	68bb      	ldr	r3, [r7, #8]
     524:	2201      	movs	r2, #1
     526:	4013      	ands	r3, r2
     528:	d045      	beq.n	5b6 <_adc_interrupt_handler+0xc2>
		/* clear interrupt flag */
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     52a:	68fb      	ldr	r3, [r7, #12]
     52c:	681b      	ldr	r3, [r3, #0]
     52e:	2201      	movs	r2, #1
     530:	761a      	strb	r2, [r3, #24]

		while (adc_is_syncing(module)) {
     532:	46c0      	nop			; (mov r8, r8)
     534:	68fb      	ldr	r3, [r7, #12]
     536:	0018      	movs	r0, r3
     538:	4b3b      	ldr	r3, [pc, #236]	; (628 <_adc_interrupt_handler+0x134>)
     53a:	4798      	blx	r3
     53c:	1e03      	subs	r3, r0, #0
     53e:	d1f9      	bne.n	534 <_adc_interrupt_handler+0x40>
			/* Wait for synchronization */
		}

		/* store ADC result in job buffer */
		*(module->job_buffer++) = module->hw->RESULT.reg;
     540:	68fb      	ldr	r3, [r7, #12]
     542:	695b      	ldr	r3, [r3, #20]
     544:	1c99      	adds	r1, r3, #2
     546:	68fa      	ldr	r2, [r7, #12]
     548:	6151      	str	r1, [r2, #20]
     54a:	68fa      	ldr	r2, [r7, #12]
     54c:	6812      	ldr	r2, [r2, #0]
     54e:	8b52      	ldrh	r2, [r2, #26]
     550:	b292      	uxth	r2, r2
     552:	801a      	strh	r2, [r3, #0]

		if (--module->remaining_conversions > 0) {
     554:	68fb      	ldr	r3, [r7, #12]
     556:	8b1b      	ldrh	r3, [r3, #24]
     558:	b29b      	uxth	r3, r3
     55a:	3b01      	subs	r3, #1
     55c:	b29b      	uxth	r3, r3
     55e:	68fa      	ldr	r2, [r7, #12]
     560:	1c19      	adds	r1, r3, #0
     562:	8311      	strh	r1, [r2, #24]
     564:	2b00      	cmp	r3, #0
     566:	d008      	beq.n	57a <_adc_interrupt_handler+0x86>
			if (module->software_trigger == true) {
     568:	68fb      	ldr	r3, [r7, #12]
     56a:	7f5b      	ldrb	r3, [r3, #29]
     56c:	2b00      	cmp	r3, #0
     56e:	d022      	beq.n	5b6 <_adc_interrupt_handler+0xc2>
				adc_start_conversion(module);
     570:	68fb      	ldr	r3, [r7, #12]
     572:	0018      	movs	r0, r3
     574:	4b2d      	ldr	r3, [pc, #180]	; (62c <_adc_interrupt_handler+0x138>)
     576:	4798      	blx	r3
     578:	e01d      	b.n	5b6 <_adc_interrupt_handler+0xc2>
			}
		} else {
			adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);
     57a:	68fb      	ldr	r3, [r7, #12]
     57c:	2101      	movs	r1, #1
     57e:	0018      	movs	r0, r3
     580:	4b2b      	ldr	r3, [pc, #172]	; (630 <_adc_interrupt_handler+0x13c>)
     582:	4798      	blx	r3
			if (module->job_status == STATUS_BUSY) {
     584:	68fb      	ldr	r3, [r7, #12]
     586:	7f1b      	ldrb	r3, [r3, #28]
     588:	b2db      	uxtb	r3, r3
     58a:	2b05      	cmp	r3, #5
     58c:	d113      	bne.n	5b6 <_adc_interrupt_handler+0xc2>
				/* job is complete. update status,disable interrupt
					*and call callback */
				module->job_status = STATUS_OK;
     58e:	68fb      	ldr	r3, [r7, #12]
     590:	2200      	movs	r2, #0
     592:	771a      	strb	r2, [r3, #28]

				if ((module->enabled_callback_mask &
     594:	68fb      	ldr	r3, [r7, #12]
     596:	7edb      	ldrb	r3, [r3, #27]
     598:	001a      	movs	r2, r3
     59a:	2301      	movs	r3, #1
     59c:	4013      	ands	r3, r2
     59e:	d00a      	beq.n	5b6 <_adc_interrupt_handler+0xc2>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
					(module->registered_callback_mask &
     5a0:	68fb      	ldr	r3, [r7, #12]
     5a2:	7e9b      	ldrb	r3, [r3, #26]
     5a4:	001a      	movs	r2, r3
     5a6:	2301      	movs	r3, #1
     5a8:	4013      	ands	r3, r2
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     5aa:	d004      	beq.n	5b6 <_adc_interrupt_handler+0xc2>
						(1 << ADC_CALLBACK_READ_BUFFER))) {
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     5ac:	68fb      	ldr	r3, [r7, #12]
     5ae:	689b      	ldr	r3, [r3, #8]
     5b0:	68fa      	ldr	r2, [r7, #12]
     5b2:	0010      	movs	r0, r2
     5b4:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     5b6:	68bb      	ldr	r3, [r7, #8]
     5b8:	2204      	movs	r2, #4
     5ba:	4013      	ands	r3, r2
     5bc:	d014      	beq.n	5e8 <_adc_interrupt_handler+0xf4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     5be:	68fb      	ldr	r3, [r7, #12]
     5c0:	681b      	ldr	r3, [r3, #0]
     5c2:	2204      	movs	r2, #4
     5c4:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     5c6:	68fb      	ldr	r3, [r7, #12]
     5c8:	7edb      	ldrb	r3, [r3, #27]
     5ca:	001a      	movs	r2, r3
     5cc:	2302      	movs	r3, #2
     5ce:	4013      	ands	r3, r2
     5d0:	d00a      	beq.n	5e8 <_adc_interrupt_handler+0xf4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
     5d2:	68fb      	ldr	r3, [r7, #12]
     5d4:	7e9b      	ldrb	r3, [r3, #26]
     5d6:	001a      	movs	r2, r3
     5d8:	2302      	movs	r3, #2
     5da:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     5dc:	d004      	beq.n	5e8 <_adc_interrupt_handler+0xf4>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     5de:	68fb      	ldr	r3, [r7, #12]
     5e0:	68db      	ldr	r3, [r3, #12]
     5e2:	68fa      	ldr	r2, [r7, #12]
     5e4:	0010      	movs	r0, r2
     5e6:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     5e8:	68bb      	ldr	r3, [r7, #8]
     5ea:	2202      	movs	r2, #2
     5ec:	4013      	ands	r3, r2
     5ee:	d014      	beq.n	61a <_adc_interrupt_handler+0x126>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     5f0:	68fb      	ldr	r3, [r7, #12]
     5f2:	681b      	ldr	r3, [r3, #0]
     5f4:	2202      	movs	r2, #2
     5f6:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     5f8:	68fb      	ldr	r3, [r7, #12]
     5fa:	7edb      	ldrb	r3, [r3, #27]
     5fc:	001a      	movs	r2, r3
     5fe:	2304      	movs	r3, #4
     600:	4013      	ands	r3, r2
     602:	d00a      	beq.n	61a <_adc_interrupt_handler+0x126>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
     604:	68fb      	ldr	r3, [r7, #12]
     606:	7e9b      	ldrb	r3, [r3, #26]
     608:	001a      	movs	r2, r3
     60a:	2304      	movs	r3, #4
     60c:	4013      	ands	r3, r2
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     60e:	d004      	beq.n	61a <_adc_interrupt_handler+0x126>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     610:	68fb      	ldr	r3, [r7, #12]
     612:	691b      	ldr	r3, [r3, #16]
     614:	68fa      	ldr	r2, [r7, #12]
     616:	0010      	movs	r0, r2
     618:	4798      	blx	r3
		}
	}
}
     61a:	46c0      	nop			; (mov r8, r8)
     61c:	46bd      	mov	sp, r7
     61e:	b004      	add	sp, #16
     620:	bd80      	pop	{r7, pc}
     622:	46c0      	nop			; (mov r8, r8)
     624:	20000130 	.word	0x20000130
     628:	00000461 	.word	0x00000461
     62c:	00000489 	.word	0x00000489
     630:	000004d1 	.word	0x000004d1

00000634 <ADC_Handler>:

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     634:	b580      	push	{r7, lr}
     636:	af00      	add	r7, sp, #0
	_adc_interrupt_handler(0);
     638:	2000      	movs	r0, #0
     63a:	4b02      	ldr	r3, [pc, #8]	; (644 <ADC_Handler+0x10>)
     63c:	4798      	blx	r3
}
     63e:	46c0      	nop			; (mov r8, r8)
     640:	46bd      	mov	sp, r7
     642:	bd80      	pop	{r7, pc}
     644:	000004f5 	.word	0x000004f5

00000648 <system_pinmux_get_config_defaults>:
{
     648:	b580      	push	{r7, lr}
     64a:	b082      	sub	sp, #8
     64c:	af00      	add	r7, sp, #0
     64e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     650:	687b      	ldr	r3, [r7, #4]
     652:	2280      	movs	r2, #128	; 0x80
     654:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     656:	687b      	ldr	r3, [r7, #4]
     658:	2200      	movs	r2, #0
     65a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     65c:	687b      	ldr	r3, [r7, #4]
     65e:	2201      	movs	r2, #1
     660:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     662:	687b      	ldr	r3, [r7, #4]
     664:	2200      	movs	r2, #0
     666:	70da      	strb	r2, [r3, #3]
}
     668:	46c0      	nop			; (mov r8, r8)
     66a:	46bd      	mov	sp, r7
     66c:	b002      	add	sp, #8
     66e:	bd80      	pop	{r7, pc}

00000670 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     670:	b580      	push	{r7, lr}
     672:	b084      	sub	sp, #16
     674:	af00      	add	r7, sp, #0
     676:	0002      	movs	r2, r0
     678:	6039      	str	r1, [r7, #0]
     67a:	1dfb      	adds	r3, r7, #7
     67c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
     67e:	230c      	movs	r3, #12
     680:	18fb      	adds	r3, r7, r3
     682:	0018      	movs	r0, r3
     684:	4b10      	ldr	r3, [pc, #64]	; (6c8 <port_pin_set_config+0x58>)
     686:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
     688:	230c      	movs	r3, #12
     68a:	18fb      	adds	r3, r7, r3
     68c:	2280      	movs	r2, #128	; 0x80
     68e:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     690:	683b      	ldr	r3, [r7, #0]
     692:	781a      	ldrb	r2, [r3, #0]
     694:	230c      	movs	r3, #12
     696:	18fb      	adds	r3, r7, r3
     698:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     69a:	683b      	ldr	r3, [r7, #0]
     69c:	785a      	ldrb	r2, [r3, #1]
     69e:	230c      	movs	r3, #12
     6a0:	18fb      	adds	r3, r7, r3
     6a2:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     6a4:	683b      	ldr	r3, [r7, #0]
     6a6:	789a      	ldrb	r2, [r3, #2]
     6a8:	230c      	movs	r3, #12
     6aa:	18fb      	adds	r3, r7, r3
     6ac:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     6ae:	230c      	movs	r3, #12
     6b0:	18fa      	adds	r2, r7, r3
     6b2:	1dfb      	adds	r3, r7, #7
     6b4:	781b      	ldrb	r3, [r3, #0]
     6b6:	0011      	movs	r1, r2
     6b8:	0018      	movs	r0, r3
     6ba:	4b04      	ldr	r3, [pc, #16]	; (6cc <port_pin_set_config+0x5c>)
     6bc:	4798      	blx	r3
}
     6be:	46c0      	nop			; (mov r8, r8)
     6c0:	46bd      	mov	sp, r7
     6c2:	b004      	add	sp, #16
     6c4:	bd80      	pop	{r7, pc}
     6c6:	46c0      	nop			; (mov r8, r8)
     6c8:	00000649 	.word	0x00000649
     6cc:	00002cb5 	.word	0x00002cb5

000006d0 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     6d0:	b580      	push	{r7, lr}
     6d2:	b082      	sub	sp, #8
     6d4:	af00      	add	r7, sp, #0
     6d6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     6d8:	687b      	ldr	r3, [r7, #4]
     6da:	2200      	movs	r2, #0
     6dc:	701a      	strb	r2, [r3, #0]
}
     6de:	46c0      	nop			; (mov r8, r8)
     6e0:	46bd      	mov	sp, r7
     6e2:	b002      	add	sp, #8
     6e4:	bd80      	pop	{r7, pc}
	...

000006e8 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     6e8:	b580      	push	{r7, lr}
     6ea:	b082      	sub	sp, #8
     6ec:	af00      	add	r7, sp, #0
     6ee:	0002      	movs	r2, r0
     6f0:	6039      	str	r1, [r7, #0]
     6f2:	1dfb      	adds	r3, r7, #7
     6f4:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     6f6:	1dfb      	adds	r3, r7, #7
     6f8:	781b      	ldrb	r3, [r3, #0]
     6fa:	2b01      	cmp	r3, #1
     6fc:	d00a      	beq.n	714 <system_apb_clock_set_mask+0x2c>
     6fe:	2b02      	cmp	r3, #2
     700:	d00f      	beq.n	722 <system_apb_clock_set_mask+0x3a>
     702:	2b00      	cmp	r3, #0
     704:	d114      	bne.n	730 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     706:	4b0e      	ldr	r3, [pc, #56]	; (740 <system_apb_clock_set_mask+0x58>)
     708:	4a0d      	ldr	r2, [pc, #52]	; (740 <system_apb_clock_set_mask+0x58>)
     70a:	6991      	ldr	r1, [r2, #24]
     70c:	683a      	ldr	r2, [r7, #0]
     70e:	430a      	orrs	r2, r1
     710:	619a      	str	r2, [r3, #24]
			break;
     712:	e00f      	b.n	734 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     714:	4b0a      	ldr	r3, [pc, #40]	; (740 <system_apb_clock_set_mask+0x58>)
     716:	4a0a      	ldr	r2, [pc, #40]	; (740 <system_apb_clock_set_mask+0x58>)
     718:	69d1      	ldr	r1, [r2, #28]
     71a:	683a      	ldr	r2, [r7, #0]
     71c:	430a      	orrs	r2, r1
     71e:	61da      	str	r2, [r3, #28]
			break;
     720:	e008      	b.n	734 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     722:	4b07      	ldr	r3, [pc, #28]	; (740 <system_apb_clock_set_mask+0x58>)
     724:	4a06      	ldr	r2, [pc, #24]	; (740 <system_apb_clock_set_mask+0x58>)
     726:	6a11      	ldr	r1, [r2, #32]
     728:	683a      	ldr	r2, [r7, #0]
     72a:	430a      	orrs	r2, r1
     72c:	621a      	str	r2, [r3, #32]
			break;
     72e:	e001      	b.n	734 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     730:	2317      	movs	r3, #23
     732:	e000      	b.n	736 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     734:	2300      	movs	r3, #0
}
     736:	0018      	movs	r0, r3
     738:	46bd      	mov	sp, r7
     73a:	b002      	add	sp, #8
     73c:	bd80      	pop	{r7, pc}
     73e:	46c0      	nop			; (mov r8, r8)
     740:	40000400 	.word	0x40000400

00000744 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     744:	b580      	push	{r7, lr}
     746:	b082      	sub	sp, #8
     748:	af00      	add	r7, sp, #0
     74a:	0002      	movs	r2, r0
     74c:	1dfb      	adds	r3, r7, #7
     74e:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     750:	4b06      	ldr	r3, [pc, #24]	; (76c <system_interrupt_enable+0x28>)
     752:	1dfa      	adds	r2, r7, #7
     754:	7812      	ldrb	r2, [r2, #0]
     756:	0011      	movs	r1, r2
     758:	221f      	movs	r2, #31
     75a:	400a      	ands	r2, r1
     75c:	2101      	movs	r1, #1
     75e:	4091      	lsls	r1, r2
     760:	000a      	movs	r2, r1
     762:	601a      	str	r2, [r3, #0]
}
     764:	46c0      	nop			; (mov r8, r8)
     766:	46bd      	mov	sp, r7
     768:	b002      	add	sp, #8
     76a:	bd80      	pop	{r7, pc}
     76c:	e000e100 	.word	0xe000e100

00000770 <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
     770:	b580      	push	{r7, lr}
     772:	b082      	sub	sp, #8
     774:	af00      	add	r7, sp, #0
     776:	0002      	movs	r2, r0
     778:	1dfb      	adds	r3, r7, #7
     77a:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     77c:	4a07      	ldr	r2, [pc, #28]	; (79c <system_interrupt_disable+0x2c>)
     77e:	1dfb      	adds	r3, r7, #7
     780:	781b      	ldrb	r3, [r3, #0]
     782:	0019      	movs	r1, r3
     784:	231f      	movs	r3, #31
     786:	400b      	ands	r3, r1
     788:	2101      	movs	r1, #1
     78a:	4099      	lsls	r1, r3
     78c:	000b      	movs	r3, r1
     78e:	0019      	movs	r1, r3
     790:	2380      	movs	r3, #128	; 0x80
     792:	50d1      	str	r1, [r2, r3]
}
     794:	46c0      	nop			; (mov r8, r8)
     796:	46bd      	mov	sp, r7
     798:	b002      	add	sp, #8
     79a:	bd80      	pop	{r7, pc}
     79c:	e000e100 	.word	0xe000e100

000007a0 <rtc_count_is_syncing>:
 *
 * \retval true  if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static bool rtc_count_is_syncing(struct rtc_module *const module)
{
     7a0:	b580      	push	{r7, lr}
     7a2:	b084      	sub	sp, #16
     7a4:	af00      	add	r7, sp, #0
     7a6:	6078      	str	r0, [r7, #4]
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7a8:	687b      	ldr	r3, [r7, #4]
     7aa:	681b      	ldr	r3, [r3, #0]
     7ac:	60fb      	str	r3, [r7, #12]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     7ae:	68fb      	ldr	r3, [r7, #12]
     7b0:	7a9b      	ldrb	r3, [r3, #10]
     7b2:	b2db      	uxtb	r3, r3
     7b4:	b25b      	sxtb	r3, r3
     7b6:	2b00      	cmp	r3, #0
     7b8:	da01      	bge.n	7be <rtc_count_is_syncing+0x1e>
                return true;
     7ba:	2301      	movs	r3, #1
     7bc:	e000      	b.n	7c0 <rtc_count_is_syncing+0x20>
        }

        return false;
     7be:	2300      	movs	r3, #0
}
     7c0:	0018      	movs	r0, r3
     7c2:	46bd      	mov	sp, r7
     7c4:	b004      	add	sp, #16
     7c6:	bd80      	pop	{r7, pc}

000007c8 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     7c8:	b580      	push	{r7, lr}
     7ca:	b084      	sub	sp, #16
     7cc:	af00      	add	r7, sp, #0
     7ce:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7d0:	687b      	ldr	r3, [r7, #4]
     7d2:	681b      	ldr	r3, [r3, #0]
     7d4:	60fb      	str	r3, [r7, #12]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
     7d6:	2003      	movs	r0, #3
     7d8:	4b0a      	ldr	r3, [pc, #40]	; (804 <rtc_count_enable+0x3c>)
     7da:	4798      	blx	r3
#endif

	while (rtc_count_is_syncing(module)) {
     7dc:	46c0      	nop			; (mov r8, r8)
     7de:	687b      	ldr	r3, [r7, #4]
     7e0:	0018      	movs	r0, r3
     7e2:	4b09      	ldr	r3, [pc, #36]	; (808 <rtc_count_enable+0x40>)
     7e4:	4798      	blx	r3
     7e6:	1e03      	subs	r3, r0, #0
     7e8:	d1f9      	bne.n	7de <rtc_count_enable+0x16>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     7ea:	68fb      	ldr	r3, [r7, #12]
     7ec:	881b      	ldrh	r3, [r3, #0]
     7ee:	b29b      	uxth	r3, r3
     7f0:	2202      	movs	r2, #2
     7f2:	4313      	orrs	r3, r2
     7f4:	b29a      	uxth	r2, r3
     7f6:	68fb      	ldr	r3, [r7, #12]
     7f8:	801a      	strh	r2, [r3, #0]
}
     7fa:	46c0      	nop			; (mov r8, r8)
     7fc:	46bd      	mov	sp, r7
     7fe:	b004      	add	sp, #16
     800:	bd80      	pop	{r7, pc}
     802:	46c0      	nop			; (mov r8, r8)
     804:	00000745 	.word	0x00000745
     808:	000007a1 	.word	0x000007a1

0000080c <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     80c:	b580      	push	{r7, lr}
     80e:	b084      	sub	sp, #16
     810:	af00      	add	r7, sp, #0
     812:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     814:	687b      	ldr	r3, [r7, #4]
     816:	681b      	ldr	r3, [r3, #0]
     818:	60fb      	str	r3, [r7, #12]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
     81a:	2003      	movs	r0, #3
     81c:	4b0d      	ldr	r3, [pc, #52]	; (854 <rtc_count_disable+0x48>)
     81e:	4798      	blx	r3
#endif

	while (rtc_count_is_syncing(module)) {
     820:	46c0      	nop			; (mov r8, r8)
     822:	687b      	ldr	r3, [r7, #4]
     824:	0018      	movs	r0, r3
     826:	4b0c      	ldr	r3, [pc, #48]	; (858 <rtc_count_disable+0x4c>)
     828:	4798      	blx	r3
     82a:	1e03      	subs	r3, r0, #0
     82c:	d1f9      	bne.n	822 <rtc_count_disable+0x16>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
     82e:	68fb      	ldr	r3, [r7, #12]
     830:	22c1      	movs	r2, #193	; 0xc1
     832:	719a      	strb	r2, [r3, #6]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
     834:	68fb      	ldr	r3, [r7, #12]
     836:	22c1      	movs	r2, #193	; 0xc1
     838:	721a      	strb	r2, [r3, #8]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     83a:	68fb      	ldr	r3, [r7, #12]
     83c:	881b      	ldrh	r3, [r3, #0]
     83e:	b29b      	uxth	r3, r3
     840:	2202      	movs	r2, #2
     842:	4393      	bics	r3, r2
     844:	b29a      	uxth	r2, r3
     846:	68fb      	ldr	r3, [r7, #12]
     848:	801a      	strh	r2, [r3, #0]
}
     84a:	46c0      	nop			; (mov r8, r8)
     84c:	46bd      	mov	sp, r7
     84e:	b004      	add	sp, #16
     850:	bd80      	pop	{r7, pc}
     852:	46c0      	nop			; (mov r8, r8)
     854:	00000771 	.word	0x00000771
     858:	000007a1 	.word	0x000007a1

0000085c <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     85c:	b580      	push	{r7, lr}
     85e:	b084      	sub	sp, #16
     860:	af00      	add	r7, sp, #0
     862:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     864:	687b      	ldr	r3, [r7, #4]
     866:	681b      	ldr	r3, [r3, #0]
     868:	60fb      	str	r3, [r7, #12]

	/* Disable module before reset. */
	rtc_count_disable(module);
     86a:	687b      	ldr	r3, [r7, #4]
     86c:	0018      	movs	r0, r3
     86e:	4b0d      	ldr	r3, [pc, #52]	; (8a4 <rtc_count_reset+0x48>)
     870:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     872:	687b      	ldr	r3, [r7, #4]
     874:	2200      	movs	r2, #0
     876:	829a      	strh	r2, [r3, #20]
	module->enabled_callback    = 0;
     878:	687b      	ldr	r3, [r7, #4]
     87a:	2200      	movs	r2, #0
     87c:	82da      	strh	r2, [r3, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     87e:	46c0      	nop			; (mov r8, r8)
     880:	687b      	ldr	r3, [r7, #4]
     882:	0018      	movs	r0, r3
     884:	4b08      	ldr	r3, [pc, #32]	; (8a8 <rtc_count_reset+0x4c>)
     886:	4798      	blx	r3
     888:	1e03      	subs	r3, r0, #0
     88a:	d1f9      	bne.n	880 <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     88c:	68fb      	ldr	r3, [r7, #12]
     88e:	881b      	ldrh	r3, [r3, #0]
     890:	b29b      	uxth	r3, r3
     892:	2201      	movs	r2, #1
     894:	4313      	orrs	r3, r2
     896:	b29a      	uxth	r2, r3
     898:	68fb      	ldr	r3, [r7, #12]
     89a:	801a      	strh	r2, [r3, #0]
}
     89c:	46c0      	nop			; (mov r8, r8)
     89e:	46bd      	mov	sp, r7
     8a0:	b004      	add	sp, #16
     8a2:	bd80      	pop	{r7, pc}
     8a4:	0000080d 	.word	0x0000080d
     8a8:	000007a1 	.word	0x000007a1

000008ac <_rtc_count_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were given.
 */
static enum status_code _rtc_count_set_config(
		struct rtc_module *const module,
		const struct rtc_count_config *const config)
{
     8ac:	b580      	push	{r7, lr}
     8ae:	b084      	sub	sp, #16
     8b0:	af00      	add	r7, sp, #0
     8b2:	6078      	str	r0, [r7, #4]
     8b4:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     8b6:	687b      	ldr	r3, [r7, #4]
     8b8:	681b      	ldr	r3, [r3, #0]
     8ba:	60bb      	str	r3, [r7, #8]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     8bc:	683b      	ldr	r3, [r7, #0]
     8be:	881a      	ldrh	r2, [r3, #0]
     8c0:	68bb      	ldr	r3, [r7, #8]
     8c2:	801a      	strh	r2, [r3, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     8c4:	683b      	ldr	r3, [r7, #0]
     8c6:	789b      	ldrb	r3, [r3, #2]
     8c8:	2b00      	cmp	r3, #0
     8ca:	d03a      	beq.n	942 <_rtc_count_set_config+0x96>
     8cc:	2b01      	cmp	r3, #1
     8ce:	d000      	beq.n	8d2 <_rtc_count_set_config+0x26>
     8d0:	e06c      	b.n	9ac <_rtc_count_set_config+0x100>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     8d2:	68bb      	ldr	r3, [r7, #8]
     8d4:	881b      	ldrh	r3, [r3, #0]
     8d6:	b29a      	uxth	r2, r3
     8d8:	68bb      	ldr	r3, [r7, #8]
     8da:	801a      	strh	r2, [r3, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     8dc:	683b      	ldr	r3, [r7, #0]
     8de:	78db      	ldrb	r3, [r3, #3]
     8e0:	2b00      	cmp	r3, #0
     8e2:	d007      	beq.n	8f4 <_rtc_count_set_config+0x48>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     8e4:	68bb      	ldr	r3, [r7, #8]
     8e6:	881b      	ldrh	r3, [r3, #0]
     8e8:	b29b      	uxth	r3, r3
     8ea:	2280      	movs	r2, #128	; 0x80
     8ec:	4313      	orrs	r3, r2
     8ee:	b29a      	uxth	r2, r3
     8f0:	68bb      	ldr	r3, [r7, #8]
     8f2:	801a      	strh	r2, [r3, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
     8f4:	230f      	movs	r3, #15
     8f6:	18fb      	adds	r3, r7, r3
     8f8:	2200      	movs	r2, #0
     8fa:	701a      	strb	r2, [r3, #0]
     8fc:	e01b      	b.n	936 <_rtc_count_set_config+0x8a>
				while (rtc_count_is_syncing(module)) {
     8fe:	46c0      	nop			; (mov r8, r8)
     900:	687b      	ldr	r3, [r7, #4]
     902:	0018      	movs	r0, r3
     904:	4b37      	ldr	r3, [pc, #220]	; (9e4 <_rtc_count_set_config+0x138>)
     906:	4798      	blx	r3
     908:	1e03      	subs	r3, r0, #0
     90a:	d1f9      	bne.n	900 <_rtc_count_set_config+0x54>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     90c:	230f      	movs	r3, #15
     90e:	18fb      	adds	r3, r7, r3
     910:	781a      	ldrb	r2, [r3, #0]
     912:	683b      	ldr	r3, [r7, #0]
     914:	3202      	adds	r2, #2
     916:	0092      	lsls	r2, r2, #2
     918:	58d1      	ldr	r1, [r2, r3]
     91a:	230f      	movs	r3, #15
     91c:	18fb      	adds	r3, r7, r3
     91e:	781a      	ldrb	r2, [r3, #0]
     920:	687b      	ldr	r3, [r7, #4]
     922:	0018      	movs	r0, r3
     924:	4b30      	ldr	r3, [pc, #192]	; (9e8 <_rtc_count_set_config+0x13c>)
     926:	4798      	blx	r3
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
     928:	230f      	movs	r3, #15
     92a:	18fb      	adds	r3, r7, r3
     92c:	781a      	ldrb	r2, [r3, #0]
     92e:	230f      	movs	r3, #15
     930:	18fb      	adds	r3, r7, r3
     932:	3201      	adds	r2, #1
     934:	701a      	strb	r2, [r3, #0]
     936:	230f      	movs	r3, #15
     938:	18fb      	adds	r3, r7, r3
     93a:	781b      	ldrb	r3, [r3, #0]
     93c:	2b00      	cmp	r3, #0
     93e:	d0de      	beq.n	8fe <_rtc_count_set_config+0x52>
						(enum rtc_count_compare)i);
			}
			break;
     940:	e036      	b.n	9b0 <_rtc_count_set_config+0x104>

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     942:	68bb      	ldr	r3, [r7, #8]
     944:	881b      	ldrh	r3, [r3, #0]
     946:	b29b      	uxth	r3, r3
     948:	2204      	movs	r2, #4
     94a:	4313      	orrs	r3, r2
     94c:	b29a      	uxth	r2, r3
     94e:	68bb      	ldr	r3, [r7, #8]
     950:	801a      	strh	r2, [r3, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     952:	683b      	ldr	r3, [r7, #0]
     954:	78db      	ldrb	r3, [r3, #3]
     956:	2b00      	cmp	r3, #0
     958:	d001      	beq.n	95e <_rtc_count_set_config+0xb2>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     95a:	2317      	movs	r3, #23
     95c:	e03e      	b.n	9dc <_rtc_count_set_config+0x130>
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
     95e:	230e      	movs	r3, #14
     960:	18fb      	adds	r3, r7, r3
     962:	2200      	movs	r2, #0
     964:	701a      	strb	r2, [r3, #0]
     966:	e01b      	b.n	9a0 <_rtc_count_set_config+0xf4>
				while (rtc_count_is_syncing(module)) {
     968:	46c0      	nop			; (mov r8, r8)
     96a:	687b      	ldr	r3, [r7, #4]
     96c:	0018      	movs	r0, r3
     96e:	4b1d      	ldr	r3, [pc, #116]	; (9e4 <_rtc_count_set_config+0x138>)
     970:	4798      	blx	r3
     972:	1e03      	subs	r3, r0, #0
     974:	d1f9      	bne.n	96a <_rtc_count_set_config+0xbe>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     976:	230e      	movs	r3, #14
     978:	18fb      	adds	r3, r7, r3
     97a:	781a      	ldrb	r2, [r3, #0]
     97c:	683b      	ldr	r3, [r7, #0]
     97e:	3202      	adds	r2, #2
     980:	0092      	lsls	r2, r2, #2
     982:	58d1      	ldr	r1, [r2, r3]
     984:	230e      	movs	r3, #14
     986:	18fb      	adds	r3, r7, r3
     988:	781a      	ldrb	r2, [r3, #0]
     98a:	687b      	ldr	r3, [r7, #4]
     98c:	0018      	movs	r0, r3
     98e:	4b16      	ldr	r3, [pc, #88]	; (9e8 <_rtc_count_set_config+0x13c>)
     990:	4798      	blx	r3
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
     992:	230e      	movs	r3, #14
     994:	18fb      	adds	r3, r7, r3
     996:	781a      	ldrb	r2, [r3, #0]
     998:	230e      	movs	r3, #14
     99a:	18fb      	adds	r3, r7, r3
     99c:	3201      	adds	r2, #1
     99e:	701a      	strb	r2, [r3, #0]
     9a0:	230e      	movs	r3, #14
     9a2:	18fb      	adds	r3, r7, r3
     9a4:	781b      	ldrb	r3, [r3, #0]
     9a6:	2b01      	cmp	r3, #1
     9a8:	d9de      	bls.n	968 <_rtc_count_set_config+0xbc>
						(enum rtc_count_compare)i);
			}
			break;
     9aa:	e001      	b.n	9b0 <_rtc_count_set_config+0x104>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     9ac:	2317      	movs	r3, #23
     9ae:	e015      	b.n	9dc <_rtc_count_set_config+0x130>
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     9b0:	683b      	ldr	r3, [r7, #0]
     9b2:	791b      	ldrb	r3, [r3, #4]
     9b4:	2b00      	cmp	r3, #0
     9b6:	d010      	beq.n	9da <_rtc_count_set_config+0x12e>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     9b8:	68bb      	ldr	r3, [r7, #8]
     9ba:	885b      	ldrh	r3, [r3, #2]
     9bc:	b29b      	uxth	r3, r3
     9be:	2280      	movs	r2, #128	; 0x80
     9c0:	01d2      	lsls	r2, r2, #7
     9c2:	4313      	orrs	r3, r2
     9c4:	b29a      	uxth	r2, r3
     9c6:	68bb      	ldr	r3, [r7, #8]
     9c8:	805a      	strh	r2, [r3, #2]
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RREQ;
     9ca:	68bb      	ldr	r3, [r7, #8]
     9cc:	885b      	ldrh	r3, [r3, #2]
     9ce:	b29b      	uxth	r3, r3
     9d0:	4a06      	ldr	r2, [pc, #24]	; (9ec <_rtc_count_set_config+0x140>)
     9d2:	4313      	orrs	r3, r2
     9d4:	b29a      	uxth	r2, r3
     9d6:	68bb      	ldr	r3, [r7, #8]
     9d8:	805a      	strh	r2, [r3, #2]
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     9da:	2300      	movs	r3, #0
}
     9dc:	0018      	movs	r0, r3
     9de:	46bd      	mov	sp, r7
     9e0:	b004      	add	sp, #16
     9e2:	bd80      	pop	{r7, pc}
     9e4:	000007a1 	.word	0x000007a1
     9e8:	00000ae1 	.word	0x00000ae1
     9ec:	ffff8000 	.word	0xffff8000

000009f0 <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     9f0:	b580      	push	{r7, lr}
     9f2:	b086      	sub	sp, #24
     9f4:	af00      	add	r7, sp, #0
     9f6:	60f8      	str	r0, [r7, #12]
     9f8:	60b9      	str	r1, [r7, #8]
     9fa:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     9fc:	68fb      	ldr	r3, [r7, #12]
     9fe:	68ba      	ldr	r2, [r7, #8]
     a00:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);
     a02:	2120      	movs	r1, #32
     a04:	2000      	movs	r0, #0
     a06:	4b17      	ldr	r3, [pc, #92]	; (a64 <rtc_count_init+0x74>)
     a08:	4798      	blx	r3

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     a0a:	2314      	movs	r3, #20
     a0c:	18fb      	adds	r3, r7, r3
     a0e:	0018      	movs	r0, r3
     a10:	4b15      	ldr	r3, [pc, #84]	; (a68 <rtc_count_init+0x78>)
     a12:	4798      	blx	r3
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     a14:	2314      	movs	r3, #20
     a16:	18fb      	adds	r3, r7, r3
     a18:	2202      	movs	r2, #2
     a1a:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     a1c:	2314      	movs	r3, #20
     a1e:	18fb      	adds	r3, r7, r3
     a20:	0019      	movs	r1, r3
     a22:	2004      	movs	r0, #4
     a24:	4b11      	ldr	r3, [pc, #68]	; (a6c <rtc_count_init+0x7c>)
     a26:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     a28:	2004      	movs	r0, #4
     a2a:	4b11      	ldr	r3, [pc, #68]	; (a70 <rtc_count_init+0x80>)
     a2c:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     a2e:	68fb      	ldr	r3, [r7, #12]
     a30:	0018      	movs	r0, r3
     a32:	4b10      	ldr	r3, [pc, #64]	; (a74 <rtc_count_init+0x84>)
     a34:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     a36:	687b      	ldr	r3, [r7, #4]
     a38:	789a      	ldrb	r2, [r3, #2]
     a3a:	68fb      	ldr	r3, [r7, #12]
     a3c:	711a      	strb	r2, [r3, #4]
	module->continuously_update = config->continuously_update;
     a3e:	687b      	ldr	r3, [r7, #4]
     a40:	791a      	ldrb	r2, [r3, #4]
     a42:	68fb      	ldr	r3, [r7, #12]
     a44:	715a      	strb	r2, [r3, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     a46:	4b0c      	ldr	r3, [pc, #48]	; (a78 <rtc_count_init+0x88>)
     a48:	68fa      	ldr	r2, [r7, #12]
     a4a:	601a      	str	r2, [r3, #0]
	/* Register this instance for callbacks*/
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
     a4c:	687a      	ldr	r2, [r7, #4]
     a4e:	68fb      	ldr	r3, [r7, #12]
     a50:	0011      	movs	r1, r2
     a52:	0018      	movs	r0, r3
     a54:	4b09      	ldr	r3, [pc, #36]	; (a7c <rtc_count_init+0x8c>)
     a56:	4798      	blx	r3
     a58:	0003      	movs	r3, r0
}
     a5a:	0018      	movs	r0, r3
     a5c:	46bd      	mov	sp, r7
     a5e:	b006      	add	sp, #24
     a60:	bd80      	pop	{r7, pc}
     a62:	46c0      	nop			; (mov r8, r8)
     a64:	000006e9 	.word	0x000006e9
     a68:	000006d1 	.word	0x000006d1
     a6c:	000029c9 	.word	0x000029c9
     a70:	00002a0d 	.word	0x00002a0d
     a74:	0000085d 	.word	0x0000085d
     a78:	20000134 	.word	0x20000134
     a7c:	000008ad 	.word	0x000008ad

00000a80 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
     a80:	b580      	push	{r7, lr}
     a82:	b084      	sub	sp, #16
     a84:	af00      	add	r7, sp, #0
     a86:	6078      	str	r0, [r7, #4]
     a88:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     a8a:	687b      	ldr	r3, [r7, #4]
     a8c:	681b      	ldr	r3, [r3, #0]
     a8e:	60fb      	str	r3, [r7, #12]

	while (rtc_count_is_syncing(module)) {
     a90:	46c0      	nop			; (mov r8, r8)
     a92:	687b      	ldr	r3, [r7, #4]
     a94:	0018      	movs	r0, r3
     a96:	4b10      	ldr	r3, [pc, #64]	; (ad8 <rtc_count_set_count+0x58>)
     a98:	4798      	blx	r3
     a9a:	1e03      	subs	r3, r0, #0
     a9c:	d1f9      	bne.n	a92 <rtc_count_set_count+0x12>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
     a9e:	687b      	ldr	r3, [r7, #4]
     aa0:	791b      	ldrb	r3, [r3, #4]
     aa2:	2b00      	cmp	r3, #0
     aa4:	d005      	beq.n	ab2 <rtc_count_set_count+0x32>
     aa6:	2b01      	cmp	r3, #1
     aa8:	d10e      	bne.n	ac8 <rtc_count_set_count+0x48>
		case RTC_COUNT_MODE_32BIT:
			/* Write value to register. */
			rtc_module->MODE0.COUNT.reg = count_value;
     aaa:	68fb      	ldr	r3, [r7, #12]
     aac:	683a      	ldr	r2, [r7, #0]
     aae:	611a      	str	r2, [r3, #16]

			break;
     ab0:	e00c      	b.n	acc <rtc_count_set_count+0x4c>

		case RTC_COUNT_MODE_16BIT:
			/* Check if 16-bit value is provided. */
			if(count_value > 0xffff){
     ab2:	683b      	ldr	r3, [r7, #0]
     ab4:	4a09      	ldr	r2, [pc, #36]	; (adc <rtc_count_set_count+0x5c>)
     ab6:	4293      	cmp	r3, r2
     ab8:	d901      	bls.n	abe <rtc_count_set_count+0x3e>
				return STATUS_ERR_INVALID_ARG;
     aba:	2317      	movs	r3, #23
     abc:	e007      	b.n	ace <rtc_count_set_count+0x4e>
			}

			/* Write value to register. */
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
     abe:	683b      	ldr	r3, [r7, #0]
     ac0:	b29a      	uxth	r2, r3
     ac2:	68fb      	ldr	r3, [r7, #12]
     ac4:	821a      	strh	r2, [r3, #16]

			break;
     ac6:	e001      	b.n	acc <rtc_count_set_count+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     ac8:	2317      	movs	r3, #23
     aca:	e000      	b.n	ace <rtc_count_set_count+0x4e>
	}
	return STATUS_OK;
     acc:	2300      	movs	r3, #0
}
     ace:	0018      	movs	r0, r3
     ad0:	46bd      	mov	sp, r7
     ad2:	b004      	add	sp, #16
     ad4:	bd80      	pop	{r7, pc}
     ad6:	46c0      	nop			; (mov r8, r8)
     ad8:	000007a1 	.word	0x000007a1
     adc:	0000ffff 	.word	0x0000ffff

00000ae0 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     ae0:	b580      	push	{r7, lr}
     ae2:	b086      	sub	sp, #24
     ae4:	af00      	add	r7, sp, #0
     ae6:	60f8      	str	r0, [r7, #12]
     ae8:	60b9      	str	r1, [r7, #8]
     aea:	1dfb      	adds	r3, r7, #7
     aec:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     aee:	68fb      	ldr	r3, [r7, #12]
     af0:	681b      	ldr	r3, [r3, #0]
     af2:	617b      	str	r3, [r7, #20]

	while (rtc_count_is_syncing(module)) {
     af4:	46c0      	nop			; (mov r8, r8)
     af6:	68fb      	ldr	r3, [r7, #12]
     af8:	0018      	movs	r0, r3
     afa:	4b1a      	ldr	r3, [pc, #104]	; (b64 <rtc_count_set_compare+0x84>)
     afc:	4798      	blx	r3
     afe:	1e03      	subs	r3, r0, #0
     b00:	d1f9      	bne.n	af6 <rtc_count_set_compare+0x16>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     b02:	68fb      	ldr	r3, [r7, #12]
     b04:	791b      	ldrb	r3, [r3, #4]
     b06:	2b00      	cmp	r3, #0
     b08:	d00f      	beq.n	b2a <rtc_count_set_compare+0x4a>
     b0a:	2b01      	cmp	r3, #1
     b0c:	d122      	bne.n	b54 <rtc_count_set_compare+0x74>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     b0e:	1dfb      	adds	r3, r7, #7
     b10:	781b      	ldrb	r3, [r3, #0]
     b12:	2b01      	cmp	r3, #1
     b14:	d901      	bls.n	b1a <rtc_count_set_compare+0x3a>
				return STATUS_ERR_INVALID_ARG;
     b16:	2317      	movs	r3, #23
     b18:	e01f      	b.n	b5a <rtc_count_set_compare+0x7a>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     b1a:	1dfb      	adds	r3, r7, #7
     b1c:	781a      	ldrb	r2, [r3, #0]
     b1e:	697b      	ldr	r3, [r7, #20]
     b20:	3206      	adds	r2, #6
     b22:	0092      	lsls	r2, r2, #2
     b24:	68b9      	ldr	r1, [r7, #8]
     b26:	50d1      	str	r1, [r2, r3]

			break;
     b28:	e016      	b.n	b58 <rtc_count_set_compare+0x78>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     b2a:	1dfb      	adds	r3, r7, #7
     b2c:	781b      	ldrb	r3, [r3, #0]
     b2e:	2b02      	cmp	r3, #2
     b30:	d901      	bls.n	b36 <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
     b32:	2317      	movs	r3, #23
     b34:	e011      	b.n	b5a <rtc_count_set_compare+0x7a>
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     b36:	68bb      	ldr	r3, [r7, #8]
     b38:	4a0b      	ldr	r2, [pc, #44]	; (b68 <rtc_count_set_compare+0x88>)
     b3a:	4293      	cmp	r3, r2
     b3c:	d901      	bls.n	b42 <rtc_count_set_compare+0x62>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     b3e:	2317      	movs	r3, #23
     b40:	e00b      	b.n	b5a <rtc_count_set_compare+0x7a>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     b42:	1dfb      	adds	r3, r7, #7
     b44:	781a      	ldrb	r2, [r3, #0]
     b46:	68bb      	ldr	r3, [r7, #8]
     b48:	b299      	uxth	r1, r3
     b4a:	697b      	ldr	r3, [r7, #20]
     b4c:	320c      	adds	r2, #12
     b4e:	0052      	lsls	r2, r2, #1
     b50:	52d1      	strh	r1, [r2, r3]

			break;
     b52:	e001      	b.n	b58 <rtc_count_set_compare+0x78>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     b54:	231a      	movs	r3, #26
     b56:	e000      	b.n	b5a <rtc_count_set_compare+0x7a>
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     b58:	2300      	movs	r3, #0
}
     b5a:	0018      	movs	r0, r3
     b5c:	46bd      	mov	sp, r7
     b5e:	b006      	add	sp, #24
     b60:	bd80      	pop	{r7, pc}
     b62:	46c0      	nop			; (mov r8, r8)
     b64:	000007a1 	.word	0x000007a1
     b68:	0000ffff 	.word	0x0000ffff

00000b6c <rtc_count_register_callback>:
 */
enum status_code rtc_count_register_callback(
		struct rtc_module *const module,
		rtc_count_callback_t callback,
		enum rtc_count_callback callback_type)
{
     b6c:	b580      	push	{r7, lr}
     b6e:	b086      	sub	sp, #24
     b70:	af00      	add	r7, sp, #0
     b72:	60f8      	str	r0, [r7, #12]
     b74:	60b9      	str	r1, [r7, #8]
     b76:	1dfb      	adds	r3, r7, #7
     b78:	701a      	strb	r2, [r3, #0]

	enum status_code status = STATUS_OK;
     b7a:	2317      	movs	r3, #23
     b7c:	18fb      	adds	r3, r7, r3
     b7e:	2200      	movs	r2, #0
     b80:	701a      	strb	r2, [r3, #0]

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     b82:	1dfb      	adds	r3, r7, #7
     b84:	781b      	ldrb	r3, [r3, #0]
     b86:	2b02      	cmp	r3, #2
     b88:	d104      	bne.n	b94 <rtc_count_register_callback+0x28>
		status = STATUS_OK;
     b8a:	2317      	movs	r3, #23
     b8c:	18fb      	adds	r3, r7, r3
     b8e:	2200      	movs	r2, #0
     b90:	701a      	strb	r2, [r3, #0]
     b92:	e01f      	b.n	bd4 <rtc_count_register_callback+0x68>
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
     b94:	68fb      	ldr	r3, [r7, #12]
     b96:	791b      	ldrb	r3, [r3, #4]
     b98:	2b00      	cmp	r3, #0
     b9a:	d00a      	beq.n	bb2 <rtc_count_register_callback+0x46>
     b9c:	2b01      	cmp	r3, #1
     b9e:	d111      	bne.n	bc4 <rtc_count_register_callback+0x58>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP32) {
     ba0:	1dfb      	adds	r3, r7, #7
     ba2:	781b      	ldrb	r3, [r3, #0]
     ba4:	2b01      	cmp	r3, #1
     ba6:	d912      	bls.n	bce <rtc_count_register_callback+0x62>
				status = STATUS_ERR_INVALID_ARG;
     ba8:	2317      	movs	r3, #23
     baa:	18fb      	adds	r3, r7, r3
     bac:	2217      	movs	r2, #23
     bae:	701a      	strb	r2, [r3, #0]
			}

			break;
     bb0:	e00d      	b.n	bce <rtc_count_register_callback+0x62>
		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP16) {
     bb2:	1dfb      	adds	r3, r7, #7
     bb4:	781b      	ldrb	r3, [r3, #0]
     bb6:	2b02      	cmp	r3, #2
     bb8:	d90b      	bls.n	bd2 <rtc_count_register_callback+0x66>
				status = STATUS_ERR_INVALID_ARG;
     bba:	2317      	movs	r3, #23
     bbc:	18fb      	adds	r3, r7, r3
     bbe:	2217      	movs	r2, #23
     bc0:	701a      	strb	r2, [r3, #0]
			}
			break;
     bc2:	e006      	b.n	bd2 <rtc_count_register_callback+0x66>
		default:
			status = STATUS_ERR_INVALID_ARG;
     bc4:	2317      	movs	r3, #23
     bc6:	18fb      	adds	r3, r7, r3
     bc8:	2217      	movs	r2, #23
     bca:	701a      	strb	r2, [r3, #0]
     bcc:	e002      	b.n	bd4 <rtc_count_register_callback+0x68>
			break;
     bce:	46c0      	nop			; (mov r8, r8)
     bd0:	e000      	b.n	bd4 <rtc_count_register_callback+0x68>
			break;
     bd2:	46c0      	nop			; (mov r8, r8)
		}
	}

	if (status == STATUS_OK) {
     bd4:	2317      	movs	r3, #23
     bd6:	18fb      	adds	r3, r7, r3
     bd8:	781b      	ldrb	r3, [r3, #0]
     bda:	2b00      	cmp	r3, #0
     bdc:	d115      	bne.n	c0a <rtc_count_register_callback+0x9e>
		/* Register callback */
		module->callbacks[callback_type] = callback;
     bde:	1dfb      	adds	r3, r7, #7
     be0:	781a      	ldrb	r2, [r3, #0]
     be2:	68fb      	ldr	r3, [r7, #12]
     be4:	3202      	adds	r2, #2
     be6:	0092      	lsls	r2, r2, #2
     be8:	68b9      	ldr	r1, [r7, #8]
     bea:	50d1      	str	r1, [r2, r3]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     bec:	68fb      	ldr	r3, [r7, #12]
     bee:	8a9b      	ldrh	r3, [r3, #20]
     bf0:	b29b      	uxth	r3, r3
     bf2:	b21a      	sxth	r2, r3
     bf4:	1dfb      	adds	r3, r7, #7
     bf6:	781b      	ldrb	r3, [r3, #0]
     bf8:	2101      	movs	r1, #1
     bfa:	4099      	lsls	r1, r3
     bfc:	000b      	movs	r3, r1
     bfe:	b21b      	sxth	r3, r3
     c00:	4313      	orrs	r3, r2
     c02:	b21b      	sxth	r3, r3
     c04:	b29a      	uxth	r2, r3
     c06:	68fb      	ldr	r3, [r7, #12]
     c08:	829a      	strh	r2, [r3, #20]
	}

	return status;
     c0a:	2317      	movs	r3, #23
     c0c:	18fb      	adds	r3, r7, r3
     c0e:	781b      	ldrb	r3, [r3, #0]
}
     c10:	0018      	movs	r0, r3
     c12:	46bd      	mov	sp, r7
     c14:	b006      	add	sp, #24
     c16:	bd80      	pop	{r7, pc}

00000c18 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
     c18:	b580      	push	{r7, lr}
     c1a:	b084      	sub	sp, #16
     c1c:	af00      	add	r7, sp, #0
     c1e:	6078      	str	r0, [r7, #4]
     c20:	000a      	movs	r2, r1
     c22:	1cfb      	adds	r3, r7, #3
     c24:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     c26:	687b      	ldr	r3, [r7, #4]
     c28:	681b      	ldr	r3, [r3, #0]
     c2a:	60fb      	str	r3, [r7, #12]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     c2c:	1cfb      	adds	r3, r7, #3
     c2e:	781b      	ldrb	r3, [r3, #0]
     c30:	2b02      	cmp	r3, #2
     c32:	d103      	bne.n	c3c <rtc_count_enable_callback+0x24>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
     c34:	68fb      	ldr	r3, [r7, #12]
     c36:	2280      	movs	r2, #128	; 0x80
     c38:	71da      	strb	r2, [r3, #7]
     c3a:	e00a      	b.n	c52 <rtc_count_enable_callback+0x3a>
	} else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << callback_type);
     c3c:	1cfb      	adds	r3, r7, #3
     c3e:	781b      	ldrb	r3, [r3, #0]
     c40:	2201      	movs	r2, #1
     c42:	409a      	lsls	r2, r3
     c44:	0013      	movs	r3, r2
     c46:	b2db      	uxtb	r3, r3
     c48:	2203      	movs	r2, #3
     c4a:	4013      	ands	r3, r2
     c4c:	b2da      	uxtb	r2, r3
     c4e:	68fb      	ldr	r3, [r7, #12]
     c50:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     c52:	687b      	ldr	r3, [r7, #4]
     c54:	8adb      	ldrh	r3, [r3, #22]
     c56:	b29b      	uxth	r3, r3
     c58:	b21a      	sxth	r2, r3
     c5a:	1cfb      	adds	r3, r7, #3
     c5c:	781b      	ldrb	r3, [r3, #0]
     c5e:	2101      	movs	r1, #1
     c60:	4099      	lsls	r1, r3
     c62:	000b      	movs	r3, r1
     c64:	b21b      	sxth	r3, r3
     c66:	4313      	orrs	r3, r2
     c68:	b21b      	sxth	r3, r3
     c6a:	b29a      	uxth	r2, r3
     c6c:	687b      	ldr	r3, [r7, #4]
     c6e:	82da      	strh	r2, [r3, #22]
}
     c70:	46c0      	nop			; (mov r8, r8)
     c72:	46bd      	mov	sp, r7
     c74:	b004      	add	sp, #16
     c76:	bd80      	pop	{r7, pc}

00000c78 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
     c78:	b580      	push	{r7, lr}
     c7a:	b086      	sub	sp, #24
     c7c:	af00      	add	r7, sp, #0
     c7e:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
     c80:	4b31      	ldr	r3, [pc, #196]	; (d48 <_rtc_interrupt_handler+0xd0>)
     c82:	687a      	ldr	r2, [r7, #4]
     c84:	0092      	lsls	r2, r2, #2
     c86:	58d3      	ldr	r3, [r2, r3]
     c88:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
     c8a:	697b      	ldr	r3, [r7, #20]
     c8c:	681b      	ldr	r3, [r3, #0]
     c8e:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     c90:	230e      	movs	r3, #14
     c92:	18fb      	adds	r3, r7, r3
     c94:	697a      	ldr	r2, [r7, #20]
     c96:	8ad2      	ldrh	r2, [r2, #22]
     c98:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
     c9a:	697b      	ldr	r3, [r7, #20]
     c9c:	8a9b      	ldrh	r3, [r3, #20]
     c9e:	b29a      	uxth	r2, r3
     ca0:	230e      	movs	r3, #14
     ca2:	18fb      	adds	r3, r7, r3
     ca4:	210e      	movs	r1, #14
     ca6:	1879      	adds	r1, r7, r1
     ca8:	8809      	ldrh	r1, [r1, #0]
     caa:	400a      	ands	r2, r1
     cac:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     cae:	693b      	ldr	r3, [r7, #16]
     cb0:	7a1b      	ldrb	r3, [r3, #8]
     cb2:	b2da      	uxtb	r2, r3
     cb4:	230c      	movs	r3, #12
     cb6:	18fb      	adds	r3, r7, r3
     cb8:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     cba:	693b      	ldr	r3, [r7, #16]
     cbc:	79db      	ldrb	r3, [r3, #7]
     cbe:	b2db      	uxtb	r3, r3
     cc0:	b29a      	uxth	r2, r3
     cc2:	230c      	movs	r3, #12
     cc4:	18fb      	adds	r3, r7, r3
     cc6:	210c      	movs	r1, #12
     cc8:	1879      	adds	r1, r7, r1
     cca:	8809      	ldrh	r1, [r1, #0]
     ccc:	400a      	ands	r2, r1
     cce:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     cd0:	230c      	movs	r3, #12
     cd2:	18fb      	adds	r3, r7, r3
     cd4:	881b      	ldrh	r3, [r3, #0]
     cd6:	2280      	movs	r2, #128	; 0x80
     cd8:	4013      	ands	r3, r2
     cda:	d00c      	beq.n	cf6 <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     cdc:	230e      	movs	r3, #14
     cde:	18fb      	adds	r3, r7, r3
     ce0:	881b      	ldrh	r3, [r3, #0]
     ce2:	2204      	movs	r2, #4
     ce4:	4013      	ands	r3, r2
     ce6:	d002      	beq.n	cee <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     ce8:	697b      	ldr	r3, [r7, #20]
     cea:	691b      	ldr	r3, [r3, #16]
     cec:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     cee:	693b      	ldr	r3, [r7, #16]
     cf0:	2280      	movs	r2, #128	; 0x80
     cf2:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 5);
		#endif
	}
}
     cf4:	e024      	b.n	d40 <_rtc_interrupt_handler+0xc8>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     cf6:	230c      	movs	r3, #12
     cf8:	18fb      	adds	r3, r7, r3
     cfa:	881b      	ldrh	r3, [r3, #0]
     cfc:	2201      	movs	r2, #1
     cfe:	4013      	ands	r3, r2
     d00:	d00c      	beq.n	d1c <_rtc_interrupt_handler+0xa4>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     d02:	230e      	movs	r3, #14
     d04:	18fb      	adds	r3, r7, r3
     d06:	881b      	ldrh	r3, [r3, #0]
     d08:	2201      	movs	r2, #1
     d0a:	4013      	ands	r3, r2
     d0c:	d002      	beq.n	d14 <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     d0e:	697b      	ldr	r3, [r7, #20]
     d10:	689b      	ldr	r3, [r3, #8]
     d12:	4798      	blx	r3
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     d14:	693b      	ldr	r3, [r7, #16]
     d16:	2201      	movs	r2, #1
     d18:	721a      	strb	r2, [r3, #8]
}
     d1a:	e011      	b.n	d40 <_rtc_interrupt_handler+0xc8>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     d1c:	230c      	movs	r3, #12
     d1e:	18fb      	adds	r3, r7, r3
     d20:	881b      	ldrh	r3, [r3, #0]
     d22:	2202      	movs	r2, #2
     d24:	4013      	ands	r3, r2
     d26:	d00b      	beq.n	d40 <_rtc_interrupt_handler+0xc8>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     d28:	230e      	movs	r3, #14
     d2a:	18fb      	adds	r3, r7, r3
     d2c:	881b      	ldrh	r3, [r3, #0]
     d2e:	2202      	movs	r2, #2
     d30:	4013      	ands	r3, r2
     d32:	d002      	beq.n	d3a <_rtc_interrupt_handler+0xc2>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     d34:	697b      	ldr	r3, [r7, #20]
     d36:	68db      	ldr	r3, [r3, #12]
     d38:	4798      	blx	r3
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     d3a:	693b      	ldr	r3, [r7, #16]
     d3c:	2202      	movs	r2, #2
     d3e:	721a      	strb	r2, [r3, #8]
}
     d40:	46c0      	nop			; (mov r8, r8)
     d42:	46bd      	mov	sp, r7
     d44:	b006      	add	sp, #24
     d46:	bd80      	pop	{r7, pc}
     d48:	20000134 	.word	0x20000134

00000d4c <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     d4c:	b580      	push	{r7, lr}
     d4e:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
     d50:	2000      	movs	r0, #0
     d52:	4b02      	ldr	r3, [pc, #8]	; (d5c <RTC_Handler+0x10>)
     d54:	4798      	blx	r3
}
     d56:	46c0      	nop			; (mov r8, r8)
     d58:	46bd      	mov	sp, r7
     d5a:	bd80      	pop	{r7, pc}
     d5c:	00000c79 	.word	0x00000c79

00000d60 <system_gclk_chan_get_config_defaults>:
{
     d60:	b580      	push	{r7, lr}
     d62:	b082      	sub	sp, #8
     d64:	af00      	add	r7, sp, #0
     d66:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
     d68:	687b      	ldr	r3, [r7, #4]
     d6a:	2200      	movs	r2, #0
     d6c:	701a      	strb	r2, [r3, #0]
}
     d6e:	46c0      	nop			; (mov r8, r8)
     d70:	46bd      	mov	sp, r7
     d72:	b002      	add	sp, #8
     d74:	bd80      	pop	{r7, pc}

00000d76 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     d76:	b5f0      	push	{r4, r5, r6, r7, lr}
     d78:	b08d      	sub	sp, #52	; 0x34
     d7a:	af00      	add	r7, sp, #0
     d7c:	60b8      	str	r0, [r7, #8]
     d7e:	60f9      	str	r1, [r7, #12]
     d80:	603a      	str	r2, [r7, #0]
     d82:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     d84:	2300      	movs	r3, #0
     d86:	2400      	movs	r4, #0
     d88:	623b      	str	r3, [r7, #32]
     d8a:	627c      	str	r4, [r7, #36]	; 0x24
     d8c:	2300      	movs	r3, #0
     d8e:	2400      	movs	r4, #0
     d90:	61bb      	str	r3, [r7, #24]
     d92:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
     d94:	233f      	movs	r3, #63	; 0x3f
     d96:	62fb      	str	r3, [r7, #44]	; 0x2c
     d98:	e053      	b.n	e42 <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
     d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     d9c:	3b20      	subs	r3, #32
     d9e:	2b00      	cmp	r3, #0
     da0:	db04      	blt.n	dac <long_division+0x36>
     da2:	2201      	movs	r2, #1
     da4:	409a      	lsls	r2, r3
     da6:	0013      	movs	r3, r2
     da8:	617b      	str	r3, [r7, #20]
     daa:	e00b      	b.n	dc4 <long_division+0x4e>
     dac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     dae:	2220      	movs	r2, #32
     db0:	1ad3      	subs	r3, r2, r3
     db2:	2201      	movs	r2, #1
     db4:	40da      	lsrs	r2, r3
     db6:	0013      	movs	r3, r2
     db8:	2100      	movs	r1, #0
     dba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     dbc:	4091      	lsls	r1, r2
     dbe:	000a      	movs	r2, r1
     dc0:	4313      	orrs	r3, r2
     dc2:	617b      	str	r3, [r7, #20]
     dc4:	2201      	movs	r2, #1
     dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     dc8:	409a      	lsls	r2, r3
     dca:	0013      	movs	r3, r2
     dcc:	613b      	str	r3, [r7, #16]

		r = r << 1;
     dce:	69bb      	ldr	r3, [r7, #24]
     dd0:	69fc      	ldr	r4, [r7, #28]
     dd2:	18db      	adds	r3, r3, r3
     dd4:	4164      	adcs	r4, r4
     dd6:	61bb      	str	r3, [r7, #24]
     dd8:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
     dda:	68bb      	ldr	r3, [r7, #8]
     ddc:	693a      	ldr	r2, [r7, #16]
     dde:	401a      	ands	r2, r3
     de0:	0015      	movs	r5, r2
     de2:	68fb      	ldr	r3, [r7, #12]
     de4:	697a      	ldr	r2, [r7, #20]
     de6:	401a      	ands	r2, r3
     de8:	0016      	movs	r6, r2
     dea:	002b      	movs	r3, r5
     dec:	4333      	orrs	r3, r6
     dee:	d007      	beq.n	e00 <long_division+0x8a>
			r |= 0x01;
     df0:	69bb      	ldr	r3, [r7, #24]
     df2:	2201      	movs	r2, #1
     df4:	4313      	orrs	r3, r2
     df6:	61bb      	str	r3, [r7, #24]
     df8:	69fb      	ldr	r3, [r7, #28]
     dfa:	2200      	movs	r2, #0
     dfc:	4313      	orrs	r3, r2
     dfe:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
     e00:	687a      	ldr	r2, [r7, #4]
     e02:	69fb      	ldr	r3, [r7, #28]
     e04:	429a      	cmp	r2, r3
     e06:	d819      	bhi.n	e3c <long_division+0xc6>
     e08:	687a      	ldr	r2, [r7, #4]
     e0a:	69fb      	ldr	r3, [r7, #28]
     e0c:	429a      	cmp	r2, r3
     e0e:	d103      	bne.n	e18 <long_division+0xa2>
     e10:	683a      	ldr	r2, [r7, #0]
     e12:	69bb      	ldr	r3, [r7, #24]
     e14:	429a      	cmp	r2, r3
     e16:	d811      	bhi.n	e3c <long_division+0xc6>
			r = r - d;
     e18:	69b9      	ldr	r1, [r7, #24]
     e1a:	69fa      	ldr	r2, [r7, #28]
     e1c:	683b      	ldr	r3, [r7, #0]
     e1e:	687c      	ldr	r4, [r7, #4]
     e20:	1ac9      	subs	r1, r1, r3
     e22:	41a2      	sbcs	r2, r4
     e24:	000b      	movs	r3, r1
     e26:	0014      	movs	r4, r2
     e28:	61bb      	str	r3, [r7, #24]
     e2a:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
     e2c:	6a3a      	ldr	r2, [r7, #32]
     e2e:	693b      	ldr	r3, [r7, #16]
     e30:	4313      	orrs	r3, r2
     e32:	623b      	str	r3, [r7, #32]
     e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     e36:	697b      	ldr	r3, [r7, #20]
     e38:	4313      	orrs	r3, r2
     e3a:	627b      	str	r3, [r7, #36]	; 0x24
	for (i = 63; i >= 0; i--) {
     e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     e3e:	3b01      	subs	r3, #1
     e40:	62fb      	str	r3, [r7, #44]	; 0x2c
     e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     e44:	2b00      	cmp	r3, #0
     e46:	daa8      	bge.n	d9a <long_division+0x24>
		}
	}

	return q;
     e48:	6a3b      	ldr	r3, [r7, #32]
     e4a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
     e4c:	0018      	movs	r0, r3
     e4e:	0021      	movs	r1, r4
     e50:	46bd      	mov	sp, r7
     e52:	b00d      	add	sp, #52	; 0x34
     e54:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000e56 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     e56:	b580      	push	{r7, lr}
     e58:	b086      	sub	sp, #24
     e5a:	af00      	add	r7, sp, #0
     e5c:	60f8      	str	r0, [r7, #12]
     e5e:	60b9      	str	r1, [r7, #8]
     e60:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
     e62:	2316      	movs	r3, #22
     e64:	18fb      	adds	r3, r7, r3
     e66:	2200      	movs	r2, #0
     e68:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
     e6a:	68bb      	ldr	r3, [r7, #8]
     e6c:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     e6e:	68bb      	ldr	r3, [r7, #8]
     e70:	085a      	lsrs	r2, r3, #1
     e72:	68fb      	ldr	r3, [r7, #12]
     e74:	429a      	cmp	r2, r3
     e76:	d201      	bcs.n	e7c <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     e78:	2340      	movs	r3, #64	; 0x40
     e7a:	e026      	b.n	eca <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
     e7c:	68bb      	ldr	r3, [r7, #8]
     e7e:	085b      	lsrs	r3, r3, #1
     e80:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
     e82:	e00a      	b.n	e9a <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
     e84:	693a      	ldr	r2, [r7, #16]
     e86:	68fb      	ldr	r3, [r7, #12]
     e88:	1ad3      	subs	r3, r2, r3
     e8a:	613b      	str	r3, [r7, #16]
		baud_calculated++;
     e8c:	2316      	movs	r3, #22
     e8e:	18fb      	adds	r3, r7, r3
     e90:	881a      	ldrh	r2, [r3, #0]
     e92:	2316      	movs	r3, #22
     e94:	18fb      	adds	r3, r7, r3
     e96:	3201      	adds	r2, #1
     e98:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
     e9a:	693a      	ldr	r2, [r7, #16]
     e9c:	68fb      	ldr	r3, [r7, #12]
     e9e:	429a      	cmp	r2, r3
     ea0:	d2f0      	bcs.n	e84 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
     ea2:	2316      	movs	r3, #22
     ea4:	18fb      	adds	r3, r7, r3
     ea6:	2216      	movs	r2, #22
     ea8:	18ba      	adds	r2, r7, r2
     eaa:	8812      	ldrh	r2, [r2, #0]
     eac:	3a01      	subs	r2, #1
     eae:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     eb0:	2316      	movs	r3, #22
     eb2:	18fb      	adds	r3, r7, r3
     eb4:	881b      	ldrh	r3, [r3, #0]
     eb6:	2bff      	cmp	r3, #255	; 0xff
     eb8:	d901      	bls.n	ebe <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     eba:	2340      	movs	r3, #64	; 0x40
     ebc:	e005      	b.n	eca <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
     ebe:	687b      	ldr	r3, [r7, #4]
     ec0:	2216      	movs	r2, #22
     ec2:	18ba      	adds	r2, r7, r2
     ec4:	8812      	ldrh	r2, [r2, #0]
     ec6:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
     ec8:	2300      	movs	r3, #0
	}
}
     eca:	0018      	movs	r0, r3
     ecc:	46bd      	mov	sp, r7
     ece:	b006      	add	sp, #24
     ed0:	bd80      	pop	{r7, pc}
	...

00000ed4 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
     ed6:	b0a1      	sub	sp, #132	; 0x84
     ed8:	af00      	add	r7, sp, #0
     eda:	64f8      	str	r0, [r7, #76]	; 0x4c
     edc:	64b9      	str	r1, [r7, #72]	; 0x48
     ede:	647a      	str	r2, [r7, #68]	; 0x44
     ee0:	2243      	movs	r2, #67	; 0x43
     ee2:	18ba      	adds	r2, r7, r2
     ee4:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
     ee6:	2300      	movs	r3, #0
     ee8:	2400      	movs	r4, #0
     eea:	673b      	str	r3, [r7, #112]	; 0x70
     eec:	677c      	str	r4, [r7, #116]	; 0x74
	uint64_t scale = 0;
     eee:	2300      	movs	r3, #0
     ef0:	2400      	movs	r4, #0
     ef2:	66bb      	str	r3, [r7, #104]	; 0x68
     ef4:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint64_t baud_calculated = 0;
     ef6:	2300      	movs	r3, #0
     ef8:	2400      	movs	r4, #0
     efa:	67bb      	str	r3, [r7, #120]	; 0x78
     efc:	67fc      	str	r4, [r7, #124]	; 0x7c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
     efe:	2300      	movs	r3, #0
     f00:	667b      	str	r3, [r7, #100]	; 0x64
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     f02:	2358      	movs	r3, #88	; 0x58
     f04:	2240      	movs	r2, #64	; 0x40
     f06:	4694      	mov	ip, r2
     f08:	44bc      	add	ip, r7
     f0a:	4463      	add	r3, ip
     f0c:	781a      	ldrb	r2, [r3, #0]
     f0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     f10:	435a      	muls	r2, r3
     f12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     f14:	429a      	cmp	r2, r3
     f16:	d901      	bls.n	f1c <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f18:	2340      	movs	r3, #64	; 0x40
     f1a:	e0b3      	b.n	1084 <_sercom_get_async_baud_val+0x1b0>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     f1c:	2343      	movs	r3, #67	; 0x43
     f1e:	18fb      	adds	r3, r7, r3
     f20:	781b      	ldrb	r3, [r3, #0]
     f22:	2b00      	cmp	r3, #0
     f24:	d13d      	bne.n	fa2 <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     f26:	2358      	movs	r3, #88	; 0x58
     f28:	2240      	movs	r2, #64	; 0x40
     f2a:	4694      	mov	ip, r2
     f2c:	44bc      	add	ip, r7
     f2e:	4463      	add	r3, ip
     f30:	781b      	ldrb	r3, [r3, #0]
     f32:	b2db      	uxtb	r3, r3
     f34:	613b      	str	r3, [r7, #16]
     f36:	2300      	movs	r3, #0
     f38:	617b      	str	r3, [r7, #20]
     f3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     f3c:	60bb      	str	r3, [r7, #8]
     f3e:	2300      	movs	r3, #0
     f40:	60fb      	str	r3, [r7, #12]
     f42:	4c52      	ldr	r4, [pc, #328]	; (108c <_sercom_get_async_baud_val+0x1b8>)
     f44:	68ba      	ldr	r2, [r7, #8]
     f46:	68fb      	ldr	r3, [r7, #12]
     f48:	6938      	ldr	r0, [r7, #16]
     f4a:	6979      	ldr	r1, [r7, #20]
     f4c:	47a0      	blx	r4
     f4e:	0003      	movs	r3, r0
     f50:	000c      	movs	r4, r1
     f52:	001b      	movs	r3, r3
     f54:	65fb      	str	r3, [r7, #92]	; 0x5c
     f56:	2300      	movs	r3, #0
     f58:	65bb      	str	r3, [r7, #88]	; 0x58
		ratio = long_division(temp1, peripheral_clock);
     f5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     f5c:	603b      	str	r3, [r7, #0]
     f5e:	2300      	movs	r3, #0
     f60:	607b      	str	r3, [r7, #4]
     f62:	6db8      	ldr	r0, [r7, #88]	; 0x58
     f64:	6df9      	ldr	r1, [r7, #92]	; 0x5c
     f66:	683a      	ldr	r2, [r7, #0]
     f68:	687b      	ldr	r3, [r7, #4]
     f6a:	4c49      	ldr	r4, [pc, #292]	; (1090 <_sercom_get_async_baud_val+0x1bc>)
     f6c:	47a0      	blx	r4
     f6e:	0003      	movs	r3, r0
     f70:	000c      	movs	r4, r1
     f72:	673b      	str	r3, [r7, #112]	; 0x70
     f74:	677c      	str	r4, [r7, #116]	; 0x74
		scale = ((uint64_t)1 << SHIFT) - ratio;
     f76:	2100      	movs	r1, #0
     f78:	2201      	movs	r2, #1
     f7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
     f7c:	6f7c      	ldr	r4, [r7, #116]	; 0x74
     f7e:	1ac9      	subs	r1, r1, r3
     f80:	41a2      	sbcs	r2, r4
     f82:	000b      	movs	r3, r1
     f84:	0014      	movs	r4, r2
     f86:	66bb      	str	r3, [r7, #104]	; 0x68
     f88:	66fc      	str	r4, [r7, #108]	; 0x6c
		baud_calculated = (65536 * scale) >> SHIFT;
     f8a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
     f8c:	0c1b      	lsrs	r3, r3, #16
     f8e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
     f90:	0416      	lsls	r6, r2, #16
     f92:	431e      	orrs	r6, r3
     f94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
     f96:	041d      	lsls	r5, r3, #16
     f98:	0033      	movs	r3, r6
     f9a:	67bb      	str	r3, [r7, #120]	; 0x78
     f9c:	2300      	movs	r3, #0
     f9e:	67fb      	str	r3, [r7, #124]	; 0x7c
     fa0:	e06a      	b.n	1078 <_sercom_get_async_baud_val+0x1a4>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     fa2:	2343      	movs	r3, #67	; 0x43
     fa4:	18fb      	adds	r3, r7, r3
     fa6:	781b      	ldrb	r3, [r3, #0]
     fa8:	2b01      	cmp	r3, #1
     faa:	d165      	bne.n	1078 <_sercom_get_async_baud_val+0x1a4>
		temp1 = ((uint64_t)baudrate * sample_num);
     fac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     fae:	633b      	str	r3, [r7, #48]	; 0x30
     fb0:	2300      	movs	r3, #0
     fb2:	637b      	str	r3, [r7, #52]	; 0x34
     fb4:	2358      	movs	r3, #88	; 0x58
     fb6:	2240      	movs	r2, #64	; 0x40
     fb8:	4694      	mov	ip, r2
     fba:	44bc      	add	ip, r7
     fbc:	4463      	add	r3, ip
     fbe:	781b      	ldrb	r3, [r3, #0]
     fc0:	b2db      	uxtb	r3, r3
     fc2:	62bb      	str	r3, [r7, #40]	; 0x28
     fc4:	2300      	movs	r3, #0
     fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
     fc8:	4c30      	ldr	r4, [pc, #192]	; (108c <_sercom_get_async_baud_val+0x1b8>)
     fca:	6aba      	ldr	r2, [r7, #40]	; 0x28
     fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     fce:	6b38      	ldr	r0, [r7, #48]	; 0x30
     fd0:	6b79      	ldr	r1, [r7, #52]	; 0x34
     fd2:	47a0      	blx	r4
     fd4:	0003      	movs	r3, r0
     fd6:	000c      	movs	r4, r1
     fd8:	65bb      	str	r3, [r7, #88]	; 0x58
     fda:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_int = long_division( peripheral_clock, temp1);
     fdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
     fde:	623b      	str	r3, [r7, #32]
     fe0:	2300      	movs	r3, #0
     fe2:	627b      	str	r3, [r7, #36]	; 0x24
     fe4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
     fe6:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
     fe8:	001a      	movs	r2, r3
     fea:	0023      	movs	r3, r4
     fec:	6a38      	ldr	r0, [r7, #32]
     fee:	6a79      	ldr	r1, [r7, #36]	; 0x24
     ff0:	4c27      	ldr	r4, [pc, #156]	; (1090 <_sercom_get_async_baud_val+0x1bc>)
     ff2:	47a0      	blx	r4
     ff4:	0003      	movs	r3, r0
     ff6:	000c      	movs	r4, r1
     ff8:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud_int > BAUD_INT_MAX) {
     ffa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
     ffc:	2380      	movs	r3, #128	; 0x80
     ffe:	019b      	lsls	r3, r3, #6
    1000:	429a      	cmp	r2, r3
    1002:	d901      	bls.n	1008 <_sercom_get_async_baud_val+0x134>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1004:	2340      	movs	r3, #64	; 0x40
    1006:	e03d      	b.n	1084 <_sercom_get_async_baud_val+0x1b0>
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1008:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    100a:	61bb      	str	r3, [r7, #24]
    100c:	2300      	movs	r3, #0
    100e:	61fb      	str	r3, [r7, #28]
    1010:	69b9      	ldr	r1, [r7, #24]
    1012:	69fa      	ldr	r2, [r7, #28]
    1014:	000b      	movs	r3, r1
    1016:	0f5b      	lsrs	r3, r3, #29
    1018:	0010      	movs	r0, r2
    101a:	00c0      	lsls	r0, r0, #3
    101c:	63f8      	str	r0, [r7, #60]	; 0x3c
    101e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    1020:	4318      	orrs	r0, r3
    1022:	63f8      	str	r0, [r7, #60]	; 0x3c
    1024:	000b      	movs	r3, r1
    1026:	00db      	lsls	r3, r3, #3
    1028:	63bb      	str	r3, [r7, #56]	; 0x38
    102a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    102c:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    102e:	001a      	movs	r2, r3
    1030:	0023      	movs	r3, r4
    1032:	6bb8      	ldr	r0, [r7, #56]	; 0x38
    1034:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    1036:	4c16      	ldr	r4, [pc, #88]	; (1090 <_sercom_get_async_baud_val+0x1bc>)
    1038:	47a0      	blx	r4
    103a:	0003      	movs	r3, r0
    103c:	000c      	movs	r4, r1
    103e:	65bb      	str	r3, [r7, #88]	; 0x58
    1040:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_fp = temp1 - 8 * baud_int;
    1042:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    1044:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    1046:	b2d9      	uxtb	r1, r3
    1048:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    104a:	b2db      	uxtb	r3, r3
    104c:	00db      	lsls	r3, r3, #3
    104e:	b2da      	uxtb	r2, r3
    1050:	2317      	movs	r3, #23
    1052:	2040      	movs	r0, #64	; 0x40
    1054:	4684      	mov	ip, r0
    1056:	44bc      	add	ip, r7
    1058:	4463      	add	r3, ip
    105a:	1a8a      	subs	r2, r1, r2
    105c:	701a      	strb	r2, [r3, #0]
		baud_calculated = baud_int | (baud_fp << 13);
    105e:	2317      	movs	r3, #23
    1060:	2240      	movs	r2, #64	; 0x40
    1062:	4694      	mov	ip, r2
    1064:	44bc      	add	ip, r7
    1066:	4463      	add	r3, ip
    1068:	781b      	ldrb	r3, [r3, #0]
    106a:	035b      	lsls	r3, r3, #13
    106c:	001a      	movs	r2, r3
    106e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    1070:	4313      	orrs	r3, r2
    1072:	67bb      	str	r3, [r7, #120]	; 0x78
    1074:	2300      	movs	r3, #0
    1076:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	*baudval = baud_calculated;
    1078:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    107a:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
    107c:	b29a      	uxth	r2, r3
    107e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1080:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    1082:	2300      	movs	r3, #0
}
    1084:	0018      	movs	r0, r3
    1086:	46bd      	mov	sp, r7
    1088:	b021      	add	sp, #132	; 0x84
    108a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    108c:	00003635 	.word	0x00003635
    1090:	00000d77 	.word	0x00000d77

00001094 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1094:	b580      	push	{r7, lr}
    1096:	b084      	sub	sp, #16
    1098:	af00      	add	r7, sp, #0
    109a:	0002      	movs	r2, r0
    109c:	1dfb      	adds	r3, r7, #7
    109e:	701a      	strb	r2, [r3, #0]
    10a0:	1dbb      	adds	r3, r7, #6
    10a2:	1c0a      	adds	r2, r1, #0
    10a4:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    10a6:	4b1a      	ldr	r3, [pc, #104]	; (1110 <sercom_set_gclk_generator+0x7c>)
    10a8:	781b      	ldrb	r3, [r3, #0]
    10aa:	2201      	movs	r2, #1
    10ac:	4053      	eors	r3, r2
    10ae:	b2db      	uxtb	r3, r3
    10b0:	2b00      	cmp	r3, #0
    10b2:	d103      	bne.n	10bc <sercom_set_gclk_generator+0x28>
    10b4:	1dbb      	adds	r3, r7, #6
    10b6:	781b      	ldrb	r3, [r3, #0]
    10b8:	2b00      	cmp	r3, #0
    10ba:	d01b      	beq.n	10f4 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    10bc:	230c      	movs	r3, #12
    10be:	18fb      	adds	r3, r7, r3
    10c0:	0018      	movs	r0, r3
    10c2:	4b14      	ldr	r3, [pc, #80]	; (1114 <sercom_set_gclk_generator+0x80>)
    10c4:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    10c6:	230c      	movs	r3, #12
    10c8:	18fb      	adds	r3, r7, r3
    10ca:	1dfa      	adds	r2, r7, #7
    10cc:	7812      	ldrb	r2, [r2, #0]
    10ce:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    10d0:	230c      	movs	r3, #12
    10d2:	18fb      	adds	r3, r7, r3
    10d4:	0019      	movs	r1, r3
    10d6:	2013      	movs	r0, #19
    10d8:	4b0f      	ldr	r3, [pc, #60]	; (1118 <sercom_set_gclk_generator+0x84>)
    10da:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    10dc:	2013      	movs	r0, #19
    10de:	4b0f      	ldr	r3, [pc, #60]	; (111c <sercom_set_gclk_generator+0x88>)
    10e0:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    10e2:	4b0b      	ldr	r3, [pc, #44]	; (1110 <sercom_set_gclk_generator+0x7c>)
    10e4:	1dfa      	adds	r2, r7, #7
    10e6:	7812      	ldrb	r2, [r2, #0]
    10e8:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    10ea:	4b09      	ldr	r3, [pc, #36]	; (1110 <sercom_set_gclk_generator+0x7c>)
    10ec:	2201      	movs	r2, #1
    10ee:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    10f0:	2300      	movs	r3, #0
    10f2:	e008      	b.n	1106 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    10f4:	4b06      	ldr	r3, [pc, #24]	; (1110 <sercom_set_gclk_generator+0x7c>)
    10f6:	785b      	ldrb	r3, [r3, #1]
    10f8:	1dfa      	adds	r2, r7, #7
    10fa:	7812      	ldrb	r2, [r2, #0]
    10fc:	429a      	cmp	r2, r3
    10fe:	d101      	bne.n	1104 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    1100:	2300      	movs	r3, #0
    1102:	e000      	b.n	1106 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1104:	231d      	movs	r3, #29
}
    1106:	0018      	movs	r0, r3
    1108:	46bd      	mov	sp, r7
    110a:	b004      	add	sp, #16
    110c:	bd80      	pop	{r7, pc}
    110e:	46c0      	nop			; (mov r8, r8)
    1110:	2000009c 	.word	0x2000009c
    1114:	00000d61 	.word	0x00000d61
    1118:	000029c9 	.word	0x000029c9
    111c:	00002a0d 	.word	0x00002a0d

00001120 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    1120:	b580      	push	{r7, lr}
    1122:	b082      	sub	sp, #8
    1124:	af00      	add	r7, sp, #0
    1126:	6078      	str	r0, [r7, #4]
    1128:	000a      	movs	r2, r1
    112a:	1cfb      	adds	r3, r7, #3
    112c:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    112e:	687b      	ldr	r3, [r7, #4]
    1130:	4a4d      	ldr	r2, [pc, #308]	; (1268 <_sercom_get_default_pad+0x148>)
    1132:	4293      	cmp	r3, r2
    1134:	d03f      	beq.n	11b6 <_sercom_get_default_pad+0x96>
    1136:	4a4c      	ldr	r2, [pc, #304]	; (1268 <_sercom_get_default_pad+0x148>)
    1138:	4293      	cmp	r3, r2
    113a:	d806      	bhi.n	114a <_sercom_get_default_pad+0x2a>
    113c:	4a4b      	ldr	r2, [pc, #300]	; (126c <_sercom_get_default_pad+0x14c>)
    113e:	4293      	cmp	r3, r2
    1140:	d00f      	beq.n	1162 <_sercom_get_default_pad+0x42>
    1142:	4a4b      	ldr	r2, [pc, #300]	; (1270 <_sercom_get_default_pad+0x150>)
    1144:	4293      	cmp	r3, r2
    1146:	d021      	beq.n	118c <_sercom_get_default_pad+0x6c>
    1148:	e089      	b.n	125e <_sercom_get_default_pad+0x13e>
    114a:	4a4a      	ldr	r2, [pc, #296]	; (1274 <_sercom_get_default_pad+0x154>)
    114c:	4293      	cmp	r3, r2
    114e:	d100      	bne.n	1152 <_sercom_get_default_pad+0x32>
    1150:	e05b      	b.n	120a <_sercom_get_default_pad+0xea>
    1152:	4a49      	ldr	r2, [pc, #292]	; (1278 <_sercom_get_default_pad+0x158>)
    1154:	4293      	cmp	r3, r2
    1156:	d100      	bne.n	115a <_sercom_get_default_pad+0x3a>
    1158:	e06c      	b.n	1234 <_sercom_get_default_pad+0x114>
    115a:	4a48      	ldr	r2, [pc, #288]	; (127c <_sercom_get_default_pad+0x15c>)
    115c:	4293      	cmp	r3, r2
    115e:	d03f      	beq.n	11e0 <_sercom_get_default_pad+0xc0>
    1160:	e07d      	b.n	125e <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1162:	1cfb      	adds	r3, r7, #3
    1164:	781b      	ldrb	r3, [r3, #0]
    1166:	2b01      	cmp	r3, #1
    1168:	d00a      	beq.n	1180 <_sercom_get_default_pad+0x60>
    116a:	dc02      	bgt.n	1172 <_sercom_get_default_pad+0x52>
    116c:	2b00      	cmp	r3, #0
    116e:	d005      	beq.n	117c <_sercom_get_default_pad+0x5c>
    1170:	e075      	b.n	125e <_sercom_get_default_pad+0x13e>
    1172:	2b02      	cmp	r3, #2
    1174:	d006      	beq.n	1184 <_sercom_get_default_pad+0x64>
    1176:	2b03      	cmp	r3, #3
    1178:	d006      	beq.n	1188 <_sercom_get_default_pad+0x68>
    117a:	e070      	b.n	125e <_sercom_get_default_pad+0x13e>
    117c:	4b40      	ldr	r3, [pc, #256]	; (1280 <_sercom_get_default_pad+0x160>)
    117e:	e06f      	b.n	1260 <_sercom_get_default_pad+0x140>
    1180:	4b40      	ldr	r3, [pc, #256]	; (1284 <_sercom_get_default_pad+0x164>)
    1182:	e06d      	b.n	1260 <_sercom_get_default_pad+0x140>
    1184:	4b40      	ldr	r3, [pc, #256]	; (1288 <_sercom_get_default_pad+0x168>)
    1186:	e06b      	b.n	1260 <_sercom_get_default_pad+0x140>
    1188:	4b40      	ldr	r3, [pc, #256]	; (128c <_sercom_get_default_pad+0x16c>)
    118a:	e069      	b.n	1260 <_sercom_get_default_pad+0x140>
    118c:	1cfb      	adds	r3, r7, #3
    118e:	781b      	ldrb	r3, [r3, #0]
    1190:	2b01      	cmp	r3, #1
    1192:	d00a      	beq.n	11aa <_sercom_get_default_pad+0x8a>
    1194:	dc02      	bgt.n	119c <_sercom_get_default_pad+0x7c>
    1196:	2b00      	cmp	r3, #0
    1198:	d005      	beq.n	11a6 <_sercom_get_default_pad+0x86>
    119a:	e060      	b.n	125e <_sercom_get_default_pad+0x13e>
    119c:	2b02      	cmp	r3, #2
    119e:	d006      	beq.n	11ae <_sercom_get_default_pad+0x8e>
    11a0:	2b03      	cmp	r3, #3
    11a2:	d006      	beq.n	11b2 <_sercom_get_default_pad+0x92>
    11a4:	e05b      	b.n	125e <_sercom_get_default_pad+0x13e>
    11a6:	2303      	movs	r3, #3
    11a8:	e05a      	b.n	1260 <_sercom_get_default_pad+0x140>
    11aa:	4b39      	ldr	r3, [pc, #228]	; (1290 <_sercom_get_default_pad+0x170>)
    11ac:	e058      	b.n	1260 <_sercom_get_default_pad+0x140>
    11ae:	4b39      	ldr	r3, [pc, #228]	; (1294 <_sercom_get_default_pad+0x174>)
    11b0:	e056      	b.n	1260 <_sercom_get_default_pad+0x140>
    11b2:	4b39      	ldr	r3, [pc, #228]	; (1298 <_sercom_get_default_pad+0x178>)
    11b4:	e054      	b.n	1260 <_sercom_get_default_pad+0x140>
    11b6:	1cfb      	adds	r3, r7, #3
    11b8:	781b      	ldrb	r3, [r3, #0]
    11ba:	2b01      	cmp	r3, #1
    11bc:	d00a      	beq.n	11d4 <_sercom_get_default_pad+0xb4>
    11be:	dc02      	bgt.n	11c6 <_sercom_get_default_pad+0xa6>
    11c0:	2b00      	cmp	r3, #0
    11c2:	d005      	beq.n	11d0 <_sercom_get_default_pad+0xb0>
    11c4:	e04b      	b.n	125e <_sercom_get_default_pad+0x13e>
    11c6:	2b02      	cmp	r3, #2
    11c8:	d006      	beq.n	11d8 <_sercom_get_default_pad+0xb8>
    11ca:	2b03      	cmp	r3, #3
    11cc:	d006      	beq.n	11dc <_sercom_get_default_pad+0xbc>
    11ce:	e046      	b.n	125e <_sercom_get_default_pad+0x13e>
    11d0:	4b32      	ldr	r3, [pc, #200]	; (129c <_sercom_get_default_pad+0x17c>)
    11d2:	e045      	b.n	1260 <_sercom_get_default_pad+0x140>
    11d4:	4b32      	ldr	r3, [pc, #200]	; (12a0 <_sercom_get_default_pad+0x180>)
    11d6:	e043      	b.n	1260 <_sercom_get_default_pad+0x140>
    11d8:	4b32      	ldr	r3, [pc, #200]	; (12a4 <_sercom_get_default_pad+0x184>)
    11da:	e041      	b.n	1260 <_sercom_get_default_pad+0x140>
    11dc:	4b32      	ldr	r3, [pc, #200]	; (12a8 <_sercom_get_default_pad+0x188>)
    11de:	e03f      	b.n	1260 <_sercom_get_default_pad+0x140>
    11e0:	1cfb      	adds	r3, r7, #3
    11e2:	781b      	ldrb	r3, [r3, #0]
    11e4:	2b01      	cmp	r3, #1
    11e6:	d00a      	beq.n	11fe <_sercom_get_default_pad+0xde>
    11e8:	dc02      	bgt.n	11f0 <_sercom_get_default_pad+0xd0>
    11ea:	2b00      	cmp	r3, #0
    11ec:	d005      	beq.n	11fa <_sercom_get_default_pad+0xda>
    11ee:	e036      	b.n	125e <_sercom_get_default_pad+0x13e>
    11f0:	2b02      	cmp	r3, #2
    11f2:	d006      	beq.n	1202 <_sercom_get_default_pad+0xe2>
    11f4:	2b03      	cmp	r3, #3
    11f6:	d006      	beq.n	1206 <_sercom_get_default_pad+0xe6>
    11f8:	e031      	b.n	125e <_sercom_get_default_pad+0x13e>
    11fa:	4b2c      	ldr	r3, [pc, #176]	; (12ac <_sercom_get_default_pad+0x18c>)
    11fc:	e030      	b.n	1260 <_sercom_get_default_pad+0x140>
    11fe:	4b2c      	ldr	r3, [pc, #176]	; (12b0 <_sercom_get_default_pad+0x190>)
    1200:	e02e      	b.n	1260 <_sercom_get_default_pad+0x140>
    1202:	4b2c      	ldr	r3, [pc, #176]	; (12b4 <_sercom_get_default_pad+0x194>)
    1204:	e02c      	b.n	1260 <_sercom_get_default_pad+0x140>
    1206:	4b2c      	ldr	r3, [pc, #176]	; (12b8 <_sercom_get_default_pad+0x198>)
    1208:	e02a      	b.n	1260 <_sercom_get_default_pad+0x140>
    120a:	1cfb      	adds	r3, r7, #3
    120c:	781b      	ldrb	r3, [r3, #0]
    120e:	2b01      	cmp	r3, #1
    1210:	d00a      	beq.n	1228 <_sercom_get_default_pad+0x108>
    1212:	dc02      	bgt.n	121a <_sercom_get_default_pad+0xfa>
    1214:	2b00      	cmp	r3, #0
    1216:	d005      	beq.n	1224 <_sercom_get_default_pad+0x104>
    1218:	e021      	b.n	125e <_sercom_get_default_pad+0x13e>
    121a:	2b02      	cmp	r3, #2
    121c:	d006      	beq.n	122c <_sercom_get_default_pad+0x10c>
    121e:	2b03      	cmp	r3, #3
    1220:	d006      	beq.n	1230 <_sercom_get_default_pad+0x110>
    1222:	e01c      	b.n	125e <_sercom_get_default_pad+0x13e>
    1224:	4b25      	ldr	r3, [pc, #148]	; (12bc <_sercom_get_default_pad+0x19c>)
    1226:	e01b      	b.n	1260 <_sercom_get_default_pad+0x140>
    1228:	4b25      	ldr	r3, [pc, #148]	; (12c0 <_sercom_get_default_pad+0x1a0>)
    122a:	e019      	b.n	1260 <_sercom_get_default_pad+0x140>
    122c:	4b25      	ldr	r3, [pc, #148]	; (12c4 <_sercom_get_default_pad+0x1a4>)
    122e:	e017      	b.n	1260 <_sercom_get_default_pad+0x140>
    1230:	4b25      	ldr	r3, [pc, #148]	; (12c8 <_sercom_get_default_pad+0x1a8>)
    1232:	e015      	b.n	1260 <_sercom_get_default_pad+0x140>
    1234:	1cfb      	adds	r3, r7, #3
    1236:	781b      	ldrb	r3, [r3, #0]
    1238:	2b01      	cmp	r3, #1
    123a:	d00a      	beq.n	1252 <_sercom_get_default_pad+0x132>
    123c:	dc02      	bgt.n	1244 <_sercom_get_default_pad+0x124>
    123e:	2b00      	cmp	r3, #0
    1240:	d005      	beq.n	124e <_sercom_get_default_pad+0x12e>
    1242:	e00c      	b.n	125e <_sercom_get_default_pad+0x13e>
    1244:	2b02      	cmp	r3, #2
    1246:	d006      	beq.n	1256 <_sercom_get_default_pad+0x136>
    1248:	2b03      	cmp	r3, #3
    124a:	d006      	beq.n	125a <_sercom_get_default_pad+0x13a>
    124c:	e007      	b.n	125e <_sercom_get_default_pad+0x13e>
    124e:	4b1f      	ldr	r3, [pc, #124]	; (12cc <_sercom_get_default_pad+0x1ac>)
    1250:	e006      	b.n	1260 <_sercom_get_default_pad+0x140>
    1252:	4b1f      	ldr	r3, [pc, #124]	; (12d0 <_sercom_get_default_pad+0x1b0>)
    1254:	e004      	b.n	1260 <_sercom_get_default_pad+0x140>
    1256:	4b1f      	ldr	r3, [pc, #124]	; (12d4 <_sercom_get_default_pad+0x1b4>)
    1258:	e002      	b.n	1260 <_sercom_get_default_pad+0x140>
    125a:	4b1f      	ldr	r3, [pc, #124]	; (12d8 <_sercom_get_default_pad+0x1b8>)
    125c:	e000      	b.n	1260 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    125e:	2300      	movs	r3, #0
}
    1260:	0018      	movs	r0, r3
    1262:	46bd      	mov	sp, r7
    1264:	b002      	add	sp, #8
    1266:	bd80      	pop	{r7, pc}
    1268:	42001000 	.word	0x42001000
    126c:	42000800 	.word	0x42000800
    1270:	42000c00 	.word	0x42000c00
    1274:	42001800 	.word	0x42001800
    1278:	42001c00 	.word	0x42001c00
    127c:	42001400 	.word	0x42001400
    1280:	00040003 	.word	0x00040003
    1284:	00050003 	.word	0x00050003
    1288:	00060003 	.word	0x00060003
    128c:	00070003 	.word	0x00070003
    1290:	00010003 	.word	0x00010003
    1294:	001e0003 	.word	0x001e0003
    1298:	001f0003 	.word	0x001f0003
    129c:	00080003 	.word	0x00080003
    12a0:	00090003 	.word	0x00090003
    12a4:	000a0003 	.word	0x000a0003
    12a8:	000b0003 	.word	0x000b0003
    12ac:	00100003 	.word	0x00100003
    12b0:	00110003 	.word	0x00110003
    12b4:	00120003 	.word	0x00120003
    12b8:	00130003 	.word	0x00130003
    12bc:	000c0003 	.word	0x000c0003
    12c0:	000d0003 	.word	0x000d0003
    12c4:	000e0003 	.word	0x000e0003
    12c8:	000f0003 	.word	0x000f0003
    12cc:	00160003 	.word	0x00160003
    12d0:	00170003 	.word	0x00170003
    12d4:	00180003 	.word	0x00180003
    12d8:	00190003 	.word	0x00190003

000012dc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    12dc:	b590      	push	{r4, r7, lr}
    12de:	b08b      	sub	sp, #44	; 0x2c
    12e0:	af00      	add	r7, sp, #0
    12e2:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    12e4:	230c      	movs	r3, #12
    12e6:	18fb      	adds	r3, r7, r3
    12e8:	4a0f      	ldr	r2, [pc, #60]	; (1328 <_sercom_get_sercom_inst_index+0x4c>)
    12ea:	ca13      	ldmia	r2!, {r0, r1, r4}
    12ec:	c313      	stmia	r3!, {r0, r1, r4}
    12ee:	ca13      	ldmia	r2!, {r0, r1, r4}
    12f0:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    12f2:	2300      	movs	r3, #0
    12f4:	627b      	str	r3, [r7, #36]	; 0x24
    12f6:	e00e      	b.n	1316 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    12f8:	230c      	movs	r3, #12
    12fa:	18fb      	adds	r3, r7, r3
    12fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    12fe:	0092      	lsls	r2, r2, #2
    1300:	58d3      	ldr	r3, [r2, r3]
    1302:	001a      	movs	r2, r3
    1304:	687b      	ldr	r3, [r7, #4]
    1306:	429a      	cmp	r2, r3
    1308:	d102      	bne.n	1310 <_sercom_get_sercom_inst_index+0x34>
			return i;
    130a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    130c:	b2db      	uxtb	r3, r3
    130e:	e006      	b.n	131e <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1312:	3301      	adds	r3, #1
    1314:	627b      	str	r3, [r7, #36]	; 0x24
    1316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1318:	2b05      	cmp	r3, #5
    131a:	d9ed      	bls.n	12f8 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    131c:	2300      	movs	r3, #0
}
    131e:	0018      	movs	r0, r3
    1320:	46bd      	mov	sp, r7
    1322:	b00b      	add	sp, #44	; 0x2c
    1324:	bd90      	pop	{r4, r7, pc}
    1326:	46c0      	nop			; (mov r8, r8)
    1328:	000036d0 	.word	0x000036d0

0000132c <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    132c:	b580      	push	{r7, lr}
    132e:	b082      	sub	sp, #8
    1330:	af00      	add	r7, sp, #0
    1332:	0002      	movs	r2, r0
    1334:	1dfb      	adds	r3, r7, #7
    1336:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    1338:	46c0      	nop			; (mov r8, r8)
    133a:	46bd      	mov	sp, r7
    133c:	b002      	add	sp, #8
    133e:	bd80      	pop	{r7, pc}

00001340 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1340:	b580      	push	{r7, lr}
    1342:	b084      	sub	sp, #16
    1344:	af00      	add	r7, sp, #0
    1346:	0002      	movs	r2, r0
    1348:	6039      	str	r1, [r7, #0]
    134a:	1dfb      	adds	r3, r7, #7
    134c:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    134e:	4b13      	ldr	r3, [pc, #76]	; (139c <_sercom_set_handler+0x5c>)
    1350:	781b      	ldrb	r3, [r3, #0]
    1352:	2201      	movs	r2, #1
    1354:	4053      	eors	r3, r2
    1356:	b2db      	uxtb	r3, r3
    1358:	2b00      	cmp	r3, #0
    135a:	d015      	beq.n	1388 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    135c:	2300      	movs	r3, #0
    135e:	60fb      	str	r3, [r7, #12]
    1360:	e00c      	b.n	137c <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1362:	4b0f      	ldr	r3, [pc, #60]	; (13a0 <_sercom_set_handler+0x60>)
    1364:	68fa      	ldr	r2, [r7, #12]
    1366:	0092      	lsls	r2, r2, #2
    1368:	490e      	ldr	r1, [pc, #56]	; (13a4 <_sercom_set_handler+0x64>)
    136a:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    136c:	4b0e      	ldr	r3, [pc, #56]	; (13a8 <_sercom_set_handler+0x68>)
    136e:	68fa      	ldr	r2, [r7, #12]
    1370:	0092      	lsls	r2, r2, #2
    1372:	2100      	movs	r1, #0
    1374:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1376:	68fb      	ldr	r3, [r7, #12]
    1378:	3301      	adds	r3, #1
    137a:	60fb      	str	r3, [r7, #12]
    137c:	68fb      	ldr	r3, [r7, #12]
    137e:	2b05      	cmp	r3, #5
    1380:	d9ef      	bls.n	1362 <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    1382:	4b06      	ldr	r3, [pc, #24]	; (139c <_sercom_set_handler+0x5c>)
    1384:	2201      	movs	r2, #1
    1386:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1388:	1dfb      	adds	r3, r7, #7
    138a:	781a      	ldrb	r2, [r3, #0]
    138c:	4b04      	ldr	r3, [pc, #16]	; (13a0 <_sercom_set_handler+0x60>)
    138e:	0092      	lsls	r2, r2, #2
    1390:	6839      	ldr	r1, [r7, #0]
    1392:	50d1      	str	r1, [r2, r3]
}
    1394:	46c0      	nop			; (mov r8, r8)
    1396:	46bd      	mov	sp, r7
    1398:	b004      	add	sp, #16
    139a:	bd80      	pop	{r7, pc}
    139c:	2000009e 	.word	0x2000009e
    13a0:	200000a0 	.word	0x200000a0
    13a4:	0000132d 	.word	0x0000132d
    13a8:	20000138 	.word	0x20000138

000013ac <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    13ac:	b590      	push	{r4, r7, lr}
    13ae:	b085      	sub	sp, #20
    13b0:	af00      	add	r7, sp, #0
    13b2:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    13b4:	2308      	movs	r3, #8
    13b6:	18fb      	adds	r3, r7, r3
    13b8:	4a0b      	ldr	r2, [pc, #44]	; (13e8 <_sercom_get_interrupt_vector+0x3c>)
    13ba:	6811      	ldr	r1, [r2, #0]
    13bc:	6019      	str	r1, [r3, #0]
    13be:	8892      	ldrh	r2, [r2, #4]
    13c0:	809a      	strh	r2, [r3, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    13c2:	230f      	movs	r3, #15
    13c4:	18fc      	adds	r4, r7, r3
    13c6:	687b      	ldr	r3, [r7, #4]
    13c8:	0018      	movs	r0, r3
    13ca:	4b08      	ldr	r3, [pc, #32]	; (13ec <_sercom_get_interrupt_vector+0x40>)
    13cc:	4798      	blx	r3
    13ce:	0003      	movs	r3, r0
    13d0:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    13d2:	230f      	movs	r3, #15
    13d4:	18fb      	adds	r3, r7, r3
    13d6:	781b      	ldrb	r3, [r3, #0]
    13d8:	2208      	movs	r2, #8
    13da:	18ba      	adds	r2, r7, r2
    13dc:	5cd3      	ldrb	r3, [r2, r3]
    13de:	b25b      	sxtb	r3, r3
}
    13e0:	0018      	movs	r0, r3
    13e2:	46bd      	mov	sp, r7
    13e4:	b005      	add	sp, #20
    13e6:	bd90      	pop	{r4, r7, pc}
    13e8:	000036e8 	.word	0x000036e8
    13ec:	000012dd 	.word	0x000012dd

000013f0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    13f0:	b580      	push	{r7, lr}
    13f2:	af00      	add	r7, sp, #0
    13f4:	4b03      	ldr	r3, [pc, #12]	; (1404 <SERCOM0_Handler+0x14>)
    13f6:	681b      	ldr	r3, [r3, #0]
    13f8:	2000      	movs	r0, #0
    13fa:	4798      	blx	r3
    13fc:	46c0      	nop			; (mov r8, r8)
    13fe:	46bd      	mov	sp, r7
    1400:	bd80      	pop	{r7, pc}
    1402:	46c0      	nop			; (mov r8, r8)
    1404:	200000a0 	.word	0x200000a0

00001408 <SERCOM1_Handler>:
    1408:	b580      	push	{r7, lr}
    140a:	af00      	add	r7, sp, #0
    140c:	4b03      	ldr	r3, [pc, #12]	; (141c <SERCOM1_Handler+0x14>)
    140e:	685b      	ldr	r3, [r3, #4]
    1410:	2001      	movs	r0, #1
    1412:	4798      	blx	r3
    1414:	46c0      	nop			; (mov r8, r8)
    1416:	46bd      	mov	sp, r7
    1418:	bd80      	pop	{r7, pc}
    141a:	46c0      	nop			; (mov r8, r8)
    141c:	200000a0 	.word	0x200000a0

00001420 <SERCOM2_Handler>:
    1420:	b580      	push	{r7, lr}
    1422:	af00      	add	r7, sp, #0
    1424:	4b03      	ldr	r3, [pc, #12]	; (1434 <SERCOM2_Handler+0x14>)
    1426:	689b      	ldr	r3, [r3, #8]
    1428:	2002      	movs	r0, #2
    142a:	4798      	blx	r3
    142c:	46c0      	nop			; (mov r8, r8)
    142e:	46bd      	mov	sp, r7
    1430:	bd80      	pop	{r7, pc}
    1432:	46c0      	nop			; (mov r8, r8)
    1434:	200000a0 	.word	0x200000a0

00001438 <SERCOM3_Handler>:
    1438:	b580      	push	{r7, lr}
    143a:	af00      	add	r7, sp, #0
    143c:	4b03      	ldr	r3, [pc, #12]	; (144c <SERCOM3_Handler+0x14>)
    143e:	68db      	ldr	r3, [r3, #12]
    1440:	2003      	movs	r0, #3
    1442:	4798      	blx	r3
    1444:	46c0      	nop			; (mov r8, r8)
    1446:	46bd      	mov	sp, r7
    1448:	bd80      	pop	{r7, pc}
    144a:	46c0      	nop			; (mov r8, r8)
    144c:	200000a0 	.word	0x200000a0

00001450 <SERCOM4_Handler>:
    1450:	b580      	push	{r7, lr}
    1452:	af00      	add	r7, sp, #0
    1454:	4b03      	ldr	r3, [pc, #12]	; (1464 <SERCOM4_Handler+0x14>)
    1456:	691b      	ldr	r3, [r3, #16]
    1458:	2004      	movs	r0, #4
    145a:	4798      	blx	r3
    145c:	46c0      	nop			; (mov r8, r8)
    145e:	46bd      	mov	sp, r7
    1460:	bd80      	pop	{r7, pc}
    1462:	46c0      	nop			; (mov r8, r8)
    1464:	200000a0 	.word	0x200000a0

00001468 <SERCOM5_Handler>:
    1468:	b580      	push	{r7, lr}
    146a:	af00      	add	r7, sp, #0
    146c:	4b03      	ldr	r3, [pc, #12]	; (147c <SERCOM5_Handler+0x14>)
    146e:	695b      	ldr	r3, [r3, #20]
    1470:	2005      	movs	r0, #5
    1472:	4798      	blx	r3
    1474:	46c0      	nop			; (mov r8, r8)
    1476:	46bd      	mov	sp, r7
    1478:	bd80      	pop	{r7, pc}
    147a:	46c0      	nop			; (mov r8, r8)
    147c:	200000a0 	.word	0x200000a0

00001480 <system_gclk_chan_get_config_defaults>:
{
    1480:	b580      	push	{r7, lr}
    1482:	b082      	sub	sp, #8
    1484:	af00      	add	r7, sp, #0
    1486:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    1488:	687b      	ldr	r3, [r7, #4]
    148a:	2200      	movs	r2, #0
    148c:	701a      	strb	r2, [r3, #0]
}
    148e:	46c0      	nop			; (mov r8, r8)
    1490:	46bd      	mov	sp, r7
    1492:	b002      	add	sp, #8
    1494:	bd80      	pop	{r7, pc}
	...

00001498 <system_apb_clock_set_mask>:
{
    1498:	b580      	push	{r7, lr}
    149a:	b082      	sub	sp, #8
    149c:	af00      	add	r7, sp, #0
    149e:	0002      	movs	r2, r0
    14a0:	6039      	str	r1, [r7, #0]
    14a2:	1dfb      	adds	r3, r7, #7
    14a4:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    14a6:	1dfb      	adds	r3, r7, #7
    14a8:	781b      	ldrb	r3, [r3, #0]
    14aa:	2b01      	cmp	r3, #1
    14ac:	d00a      	beq.n	14c4 <system_apb_clock_set_mask+0x2c>
    14ae:	2b02      	cmp	r3, #2
    14b0:	d00f      	beq.n	14d2 <system_apb_clock_set_mask+0x3a>
    14b2:	2b00      	cmp	r3, #0
    14b4:	d114      	bne.n	14e0 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    14b6:	4b0e      	ldr	r3, [pc, #56]	; (14f0 <system_apb_clock_set_mask+0x58>)
    14b8:	4a0d      	ldr	r2, [pc, #52]	; (14f0 <system_apb_clock_set_mask+0x58>)
    14ba:	6991      	ldr	r1, [r2, #24]
    14bc:	683a      	ldr	r2, [r7, #0]
    14be:	430a      	orrs	r2, r1
    14c0:	619a      	str	r2, [r3, #24]
			break;
    14c2:	e00f      	b.n	14e4 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    14c4:	4b0a      	ldr	r3, [pc, #40]	; (14f0 <system_apb_clock_set_mask+0x58>)
    14c6:	4a0a      	ldr	r2, [pc, #40]	; (14f0 <system_apb_clock_set_mask+0x58>)
    14c8:	69d1      	ldr	r1, [r2, #28]
    14ca:	683a      	ldr	r2, [r7, #0]
    14cc:	430a      	orrs	r2, r1
    14ce:	61da      	str	r2, [r3, #28]
			break;
    14d0:	e008      	b.n	14e4 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    14d2:	4b07      	ldr	r3, [pc, #28]	; (14f0 <system_apb_clock_set_mask+0x58>)
    14d4:	4a06      	ldr	r2, [pc, #24]	; (14f0 <system_apb_clock_set_mask+0x58>)
    14d6:	6a11      	ldr	r1, [r2, #32]
    14d8:	683a      	ldr	r2, [r7, #0]
    14da:	430a      	orrs	r2, r1
    14dc:	621a      	str	r2, [r3, #32]
			break;
    14de:	e001      	b.n	14e4 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    14e0:	2317      	movs	r3, #23
    14e2:	e000      	b.n	14e6 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    14e4:	2300      	movs	r3, #0
}
    14e6:	0018      	movs	r0, r3
    14e8:	46bd      	mov	sp, r7
    14ea:	b002      	add	sp, #8
    14ec:	bd80      	pop	{r7, pc}
    14ee:	46c0      	nop			; (mov r8, r8)
    14f0:	40000400 	.word	0x40000400

000014f4 <system_pinmux_get_config_defaults>:
{
    14f4:	b580      	push	{r7, lr}
    14f6:	b082      	sub	sp, #8
    14f8:	af00      	add	r7, sp, #0
    14fa:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    14fc:	687b      	ldr	r3, [r7, #4]
    14fe:	2280      	movs	r2, #128	; 0x80
    1500:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1502:	687b      	ldr	r3, [r7, #4]
    1504:	2200      	movs	r2, #0
    1506:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1508:	687b      	ldr	r3, [r7, #4]
    150a:	2201      	movs	r2, #1
    150c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    150e:	687b      	ldr	r3, [r7, #4]
    1510:	2200      	movs	r2, #0
    1512:	70da      	strb	r2, [r3, #3]
}
    1514:	46c0      	nop			; (mov r8, r8)
    1516:	46bd      	mov	sp, r7
    1518:	b002      	add	sp, #8
    151a:	bd80      	pop	{r7, pc}

0000151c <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    151c:	b580      	push	{r7, lr}
    151e:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1520:	4b05      	ldr	r3, [pc, #20]	; (1538 <system_is_debugger_present+0x1c>)
    1522:	789b      	ldrb	r3, [r3, #2]
    1524:	b2db      	uxtb	r3, r3
    1526:	001a      	movs	r2, r3
    1528:	2302      	movs	r3, #2
    152a:	4013      	ands	r3, r2
    152c:	1e5a      	subs	r2, r3, #1
    152e:	4193      	sbcs	r3, r2
    1530:	b2db      	uxtb	r3, r3
}
    1532:	0018      	movs	r0, r3
    1534:	46bd      	mov	sp, r7
    1536:	bd80      	pop	{r7, pc}
    1538:	41002000 	.word	0x41002000

0000153c <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    153c:	b580      	push	{r7, lr}
    153e:	b084      	sub	sp, #16
    1540:	af00      	add	r7, sp, #0
    1542:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1544:	687b      	ldr	r3, [r7, #4]
    1546:	681b      	ldr	r3, [r3, #0]
    1548:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    154a:	68fb      	ldr	r3, [r7, #12]
    154c:	69db      	ldr	r3, [r3, #28]
    154e:	1e5a      	subs	r2, r3, #1
    1550:	4193      	sbcs	r3, r2
    1552:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    1554:	0018      	movs	r0, r3
    1556:	46bd      	mov	sp, r7
    1558:	b004      	add	sp, #16
    155a:	bd80      	pop	{r7, pc}

0000155c <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    155c:	b580      	push	{r7, lr}
    155e:	b082      	sub	sp, #8
    1560:	af00      	add	r7, sp, #0
    1562:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1564:	46c0      	nop			; (mov r8, r8)
    1566:	687b      	ldr	r3, [r7, #4]
    1568:	0018      	movs	r0, r3
    156a:	4b04      	ldr	r3, [pc, #16]	; (157c <_usart_wait_for_sync+0x20>)
    156c:	4798      	blx	r3
    156e:	1e03      	subs	r3, r0, #0
    1570:	d1f9      	bne.n	1566 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    1572:	46c0      	nop			; (mov r8, r8)
    1574:	46bd      	mov	sp, r7
    1576:	b002      	add	sp, #8
    1578:	bd80      	pop	{r7, pc}
    157a:	46c0      	nop			; (mov r8, r8)
    157c:	0000153d 	.word	0x0000153d

00001580 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    1580:	b5b0      	push	{r4, r5, r7, lr}
    1582:	b08c      	sub	sp, #48	; 0x30
    1584:	af02      	add	r7, sp, #8
    1586:	6078      	str	r0, [r7, #4]
    1588:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    158a:	687b      	ldr	r3, [r7, #4]
    158c:	681b      	ldr	r3, [r3, #0]
    158e:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1590:	687b      	ldr	r3, [r7, #4]
    1592:	681b      	ldr	r3, [r3, #0]
    1594:	0018      	movs	r0, r3
    1596:	4ba9      	ldr	r3, [pc, #676]	; (183c <_usart_set_config+0x2bc>)
    1598:	4798      	blx	r3
    159a:	0003      	movs	r3, r0
    159c:	617b      	str	r3, [r7, #20]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    159e:	697b      	ldr	r3, [r7, #20]
    15a0:	3314      	adds	r3, #20
    15a2:	613b      	str	r3, [r7, #16]
#endif

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    15a4:	2300      	movs	r3, #0
    15a6:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    15a8:	2300      	movs	r3, #0
    15aa:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    15ac:	230a      	movs	r3, #10
    15ae:	18fb      	adds	r3, r7, r3
    15b0:	2200      	movs	r2, #0
    15b2:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    15b4:	231f      	movs	r3, #31
    15b6:	18fb      	adds	r3, r7, r3
    15b8:	2200      	movs	r2, #0
    15ba:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    15bc:	231e      	movs	r3, #30
    15be:	18fb      	adds	r3, r7, r3
    15c0:	2210      	movs	r2, #16
    15c2:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    15c4:	683b      	ldr	r3, [r7, #0]
    15c6:	8a1b      	ldrh	r3, [r3, #16]
    15c8:	2280      	movs	r2, #128	; 0x80
    15ca:	01d2      	lsls	r2, r2, #7
    15cc:	4293      	cmp	r3, r2
    15ce:	d01c      	beq.n	160a <_usart_set_config+0x8a>
    15d0:	2280      	movs	r2, #128	; 0x80
    15d2:	01d2      	lsls	r2, r2, #7
    15d4:	4293      	cmp	r3, r2
    15d6:	dc06      	bgt.n	15e6 <_usart_set_config+0x66>
    15d8:	2b00      	cmp	r3, #0
    15da:	d00d      	beq.n	15f8 <_usart_set_config+0x78>
    15dc:	2280      	movs	r2, #128	; 0x80
    15de:	0192      	lsls	r2, r2, #6
    15e0:	4293      	cmp	r3, r2
    15e2:	d024      	beq.n	162e <_usart_set_config+0xae>
    15e4:	e035      	b.n	1652 <_usart_set_config+0xd2>
    15e6:	22c0      	movs	r2, #192	; 0xc0
    15e8:	01d2      	lsls	r2, r2, #7
    15ea:	4293      	cmp	r3, r2
    15ec:	d028      	beq.n	1640 <_usart_set_config+0xc0>
    15ee:	2280      	movs	r2, #128	; 0x80
    15f0:	0212      	lsls	r2, r2, #8
    15f2:	4293      	cmp	r3, r2
    15f4:	d012      	beq.n	161c <_usart_set_config+0x9c>
    15f6:	e02c      	b.n	1652 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    15f8:	231f      	movs	r3, #31
    15fa:	18fb      	adds	r3, r7, r3
    15fc:	2200      	movs	r2, #0
    15fe:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1600:	231e      	movs	r3, #30
    1602:	18fb      	adds	r3, r7, r3
    1604:	2210      	movs	r2, #16
    1606:	701a      	strb	r2, [r3, #0]
			break;
    1608:	e023      	b.n	1652 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    160a:	231f      	movs	r3, #31
    160c:	18fb      	adds	r3, r7, r3
    160e:	2200      	movs	r2, #0
    1610:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1612:	231e      	movs	r3, #30
    1614:	18fb      	adds	r3, r7, r3
    1616:	2208      	movs	r2, #8
    1618:	701a      	strb	r2, [r3, #0]
			break;
    161a:	e01a      	b.n	1652 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    161c:	231f      	movs	r3, #31
    161e:	18fb      	adds	r3, r7, r3
    1620:	2200      	movs	r2, #0
    1622:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1624:	231e      	movs	r3, #30
    1626:	18fb      	adds	r3, r7, r3
    1628:	2203      	movs	r2, #3
    162a:	701a      	strb	r2, [r3, #0]
			break;
    162c:	e011      	b.n	1652 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    162e:	231f      	movs	r3, #31
    1630:	18fb      	adds	r3, r7, r3
    1632:	2201      	movs	r2, #1
    1634:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1636:	231e      	movs	r3, #30
    1638:	18fb      	adds	r3, r7, r3
    163a:	2210      	movs	r2, #16
    163c:	701a      	strb	r2, [r3, #0]
			break;
    163e:	e008      	b.n	1652 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1640:	231f      	movs	r3, #31
    1642:	18fb      	adds	r3, r7, r3
    1644:	2201      	movs	r2, #1
    1646:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1648:	231e      	movs	r3, #30
    164a:	18fb      	adds	r3, r7, r3
    164c:	2208      	movs	r2, #8
    164e:	701a      	strb	r2, [r3, #0]
			break;
    1650:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1652:	683b      	ldr	r3, [r7, #0]
    1654:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    1656:	683b      	ldr	r3, [r7, #0]
    1658:	68db      	ldr	r3, [r3, #12]
	ctrla = (uint32_t)config->data_order |
    165a:	431a      	orrs	r2, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    165c:	683b      	ldr	r3, [r7, #0]
    165e:	695b      	ldr	r3, [r3, #20]
		(uint32_t)config->mux_setting |
    1660:	4313      	orrs	r3, r2
		config->sample_rate |
    1662:	683a      	ldr	r2, [r7, #0]
    1664:	8a12      	ldrh	r2, [r2, #16]
		config->sample_adjustment |
    1666:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1668:	683a      	ldr	r2, [r7, #0]
    166a:	7e12      	ldrb	r2, [r2, #24]
    166c:	0212      	lsls	r2, r2, #8
		config->sample_rate |
    166e:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1670:	683a      	ldr	r2, [r7, #0]
    1672:	2126      	movs	r1, #38	; 0x26
    1674:	5c52      	ldrb	r2, [r2, r1]
    1676:	0752      	lsls	r2, r2, #29
	ctrla = (uint32_t)config->data_order |
    1678:	4313      	orrs	r3, r2
    167a:	627b      	str	r3, [r7, #36]	; 0x24

	enum status_code status_code = STATUS_OK;
    167c:	231d      	movs	r3, #29
    167e:	18fb      	adds	r3, r7, r3
    1680:	2200      	movs	r2, #0
    1682:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    1684:	683b      	ldr	r3, [r7, #0]
    1686:	685b      	ldr	r3, [r3, #4]
    1688:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    168a:	68fb      	ldr	r3, [r7, #12]
    168c:	2b00      	cmp	r3, #0
    168e:	d01e      	beq.n	16ce <_usart_set_config+0x14e>
    1690:	2280      	movs	r2, #128	; 0x80
    1692:	0552      	lsls	r2, r2, #21
    1694:	4293      	cmp	r3, r2
    1696:	d14f      	bne.n	1738 <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    1698:	683b      	ldr	r3, [r7, #0]
    169a:	2227      	movs	r2, #39	; 0x27
    169c:	5c9b      	ldrb	r3, [r3, r2]
    169e:	2201      	movs	r2, #1
    16a0:	4053      	eors	r3, r2
    16a2:	b2db      	uxtb	r3, r3
    16a4:	2b00      	cmp	r3, #0
    16a6:	d046      	beq.n	1736 <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    16a8:	683b      	ldr	r3, [r7, #0]
    16aa:	6a1d      	ldr	r5, [r3, #32]
    16ac:	693b      	ldr	r3, [r7, #16]
    16ae:	b2db      	uxtb	r3, r3
    16b0:	0018      	movs	r0, r3
    16b2:	4b63      	ldr	r3, [pc, #396]	; (1840 <_usart_set_config+0x2c0>)
    16b4:	4798      	blx	r3
    16b6:	0001      	movs	r1, r0
    16b8:	231d      	movs	r3, #29
    16ba:	18fc      	adds	r4, r7, r3
    16bc:	230a      	movs	r3, #10
    16be:	18fb      	adds	r3, r7, r3
    16c0:	001a      	movs	r2, r3
    16c2:	0028      	movs	r0, r5
    16c4:	4b5f      	ldr	r3, [pc, #380]	; (1844 <_usart_set_config+0x2c4>)
    16c6:	4798      	blx	r3
    16c8:	0003      	movs	r3, r0
    16ca:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    16cc:	e033      	b.n	1736 <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    16ce:	683b      	ldr	r3, [r7, #0]
    16d0:	2227      	movs	r2, #39	; 0x27
    16d2:	5c9b      	ldrb	r3, [r3, r2]
    16d4:	2b00      	cmp	r3, #0
    16d6:	d014      	beq.n	1702 <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    16d8:	683b      	ldr	r3, [r7, #0]
    16da:	6a18      	ldr	r0, [r3, #32]
    16dc:	683b      	ldr	r3, [r7, #0]
    16de:	6a99      	ldr	r1, [r3, #40]	; 0x28
				status_code =
    16e0:	231d      	movs	r3, #29
    16e2:	18fc      	adds	r4, r7, r3
    16e4:	231f      	movs	r3, #31
    16e6:	18fb      	adds	r3, r7, r3
    16e8:	781d      	ldrb	r5, [r3, #0]
    16ea:	230a      	movs	r3, #10
    16ec:	18fa      	adds	r2, r7, r3
    16ee:	231e      	movs	r3, #30
    16f0:	18fb      	adds	r3, r7, r3
    16f2:	781b      	ldrb	r3, [r3, #0]
    16f4:	9300      	str	r3, [sp, #0]
    16f6:	002b      	movs	r3, r5
    16f8:	4d53      	ldr	r5, [pc, #332]	; (1848 <_usart_set_config+0x2c8>)
    16fa:	47a8      	blx	r5
    16fc:	0003      	movs	r3, r0
    16fe:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    1700:	e01a      	b.n	1738 <_usart_set_config+0x1b8>
						_sercom_get_async_baud_val(config->baudrate,
    1702:	683b      	ldr	r3, [r7, #0]
    1704:	6a1d      	ldr	r5, [r3, #32]
    1706:	693b      	ldr	r3, [r7, #16]
    1708:	b2db      	uxtb	r3, r3
    170a:	0018      	movs	r0, r3
    170c:	4b4c      	ldr	r3, [pc, #304]	; (1840 <_usart_set_config+0x2c0>)
    170e:	4798      	blx	r3
				status_code =
    1710:	231d      	movs	r3, #29
    1712:	18fc      	adds	r4, r7, r3
    1714:	231f      	movs	r3, #31
    1716:	18fb      	adds	r3, r7, r3
    1718:	7819      	ldrb	r1, [r3, #0]
    171a:	230a      	movs	r3, #10
    171c:	18fa      	adds	r2, r7, r3
    171e:	231e      	movs	r3, #30
    1720:	18fb      	adds	r3, r7, r3
    1722:	781b      	ldrb	r3, [r3, #0]
    1724:	9300      	str	r3, [sp, #0]
    1726:	000b      	movs	r3, r1
    1728:	0001      	movs	r1, r0
    172a:	0028      	movs	r0, r5
    172c:	4d46      	ldr	r5, [pc, #280]	; (1848 <_usart_set_config+0x2c8>)
    172e:	47a8      	blx	r5
    1730:	0003      	movs	r3, r0
    1732:	7023      	strb	r3, [r4, #0]
			break;
    1734:	e000      	b.n	1738 <_usart_set_config+0x1b8>
			break;
    1736:	46c0      	nop			; (mov r8, r8)
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    1738:	231d      	movs	r3, #29
    173a:	18fb      	adds	r3, r7, r3
    173c:	781b      	ldrb	r3, [r3, #0]
    173e:	2b00      	cmp	r3, #0
    1740:	d003      	beq.n	174a <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    1742:	231d      	movs	r3, #29
    1744:	18fb      	adds	r3, r7, r3
    1746:	781b      	ldrb	r3, [r3, #0]
    1748:	e073      	b.n	1832 <_usart_set_config+0x2b2>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    174a:	683b      	ldr	r3, [r7, #0]
    174c:	7e5b      	ldrb	r3, [r3, #25]
    174e:	2b00      	cmp	r3, #0
    1750:	d003      	beq.n	175a <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1752:	683b      	ldr	r3, [r7, #0]
    1754:	7e9a      	ldrb	r2, [r3, #26]
    1756:	69bb      	ldr	r3, [r7, #24]
    1758:	739a      	strb	r2, [r3, #14]
	}
#endif

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    175a:	230a      	movs	r3, #10
    175c:	18fb      	adds	r3, r7, r3
    175e:	881a      	ldrh	r2, [r3, #0]
    1760:	69bb      	ldr	r3, [r7, #24]
    1762:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    1764:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1766:	68fb      	ldr	r3, [r7, #12]
    1768:	4313      	orrs	r3, r2
    176a:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    176c:	683b      	ldr	r3, [r7, #0]
    176e:	2227      	movs	r2, #39	; 0x27
    1770:	5c9b      	ldrb	r3, [r3, r2]
    1772:	2201      	movs	r2, #1
    1774:	4053      	eors	r3, r2
    1776:	b2db      	uxtb	r3, r3
    1778:	2b00      	cmp	r3, #0
    177a:	d003      	beq.n	1784 <_usart_set_config+0x204>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    177c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    177e:	2204      	movs	r2, #4
    1780:	4313      	orrs	r3, r2
    1782:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1784:	683b      	ldr	r3, [r7, #0]
    1786:	7e5b      	ldrb	r3, [r3, #25]
    1788:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    178a:	683b      	ldr	r3, [r7, #0]
    178c:	7f1b      	ldrb	r3, [r3, #28]
    178e:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1790:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1792:	683b      	ldr	r3, [r7, #0]
    1794:	7f5b      	ldrb	r3, [r3, #29]
    1796:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1798:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    179a:	683b      	ldr	r3, [r7, #0]
    179c:	2124      	movs	r1, #36	; 0x24
    179e:	5c5b      	ldrb	r3, [r3, r1]
    17a0:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    17a2:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    17a4:	683b      	ldr	r3, [r7, #0]
    17a6:	2125      	movs	r1, #37	; 0x25
    17a8:	5c5b      	ldrb	r3, [r3, r1]
    17aa:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    17ac:	4313      	orrs	r3, r2
	ctrlb =  
    17ae:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
    17b0:	683b      	ldr	r3, [r7, #0]
    17b2:	7a9b      	ldrb	r3, [r3, #10]
    17b4:	001a      	movs	r2, r3
    17b6:	6a3b      	ldr	r3, [r7, #32]
    17b8:	4313      	orrs	r3, r2
    17ba:	623b      	str	r3, [r7, #32]
	ctrlb |= (uint32_t)config->character_size;
    17bc:	683b      	ldr	r3, [r7, #0]
    17be:	7adb      	ldrb	r3, [r3, #11]
    17c0:	001a      	movs	r2, r3
    17c2:	6a3b      	ldr	r3, [r7, #32]
    17c4:	4313      	orrs	r3, r2
    17c6:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    17c8:	683b      	ldr	r3, [r7, #0]
    17ca:	891b      	ldrh	r3, [r3, #8]
    17cc:	2bff      	cmp	r3, #255	; 0xff
    17ce:	d00b      	beq.n	17e8 <_usart_set_config+0x268>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    17d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    17d2:	2280      	movs	r2, #128	; 0x80
    17d4:	0452      	lsls	r2, r2, #17
    17d6:	4313      	orrs	r3, r2
    17d8:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    17da:	683b      	ldr	r3, [r7, #0]
    17dc:	891b      	ldrh	r3, [r3, #8]
    17de:	001a      	movs	r2, r3
    17e0:	6a3b      	ldr	r3, [r7, #32]
    17e2:	4313      	orrs	r3, r2
    17e4:	623b      	str	r3, [r7, #32]
    17e6:	e008      	b.n	17fa <_usart_set_config+0x27a>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    17e8:	683b      	ldr	r3, [r7, #0]
    17ea:	7edb      	ldrb	r3, [r3, #27]
    17ec:	2b00      	cmp	r3, #0
    17ee:	d004      	beq.n	17fa <_usart_set_config+0x27a>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    17f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    17f2:	2280      	movs	r2, #128	; 0x80
    17f4:	04d2      	lsls	r2, r2, #19
    17f6:	4313      	orrs	r3, r2
    17f8:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    17fa:	683b      	ldr	r3, [r7, #0]
    17fc:	222c      	movs	r2, #44	; 0x2c
    17fe:	5c9b      	ldrb	r3, [r3, r2]
    1800:	2b00      	cmp	r3, #0
    1802:	d103      	bne.n	180c <_usart_set_config+0x28c>
    1804:	4b11      	ldr	r3, [pc, #68]	; (184c <_usart_set_config+0x2cc>)
    1806:	4798      	blx	r3
    1808:	1e03      	subs	r3, r0, #0
    180a:	d003      	beq.n	1814 <_usart_set_config+0x294>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    180c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    180e:	2280      	movs	r2, #128	; 0x80
    1810:	4313      	orrs	r3, r2
    1812:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    1814:	687b      	ldr	r3, [r7, #4]
    1816:	0018      	movs	r0, r3
    1818:	4b0d      	ldr	r3, [pc, #52]	; (1850 <_usart_set_config+0x2d0>)
    181a:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    181c:	69bb      	ldr	r3, [r7, #24]
    181e:	6a3a      	ldr	r2, [r7, #32]
    1820:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    1822:	687b      	ldr	r3, [r7, #4]
    1824:	0018      	movs	r0, r3
    1826:	4b0a      	ldr	r3, [pc, #40]	; (1850 <_usart_set_config+0x2d0>)
    1828:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    182a:	69bb      	ldr	r3, [r7, #24]
    182c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    182e:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    1830:	2300      	movs	r3, #0
}
    1832:	0018      	movs	r0, r3
    1834:	46bd      	mov	sp, r7
    1836:	b00a      	add	sp, #40	; 0x28
    1838:	bdb0      	pop	{r4, r5, r7, pc}
    183a:	46c0      	nop			; (mov r8, r8)
    183c:	000012dd 	.word	0x000012dd
    1840:	00002aed 	.word	0x00002aed
    1844:	00000e57 	.word	0x00000e57
    1848:	00000ed5 	.word	0x00000ed5
    184c:	0000151d 	.word	0x0000151d
    1850:	0000155d 	.word	0x0000155d

00001854 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1854:	b590      	push	{r4, r7, lr}
    1856:	b093      	sub	sp, #76	; 0x4c
    1858:	af00      	add	r7, sp, #0
    185a:	60f8      	str	r0, [r7, #12]
    185c:	60b9      	str	r1, [r7, #8]
    185e:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    1860:	233b      	movs	r3, #59	; 0x3b
    1862:	18fb      	adds	r3, r7, r3
    1864:	2200      	movs	r2, #0
    1866:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1868:	68fb      	ldr	r3, [r7, #12]
    186a:	68ba      	ldr	r2, [r7, #8]
    186c:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    186e:	68fb      	ldr	r3, [r7, #12]
    1870:	681b      	ldr	r3, [r3, #0]
    1872:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1874:	68fb      	ldr	r3, [r7, #12]
    1876:	681b      	ldr	r3, [r3, #0]
    1878:	0018      	movs	r0, r3
    187a:	4b86      	ldr	r3, [pc, #536]	; (1a94 <usart_init+0x240>)
    187c:	4798      	blx	r3
    187e:	0003      	movs	r3, r0
    1880:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1884:	3302      	adds	r3, #2
    1886:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    188a:	3314      	adds	r3, #20
    188c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    188e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1890:	681b      	ldr	r3, [r3, #0]
    1892:	2201      	movs	r2, #1
    1894:	4013      	ands	r3, r2
    1896:	d001      	beq.n	189c <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1898:	2305      	movs	r3, #5
    189a:	e0f6      	b.n	1a8a <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    189c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    189e:	681b      	ldr	r3, [r3, #0]
    18a0:	2202      	movs	r2, #2
    18a2:	4013      	ands	r3, r2
    18a4:	d001      	beq.n	18aa <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    18a6:	231c      	movs	r3, #28
    18a8:	e0ef      	b.n	1a8a <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    18aa:	2201      	movs	r2, #1
    18ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    18ae:	409a      	lsls	r2, r3
    18b0:	0013      	movs	r3, r2
    18b2:	0019      	movs	r1, r3
    18b4:	2002      	movs	r0, #2
    18b6:	4b78      	ldr	r3, [pc, #480]	; (1a98 <usart_init+0x244>)
    18b8:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    18ba:	2324      	movs	r3, #36	; 0x24
    18bc:	18fb      	adds	r3, r7, r3
    18be:	0018      	movs	r0, r3
    18c0:	4b76      	ldr	r3, [pc, #472]	; (1a9c <usart_init+0x248>)
    18c2:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    18c4:	687b      	ldr	r3, [r7, #4]
    18c6:	222d      	movs	r2, #45	; 0x2d
    18c8:	5c9a      	ldrb	r2, [r3, r2]
    18ca:	2324      	movs	r3, #36	; 0x24
    18cc:	18fb      	adds	r3, r7, r3
    18ce:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    18d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    18d2:	b2db      	uxtb	r3, r3
    18d4:	2224      	movs	r2, #36	; 0x24
    18d6:	18ba      	adds	r2, r7, r2
    18d8:	0011      	movs	r1, r2
    18da:	0018      	movs	r0, r3
    18dc:	4b70      	ldr	r3, [pc, #448]	; (1aa0 <usart_init+0x24c>)
    18de:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    18e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    18e2:	b2db      	uxtb	r3, r3
    18e4:	0018      	movs	r0, r3
    18e6:	4b6f      	ldr	r3, [pc, #444]	; (1aa4 <usart_init+0x250>)
    18e8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    18ea:	687b      	ldr	r3, [r7, #4]
    18ec:	222d      	movs	r2, #45	; 0x2d
    18ee:	5c9b      	ldrb	r3, [r3, r2]
    18f0:	2100      	movs	r1, #0
    18f2:	0018      	movs	r0, r3
    18f4:	4b6c      	ldr	r3, [pc, #432]	; (1aa8 <usart_init+0x254>)
    18f6:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    18f8:	687b      	ldr	r3, [r7, #4]
    18fa:	7ada      	ldrb	r2, [r3, #11]
    18fc:	68fb      	ldr	r3, [r7, #12]
    18fe:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    1900:	687b      	ldr	r3, [r7, #4]
    1902:	2224      	movs	r2, #36	; 0x24
    1904:	5c9a      	ldrb	r2, [r3, r2]
    1906:	68fb      	ldr	r3, [r7, #12]
    1908:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    190a:	687b      	ldr	r3, [r7, #4]
    190c:	2225      	movs	r2, #37	; 0x25
    190e:	5c9a      	ldrb	r2, [r3, r2]
    1910:	68fb      	ldr	r3, [r7, #12]
    1912:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    1914:	687b      	ldr	r3, [r7, #4]
    1916:	7eda      	ldrb	r2, [r3, #27]
    1918:	68fb      	ldr	r3, [r7, #12]
    191a:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    191c:	687b      	ldr	r3, [r7, #4]
    191e:	7f1a      	ldrb	r2, [r3, #28]
    1920:	68fb      	ldr	r3, [r7, #12]
    1922:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    1924:	233b      	movs	r3, #59	; 0x3b
    1926:	18fc      	adds	r4, r7, r3
    1928:	687a      	ldr	r2, [r7, #4]
    192a:	68fb      	ldr	r3, [r7, #12]
    192c:	0011      	movs	r1, r2
    192e:	0018      	movs	r0, r3
    1930:	4b5e      	ldr	r3, [pc, #376]	; (1aac <usart_init+0x258>)
    1932:	4798      	blx	r3
    1934:	0003      	movs	r3, r0
    1936:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    1938:	233b      	movs	r3, #59	; 0x3b
    193a:	18fb      	adds	r3, r7, r3
    193c:	781b      	ldrb	r3, [r3, #0]
    193e:	2b00      	cmp	r3, #0
    1940:	d003      	beq.n	194a <usart_init+0xf6>
		return status_code;
    1942:	233b      	movs	r3, #59	; 0x3b
    1944:	18fb      	adds	r3, r7, r3
    1946:	781b      	ldrb	r3, [r3, #0]
    1948:	e09f      	b.n	1a8a <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    194a:	2320      	movs	r3, #32
    194c:	18fb      	adds	r3, r7, r3
    194e:	0018      	movs	r0, r3
    1950:	4b57      	ldr	r3, [pc, #348]	; (1ab0 <usart_init+0x25c>)
    1952:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1954:	2320      	movs	r3, #32
    1956:	18fb      	adds	r3, r7, r3
    1958:	2200      	movs	r2, #0
    195a:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    195c:	2320      	movs	r3, #32
    195e:	18fb      	adds	r3, r7, r3
    1960:	2200      	movs	r2, #0
    1962:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    1964:	687b      	ldr	r3, [r7, #4]
    1966:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    1968:	2310      	movs	r3, #16
    196a:	18fb      	adds	r3, r7, r3
    196c:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    196e:	687b      	ldr	r3, [r7, #4]
    1970:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    1972:	2310      	movs	r3, #16
    1974:	18fb      	adds	r3, r7, r3
    1976:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    1978:	687b      	ldr	r3, [r7, #4]
    197a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	uint32_t pad_pinmuxes[] = {
    197c:	2310      	movs	r3, #16
    197e:	18fb      	adds	r3, r7, r3
    1980:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    1982:	687b      	ldr	r3, [r7, #4]
    1984:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	uint32_t pad_pinmuxes[] = {
    1986:	2310      	movs	r3, #16
    1988:	18fb      	adds	r3, r7, r3
    198a:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    198c:	2347      	movs	r3, #71	; 0x47
    198e:	18fb      	adds	r3, r7, r3
    1990:	2200      	movs	r2, #0
    1992:	701a      	strb	r2, [r3, #0]
    1994:	e02c      	b.n	19f0 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1996:	2347      	movs	r3, #71	; 0x47
    1998:	18fb      	adds	r3, r7, r3
    199a:	781a      	ldrb	r2, [r3, #0]
    199c:	2310      	movs	r3, #16
    199e:	18fb      	adds	r3, r7, r3
    19a0:	0092      	lsls	r2, r2, #2
    19a2:	58d3      	ldr	r3, [r2, r3]
    19a4:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    19a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    19a8:	2b00      	cmp	r3, #0
    19aa:	d109      	bne.n	19c0 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    19ac:	2347      	movs	r3, #71	; 0x47
    19ae:	18fb      	adds	r3, r7, r3
    19b0:	781a      	ldrb	r2, [r3, #0]
    19b2:	68bb      	ldr	r3, [r7, #8]
    19b4:	0011      	movs	r1, r2
    19b6:	0018      	movs	r0, r3
    19b8:	4b3e      	ldr	r3, [pc, #248]	; (1ab4 <usart_init+0x260>)
    19ba:	4798      	blx	r3
    19bc:	0003      	movs	r3, r0
    19be:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    19c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    19c2:	3301      	adds	r3, #1
    19c4:	d00d      	beq.n	19e2 <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    19c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    19c8:	b2da      	uxtb	r2, r3
    19ca:	2320      	movs	r3, #32
    19cc:	18fb      	adds	r3, r7, r3
    19ce:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    19d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    19d2:	0c1b      	lsrs	r3, r3, #16
    19d4:	b2db      	uxtb	r3, r3
    19d6:	2220      	movs	r2, #32
    19d8:	18ba      	adds	r2, r7, r2
    19da:	0011      	movs	r1, r2
    19dc:	0018      	movs	r0, r3
    19de:	4b36      	ldr	r3, [pc, #216]	; (1ab8 <usart_init+0x264>)
    19e0:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    19e2:	2347      	movs	r3, #71	; 0x47
    19e4:	18fb      	adds	r3, r7, r3
    19e6:	781a      	ldrb	r2, [r3, #0]
    19e8:	2347      	movs	r3, #71	; 0x47
    19ea:	18fb      	adds	r3, r7, r3
    19ec:	3201      	adds	r2, #1
    19ee:	701a      	strb	r2, [r3, #0]
    19f0:	2347      	movs	r3, #71	; 0x47
    19f2:	18fb      	adds	r3, r7, r3
    19f4:	781b      	ldrb	r3, [r3, #0]
    19f6:	2b03      	cmp	r3, #3
    19f8:	d9cd      	bls.n	1996 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    19fa:	2300      	movs	r3, #0
    19fc:	63fb      	str	r3, [r7, #60]	; 0x3c
    19fe:	e00a      	b.n	1a16 <usart_init+0x1c2>
		module->callback[i]            = NULL;
    1a00:	68fa      	ldr	r2, [r7, #12]
    1a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1a04:	3302      	adds	r3, #2
    1a06:	009b      	lsls	r3, r3, #2
    1a08:	18d3      	adds	r3, r2, r3
    1a0a:	3304      	adds	r3, #4
    1a0c:	2200      	movs	r2, #0
    1a0e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    1a10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1a12:	3301      	adds	r3, #1
    1a14:	63fb      	str	r3, [r7, #60]	; 0x3c
    1a16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1a18:	2b05      	cmp	r3, #5
    1a1a:	d9f1      	bls.n	1a00 <usart_init+0x1ac>
	}

	module->tx_buffer_ptr              = NULL;
    1a1c:	68fb      	ldr	r3, [r7, #12]
    1a1e:	2200      	movs	r2, #0
    1a20:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1a22:	68fb      	ldr	r3, [r7, #12]
    1a24:	2200      	movs	r2, #0
    1a26:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1a28:	68fb      	ldr	r3, [r7, #12]
    1a2a:	2200      	movs	r2, #0
    1a2c:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1a2e:	68fb      	ldr	r3, [r7, #12]
    1a30:	2200      	movs	r2, #0
    1a32:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1a34:	68fb      	ldr	r3, [r7, #12]
    1a36:	2230      	movs	r2, #48	; 0x30
    1a38:	2100      	movs	r1, #0
    1a3a:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    1a3c:	68fb      	ldr	r3, [r7, #12]
    1a3e:	2231      	movs	r2, #49	; 0x31
    1a40:	2100      	movs	r1, #0
    1a42:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    1a44:	68fb      	ldr	r3, [r7, #12]
    1a46:	2232      	movs	r2, #50	; 0x32
    1a48:	2100      	movs	r1, #0
    1a4a:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    1a4c:	68fb      	ldr	r3, [r7, #12]
    1a4e:	2233      	movs	r2, #51	; 0x33
    1a50:	2100      	movs	r1, #0
    1a52:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1a54:	68fb      	ldr	r3, [r7, #12]
    1a56:	681b      	ldr	r3, [r3, #0]
    1a58:	2227      	movs	r2, #39	; 0x27
    1a5a:	18bc      	adds	r4, r7, r2
    1a5c:	0018      	movs	r0, r3
    1a5e:	4b0d      	ldr	r3, [pc, #52]	; (1a94 <usart_init+0x240>)
    1a60:	4798      	blx	r3
    1a62:	0003      	movs	r3, r0
    1a64:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1a66:	4a15      	ldr	r2, [pc, #84]	; (1abc <usart_init+0x268>)
    1a68:	2327      	movs	r3, #39	; 0x27
    1a6a:	18fb      	adds	r3, r7, r3
    1a6c:	781b      	ldrb	r3, [r3, #0]
    1a6e:	0011      	movs	r1, r2
    1a70:	0018      	movs	r0, r3
    1a72:	4b13      	ldr	r3, [pc, #76]	; (1ac0 <usart_init+0x26c>)
    1a74:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1a76:	2327      	movs	r3, #39	; 0x27
    1a78:	18fb      	adds	r3, r7, r3
    1a7a:	781a      	ldrb	r2, [r3, #0]
    1a7c:	4b11      	ldr	r3, [pc, #68]	; (1ac4 <usart_init+0x270>)
    1a7e:	0092      	lsls	r2, r2, #2
    1a80:	68f9      	ldr	r1, [r7, #12]
    1a82:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    1a84:	233b      	movs	r3, #59	; 0x3b
    1a86:	18fb      	adds	r3, r7, r3
    1a88:	781b      	ldrb	r3, [r3, #0]
}
    1a8a:	0018      	movs	r0, r3
    1a8c:	46bd      	mov	sp, r7
    1a8e:	b013      	add	sp, #76	; 0x4c
    1a90:	bd90      	pop	{r4, r7, pc}
    1a92:	46c0      	nop			; (mov r8, r8)
    1a94:	000012dd 	.word	0x000012dd
    1a98:	00001499 	.word	0x00001499
    1a9c:	00001481 	.word	0x00001481
    1aa0:	000029c9 	.word	0x000029c9
    1aa4:	00002a0d 	.word	0x00002a0d
    1aa8:	00001095 	.word	0x00001095
    1aac:	00001581 	.word	0x00001581
    1ab0:	000014f5 	.word	0x000014f5
    1ab4:	00001121 	.word	0x00001121
    1ab8:	00002cb5 	.word	0x00002cb5
    1abc:	00001d65 	.word	0x00001d65
    1ac0:	00001341 	.word	0x00001341
    1ac4:	20000138 	.word	0x20000138

00001ac8 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    1ac8:	b580      	push	{r7, lr}
    1aca:	b084      	sub	sp, #16
    1acc:	af00      	add	r7, sp, #0
    1ace:	6078      	str	r0, [r7, #4]
    1ad0:	000a      	movs	r2, r1
    1ad2:	1cbb      	adds	r3, r7, #2
    1ad4:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1ad6:	687b      	ldr	r3, [r7, #4]
    1ad8:	681b      	ldr	r3, [r3, #0]
    1ada:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1adc:	687b      	ldr	r3, [r7, #4]
    1ade:	79db      	ldrb	r3, [r3, #7]
    1ae0:	2201      	movs	r2, #1
    1ae2:	4053      	eors	r3, r2
    1ae4:	b2db      	uxtb	r3, r3
    1ae6:	2b00      	cmp	r3, #0
    1ae8:	d001      	beq.n	1aee <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    1aea:	231c      	movs	r3, #28
    1aec:	e013      	b.n	1b16 <usart_write_wait+0x4e>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1aee:	687b      	ldr	r3, [r7, #4]
    1af0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    1af2:	b29b      	uxth	r3, r3
    1af4:	2b00      	cmp	r3, #0
    1af6:	d001      	beq.n	1afc <usart_write_wait+0x34>
		return STATUS_BUSY;
    1af8:	2305      	movs	r3, #5
    1afa:	e00c      	b.n	1b16 <usart_write_wait+0x4e>
		return STATUS_BUSY;
	}
#endif

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    1afc:	68fb      	ldr	r3, [r7, #12]
    1afe:	1cba      	adds	r2, r7, #2
    1b00:	8812      	ldrh	r2, [r2, #0]
    1b02:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1b04:	46c0      	nop			; (mov r8, r8)
    1b06:	68fb      	ldr	r3, [r7, #12]
    1b08:	7e1b      	ldrb	r3, [r3, #24]
    1b0a:	b2db      	uxtb	r3, r3
    1b0c:	001a      	movs	r2, r3
    1b0e:	2302      	movs	r3, #2
    1b10:	4013      	ands	r3, r2
    1b12:	d0f8      	beq.n	1b06 <usart_write_wait+0x3e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1b14:	2300      	movs	r3, #0
}
    1b16:	0018      	movs	r0, r3
    1b18:	46bd      	mov	sp, r7
    1b1a:	b004      	add	sp, #16
    1b1c:	bd80      	pop	{r7, pc}

00001b1e <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    1b1e:	b580      	push	{r7, lr}
    1b20:	b084      	sub	sp, #16
    1b22:	af00      	add	r7, sp, #0
    1b24:	6078      	str	r0, [r7, #4]
    1b26:	6039      	str	r1, [r7, #0]

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b28:	687b      	ldr	r3, [r7, #4]
    1b2a:	681b      	ldr	r3, [r3, #0]
    1b2c:	60fb      	str	r3, [r7, #12]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1b2e:	687b      	ldr	r3, [r7, #4]
    1b30:	799b      	ldrb	r3, [r3, #6]
    1b32:	2201      	movs	r2, #1
    1b34:	4053      	eors	r3, r2
    1b36:	b2db      	uxtb	r3, r3
    1b38:	2b00      	cmp	r3, #0
    1b3a:	d001      	beq.n	1b40 <usart_read_wait+0x22>
		return STATUS_ERR_DENIED;
    1b3c:	231c      	movs	r3, #28
    1b3e:	e05a      	b.n	1bf6 <usart_read_wait+0xd8>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1b40:	687b      	ldr	r3, [r7, #4]
    1b42:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    1b44:	b29b      	uxth	r3, r3
    1b46:	2b00      	cmp	r3, #0
    1b48:	d001      	beq.n	1b4e <usart_read_wait+0x30>
		return STATUS_BUSY;
    1b4a:	2305      	movs	r3, #5
    1b4c:	e053      	b.n	1bf6 <usart_read_wait+0xd8>
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1b4e:	68fb      	ldr	r3, [r7, #12]
    1b50:	7e1b      	ldrb	r3, [r3, #24]
    1b52:	b2db      	uxtb	r3, r3
    1b54:	001a      	movs	r2, r3
    1b56:	2304      	movs	r3, #4
    1b58:	4013      	ands	r3, r2
    1b5a:	d101      	bne.n	1b60 <usart_read_wait+0x42>
		/* Return error code */
		return STATUS_BUSY;
    1b5c:	2305      	movs	r3, #5
    1b5e:	e04a      	b.n	1bf6 <usart_read_wait+0xd8>
	}

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1b60:	68fb      	ldr	r3, [r7, #12]
    1b62:	8b5b      	ldrh	r3, [r3, #26]
    1b64:	b29b      	uxth	r3, r3
    1b66:	b2da      	uxtb	r2, r3
    1b68:	230b      	movs	r3, #11
    1b6a:	18fb      	adds	r3, r7, r3
    1b6c:	213f      	movs	r1, #63	; 0x3f
    1b6e:	400a      	ands	r2, r1
    1b70:	701a      	strb	r2, [r3, #0]

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    1b72:	230b      	movs	r3, #11
    1b74:	18fb      	adds	r3, r7, r3
    1b76:	781b      	ldrb	r3, [r3, #0]
    1b78:	2b00      	cmp	r3, #0
    1b7a:	d036      	beq.n	1bea <usart_read_wait+0xcc>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1b7c:	230b      	movs	r3, #11
    1b7e:	18fb      	adds	r3, r7, r3
    1b80:	781b      	ldrb	r3, [r3, #0]
    1b82:	2202      	movs	r2, #2
    1b84:	4013      	ands	r3, r2
    1b86:	d004      	beq.n	1b92 <usart_read_wait+0x74>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1b88:	68fb      	ldr	r3, [r7, #12]
    1b8a:	2202      	movs	r2, #2
    1b8c:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_FORMAT;
    1b8e:	231a      	movs	r3, #26
    1b90:	e031      	b.n	1bf6 <usart_read_wait+0xd8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1b92:	230b      	movs	r3, #11
    1b94:	18fb      	adds	r3, r7, r3
    1b96:	781b      	ldrb	r3, [r3, #0]
    1b98:	2204      	movs	r2, #4
    1b9a:	4013      	ands	r3, r2
    1b9c:	d004      	beq.n	1ba8 <usart_read_wait+0x8a>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1b9e:	68fb      	ldr	r3, [r7, #12]
    1ba0:	2204      	movs	r2, #4
    1ba2:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_OVERFLOW;
    1ba4:	231e      	movs	r3, #30
    1ba6:	e026      	b.n	1bf6 <usart_read_wait+0xd8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1ba8:	230b      	movs	r3, #11
    1baa:	18fb      	adds	r3, r7, r3
    1bac:	781b      	ldrb	r3, [r3, #0]
    1bae:	2201      	movs	r2, #1
    1bb0:	4013      	ands	r3, r2
    1bb2:	d004      	beq.n	1bbe <usart_read_wait+0xa0>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1bb4:	68fb      	ldr	r3, [r7, #12]
    1bb6:	2201      	movs	r2, #1
    1bb8:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_DATA;
    1bba:	2313      	movs	r3, #19
    1bbc:	e01b      	b.n	1bf6 <usart_read_wait+0xd8>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1bbe:	230b      	movs	r3, #11
    1bc0:	18fb      	adds	r3, r7, r3
    1bc2:	781b      	ldrb	r3, [r3, #0]
    1bc4:	2210      	movs	r2, #16
    1bc6:	4013      	ands	r3, r2
    1bc8:	d004      	beq.n	1bd4 <usart_read_wait+0xb6>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1bca:	68fb      	ldr	r3, [r7, #12]
    1bcc:	2210      	movs	r2, #16
    1bce:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PROTOCOL;
    1bd0:	2342      	movs	r3, #66	; 0x42
    1bd2:	e010      	b.n	1bf6 <usart_read_wait+0xd8>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1bd4:	230b      	movs	r3, #11
    1bd6:	18fb      	adds	r3, r7, r3
    1bd8:	781b      	ldrb	r3, [r3, #0]
    1bda:	2220      	movs	r2, #32
    1bdc:	4013      	ands	r3, r2
    1bde:	d004      	beq.n	1bea <usart_read_wait+0xcc>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1be0:	68fb      	ldr	r3, [r7, #12]
    1be2:	2220      	movs	r2, #32
    1be4:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PACKET_COLLISION;
    1be6:	2341      	movs	r3, #65	; 0x41
    1be8:	e005      	b.n	1bf6 <usart_read_wait+0xd8>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    1bea:	68fb      	ldr	r3, [r7, #12]
    1bec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1bee:	b29a      	uxth	r2, r3
    1bf0:	683b      	ldr	r3, [r7, #0]
    1bf2:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    1bf4:	2300      	movs	r3, #0
}
    1bf6:	0018      	movs	r0, r3
    1bf8:	46bd      	mov	sp, r7
    1bfa:	b004      	add	sp, #16
    1bfc:	bd80      	pop	{r7, pc}
	...

00001c00 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1c00:	b580      	push	{r7, lr}
    1c02:	b08a      	sub	sp, #40	; 0x28
    1c04:	af00      	add	r7, sp, #0
    1c06:	60f8      	str	r0, [r7, #12]
    1c08:	60b9      	str	r1, [r7, #8]
    1c0a:	1dbb      	adds	r3, r7, #6
    1c0c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    1c0e:	1dbb      	adds	r3, r7, #6
    1c10:	881b      	ldrh	r3, [r3, #0]
    1c12:	2b00      	cmp	r3, #0
    1c14:	d101      	bne.n	1c1a <usart_write_buffer_wait+0x1a>
		return STATUS_ERR_INVALID_ARG;
    1c16:	2317      	movs	r3, #23
    1c18:	e07a      	b.n	1d10 <usart_write_buffer_wait+0x110>
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1c1a:	68fb      	ldr	r3, [r7, #12]
    1c1c:	79db      	ldrb	r3, [r3, #7]
    1c1e:	2201      	movs	r2, #1
    1c20:	4053      	eors	r3, r2
    1c22:	b2db      	uxtb	r3, r3
    1c24:	2b00      	cmp	r3, #0
    1c26:	d001      	beq.n	1c2c <usart_write_buffer_wait+0x2c>
		return STATUS_ERR_DENIED;
    1c28:	231c      	movs	r3, #28
    1c2a:	e071      	b.n	1d10 <usart_write_buffer_wait+0x110>
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1c2c:	68fb      	ldr	r3, [r7, #12]
    1c2e:	681b      	ldr	r3, [r3, #0]
    1c30:	617b      	str	r3, [r7, #20]

	uint16_t tx_pos = 0;
    1c32:	2326      	movs	r3, #38	; 0x26
    1c34:	18fb      	adds	r3, r7, r3
    1c36:	2200      	movs	r2, #0
    1c38:	801a      	strh	r2, [r3, #0]

	/* Blocks while buffer is being transferred */
	while (length--) {
    1c3a:	e048      	b.n	1cce <usart_write_buffer_wait+0xce>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1c3c:	2300      	movs	r3, #0
    1c3e:	623b      	str	r3, [r7, #32]
    1c40:	e00f      	b.n	1c62 <usart_write_buffer_wait+0x62>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1c42:	697b      	ldr	r3, [r7, #20]
    1c44:	7e1b      	ldrb	r3, [r3, #24]
    1c46:	b2db      	uxtb	r3, r3
    1c48:	001a      	movs	r2, r3
    1c4a:	2301      	movs	r3, #1
    1c4c:	4013      	ands	r3, r2
    1c4e:	d10d      	bne.n	1c6c <usart_write_buffer_wait+0x6c>
				break;
			} else if (i == USART_TIMEOUT) {
    1c50:	6a3b      	ldr	r3, [r7, #32]
    1c52:	4a31      	ldr	r2, [pc, #196]	; (1d18 <usart_write_buffer_wait+0x118>)
    1c54:	4293      	cmp	r3, r2
    1c56:	d101      	bne.n	1c5c <usart_write_buffer_wait+0x5c>
				return STATUS_ERR_TIMEOUT;
    1c58:	2312      	movs	r3, #18
    1c5a:	e059      	b.n	1d10 <usart_write_buffer_wait+0x110>
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1c5c:	6a3b      	ldr	r3, [r7, #32]
    1c5e:	3301      	adds	r3, #1
    1c60:	623b      	str	r3, [r7, #32]
    1c62:	6a3b      	ldr	r3, [r7, #32]
    1c64:	4a2c      	ldr	r2, [pc, #176]	; (1d18 <usart_write_buffer_wait+0x118>)
    1c66:	4293      	cmp	r3, r2
    1c68:	d9eb      	bls.n	1c42 <usart_write_buffer_wait+0x42>
    1c6a:	e000      	b.n	1c6e <usart_write_buffer_wait+0x6e>
				break;
    1c6c:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1c6e:	2326      	movs	r3, #38	; 0x26
    1c70:	18fb      	adds	r3, r7, r3
    1c72:	881b      	ldrh	r3, [r3, #0]
    1c74:	2226      	movs	r2, #38	; 0x26
    1c76:	18ba      	adds	r2, r7, r2
    1c78:	1c59      	adds	r1, r3, #1
    1c7a:	8011      	strh	r1, [r2, #0]
    1c7c:	001a      	movs	r2, r3
    1c7e:	68bb      	ldr	r3, [r7, #8]
    1c80:	189b      	adds	r3, r3, r2
    1c82:	781a      	ldrb	r2, [r3, #0]
    1c84:	231e      	movs	r3, #30
    1c86:	18fb      	adds	r3, r7, r3
    1c88:	801a      	strh	r2, [r3, #0]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1c8a:	68fb      	ldr	r3, [r7, #12]
    1c8c:	795b      	ldrb	r3, [r3, #5]
    1c8e:	2b01      	cmp	r3, #1
    1c90:	d115      	bne.n	1cbe <usart_write_buffer_wait+0xbe>
			data_to_send |= (tx_data[tx_pos++] << 8);
    1c92:	2326      	movs	r3, #38	; 0x26
    1c94:	18fb      	adds	r3, r7, r3
    1c96:	881b      	ldrh	r3, [r3, #0]
    1c98:	2226      	movs	r2, #38	; 0x26
    1c9a:	18ba      	adds	r2, r7, r2
    1c9c:	1c59      	adds	r1, r3, #1
    1c9e:	8011      	strh	r1, [r2, #0]
    1ca0:	001a      	movs	r2, r3
    1ca2:	68bb      	ldr	r3, [r7, #8]
    1ca4:	189b      	adds	r3, r3, r2
    1ca6:	781b      	ldrb	r3, [r3, #0]
    1ca8:	021b      	lsls	r3, r3, #8
    1caa:	b21a      	sxth	r2, r3
    1cac:	231e      	movs	r3, #30
    1cae:	18fb      	adds	r3, r7, r3
    1cb0:	2100      	movs	r1, #0
    1cb2:	5e5b      	ldrsh	r3, [r3, r1]
    1cb4:	4313      	orrs	r3, r2
    1cb6:	b21a      	sxth	r2, r3
    1cb8:	231e      	movs	r3, #30
    1cba:	18fb      	adds	r3, r7, r3
    1cbc:	801a      	strh	r2, [r3, #0]
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    1cbe:	231e      	movs	r3, #30
    1cc0:	18fb      	adds	r3, r7, r3
    1cc2:	881a      	ldrh	r2, [r3, #0]
    1cc4:	68fb      	ldr	r3, [r7, #12]
    1cc6:	0011      	movs	r1, r2
    1cc8:	0018      	movs	r0, r3
    1cca:	4b14      	ldr	r3, [pc, #80]	; (1d1c <usart_write_buffer_wait+0x11c>)
    1ccc:	4798      	blx	r3
	while (length--) {
    1cce:	1dbb      	adds	r3, r7, #6
    1cd0:	881b      	ldrh	r3, [r3, #0]
    1cd2:	1dba      	adds	r2, r7, #6
    1cd4:	1e59      	subs	r1, r3, #1
    1cd6:	8011      	strh	r1, [r2, #0]
    1cd8:	2b00      	cmp	r3, #0
    1cda:	d1af      	bne.n	1c3c <usart_write_buffer_wait+0x3c>
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1cdc:	2300      	movs	r3, #0
    1cde:	61bb      	str	r3, [r7, #24]
    1ce0:	e00f      	b.n	1d02 <usart_write_buffer_wait+0x102>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    1ce2:	697b      	ldr	r3, [r7, #20]
    1ce4:	7e1b      	ldrb	r3, [r3, #24]
    1ce6:	b2db      	uxtb	r3, r3
    1ce8:	001a      	movs	r2, r3
    1cea:	2302      	movs	r3, #2
    1cec:	4013      	ands	r3, r2
    1cee:	d10d      	bne.n	1d0c <usart_write_buffer_wait+0x10c>
			break;
		} else if (i == USART_TIMEOUT) {
    1cf0:	69bb      	ldr	r3, [r7, #24]
    1cf2:	4a09      	ldr	r2, [pc, #36]	; (1d18 <usart_write_buffer_wait+0x118>)
    1cf4:	4293      	cmp	r3, r2
    1cf6:	d101      	bne.n	1cfc <usart_write_buffer_wait+0xfc>
			return STATUS_ERR_TIMEOUT;
    1cf8:	2312      	movs	r3, #18
    1cfa:	e009      	b.n	1d10 <usart_write_buffer_wait+0x110>
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1cfc:	69bb      	ldr	r3, [r7, #24]
    1cfe:	3301      	adds	r3, #1
    1d00:	61bb      	str	r3, [r7, #24]
    1d02:	69bb      	ldr	r3, [r7, #24]
    1d04:	4a04      	ldr	r2, [pc, #16]	; (1d18 <usart_write_buffer_wait+0x118>)
    1d06:	4293      	cmp	r3, r2
    1d08:	d9eb      	bls.n	1ce2 <usart_write_buffer_wait+0xe2>
    1d0a:	e000      	b.n	1d0e <usart_write_buffer_wait+0x10e>
			break;
    1d0c:	46c0      	nop			; (mov r8, r8)
		}
	}

	return STATUS_OK;
    1d0e:	2300      	movs	r3, #0
}
    1d10:	0018      	movs	r0, r3
    1d12:	46bd      	mov	sp, r7
    1d14:	b00a      	add	sp, #40	; 0x28
    1d16:	bd80      	pop	{r7, pc}
    1d18:	0000ffff 	.word	0x0000ffff
    1d1c:	00001ac9 	.word	0x00001ac9

00001d20 <usart_is_syncing>:
{
    1d20:	b580      	push	{r7, lr}
    1d22:	b084      	sub	sp, #16
    1d24:	af00      	add	r7, sp, #0
    1d26:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d28:	687b      	ldr	r3, [r7, #4]
    1d2a:	681b      	ldr	r3, [r3, #0]
    1d2c:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    1d2e:	68fb      	ldr	r3, [r7, #12]
    1d30:	69db      	ldr	r3, [r3, #28]
    1d32:	1e5a      	subs	r2, r3, #1
    1d34:	4193      	sbcs	r3, r2
    1d36:	b2db      	uxtb	r3, r3
}
    1d38:	0018      	movs	r0, r3
    1d3a:	46bd      	mov	sp, r7
    1d3c:	b004      	add	sp, #16
    1d3e:	bd80      	pop	{r7, pc}

00001d40 <_usart_wait_for_sync>:
{
    1d40:	b580      	push	{r7, lr}
    1d42:	b082      	sub	sp, #8
    1d44:	af00      	add	r7, sp, #0
    1d46:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    1d48:	46c0      	nop			; (mov r8, r8)
    1d4a:	687b      	ldr	r3, [r7, #4]
    1d4c:	0018      	movs	r0, r3
    1d4e:	4b04      	ldr	r3, [pc, #16]	; (1d60 <_usart_wait_for_sync+0x20>)
    1d50:	4798      	blx	r3
    1d52:	1e03      	subs	r3, r0, #0
    1d54:	d1f9      	bne.n	1d4a <_usart_wait_for_sync+0xa>
}
    1d56:	46c0      	nop			; (mov r8, r8)
    1d58:	46bd      	mov	sp, r7
    1d5a:	b002      	add	sp, #8
    1d5c:	bd80      	pop	{r7, pc}
    1d5e:	46c0      	nop			; (mov r8, r8)
    1d60:	00001d21 	.word	0x00001d21

00001d64 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1d64:	b580      	push	{r7, lr}
    1d66:	b088      	sub	sp, #32
    1d68:	af00      	add	r7, sp, #0
    1d6a:	0002      	movs	r2, r0
    1d6c:	1dfb      	adds	r3, r7, #7
    1d6e:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    1d70:	1dfb      	adds	r3, r7, #7
    1d72:	781a      	ldrb	r2, [r3, #0]
	struct usart_module *module
    1d74:	4ba3      	ldr	r3, [pc, #652]	; (2004 <STACK_SIZE+0x4>)
    1d76:	0092      	lsls	r2, r2, #2
    1d78:	58d3      	ldr	r3, [r2, r3]
    1d7a:	61bb      	str	r3, [r7, #24]

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1d7c:	69bb      	ldr	r3, [r7, #24]
    1d7e:	681b      	ldr	r3, [r3, #0]
	SercomUsart *const usart_hw
    1d80:	617b      	str	r3, [r7, #20]

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    1d82:	69bb      	ldr	r3, [r7, #24]
    1d84:	0018      	movs	r0, r3
    1d86:	4ba0      	ldr	r3, [pc, #640]	; (2008 <STACK_SIZE+0x8>)
    1d88:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1d8a:	697b      	ldr	r3, [r7, #20]
    1d8c:	7e1b      	ldrb	r3, [r3, #24]
    1d8e:	b2da      	uxtb	r2, r3
    1d90:	2312      	movs	r3, #18
    1d92:	18fb      	adds	r3, r7, r3
    1d94:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    1d96:	697b      	ldr	r3, [r7, #20]
    1d98:	7d9b      	ldrb	r3, [r3, #22]
    1d9a:	b2db      	uxtb	r3, r3
    1d9c:	b29a      	uxth	r2, r3
    1d9e:	2312      	movs	r3, #18
    1da0:	18fb      	adds	r3, r7, r3
    1da2:	2112      	movs	r1, #18
    1da4:	1879      	adds	r1, r7, r1
    1da6:	8809      	ldrh	r1, [r1, #0]
    1da8:	400a      	ands	r2, r1
    1daa:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    1dac:	69bb      	ldr	r3, [r7, #24]
    1dae:	2230      	movs	r2, #48	; 0x30
    1db0:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    1db2:	69ba      	ldr	r2, [r7, #24]
    1db4:	2131      	movs	r1, #49	; 0x31
    1db6:	5c52      	ldrb	r2, [r2, r1]
	callback_status = module->callback_reg_mask &
    1db8:	4013      	ands	r3, r2
    1dba:	b2da      	uxtb	r2, r3
    1dbc:	2310      	movs	r3, #16
    1dbe:	18fb      	adds	r3, r7, r3
    1dc0:	801a      	strh	r2, [r3, #0]

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1dc2:	2312      	movs	r3, #18
    1dc4:	18fb      	adds	r3, r7, r3
    1dc6:	881b      	ldrh	r3, [r3, #0]
    1dc8:	2201      	movs	r2, #1
    1dca:	4013      	ands	r3, r2
    1dcc:	d044      	beq.n	1e58 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    1dce:	69bb      	ldr	r3, [r7, #24]
    1dd0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    1dd2:	b29b      	uxth	r3, r3
    1dd4:	2b00      	cmp	r3, #0
    1dd6:	d03c      	beq.n	1e52 <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1dd8:	69bb      	ldr	r3, [r7, #24]
    1dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1ddc:	781b      	ldrb	r3, [r3, #0]
    1dde:	b2da      	uxtb	r2, r3
    1de0:	231c      	movs	r3, #28
    1de2:	18fb      	adds	r3, r7, r3
    1de4:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1de6:	69bb      	ldr	r3, [r7, #24]
    1de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1dea:	1c5a      	adds	r2, r3, #1
    1dec:	69bb      	ldr	r3, [r7, #24]
    1dee:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1df0:	69bb      	ldr	r3, [r7, #24]
    1df2:	795b      	ldrb	r3, [r3, #5]
    1df4:	2b01      	cmp	r3, #1
    1df6:	d113      	bne.n	1e20 <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1df8:	69bb      	ldr	r3, [r7, #24]
    1dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1dfc:	781b      	ldrb	r3, [r3, #0]
    1dfe:	b2db      	uxtb	r3, r3
    1e00:	021b      	lsls	r3, r3, #8
    1e02:	b21a      	sxth	r2, r3
    1e04:	231c      	movs	r3, #28
    1e06:	18fb      	adds	r3, r7, r3
    1e08:	2100      	movs	r1, #0
    1e0a:	5e5b      	ldrsh	r3, [r3, r1]
    1e0c:	4313      	orrs	r3, r2
    1e0e:	b21a      	sxth	r2, r3
    1e10:	231c      	movs	r3, #28
    1e12:	18fb      	adds	r3, r7, r3
    1e14:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    1e16:	69bb      	ldr	r3, [r7, #24]
    1e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1e1a:	1c5a      	adds	r2, r3, #1
    1e1c:	69bb      	ldr	r3, [r7, #24]
    1e1e:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1e20:	231c      	movs	r3, #28
    1e22:	18fb      	adds	r3, r7, r3
    1e24:	881b      	ldrh	r3, [r3, #0]
    1e26:	05db      	lsls	r3, r3, #23
    1e28:	0ddb      	lsrs	r3, r3, #23
    1e2a:	b29a      	uxth	r2, r3
    1e2c:	697b      	ldr	r3, [r7, #20]
    1e2e:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1e30:	69bb      	ldr	r3, [r7, #24]
    1e32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    1e34:	b29b      	uxth	r3, r3
    1e36:	3b01      	subs	r3, #1
    1e38:	b29b      	uxth	r3, r3
    1e3a:	69ba      	ldr	r2, [r7, #24]
    1e3c:	1c19      	adds	r1, r3, #0
    1e3e:	85d1      	strh	r1, [r2, #46]	; 0x2e
    1e40:	2b00      	cmp	r3, #0
    1e42:	d109      	bne.n	1e58 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1e44:	697b      	ldr	r3, [r7, #20]
    1e46:	2201      	movs	r2, #1
    1e48:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1e4a:	697b      	ldr	r3, [r7, #20]
    1e4c:	2202      	movs	r2, #2
    1e4e:	759a      	strb	r2, [r3, #22]
    1e50:	e002      	b.n	1e58 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1e52:	697b      	ldr	r3, [r7, #20]
    1e54:	2201      	movs	r2, #1
    1e56:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1e58:	2312      	movs	r3, #18
    1e5a:	18fb      	adds	r3, r7, r3
    1e5c:	881b      	ldrh	r3, [r3, #0]
    1e5e:	2202      	movs	r2, #2
    1e60:	4013      	ands	r3, r2
    1e62:	d011      	beq.n	1e88 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1e64:	697b      	ldr	r3, [r7, #20]
    1e66:	2202      	movs	r2, #2
    1e68:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    1e6a:	69bb      	ldr	r3, [r7, #24]
    1e6c:	2233      	movs	r2, #51	; 0x33
    1e6e:	2100      	movs	r1, #0
    1e70:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1e72:	2310      	movs	r3, #16
    1e74:	18fb      	adds	r3, r7, r3
    1e76:	881b      	ldrh	r3, [r3, #0]
    1e78:	2201      	movs	r2, #1
    1e7a:	4013      	ands	r3, r2
    1e7c:	d004      	beq.n	1e88 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1e7e:	69bb      	ldr	r3, [r7, #24]
    1e80:	68db      	ldr	r3, [r3, #12]
    1e82:	69ba      	ldr	r2, [r7, #24]
    1e84:	0010      	movs	r0, r2
    1e86:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1e88:	2312      	movs	r3, #18
    1e8a:	18fb      	adds	r3, r7, r3
    1e8c:	881b      	ldrh	r3, [r3, #0]
    1e8e:	2204      	movs	r2, #4
    1e90:	4013      	ands	r3, r2
    1e92:	d100      	bne.n	1e96 <_usart_interrupt_handler+0x132>
    1e94:	e0bd      	b.n	2012 <STACK_SIZE+0x12>

		if (module->remaining_rx_buffer_length) {
    1e96:	69bb      	ldr	r3, [r7, #24]
    1e98:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    1e9a:	b29b      	uxth	r3, r3
    1e9c:	2b00      	cmp	r3, #0
    1e9e:	d100      	bne.n	1ea2 <_usart_interrupt_handler+0x13e>
    1ea0:	e0b4      	b.n	200c <STACK_SIZE+0xc>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1ea2:	697b      	ldr	r3, [r7, #20]
    1ea4:	8b5b      	ldrh	r3, [r3, #26]
    1ea6:	b29b      	uxth	r3, r3
    1ea8:	b2da      	uxtb	r2, r3
    1eaa:	231f      	movs	r3, #31
    1eac:	18fb      	adds	r3, r7, r3
    1eae:	213f      	movs	r1, #63	; 0x3f
    1eb0:	400a      	ands	r2, r1
    1eb2:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1eb4:	231f      	movs	r3, #31
    1eb6:	18fb      	adds	r3, r7, r3
    1eb8:	781b      	ldrb	r3, [r3, #0]
    1eba:	2208      	movs	r2, #8
    1ebc:	4013      	ands	r3, r2
    1ebe:	d007      	beq.n	1ed0 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1ec0:	231f      	movs	r3, #31
    1ec2:	18fb      	adds	r3, r7, r3
    1ec4:	221f      	movs	r2, #31
    1ec6:	18ba      	adds	r2, r7, r2
    1ec8:	7812      	ldrb	r2, [r2, #0]
    1eca:	2108      	movs	r1, #8
    1ecc:	438a      	bics	r2, r1
    1ece:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1ed0:	231f      	movs	r3, #31
    1ed2:	18fb      	adds	r3, r7, r3
    1ed4:	781b      	ldrb	r3, [r3, #0]
    1ed6:	2b00      	cmp	r3, #0
    1ed8:	d050      	beq.n	1f7c <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1eda:	231f      	movs	r3, #31
    1edc:	18fb      	adds	r3, r7, r3
    1ede:	781b      	ldrb	r3, [r3, #0]
    1ee0:	2202      	movs	r2, #2
    1ee2:	4013      	ands	r3, r2
    1ee4:	d007      	beq.n	1ef6 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1ee6:	69bb      	ldr	r3, [r7, #24]
    1ee8:	2232      	movs	r2, #50	; 0x32
    1eea:	211a      	movs	r1, #26
    1eec:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1eee:	697b      	ldr	r3, [r7, #20]
    1ef0:	2202      	movs	r2, #2
    1ef2:	835a      	strh	r2, [r3, #26]
    1ef4:	e036      	b.n	1f64 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1ef6:	231f      	movs	r3, #31
    1ef8:	18fb      	adds	r3, r7, r3
    1efa:	781b      	ldrb	r3, [r3, #0]
    1efc:	2204      	movs	r2, #4
    1efe:	4013      	ands	r3, r2
    1f00:	d007      	beq.n	1f12 <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1f02:	69bb      	ldr	r3, [r7, #24]
    1f04:	2232      	movs	r2, #50	; 0x32
    1f06:	211e      	movs	r1, #30
    1f08:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1f0a:	697b      	ldr	r3, [r7, #20]
    1f0c:	2204      	movs	r2, #4
    1f0e:	835a      	strh	r2, [r3, #26]
    1f10:	e028      	b.n	1f64 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1f12:	231f      	movs	r3, #31
    1f14:	18fb      	adds	r3, r7, r3
    1f16:	781b      	ldrb	r3, [r3, #0]
    1f18:	2201      	movs	r2, #1
    1f1a:	4013      	ands	r3, r2
    1f1c:	d007      	beq.n	1f2e <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1f1e:	69bb      	ldr	r3, [r7, #24]
    1f20:	2232      	movs	r2, #50	; 0x32
    1f22:	2113      	movs	r1, #19
    1f24:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1f26:	697b      	ldr	r3, [r7, #20]
    1f28:	2201      	movs	r2, #1
    1f2a:	835a      	strh	r2, [r3, #26]
    1f2c:	e01a      	b.n	1f64 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1f2e:	231f      	movs	r3, #31
    1f30:	18fb      	adds	r3, r7, r3
    1f32:	781b      	ldrb	r3, [r3, #0]
    1f34:	2210      	movs	r2, #16
    1f36:	4013      	ands	r3, r2
    1f38:	d007      	beq.n	1f4a <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1f3a:	69bb      	ldr	r3, [r7, #24]
    1f3c:	2232      	movs	r2, #50	; 0x32
    1f3e:	2142      	movs	r1, #66	; 0x42
    1f40:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1f42:	697b      	ldr	r3, [r7, #20]
    1f44:	2210      	movs	r2, #16
    1f46:	835a      	strh	r2, [r3, #26]
    1f48:	e00c      	b.n	1f64 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1f4a:	231f      	movs	r3, #31
    1f4c:	18fb      	adds	r3, r7, r3
    1f4e:	781b      	ldrb	r3, [r3, #0]
    1f50:	2220      	movs	r2, #32
    1f52:	4013      	ands	r3, r2
    1f54:	d006      	beq.n	1f64 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1f56:	69bb      	ldr	r3, [r7, #24]
    1f58:	2232      	movs	r2, #50	; 0x32
    1f5a:	2141      	movs	r1, #65	; 0x41
    1f5c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1f5e:	697b      	ldr	r3, [r7, #20]
    1f60:	2220      	movs	r2, #32
    1f62:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    1f64:	2310      	movs	r3, #16
    1f66:	18fb      	adds	r3, r7, r3
    1f68:	881b      	ldrh	r3, [r3, #0]
    1f6a:	2204      	movs	r2, #4
    1f6c:	4013      	ands	r3, r2
				if (callback_status
    1f6e:	d050      	beq.n	2012 <STACK_SIZE+0x12>
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1f70:	69bb      	ldr	r3, [r7, #24]
    1f72:	695b      	ldr	r3, [r3, #20]
    1f74:	69ba      	ldr	r2, [r7, #24]
    1f76:	0010      	movs	r0, r2
    1f78:	4798      	blx	r3
    1f7a:	e04a      	b.n	2012 <STACK_SIZE+0x12>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1f7c:	697b      	ldr	r3, [r7, #20]
    1f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1f80:	b29a      	uxth	r2, r3
    1f82:	230e      	movs	r3, #14
    1f84:	18fb      	adds	r3, r7, r3
    1f86:	05d2      	lsls	r2, r2, #23
    1f88:	0dd2      	lsrs	r2, r2, #23
    1f8a:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1f8c:	69bb      	ldr	r3, [r7, #24]
    1f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1f90:	220e      	movs	r2, #14
    1f92:	18ba      	adds	r2, r7, r2
    1f94:	8812      	ldrh	r2, [r2, #0]
    1f96:	b2d2      	uxtb	r2, r2
    1f98:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1f9a:	69bb      	ldr	r3, [r7, #24]
    1f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1f9e:	1c5a      	adds	r2, r3, #1
    1fa0:	69bb      	ldr	r3, [r7, #24]
    1fa2:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1fa4:	69bb      	ldr	r3, [r7, #24]
    1fa6:	795b      	ldrb	r3, [r3, #5]
    1fa8:	2b01      	cmp	r3, #1
    1faa:	d10d      	bne.n	1fc8 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1fac:	69bb      	ldr	r3, [r7, #24]
    1fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1fb0:	220e      	movs	r2, #14
    1fb2:	18ba      	adds	r2, r7, r2
    1fb4:	8812      	ldrh	r2, [r2, #0]
    1fb6:	0a12      	lsrs	r2, r2, #8
    1fb8:	b292      	uxth	r2, r2
    1fba:	b2d2      	uxtb	r2, r2
    1fbc:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1fbe:	69bb      	ldr	r3, [r7, #24]
    1fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1fc2:	1c5a      	adds	r2, r3, #1
    1fc4:	69bb      	ldr	r3, [r7, #24]
    1fc6:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1fc8:	69bb      	ldr	r3, [r7, #24]
    1fca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    1fcc:	b29b      	uxth	r3, r3
    1fce:	3b01      	subs	r3, #1
    1fd0:	b29b      	uxth	r3, r3
    1fd2:	69ba      	ldr	r2, [r7, #24]
    1fd4:	1c19      	adds	r1, r3, #0
    1fd6:	8591      	strh	r1, [r2, #44]	; 0x2c
    1fd8:	2b00      	cmp	r3, #0
    1fda:	d11a      	bne.n	2012 <STACK_SIZE+0x12>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1fdc:	697b      	ldr	r3, [r7, #20]
    1fde:	2204      	movs	r2, #4
    1fe0:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    1fe2:	69bb      	ldr	r3, [r7, #24]
    1fe4:	2232      	movs	r2, #50	; 0x32
    1fe6:	2100      	movs	r1, #0
    1fe8:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    1fea:	2310      	movs	r3, #16
    1fec:	18fb      	adds	r3, r7, r3
    1fee:	881b      	ldrh	r3, [r3, #0]
    1ff0:	2202      	movs	r2, #2
    1ff2:	4013      	ands	r3, r2
					if (callback_status
    1ff4:	d00d      	beq.n	2012 <STACK_SIZE+0x12>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1ff6:	69bb      	ldr	r3, [r7, #24]
    1ff8:	691b      	ldr	r3, [r3, #16]
    1ffa:	69ba      	ldr	r2, [r7, #24]
    1ffc:	0010      	movs	r0, r2
    1ffe:	4798      	blx	r3
    2000:	e007      	b.n	2012 <STACK_SIZE+0x12>
    2002:	46c0      	nop			; (mov r8, r8)
    2004:	20000138 	.word	0x20000138
    2008:	00001d41 	.word	0x00001d41
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    200c:	697b      	ldr	r3, [r7, #20]
    200e:	2204      	movs	r2, #4
    2010:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2012:	2312      	movs	r3, #18
    2014:	18fb      	adds	r3, r7, r3
    2016:	881b      	ldrh	r3, [r3, #0]
    2018:	2210      	movs	r2, #16
    201a:	4013      	ands	r3, r2
    201c:	d010      	beq.n	2040 <STACK_SIZE+0x40>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    201e:	697b      	ldr	r3, [r7, #20]
    2020:	2210      	movs	r2, #16
    2022:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2024:	697b      	ldr	r3, [r7, #20]
    2026:	2210      	movs	r2, #16
    2028:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    202a:	2310      	movs	r3, #16
    202c:	18fb      	adds	r3, r7, r3
    202e:	881b      	ldrh	r3, [r3, #0]
    2030:	2210      	movs	r2, #16
    2032:	4013      	ands	r3, r2
    2034:	d004      	beq.n	2040 <STACK_SIZE+0x40>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2036:	69bb      	ldr	r3, [r7, #24]
    2038:	69db      	ldr	r3, [r3, #28]
    203a:	69ba      	ldr	r2, [r7, #24]
    203c:	0010      	movs	r0, r2
    203e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2040:	2312      	movs	r3, #18
    2042:	18fb      	adds	r3, r7, r3
    2044:	881b      	ldrh	r3, [r3, #0]
    2046:	2220      	movs	r2, #32
    2048:	4013      	ands	r3, r2
    204a:	d010      	beq.n	206e <STACK_SIZE+0x6e>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    204c:	697b      	ldr	r3, [r7, #20]
    204e:	2220      	movs	r2, #32
    2050:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2052:	697b      	ldr	r3, [r7, #20]
    2054:	2220      	movs	r2, #32
    2056:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2058:	2310      	movs	r3, #16
    205a:	18fb      	adds	r3, r7, r3
    205c:	881b      	ldrh	r3, [r3, #0]
    205e:	2208      	movs	r2, #8
    2060:	4013      	ands	r3, r2
    2062:	d004      	beq.n	206e <STACK_SIZE+0x6e>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2064:	69bb      	ldr	r3, [r7, #24]
    2066:	699b      	ldr	r3, [r3, #24]
    2068:	69ba      	ldr	r2, [r7, #24]
    206a:	0010      	movs	r0, r2
    206c:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    206e:	2312      	movs	r3, #18
    2070:	18fb      	adds	r3, r7, r3
    2072:	881b      	ldrh	r3, [r3, #0]
    2074:	2208      	movs	r2, #8
    2076:	4013      	ands	r3, r2
    2078:	d010      	beq.n	209c <STACK_SIZE+0x9c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    207a:	697b      	ldr	r3, [r7, #20]
    207c:	2208      	movs	r2, #8
    207e:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2080:	697b      	ldr	r3, [r7, #20]
    2082:	2208      	movs	r2, #8
    2084:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    2086:	2310      	movs	r3, #16
    2088:	18fb      	adds	r3, r7, r3
    208a:	881b      	ldrh	r3, [r3, #0]
    208c:	2220      	movs	r2, #32
    208e:	4013      	ands	r3, r2
    2090:	d004      	beq.n	209c <STACK_SIZE+0x9c>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2092:	69bb      	ldr	r3, [r7, #24]
    2094:	6a1b      	ldr	r3, [r3, #32]
    2096:	69ba      	ldr	r2, [r7, #24]
    2098:	0010      	movs	r0, r2
    209a:	4798      	blx	r3
		}
	}
#endif
}
    209c:	46c0      	nop			; (mov r8, r8)
    209e:	46bd      	mov	sp, r7
    20a0:	b008      	add	sp, #32
    20a2:	bd80      	pop	{r7, pc}

000020a4 <system_gclk_gen_get_config_defaults>:
{
    20a4:	b580      	push	{r7, lr}
    20a6:	b082      	sub	sp, #8
    20a8:	af00      	add	r7, sp, #0
    20aa:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    20ac:	687b      	ldr	r3, [r7, #4]
    20ae:	2201      	movs	r2, #1
    20b0:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    20b2:	687b      	ldr	r3, [r7, #4]
    20b4:	2200      	movs	r2, #0
    20b6:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    20b8:	687b      	ldr	r3, [r7, #4]
    20ba:	2206      	movs	r2, #6
    20bc:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    20be:	687b      	ldr	r3, [r7, #4]
    20c0:	2200      	movs	r2, #0
    20c2:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    20c4:	687b      	ldr	r3, [r7, #4]
    20c6:	2200      	movs	r2, #0
    20c8:	725a      	strb	r2, [r3, #9]
}
    20ca:	46c0      	nop			; (mov r8, r8)
    20cc:	46bd      	mov	sp, r7
    20ce:	b002      	add	sp, #8
    20d0:	bd80      	pop	{r7, pc}

000020d2 <system_clock_source_osc32k_get_config_defaults>:
{
    20d2:	b580      	push	{r7, lr}
    20d4:	b082      	sub	sp, #8
    20d6:	af00      	add	r7, sp, #0
    20d8:	6078      	str	r0, [r7, #4]
	config->enable_1khz_output  = true;
    20da:	687b      	ldr	r3, [r7, #4]
    20dc:	2201      	movs	r2, #1
    20de:	705a      	strb	r2, [r3, #1]
	config->enable_32khz_output = true;
    20e0:	687b      	ldr	r3, [r7, #4]
    20e2:	2201      	movs	r2, #1
    20e4:	709a      	strb	r2, [r3, #2]
	config->run_in_standby      = false;
    20e6:	687b      	ldr	r3, [r7, #4]
    20e8:	2200      	movs	r2, #0
    20ea:	70da      	strb	r2, [r3, #3]
	config->on_demand           = true;
    20ec:	687b      	ldr	r3, [r7, #4]
    20ee:	2201      	movs	r2, #1
    20f0:	711a      	strb	r2, [r3, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    20f2:	687b      	ldr	r3, [r7, #4]
    20f4:	2207      	movs	r2, #7
    20f6:	701a      	strb	r2, [r3, #0]
	config->write_once          = false;
    20f8:	687b      	ldr	r3, [r7, #4]
    20fa:	2200      	movs	r2, #0
    20fc:	715a      	strb	r2, [r3, #5]
}
    20fe:	46c0      	nop			; (mov r8, r8)
    2100:	46bd      	mov	sp, r7
    2102:	b002      	add	sp, #8
    2104:	bd80      	pop	{r7, pc}

00002106 <system_clock_source_osc8m_get_config_defaults>:
{
    2106:	b580      	push	{r7, lr}
    2108:	b082      	sub	sp, #8
    210a:	af00      	add	r7, sp, #0
    210c:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    210e:	687b      	ldr	r3, [r7, #4]
    2110:	2203      	movs	r2, #3
    2112:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    2114:	687b      	ldr	r3, [r7, #4]
    2116:	2200      	movs	r2, #0
    2118:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    211a:	687b      	ldr	r3, [r7, #4]
    211c:	2201      	movs	r2, #1
    211e:	709a      	strb	r2, [r3, #2]
}
    2120:	46c0      	nop			; (mov r8, r8)
    2122:	46bd      	mov	sp, r7
    2124:	b002      	add	sp, #8
    2126:	bd80      	pop	{r7, pc}

00002128 <system_cpu_clock_set_divider>:
{
    2128:	b580      	push	{r7, lr}
    212a:	b082      	sub	sp, #8
    212c:	af00      	add	r7, sp, #0
    212e:	0002      	movs	r2, r0
    2130:	1dfb      	adds	r3, r7, #7
    2132:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    2134:	4a03      	ldr	r2, [pc, #12]	; (2144 <system_cpu_clock_set_divider+0x1c>)
    2136:	1dfb      	adds	r3, r7, #7
    2138:	781b      	ldrb	r3, [r3, #0]
    213a:	7213      	strb	r3, [r2, #8]
}
    213c:	46c0      	nop			; (mov r8, r8)
    213e:	46bd      	mov	sp, r7
    2140:	b002      	add	sp, #8
    2142:	bd80      	pop	{r7, pc}
    2144:	40000400 	.word	0x40000400

00002148 <system_apb_clock_set_divider>:
{
    2148:	b580      	push	{r7, lr}
    214a:	b082      	sub	sp, #8
    214c:	af00      	add	r7, sp, #0
    214e:	0002      	movs	r2, r0
    2150:	1dfb      	adds	r3, r7, #7
    2152:	701a      	strb	r2, [r3, #0]
    2154:	1dbb      	adds	r3, r7, #6
    2156:	1c0a      	adds	r2, r1, #0
    2158:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    215a:	1dfb      	adds	r3, r7, #7
    215c:	781b      	ldrb	r3, [r3, #0]
    215e:	2b01      	cmp	r3, #1
    2160:	d008      	beq.n	2174 <system_apb_clock_set_divider+0x2c>
    2162:	2b02      	cmp	r3, #2
    2164:	d00b      	beq.n	217e <system_apb_clock_set_divider+0x36>
    2166:	2b00      	cmp	r3, #0
    2168:	d10e      	bne.n	2188 <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    216a:	4a0b      	ldr	r2, [pc, #44]	; (2198 <system_apb_clock_set_divider+0x50>)
    216c:	1dbb      	adds	r3, r7, #6
    216e:	781b      	ldrb	r3, [r3, #0]
    2170:	7253      	strb	r3, [r2, #9]
			break;
    2172:	e00b      	b.n	218c <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    2174:	4a08      	ldr	r2, [pc, #32]	; (2198 <system_apb_clock_set_divider+0x50>)
    2176:	1dbb      	adds	r3, r7, #6
    2178:	781b      	ldrb	r3, [r3, #0]
    217a:	7293      	strb	r3, [r2, #10]
			break;
    217c:	e006      	b.n	218c <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    217e:	4a06      	ldr	r2, [pc, #24]	; (2198 <system_apb_clock_set_divider+0x50>)
    2180:	1dbb      	adds	r3, r7, #6
    2182:	781b      	ldrb	r3, [r3, #0]
    2184:	72d3      	strb	r3, [r2, #11]
			break;
    2186:	e001      	b.n	218c <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    2188:	2317      	movs	r3, #23
    218a:	e000      	b.n	218e <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    218c:	2300      	movs	r3, #0
}
    218e:	0018      	movs	r0, r3
    2190:	46bd      	mov	sp, r7
    2192:	b002      	add	sp, #8
    2194:	bd80      	pop	{r7, pc}
    2196:	46c0      	nop			; (mov r8, r8)
    2198:	40000400 	.word	0x40000400

0000219c <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    219c:	b580      	push	{r7, lr}
    219e:	b082      	sub	sp, #8
    21a0:	af00      	add	r7, sp, #0
    21a2:	0002      	movs	r2, r0
    21a4:	1dfb      	adds	r3, r7, #7
    21a6:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    21a8:	4a08      	ldr	r2, [pc, #32]	; (21cc <system_flash_set_waitstates+0x30>)
    21aa:	1dfb      	adds	r3, r7, #7
    21ac:	781b      	ldrb	r3, [r3, #0]
    21ae:	210f      	movs	r1, #15
    21b0:	400b      	ands	r3, r1
    21b2:	b2d9      	uxtb	r1, r3
    21b4:	6853      	ldr	r3, [r2, #4]
    21b6:	200f      	movs	r0, #15
    21b8:	4001      	ands	r1, r0
    21ba:	0049      	lsls	r1, r1, #1
    21bc:	201e      	movs	r0, #30
    21be:	4383      	bics	r3, r0
    21c0:	430b      	orrs	r3, r1
    21c2:	6053      	str	r3, [r2, #4]
}
    21c4:	46c0      	nop			; (mov r8, r8)
    21c6:	46bd      	mov	sp, r7
    21c8:	b002      	add	sp, #8
    21ca:	bd80      	pop	{r7, pc}
    21cc:	41004000 	.word	0x41004000

000021d0 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    21d0:	b580      	push	{r7, lr}
    21d2:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    21d4:	46c0      	nop			; (mov r8, r8)
    21d6:	4b04      	ldr	r3, [pc, #16]	; (21e8 <_system_dfll_wait_for_sync+0x18>)
    21d8:	68db      	ldr	r3, [r3, #12]
    21da:	2210      	movs	r2, #16
    21dc:	4013      	ands	r3, r2
    21de:	d0fa      	beq.n	21d6 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    21e0:	46c0      	nop			; (mov r8, r8)
    21e2:	46bd      	mov	sp, r7
    21e4:	bd80      	pop	{r7, pc}
    21e6:	46c0      	nop			; (mov r8, r8)
    21e8:	40000800 	.word	0x40000800

000021ec <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    21ec:	b580      	push	{r7, lr}
    21ee:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    21f0:	4b0c      	ldr	r3, [pc, #48]	; (2224 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    21f2:	2202      	movs	r2, #2
    21f4:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    21f6:	4b0c      	ldr	r3, [pc, #48]	; (2228 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    21f8:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    21fa:	4a0a      	ldr	r2, [pc, #40]	; (2224 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    21fc:	4b0b      	ldr	r3, [pc, #44]	; (222c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    21fe:	689b      	ldr	r3, [r3, #8]
    2200:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2202:	4a08      	ldr	r2, [pc, #32]	; (2224 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2204:	4b09      	ldr	r3, [pc, #36]	; (222c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    2206:	685b      	ldr	r3, [r3, #4]
    2208:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    220a:	4b06      	ldr	r3, [pc, #24]	; (2224 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    220c:	2200      	movs	r2, #0
    220e:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    2210:	4b05      	ldr	r3, [pc, #20]	; (2228 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    2212:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2214:	4a03      	ldr	r2, [pc, #12]	; (2224 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2216:	4b05      	ldr	r3, [pc, #20]	; (222c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    2218:	681b      	ldr	r3, [r3, #0]
    221a:	b29b      	uxth	r3, r3
    221c:	8493      	strh	r3, [r2, #36]	; 0x24
}
    221e:	46c0      	nop			; (mov r8, r8)
    2220:	46bd      	mov	sp, r7
    2222:	bd80      	pop	{r7, pc}
    2224:	40000800 	.word	0x40000800
    2228:	000021d1 	.word	0x000021d1
    222c:	200000b8 	.word	0x200000b8

00002230 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2230:	b580      	push	{r7, lr}
    2232:	b082      	sub	sp, #8
    2234:	af00      	add	r7, sp, #0
    2236:	0002      	movs	r2, r0
    2238:	1dfb      	adds	r3, r7, #7
    223a:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    223c:	1dfb      	adds	r3, r7, #7
    223e:	781b      	ldrb	r3, [r3, #0]
    2240:	2b08      	cmp	r3, #8
    2242:	d841      	bhi.n	22c8 <system_clock_source_get_hz+0x98>
    2244:	009a      	lsls	r2, r3, #2
    2246:	4b23      	ldr	r3, [pc, #140]	; (22d4 <system_clock_source_get_hz+0xa4>)
    2248:	18d3      	adds	r3, r2, r3
    224a:	681b      	ldr	r3, [r3, #0]
    224c:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    224e:	4b22      	ldr	r3, [pc, #136]	; (22d8 <system_clock_source_get_hz+0xa8>)
    2250:	691b      	ldr	r3, [r3, #16]
    2252:	e03a      	b.n	22ca <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2254:	4b21      	ldr	r3, [pc, #132]	; (22dc <system_clock_source_get_hz+0xac>)
    2256:	6a1b      	ldr	r3, [r3, #32]
    2258:	059b      	lsls	r3, r3, #22
    225a:	0f9b      	lsrs	r3, r3, #30
    225c:	b2db      	uxtb	r3, r3
    225e:	001a      	movs	r2, r3
    2260:	4b1f      	ldr	r3, [pc, #124]	; (22e0 <system_clock_source_get_hz+0xb0>)
    2262:	40d3      	lsrs	r3, r2
    2264:	e031      	b.n	22ca <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2266:	2380      	movs	r3, #128	; 0x80
    2268:	021b      	lsls	r3, r3, #8
    226a:	e02e      	b.n	22ca <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    226c:	2380      	movs	r3, #128	; 0x80
    226e:	021b      	lsls	r3, r3, #8
    2270:	e02b      	b.n	22ca <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2272:	4b19      	ldr	r3, [pc, #100]	; (22d8 <system_clock_source_get_hz+0xa8>)
    2274:	695b      	ldr	r3, [r3, #20]
    2276:	e028      	b.n	22ca <system_clock_source_get_hz+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2278:	4b17      	ldr	r3, [pc, #92]	; (22d8 <system_clock_source_get_hz+0xa8>)
    227a:	681b      	ldr	r3, [r3, #0]
    227c:	2202      	movs	r2, #2
    227e:	4013      	ands	r3, r2
    2280:	d101      	bne.n	2286 <system_clock_source_get_hz+0x56>
			return 0;
    2282:	2300      	movs	r3, #0
    2284:	e021      	b.n	22ca <system_clock_source_get_hz+0x9a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    2286:	4b17      	ldr	r3, [pc, #92]	; (22e4 <system_clock_source_get_hz+0xb4>)
    2288:	4798      	blx	r3

		/* Check if operating in closed loop (USB) mode */
		switch(_system_clock_inst.dfll.control &
    228a:	4b13      	ldr	r3, [pc, #76]	; (22d8 <system_clock_source_get_hz+0xa8>)
    228c:	681b      	ldr	r3, [r3, #0]
    228e:	2224      	movs	r2, #36	; 0x24
    2290:	4013      	ands	r3, r2
    2292:	2b04      	cmp	r3, #4
    2294:	d109      	bne.n	22aa <system_clock_source_get_hz+0x7a>
				(SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_USBCRM)) {
		case SYSCTRL_DFLLCTRL_MODE:
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2296:	2000      	movs	r0, #0
    2298:	4b13      	ldr	r3, [pc, #76]	; (22e8 <system_clock_source_get_hz+0xb8>)
    229a:	4798      	blx	r3
    229c:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    229e:	4b0e      	ldr	r3, [pc, #56]	; (22d8 <system_clock_source_get_hz+0xa8>)
    22a0:	689b      	ldr	r3, [r3, #8]
    22a2:	041b      	lsls	r3, r3, #16
    22a4:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    22a6:	4353      	muls	r3, r2
    22a8:	e00f      	b.n	22ca <system_clock_source_get_hz+0x9a>
		default:
			return 48000000UL;
    22aa:	4b10      	ldr	r3, [pc, #64]	; (22ec <system_clock_source_get_hz+0xbc>)
    22ac:	e00d      	b.n	22ca <system_clock_source_get_hz+0x9a>
		}

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    22ae:	4a0b      	ldr	r2, [pc, #44]	; (22dc <system_clock_source_get_hz+0xac>)
    22b0:	2350      	movs	r3, #80	; 0x50
    22b2:	5cd3      	ldrb	r3, [r2, r3]
    22b4:	b2db      	uxtb	r3, r3
    22b6:	001a      	movs	r2, r3
    22b8:	2304      	movs	r3, #4
    22ba:	4013      	ands	r3, r2
    22bc:	d101      	bne.n	22c2 <system_clock_source_get_hz+0x92>
			return 0;
    22be:	2300      	movs	r3, #0
    22c0:	e003      	b.n	22ca <system_clock_source_get_hz+0x9a>
		}

		return _system_clock_inst.dpll.frequency;
    22c2:	4b05      	ldr	r3, [pc, #20]	; (22d8 <system_clock_source_get_hz+0xa8>)
    22c4:	68db      	ldr	r3, [r3, #12]
    22c6:	e000      	b.n	22ca <system_clock_source_get_hz+0x9a>
#endif

	default:
		return 0;
    22c8:	2300      	movs	r3, #0
	}
}
    22ca:	0018      	movs	r0, r3
    22cc:	46bd      	mov	sp, r7
    22ce:	b002      	add	sp, #8
    22d0:	bd80      	pop	{r7, pc}
    22d2:	46c0      	nop			; (mov r8, r8)
    22d4:	000036f0 	.word	0x000036f0
    22d8:	200000b8 	.word	0x200000b8
    22dc:	40000800 	.word	0x40000800
    22e0:	007a1200 	.word	0x007a1200
    22e4:	000021d1 	.word	0x000021d1
    22e8:	00002aed 	.word	0x00002aed
    22ec:	02dc6c00 	.word	0x02dc6c00

000022f0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    22f0:	b580      	push	{r7, lr}
    22f2:	b084      	sub	sp, #16
    22f4:	af00      	add	r7, sp, #0
    22f6:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    22f8:	4b1a      	ldr	r3, [pc, #104]	; (2364 <system_clock_source_osc8m_set_config+0x74>)
    22fa:	6a1b      	ldr	r3, [r3, #32]
    22fc:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    22fe:	687b      	ldr	r3, [r7, #4]
    2300:	781b      	ldrb	r3, [r3, #0]
    2302:	1c1a      	adds	r2, r3, #0
    2304:	2303      	movs	r3, #3
    2306:	4013      	ands	r3, r2
    2308:	b2da      	uxtb	r2, r3
    230a:	230d      	movs	r3, #13
    230c:	18fb      	adds	r3, r7, r3
    230e:	2103      	movs	r1, #3
    2310:	400a      	ands	r2, r1
    2312:	0010      	movs	r0, r2
    2314:	781a      	ldrb	r2, [r3, #0]
    2316:	2103      	movs	r1, #3
    2318:	438a      	bics	r2, r1
    231a:	1c11      	adds	r1, r2, #0
    231c:	1c02      	adds	r2, r0, #0
    231e:	430a      	orrs	r2, r1
    2320:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2322:	687b      	ldr	r3, [r7, #4]
    2324:	789a      	ldrb	r2, [r3, #2]
    2326:	230c      	movs	r3, #12
    2328:	18fb      	adds	r3, r7, r3
    232a:	01d0      	lsls	r0, r2, #7
    232c:	781a      	ldrb	r2, [r3, #0]
    232e:	217f      	movs	r1, #127	; 0x7f
    2330:	400a      	ands	r2, r1
    2332:	1c11      	adds	r1, r2, #0
    2334:	1c02      	adds	r2, r0, #0
    2336:	430a      	orrs	r2, r1
    2338:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    233a:	687b      	ldr	r3, [r7, #4]
    233c:	785a      	ldrb	r2, [r3, #1]
    233e:	230c      	movs	r3, #12
    2340:	18fb      	adds	r3, r7, r3
    2342:	2101      	movs	r1, #1
    2344:	400a      	ands	r2, r1
    2346:	0190      	lsls	r0, r2, #6
    2348:	781a      	ldrb	r2, [r3, #0]
    234a:	2140      	movs	r1, #64	; 0x40
    234c:	438a      	bics	r2, r1
    234e:	1c11      	adds	r1, r2, #0
    2350:	1c02      	adds	r2, r0, #0
    2352:	430a      	orrs	r2, r1
    2354:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    2356:	4b03      	ldr	r3, [pc, #12]	; (2364 <system_clock_source_osc8m_set_config+0x74>)
    2358:	68fa      	ldr	r2, [r7, #12]
    235a:	621a      	str	r2, [r3, #32]
}
    235c:	46c0      	nop			; (mov r8, r8)
    235e:	46bd      	mov	sp, r7
    2360:	b004      	add	sp, #16
    2362:	bd80      	pop	{r7, pc}
    2364:	40000800 	.word	0x40000800

00002368 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    2368:	b580      	push	{r7, lr}
    236a:	b084      	sub	sp, #16
    236c:	af00      	add	r7, sp, #0
    236e:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    2370:	4b2f      	ldr	r3, [pc, #188]	; (2430 <system_clock_source_osc32k_set_config+0xc8>)
    2372:	699b      	ldr	r3, [r3, #24]
    2374:	60fb      	str	r3, [r7, #12]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    2376:	687b      	ldr	r3, [r7, #4]
    2378:	785a      	ldrb	r2, [r3, #1]
    237a:	230c      	movs	r3, #12
    237c:	18fb      	adds	r3, r7, r3
    237e:	2101      	movs	r1, #1
    2380:	400a      	ands	r2, r1
    2382:	00d0      	lsls	r0, r2, #3
    2384:	781a      	ldrb	r2, [r3, #0]
    2386:	2108      	movs	r1, #8
    2388:	438a      	bics	r2, r1
    238a:	1c11      	adds	r1, r2, #0
    238c:	1c02      	adds	r2, r0, #0
    238e:	430a      	orrs	r2, r1
    2390:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K    = config->enable_32khz_output;
    2392:	687b      	ldr	r3, [r7, #4]
    2394:	789a      	ldrb	r2, [r3, #2]
    2396:	230c      	movs	r3, #12
    2398:	18fb      	adds	r3, r7, r3
    239a:	2101      	movs	r1, #1
    239c:	400a      	ands	r2, r1
    239e:	0090      	lsls	r0, r2, #2
    23a0:	781a      	ldrb	r2, [r3, #0]
    23a2:	2104      	movs	r1, #4
    23a4:	438a      	bics	r2, r1
    23a6:	1c11      	adds	r1, r2, #0
    23a8:	1c02      	adds	r2, r0, #0
    23aa:	430a      	orrs	r2, r1
    23ac:	701a      	strb	r2, [r3, #0]
	temp.bit.STARTUP  = config->startup_time;
    23ae:	687b      	ldr	r3, [r7, #4]
    23b0:	781b      	ldrb	r3, [r3, #0]
    23b2:	1c1a      	adds	r2, r3, #0
    23b4:	2307      	movs	r3, #7
    23b6:	4013      	ands	r3, r2
    23b8:	b2da      	uxtb	r2, r3
    23ba:	230d      	movs	r3, #13
    23bc:	18fb      	adds	r3, r7, r3
    23be:	2107      	movs	r1, #7
    23c0:	400a      	ands	r2, r1
    23c2:	0010      	movs	r0, r2
    23c4:	781a      	ldrb	r2, [r3, #0]
    23c6:	2107      	movs	r1, #7
    23c8:	438a      	bics	r2, r1
    23ca:	1c11      	adds	r1, r2, #0
    23cc:	1c02      	adds	r2, r0, #0
    23ce:	430a      	orrs	r2, r1
    23d0:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    23d2:	687b      	ldr	r3, [r7, #4]
    23d4:	791a      	ldrb	r2, [r3, #4]
    23d6:	230c      	movs	r3, #12
    23d8:	18fb      	adds	r3, r7, r3
    23da:	01d0      	lsls	r0, r2, #7
    23dc:	781a      	ldrb	r2, [r3, #0]
    23de:	217f      	movs	r1, #127	; 0x7f
    23e0:	400a      	ands	r2, r1
    23e2:	1c11      	adds	r1, r2, #0
    23e4:	1c02      	adds	r2, r0, #0
    23e6:	430a      	orrs	r2, r1
    23e8:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    23ea:	687b      	ldr	r3, [r7, #4]
    23ec:	78da      	ldrb	r2, [r3, #3]
    23ee:	230c      	movs	r3, #12
    23f0:	18fb      	adds	r3, r7, r3
    23f2:	2101      	movs	r1, #1
    23f4:	400a      	ands	r2, r1
    23f6:	0190      	lsls	r0, r2, #6
    23f8:	781a      	ldrb	r2, [r3, #0]
    23fa:	2140      	movs	r1, #64	; 0x40
    23fc:	438a      	bics	r2, r1
    23fe:	1c11      	adds	r1, r2, #0
    2400:	1c02      	adds	r2, r0, #0
    2402:	430a      	orrs	r2, r1
    2404:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
    2406:	687b      	ldr	r3, [r7, #4]
    2408:	795a      	ldrb	r2, [r3, #5]
    240a:	230d      	movs	r3, #13
    240c:	18fb      	adds	r3, r7, r3
    240e:	2101      	movs	r1, #1
    2410:	400a      	ands	r2, r1
    2412:	0110      	lsls	r0, r2, #4
    2414:	781a      	ldrb	r2, [r3, #0]
    2416:	2110      	movs	r1, #16
    2418:	438a      	bics	r2, r1
    241a:	1c11      	adds	r1, r2, #0
    241c:	1c02      	adds	r2, r0, #0
    241e:	430a      	orrs	r2, r1
    2420:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC32K  = temp;
    2422:	4b03      	ldr	r3, [pc, #12]	; (2430 <system_clock_source_osc32k_set_config+0xc8>)
    2424:	68fa      	ldr	r2, [r7, #12]
    2426:	619a      	str	r2, [r3, #24]
}
    2428:	46c0      	nop			; (mov r8, r8)
    242a:	46bd      	mov	sp, r7
    242c:	b004      	add	sp, #16
    242e:	bd80      	pop	{r7, pc}
    2430:	40000800 	.word	0x40000800

00002434 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    2434:	b580      	push	{r7, lr}
    2436:	b082      	sub	sp, #8
    2438:	af00      	add	r7, sp, #0
    243a:	0002      	movs	r2, r0
    243c:	1dfb      	adds	r3, r7, #7
    243e:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    2440:	1dfb      	adds	r3, r7, #7
    2442:	781b      	ldrb	r3, [r3, #0]
    2444:	2b08      	cmp	r3, #8
    2446:	d83b      	bhi.n	24c0 <system_clock_source_enable+0x8c>
    2448:	009a      	lsls	r2, r3, #2
    244a:	4b21      	ldr	r3, [pc, #132]	; (24d0 <system_clock_source_enable+0x9c>)
    244c:	18d3      	adds	r3, r2, r3
    244e:	681b      	ldr	r3, [r3, #0]
    2450:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2452:	4b20      	ldr	r3, [pc, #128]	; (24d4 <system_clock_source_enable+0xa0>)
    2454:	4a1f      	ldr	r2, [pc, #124]	; (24d4 <system_clock_source_enable+0xa0>)
    2456:	6a12      	ldr	r2, [r2, #32]
    2458:	2102      	movs	r1, #2
    245a:	430a      	orrs	r2, r1
    245c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    245e:	2300      	movs	r3, #0
    2460:	e031      	b.n	24c6 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2462:	4b1c      	ldr	r3, [pc, #112]	; (24d4 <system_clock_source_enable+0xa0>)
    2464:	4a1b      	ldr	r2, [pc, #108]	; (24d4 <system_clock_source_enable+0xa0>)
    2466:	6992      	ldr	r2, [r2, #24]
    2468:	2102      	movs	r1, #2
    246a:	430a      	orrs	r2, r1
    246c:	619a      	str	r2, [r3, #24]
		break;
    246e:	e029      	b.n	24c4 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2470:	4a18      	ldr	r2, [pc, #96]	; (24d4 <system_clock_source_enable+0xa0>)
    2472:	4b18      	ldr	r3, [pc, #96]	; (24d4 <system_clock_source_enable+0xa0>)
    2474:	8a1b      	ldrh	r3, [r3, #16]
    2476:	b29b      	uxth	r3, r3
    2478:	2102      	movs	r1, #2
    247a:	430b      	orrs	r3, r1
    247c:	b29b      	uxth	r3, r3
    247e:	8213      	strh	r3, [r2, #16]
		break;
    2480:	e020      	b.n	24c4 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2482:	4a14      	ldr	r2, [pc, #80]	; (24d4 <system_clock_source_enable+0xa0>)
    2484:	4b13      	ldr	r3, [pc, #76]	; (24d4 <system_clock_source_enable+0xa0>)
    2486:	8a9b      	ldrh	r3, [r3, #20]
    2488:	b29b      	uxth	r3, r3
    248a:	2102      	movs	r1, #2
    248c:	430b      	orrs	r3, r1
    248e:	b29b      	uxth	r3, r3
    2490:	8293      	strh	r3, [r2, #20]
		break;
    2492:	e017      	b.n	24c4 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2494:	4b10      	ldr	r3, [pc, #64]	; (24d8 <system_clock_source_enable+0xa4>)
    2496:	681b      	ldr	r3, [r3, #0]
    2498:	2202      	movs	r2, #2
    249a:	431a      	orrs	r2, r3
    249c:	4b0e      	ldr	r3, [pc, #56]	; (24d8 <system_clock_source_enable+0xa4>)
    249e:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    24a0:	4b0e      	ldr	r3, [pc, #56]	; (24dc <system_clock_source_enable+0xa8>)
    24a2:	4798      	blx	r3
		break;
    24a4:	e00e      	b.n	24c4 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    24a6:	4a0b      	ldr	r2, [pc, #44]	; (24d4 <system_clock_source_enable+0xa0>)
    24a8:	490a      	ldr	r1, [pc, #40]	; (24d4 <system_clock_source_enable+0xa0>)
    24aa:	2344      	movs	r3, #68	; 0x44
    24ac:	5ccb      	ldrb	r3, [r1, r3]
    24ae:	b2db      	uxtb	r3, r3
    24b0:	2102      	movs	r1, #2
    24b2:	430b      	orrs	r3, r1
    24b4:	b2d9      	uxtb	r1, r3
    24b6:	2344      	movs	r3, #68	; 0x44
    24b8:	54d1      	strb	r1, [r2, r3]
		break;
    24ba:	e003      	b.n	24c4 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    24bc:	2300      	movs	r3, #0
    24be:	e002      	b.n	24c6 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    24c0:	2317      	movs	r3, #23
    24c2:	e000      	b.n	24c6 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    24c4:	2300      	movs	r3, #0
}
    24c6:	0018      	movs	r0, r3
    24c8:	46bd      	mov	sp, r7
    24ca:	b002      	add	sp, #8
    24cc:	bd80      	pop	{r7, pc}
    24ce:	46c0      	nop			; (mov r8, r8)
    24d0:	00003714 	.word	0x00003714
    24d4:	40000800 	.word	0x40000800
    24d8:	200000b8 	.word	0x200000b8
    24dc:	000021ed 	.word	0x000021ed

000024e0 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    24e0:	b580      	push	{r7, lr}
    24e2:	b082      	sub	sp, #8
    24e4:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    24e6:	003b      	movs	r3, r7
    24e8:	2201      	movs	r2, #1
    24ea:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    24ec:	2300      	movs	r3, #0
    24ee:	607b      	str	r3, [r7, #4]
    24f0:	e009      	b.n	2506 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    24f2:	687b      	ldr	r3, [r7, #4]
    24f4:	b2db      	uxtb	r3, r3
    24f6:	003a      	movs	r2, r7
    24f8:	0011      	movs	r1, r2
    24fa:	0018      	movs	r0, r3
    24fc:	4b05      	ldr	r3, [pc, #20]	; (2514 <_switch_peripheral_gclk+0x34>)
    24fe:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2500:	687b      	ldr	r3, [r7, #4]
    2502:	3301      	adds	r3, #1
    2504:	607b      	str	r3, [r7, #4]
    2506:	687b      	ldr	r3, [r7, #4]
    2508:	2b24      	cmp	r3, #36	; 0x24
    250a:	d9f2      	bls.n	24f2 <_switch_peripheral_gclk+0x12>
	}
}
    250c:	46c0      	nop			; (mov r8, r8)
    250e:	46bd      	mov	sp, r7
    2510:	b002      	add	sp, #8
    2512:	bd80      	pop	{r7, pc}
    2514:	000029c9 	.word	0x000029c9

00002518 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2518:	b580      	push	{r7, lr}
    251a:	b0a2      	sub	sp, #136	; 0x88
    251c:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    251e:	4b4f      	ldr	r3, [pc, #316]	; (265c <system_clock_init+0x144>)
    2520:	22c2      	movs	r2, #194	; 0xc2
    2522:	00d2      	lsls	r2, r2, #3
    2524:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    2526:	2000      	movs	r0, #0
    2528:	4b4d      	ldr	r3, [pc, #308]	; (2660 <system_clock_init+0x148>)
    252a:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    252c:	4b4d      	ldr	r3, [pc, #308]	; (2664 <system_clock_init+0x14c>)
    252e:	4798      	blx	r3
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    2530:	4a4a      	ldr	r2, [pc, #296]	; (265c <system_clock_init+0x144>)
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >>
    2532:	4b4d      	ldr	r3, [pc, #308]	; (2668 <system_clock_init+0x150>)
    2534:	681b      	ldr	r3, [r3, #0]
    2536:	099b      	lsrs	r3, r3, #6
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    2538:	b2db      	uxtb	r3, r3
    253a:	1c19      	adds	r1, r3, #0
    253c:	237f      	movs	r3, #127	; 0x7f
    253e:	400b      	ands	r3, r1
    2540:	b2d9      	uxtb	r1, r3
	SYSCTRL->OSC32K.bit.CALIB =
    2542:	6993      	ldr	r3, [r2, #24]
    2544:	207f      	movs	r0, #127	; 0x7f
    2546:	4001      	ands	r1, r0
    2548:	0409      	lsls	r1, r1, #16
    254a:	4848      	ldr	r0, [pc, #288]	; (266c <system_clock_init+0x154>)
    254c:	4003      	ands	r3, r0
    254e:	430b      	orrs	r3, r1
    2550:	6193      	str	r3, [r2, #24]

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);
    2552:	2380      	movs	r3, #128	; 0x80
    2554:	18fb      	adds	r3, r7, r3
    2556:	0018      	movs	r0, r3
    2558:	4b45      	ldr	r3, [pc, #276]	; (2670 <system_clock_init+0x158>)
    255a:	4798      	blx	r3

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
    255c:	2380      	movs	r3, #128	; 0x80
    255e:	18fb      	adds	r3, r7, r3
    2560:	2207      	movs	r2, #7
    2562:	701a      	strb	r2, [r3, #0]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    2564:	2380      	movs	r3, #128	; 0x80
    2566:	18fb      	adds	r3, r7, r3
    2568:	2201      	movs	r2, #1
    256a:	705a      	strb	r2, [r3, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
    256c:	2380      	movs	r3, #128	; 0x80
    256e:	18fb      	adds	r3, r7, r3
    2570:	2201      	movs	r2, #1
    2572:	709a      	strb	r2, [r3, #2]
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    2574:	2380      	movs	r3, #128	; 0x80
    2576:	18fb      	adds	r3, r7, r3
    2578:	2201      	movs	r2, #1
    257a:	711a      	strb	r2, [r3, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    257c:	2380      	movs	r3, #128	; 0x80
    257e:	18fb      	adds	r3, r7, r3
    2580:	2200      	movs	r2, #0
    2582:	70da      	strb	r2, [r3, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    2584:	2380      	movs	r3, #128	; 0x80
    2586:	18fb      	adds	r3, r7, r3
    2588:	0018      	movs	r0, r3
    258a:	4b3a      	ldr	r3, [pc, #232]	; (2674 <system_clock_init+0x15c>)
    258c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    258e:	2004      	movs	r0, #4
    2590:	4b39      	ldr	r3, [pc, #228]	; (2678 <system_clock_init+0x160>)
    2592:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    2594:	237c      	movs	r3, #124	; 0x7c
    2596:	18fb      	adds	r3, r7, r3
    2598:	0018      	movs	r0, r3
    259a:	4b38      	ldr	r3, [pc, #224]	; (267c <system_clock_init+0x164>)
    259c:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    259e:	237c      	movs	r3, #124	; 0x7c
    25a0:	18fb      	adds	r3, r7, r3
    25a2:	2200      	movs	r2, #0
    25a4:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    25a6:	237c      	movs	r3, #124	; 0x7c
    25a8:	18fb      	adds	r3, r7, r3
    25aa:	2201      	movs	r2, #1
    25ac:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    25ae:	237c      	movs	r3, #124	; 0x7c
    25b0:	18fb      	adds	r3, r7, r3
    25b2:	2200      	movs	r2, #0
    25b4:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    25b6:	237c      	movs	r3, #124	; 0x7c
    25b8:	18fb      	adds	r3, r7, r3
    25ba:	0018      	movs	r0, r3
    25bc:	4b30      	ldr	r3, [pc, #192]	; (2680 <system_clock_init+0x168>)
    25be:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    25c0:	2006      	movs	r0, #6
    25c2:	4b2d      	ldr	r3, [pc, #180]	; (2678 <system_clock_init+0x160>)
    25c4:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    25c6:	4b2f      	ldr	r3, [pc, #188]	; (2684 <system_clock_init+0x16c>)
    25c8:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    25ca:	2358      	movs	r3, #88	; 0x58
    25cc:	18fb      	adds	r3, r7, r3
    25ce:	0018      	movs	r0, r3
    25d0:	4b2d      	ldr	r3, [pc, #180]	; (2688 <system_clock_init+0x170>)
    25d2:	4798      	blx	r3
    25d4:	2358      	movs	r3, #88	; 0x58
    25d6:	18fb      	adds	r3, r7, r3
    25d8:	2204      	movs	r2, #4
    25da:	701a      	strb	r2, [r3, #0]
    25dc:	2358      	movs	r3, #88	; 0x58
    25de:	18fb      	adds	r3, r7, r3
    25e0:	2220      	movs	r2, #32
    25e2:	605a      	str	r2, [r3, #4]
    25e4:	2358      	movs	r3, #88	; 0x58
    25e6:	18fb      	adds	r3, r7, r3
    25e8:	2200      	movs	r2, #0
    25ea:	721a      	strb	r2, [r3, #8]
    25ec:	2358      	movs	r3, #88	; 0x58
    25ee:	18fb      	adds	r3, r7, r3
    25f0:	2200      	movs	r2, #0
    25f2:	725a      	strb	r2, [r3, #9]
    25f4:	2358      	movs	r3, #88	; 0x58
    25f6:	18fb      	adds	r3, r7, r3
    25f8:	0019      	movs	r1, r3
    25fa:	2002      	movs	r0, #2
    25fc:	4b23      	ldr	r3, [pc, #140]	; (268c <system_clock_init+0x174>)
    25fe:	4798      	blx	r3
    2600:	2002      	movs	r0, #2
    2602:	4b23      	ldr	r3, [pc, #140]	; (2690 <system_clock_init+0x178>)
    2604:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    2606:	2000      	movs	r0, #0
    2608:	4b22      	ldr	r3, [pc, #136]	; (2694 <system_clock_init+0x17c>)
    260a:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    260c:	2100      	movs	r1, #0
    260e:	2000      	movs	r0, #0
    2610:	4b21      	ldr	r3, [pc, #132]	; (2698 <system_clock_init+0x180>)
    2612:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    2614:	2100      	movs	r1, #0
    2616:	2001      	movs	r0, #1
    2618:	4b1f      	ldr	r3, [pc, #124]	; (2698 <system_clock_init+0x180>)
    261a:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    261c:	2100      	movs	r1, #0
    261e:	2002      	movs	r0, #2
    2620:	4b1d      	ldr	r3, [pc, #116]	; (2698 <system_clock_init+0x180>)
    2622:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2624:	1d3b      	adds	r3, r7, #4
    2626:	0018      	movs	r0, r3
    2628:	4b17      	ldr	r3, [pc, #92]	; (2688 <system_clock_init+0x170>)
    262a:	4798      	blx	r3
    262c:	1d3b      	adds	r3, r7, #4
    262e:	2206      	movs	r2, #6
    2630:	701a      	strb	r2, [r3, #0]
    2632:	1d3b      	adds	r3, r7, #4
    2634:	2201      	movs	r2, #1
    2636:	605a      	str	r2, [r3, #4]
    2638:	1d3b      	adds	r3, r7, #4
    263a:	2200      	movs	r2, #0
    263c:	721a      	strb	r2, [r3, #8]
    263e:	1d3b      	adds	r3, r7, #4
    2640:	2200      	movs	r2, #0
    2642:	725a      	strb	r2, [r3, #9]
    2644:	1d3b      	adds	r3, r7, #4
    2646:	0019      	movs	r1, r3
    2648:	2000      	movs	r0, #0
    264a:	4b10      	ldr	r3, [pc, #64]	; (268c <system_clock_init+0x174>)
    264c:	4798      	blx	r3
    264e:	2000      	movs	r0, #0
    2650:	4b0f      	ldr	r3, [pc, #60]	; (2690 <system_clock_init+0x178>)
    2652:	4798      	blx	r3
#endif
}
    2654:	46c0      	nop			; (mov r8, r8)
    2656:	46bd      	mov	sp, r7
    2658:	b022      	add	sp, #136	; 0x88
    265a:	bd80      	pop	{r7, pc}
    265c:	40000800 	.word	0x40000800
    2660:	0000219d 	.word	0x0000219d
    2664:	000024e1 	.word	0x000024e1
    2668:	00806024 	.word	0x00806024
    266c:	ff80ffff 	.word	0xff80ffff
    2670:	000020d3 	.word	0x000020d3
    2674:	00002369 	.word	0x00002369
    2678:	00002435 	.word	0x00002435
    267c:	00002107 	.word	0x00002107
    2680:	000022f1 	.word	0x000022f1
    2684:	00002741 	.word	0x00002741
    2688:	000020a5 	.word	0x000020a5
    268c:	00002771 	.word	0x00002771
    2690:	00002895 	.word	0x00002895
    2694:	00002129 	.word	0x00002129
    2698:	00002149 	.word	0x00002149

0000269c <system_apb_clock_set_mask>:
{
    269c:	b580      	push	{r7, lr}
    269e:	b082      	sub	sp, #8
    26a0:	af00      	add	r7, sp, #0
    26a2:	0002      	movs	r2, r0
    26a4:	6039      	str	r1, [r7, #0]
    26a6:	1dfb      	adds	r3, r7, #7
    26a8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    26aa:	1dfb      	adds	r3, r7, #7
    26ac:	781b      	ldrb	r3, [r3, #0]
    26ae:	2b01      	cmp	r3, #1
    26b0:	d00a      	beq.n	26c8 <system_apb_clock_set_mask+0x2c>
    26b2:	2b02      	cmp	r3, #2
    26b4:	d00f      	beq.n	26d6 <system_apb_clock_set_mask+0x3a>
    26b6:	2b00      	cmp	r3, #0
    26b8:	d114      	bne.n	26e4 <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    26ba:	4b0e      	ldr	r3, [pc, #56]	; (26f4 <system_apb_clock_set_mask+0x58>)
    26bc:	4a0d      	ldr	r2, [pc, #52]	; (26f4 <system_apb_clock_set_mask+0x58>)
    26be:	6991      	ldr	r1, [r2, #24]
    26c0:	683a      	ldr	r2, [r7, #0]
    26c2:	430a      	orrs	r2, r1
    26c4:	619a      	str	r2, [r3, #24]
			break;
    26c6:	e00f      	b.n	26e8 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    26c8:	4b0a      	ldr	r3, [pc, #40]	; (26f4 <system_apb_clock_set_mask+0x58>)
    26ca:	4a0a      	ldr	r2, [pc, #40]	; (26f4 <system_apb_clock_set_mask+0x58>)
    26cc:	69d1      	ldr	r1, [r2, #28]
    26ce:	683a      	ldr	r2, [r7, #0]
    26d0:	430a      	orrs	r2, r1
    26d2:	61da      	str	r2, [r3, #28]
			break;
    26d4:	e008      	b.n	26e8 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    26d6:	4b07      	ldr	r3, [pc, #28]	; (26f4 <system_apb_clock_set_mask+0x58>)
    26d8:	4a06      	ldr	r2, [pc, #24]	; (26f4 <system_apb_clock_set_mask+0x58>)
    26da:	6a11      	ldr	r1, [r2, #32]
    26dc:	683a      	ldr	r2, [r7, #0]
    26de:	430a      	orrs	r2, r1
    26e0:	621a      	str	r2, [r3, #32]
			break;
    26e2:	e001      	b.n	26e8 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    26e4:	2317      	movs	r3, #23
    26e6:	e000      	b.n	26ea <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    26e8:	2300      	movs	r3, #0
}
    26ea:	0018      	movs	r0, r3
    26ec:	46bd      	mov	sp, r7
    26ee:	b002      	add	sp, #8
    26f0:	bd80      	pop	{r7, pc}
    26f2:	46c0      	nop			; (mov r8, r8)
    26f4:	40000400 	.word	0x40000400

000026f8 <system_interrupt_enter_critical_section>:
{
    26f8:	b580      	push	{r7, lr}
    26fa:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    26fc:	4b02      	ldr	r3, [pc, #8]	; (2708 <system_interrupt_enter_critical_section+0x10>)
    26fe:	4798      	blx	r3
}
    2700:	46c0      	nop			; (mov r8, r8)
    2702:	46bd      	mov	sp, r7
    2704:	bd80      	pop	{r7, pc}
    2706:	46c0      	nop			; (mov r8, r8)
    2708:	00000281 	.word	0x00000281

0000270c <system_interrupt_leave_critical_section>:
{
    270c:	b580      	push	{r7, lr}
    270e:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    2710:	4b02      	ldr	r3, [pc, #8]	; (271c <system_interrupt_leave_critical_section+0x10>)
    2712:	4798      	blx	r3
}
    2714:	46c0      	nop			; (mov r8, r8)
    2716:	46bd      	mov	sp, r7
    2718:	bd80      	pop	{r7, pc}
    271a:	46c0      	nop			; (mov r8, r8)
    271c:	000002d5 	.word	0x000002d5

00002720 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    2720:	b580      	push	{r7, lr}
    2722:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2724:	4b05      	ldr	r3, [pc, #20]	; (273c <system_gclk_is_syncing+0x1c>)
    2726:	785b      	ldrb	r3, [r3, #1]
    2728:	b2db      	uxtb	r3, r3
    272a:	b25b      	sxtb	r3, r3
    272c:	2b00      	cmp	r3, #0
    272e:	da01      	bge.n	2734 <system_gclk_is_syncing+0x14>
		return true;
    2730:	2301      	movs	r3, #1
    2732:	e000      	b.n	2736 <system_gclk_is_syncing+0x16>
	}

	return false;
    2734:	2300      	movs	r3, #0
}
    2736:	0018      	movs	r0, r3
    2738:	46bd      	mov	sp, r7
    273a:	bd80      	pop	{r7, pc}
    273c:	40000c00 	.word	0x40000c00

00002740 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    2740:	b580      	push	{r7, lr}
    2742:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    2744:	2108      	movs	r1, #8
    2746:	2000      	movs	r0, #0
    2748:	4b07      	ldr	r3, [pc, #28]	; (2768 <system_gclk_init+0x28>)
    274a:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    274c:	4b07      	ldr	r3, [pc, #28]	; (276c <system_gclk_init+0x2c>)
    274e:	2201      	movs	r2, #1
    2750:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2752:	46c0      	nop			; (mov r8, r8)
    2754:	4b05      	ldr	r3, [pc, #20]	; (276c <system_gclk_init+0x2c>)
    2756:	781b      	ldrb	r3, [r3, #0]
    2758:	b2db      	uxtb	r3, r3
    275a:	001a      	movs	r2, r3
    275c:	2301      	movs	r3, #1
    275e:	4013      	ands	r3, r2
    2760:	d1f8      	bne.n	2754 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    2762:	46c0      	nop			; (mov r8, r8)
    2764:	46bd      	mov	sp, r7
    2766:	bd80      	pop	{r7, pc}
    2768:	0000269d 	.word	0x0000269d
    276c:	40000c00 	.word	0x40000c00

00002770 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2770:	b580      	push	{r7, lr}
    2772:	b086      	sub	sp, #24
    2774:	af00      	add	r7, sp, #0
    2776:	0002      	movs	r2, r0
    2778:	6039      	str	r1, [r7, #0]
    277a:	1dfb      	adds	r3, r7, #7
    277c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    277e:	1dfb      	adds	r3, r7, #7
    2780:	781b      	ldrb	r3, [r3, #0]
    2782:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    2784:	1dfb      	adds	r3, r7, #7
    2786:	781b      	ldrb	r3, [r3, #0]
    2788:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    278a:	683b      	ldr	r3, [r7, #0]
    278c:	781b      	ldrb	r3, [r3, #0]
    278e:	021b      	lsls	r3, r3, #8
    2790:	001a      	movs	r2, r3
    2792:	697b      	ldr	r3, [r7, #20]
    2794:	4313      	orrs	r3, r2
    2796:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2798:	683b      	ldr	r3, [r7, #0]
    279a:	785b      	ldrb	r3, [r3, #1]
    279c:	2b00      	cmp	r3, #0
    279e:	d004      	beq.n	27aa <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    27a0:	697b      	ldr	r3, [r7, #20]
    27a2:	2280      	movs	r2, #128	; 0x80
    27a4:	02d2      	lsls	r2, r2, #11
    27a6:	4313      	orrs	r3, r2
    27a8:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    27aa:	683b      	ldr	r3, [r7, #0]
    27ac:	7a5b      	ldrb	r3, [r3, #9]
    27ae:	2b00      	cmp	r3, #0
    27b0:	d004      	beq.n	27bc <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    27b2:	697b      	ldr	r3, [r7, #20]
    27b4:	2280      	movs	r2, #128	; 0x80
    27b6:	0312      	lsls	r2, r2, #12
    27b8:	4313      	orrs	r3, r2
    27ba:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    27bc:	683b      	ldr	r3, [r7, #0]
    27be:	685b      	ldr	r3, [r3, #4]
    27c0:	2b01      	cmp	r3, #1
    27c2:	d92c      	bls.n	281e <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    27c4:	683b      	ldr	r3, [r7, #0]
    27c6:	685a      	ldr	r2, [r3, #4]
    27c8:	683b      	ldr	r3, [r7, #0]
    27ca:	685b      	ldr	r3, [r3, #4]
    27cc:	3b01      	subs	r3, #1
    27ce:	4013      	ands	r3, r2
    27d0:	d11a      	bne.n	2808 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    27d2:	2300      	movs	r3, #0
    27d4:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    27d6:	2302      	movs	r3, #2
    27d8:	60bb      	str	r3, [r7, #8]
    27da:	e005      	b.n	27e8 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    27dc:	68fb      	ldr	r3, [r7, #12]
    27de:	3301      	adds	r3, #1
    27e0:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    27e2:	68bb      	ldr	r3, [r7, #8]
    27e4:	005b      	lsls	r3, r3, #1
    27e6:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    27e8:	683b      	ldr	r3, [r7, #0]
    27ea:	685a      	ldr	r2, [r3, #4]
    27ec:	68bb      	ldr	r3, [r7, #8]
    27ee:	429a      	cmp	r2, r3
    27f0:	d8f4      	bhi.n	27dc <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    27f2:	68fb      	ldr	r3, [r7, #12]
    27f4:	021b      	lsls	r3, r3, #8
    27f6:	693a      	ldr	r2, [r7, #16]
    27f8:	4313      	orrs	r3, r2
    27fa:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    27fc:	697b      	ldr	r3, [r7, #20]
    27fe:	2280      	movs	r2, #128	; 0x80
    2800:	0352      	lsls	r2, r2, #13
    2802:	4313      	orrs	r3, r2
    2804:	617b      	str	r3, [r7, #20]
    2806:	e00a      	b.n	281e <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2808:	683b      	ldr	r3, [r7, #0]
    280a:	685b      	ldr	r3, [r3, #4]
    280c:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    280e:	693a      	ldr	r2, [r7, #16]
    2810:	4313      	orrs	r3, r2
    2812:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2814:	697b      	ldr	r3, [r7, #20]
    2816:	2280      	movs	r2, #128	; 0x80
    2818:	0292      	lsls	r2, r2, #10
    281a:	4313      	orrs	r3, r2
    281c:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    281e:	683b      	ldr	r3, [r7, #0]
    2820:	7a1b      	ldrb	r3, [r3, #8]
    2822:	2b00      	cmp	r3, #0
    2824:	d004      	beq.n	2830 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2826:	697b      	ldr	r3, [r7, #20]
    2828:	2280      	movs	r2, #128	; 0x80
    282a:	0392      	lsls	r2, r2, #14
    282c:	4313      	orrs	r3, r2
    282e:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    2830:	46c0      	nop			; (mov r8, r8)
    2832:	4b13      	ldr	r3, [pc, #76]	; (2880 <system_gclk_gen_set_config+0x110>)
    2834:	4798      	blx	r3
    2836:	1e03      	subs	r3, r0, #0
    2838:	d1fb      	bne.n	2832 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    283a:	4b12      	ldr	r3, [pc, #72]	; (2884 <system_gclk_gen_set_config+0x114>)
    283c:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    283e:	4a12      	ldr	r2, [pc, #72]	; (2888 <system_gclk_gen_set_config+0x118>)
    2840:	1dfb      	adds	r3, r7, #7
    2842:	781b      	ldrb	r3, [r3, #0]
    2844:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2846:	46c0      	nop			; (mov r8, r8)
    2848:	4b0d      	ldr	r3, [pc, #52]	; (2880 <system_gclk_gen_set_config+0x110>)
    284a:	4798      	blx	r3
    284c:	1e03      	subs	r3, r0, #0
    284e:	d1fb      	bne.n	2848 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2850:	4b0e      	ldr	r3, [pc, #56]	; (288c <system_gclk_gen_set_config+0x11c>)
    2852:	693a      	ldr	r2, [r7, #16]
    2854:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    2856:	46c0      	nop			; (mov r8, r8)
    2858:	4b09      	ldr	r3, [pc, #36]	; (2880 <system_gclk_gen_set_config+0x110>)
    285a:	4798      	blx	r3
    285c:	1e03      	subs	r3, r0, #0
    285e:	d1fb      	bne.n	2858 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2860:	4b0a      	ldr	r3, [pc, #40]	; (288c <system_gclk_gen_set_config+0x11c>)
    2862:	4a0a      	ldr	r2, [pc, #40]	; (288c <system_gclk_gen_set_config+0x11c>)
    2864:	6851      	ldr	r1, [r2, #4]
    2866:	2280      	movs	r2, #128	; 0x80
    2868:	0252      	lsls	r2, r2, #9
    286a:	4011      	ands	r1, r2
    286c:	697a      	ldr	r2, [r7, #20]
    286e:	430a      	orrs	r2, r1
    2870:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    2872:	4b07      	ldr	r3, [pc, #28]	; (2890 <system_gclk_gen_set_config+0x120>)
    2874:	4798      	blx	r3
}
    2876:	46c0      	nop			; (mov r8, r8)
    2878:	46bd      	mov	sp, r7
    287a:	b006      	add	sp, #24
    287c:	bd80      	pop	{r7, pc}
    287e:	46c0      	nop			; (mov r8, r8)
    2880:	00002721 	.word	0x00002721
    2884:	000026f9 	.word	0x000026f9
    2888:	40000c08 	.word	0x40000c08
    288c:	40000c00 	.word	0x40000c00
    2890:	0000270d 	.word	0x0000270d

00002894 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2894:	b580      	push	{r7, lr}
    2896:	b082      	sub	sp, #8
    2898:	af00      	add	r7, sp, #0
    289a:	0002      	movs	r2, r0
    289c:	1dfb      	adds	r3, r7, #7
    289e:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    28a0:	46c0      	nop			; (mov r8, r8)
    28a2:	4b0e      	ldr	r3, [pc, #56]	; (28dc <system_gclk_gen_enable+0x48>)
    28a4:	4798      	blx	r3
    28a6:	1e03      	subs	r3, r0, #0
    28a8:	d1fb      	bne.n	28a2 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    28aa:	4b0d      	ldr	r3, [pc, #52]	; (28e0 <system_gclk_gen_enable+0x4c>)
    28ac:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    28ae:	4a0d      	ldr	r2, [pc, #52]	; (28e4 <system_gclk_gen_enable+0x50>)
    28b0:	1dfb      	adds	r3, r7, #7
    28b2:	781b      	ldrb	r3, [r3, #0]
    28b4:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    28b6:	46c0      	nop			; (mov r8, r8)
    28b8:	4b08      	ldr	r3, [pc, #32]	; (28dc <system_gclk_gen_enable+0x48>)
    28ba:	4798      	blx	r3
    28bc:	1e03      	subs	r3, r0, #0
    28be:	d1fb      	bne.n	28b8 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    28c0:	4b09      	ldr	r3, [pc, #36]	; (28e8 <system_gclk_gen_enable+0x54>)
    28c2:	4a09      	ldr	r2, [pc, #36]	; (28e8 <system_gclk_gen_enable+0x54>)
    28c4:	6852      	ldr	r2, [r2, #4]
    28c6:	2180      	movs	r1, #128	; 0x80
    28c8:	0249      	lsls	r1, r1, #9
    28ca:	430a      	orrs	r2, r1
    28cc:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    28ce:	4b07      	ldr	r3, [pc, #28]	; (28ec <system_gclk_gen_enable+0x58>)
    28d0:	4798      	blx	r3
}
    28d2:	46c0      	nop			; (mov r8, r8)
    28d4:	46bd      	mov	sp, r7
    28d6:	b002      	add	sp, #8
    28d8:	bd80      	pop	{r7, pc}
    28da:	46c0      	nop			; (mov r8, r8)
    28dc:	00002721 	.word	0x00002721
    28e0:	000026f9 	.word	0x000026f9
    28e4:	40000c04 	.word	0x40000c04
    28e8:	40000c00 	.word	0x40000c00
    28ec:	0000270d 	.word	0x0000270d

000028f0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    28f0:	b580      	push	{r7, lr}
    28f2:	b086      	sub	sp, #24
    28f4:	af00      	add	r7, sp, #0
    28f6:	0002      	movs	r2, r0
    28f8:	1dfb      	adds	r3, r7, #7
    28fa:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    28fc:	46c0      	nop			; (mov r8, r8)
    28fe:	4b2a      	ldr	r3, [pc, #168]	; (29a8 <system_gclk_gen_get_hz+0xb8>)
    2900:	4798      	blx	r3
    2902:	1e03      	subs	r3, r0, #0
    2904:	d1fb      	bne.n	28fe <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2906:	4b29      	ldr	r3, [pc, #164]	; (29ac <system_gclk_gen_get_hz+0xbc>)
    2908:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    290a:	4a29      	ldr	r2, [pc, #164]	; (29b0 <system_gclk_gen_get_hz+0xc0>)
    290c:	1dfb      	adds	r3, r7, #7
    290e:	781b      	ldrb	r3, [r3, #0]
    2910:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2912:	46c0      	nop			; (mov r8, r8)
    2914:	4b24      	ldr	r3, [pc, #144]	; (29a8 <system_gclk_gen_get_hz+0xb8>)
    2916:	4798      	blx	r3
    2918:	1e03      	subs	r3, r0, #0
    291a:	d1fb      	bne.n	2914 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    291c:	4b25      	ldr	r3, [pc, #148]	; (29b4 <system_gclk_gen_get_hz+0xc4>)
    291e:	685b      	ldr	r3, [r3, #4]
    2920:	04db      	lsls	r3, r3, #19
    2922:	0edb      	lsrs	r3, r3, #27
    2924:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2926:	0018      	movs	r0, r3
    2928:	4b23      	ldr	r3, [pc, #140]	; (29b8 <system_gclk_gen_get_hz+0xc8>)
    292a:	4798      	blx	r3
    292c:	0003      	movs	r3, r0
    292e:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2930:	4a1f      	ldr	r2, [pc, #124]	; (29b0 <system_gclk_gen_get_hz+0xc0>)
    2932:	1dfb      	adds	r3, r7, #7
    2934:	781b      	ldrb	r3, [r3, #0]
    2936:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2938:	4b1e      	ldr	r3, [pc, #120]	; (29b4 <system_gclk_gen_get_hz+0xc4>)
    293a:	685b      	ldr	r3, [r3, #4]
    293c:	02db      	lsls	r3, r3, #11
    293e:	0fdb      	lsrs	r3, r3, #31
    2940:	b2da      	uxtb	r2, r3
    2942:	2313      	movs	r3, #19
    2944:	18fb      	adds	r3, r7, r3
    2946:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2948:	4a1c      	ldr	r2, [pc, #112]	; (29bc <system_gclk_gen_get_hz+0xcc>)
    294a:	1dfb      	adds	r3, r7, #7
    294c:	781b      	ldrb	r3, [r3, #0]
    294e:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2950:	46c0      	nop			; (mov r8, r8)
    2952:	4b15      	ldr	r3, [pc, #84]	; (29a8 <system_gclk_gen_get_hz+0xb8>)
    2954:	4798      	blx	r3
    2956:	1e03      	subs	r3, r0, #0
    2958:	d1fb      	bne.n	2952 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    295a:	4b16      	ldr	r3, [pc, #88]	; (29b4 <system_gclk_gen_get_hz+0xc4>)
    295c:	689b      	ldr	r3, [r3, #8]
    295e:	021b      	lsls	r3, r3, #8
    2960:	0c1b      	lsrs	r3, r3, #16
    2962:	b29b      	uxth	r3, r3
    2964:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    2966:	4b16      	ldr	r3, [pc, #88]	; (29c0 <system_gclk_gen_get_hz+0xd0>)
    2968:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    296a:	2313      	movs	r3, #19
    296c:	18fb      	adds	r3, r7, r3
    296e:	781b      	ldrb	r3, [r3, #0]
    2970:	2b00      	cmp	r3, #0
    2972:	d109      	bne.n	2988 <system_gclk_gen_get_hz+0x98>
    2974:	68fb      	ldr	r3, [r7, #12]
    2976:	2b01      	cmp	r3, #1
    2978:	d906      	bls.n	2988 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    297a:	4b12      	ldr	r3, [pc, #72]	; (29c4 <system_gclk_gen_get_hz+0xd4>)
    297c:	68f9      	ldr	r1, [r7, #12]
    297e:	6978      	ldr	r0, [r7, #20]
    2980:	4798      	blx	r3
    2982:	0003      	movs	r3, r0
    2984:	617b      	str	r3, [r7, #20]
    2986:	e00a      	b.n	299e <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    2988:	2313      	movs	r3, #19
    298a:	18fb      	adds	r3, r7, r3
    298c:	781b      	ldrb	r3, [r3, #0]
    298e:	2b00      	cmp	r3, #0
    2990:	d005      	beq.n	299e <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    2992:	68fb      	ldr	r3, [r7, #12]
    2994:	3301      	adds	r3, #1
    2996:	697a      	ldr	r2, [r7, #20]
    2998:	40da      	lsrs	r2, r3
    299a:	0013      	movs	r3, r2
    299c:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    299e:	697b      	ldr	r3, [r7, #20]
}
    29a0:	0018      	movs	r0, r3
    29a2:	46bd      	mov	sp, r7
    29a4:	b006      	add	sp, #24
    29a6:	bd80      	pop	{r7, pc}
    29a8:	00002721 	.word	0x00002721
    29ac:	000026f9 	.word	0x000026f9
    29b0:	40000c04 	.word	0x40000c04
    29b4:	40000c00 	.word	0x40000c00
    29b8:	00002231 	.word	0x00002231
    29bc:	40000c08 	.word	0x40000c08
    29c0:	0000270d 	.word	0x0000270d
    29c4:	0000351d 	.word	0x0000351d

000029c8 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    29c8:	b580      	push	{r7, lr}
    29ca:	b084      	sub	sp, #16
    29cc:	af00      	add	r7, sp, #0
    29ce:	0002      	movs	r2, r0
    29d0:	6039      	str	r1, [r7, #0]
    29d2:	1dfb      	adds	r3, r7, #7
    29d4:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    29d6:	1dfb      	adds	r3, r7, #7
    29d8:	781b      	ldrb	r3, [r3, #0]
    29da:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    29dc:	683b      	ldr	r3, [r7, #0]
    29de:	781b      	ldrb	r3, [r3, #0]
    29e0:	021b      	lsls	r3, r3, #8
    29e2:	001a      	movs	r2, r3
    29e4:	68fb      	ldr	r3, [r7, #12]
    29e6:	4313      	orrs	r3, r2
    29e8:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    29ea:	1dfb      	adds	r3, r7, #7
    29ec:	781b      	ldrb	r3, [r3, #0]
    29ee:	0018      	movs	r0, r3
    29f0:	4b04      	ldr	r3, [pc, #16]	; (2a04 <system_gclk_chan_set_config+0x3c>)
    29f2:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    29f4:	4b04      	ldr	r3, [pc, #16]	; (2a08 <system_gclk_chan_set_config+0x40>)
    29f6:	68fa      	ldr	r2, [r7, #12]
    29f8:	b292      	uxth	r2, r2
    29fa:	805a      	strh	r2, [r3, #2]
}
    29fc:	46c0      	nop			; (mov r8, r8)
    29fe:	46bd      	mov	sp, r7
    2a00:	b004      	add	sp, #16
    2a02:	bd80      	pop	{r7, pc}
    2a04:	00002a55 	.word	0x00002a55
    2a08:	40000c00 	.word	0x40000c00

00002a0c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2a0c:	b580      	push	{r7, lr}
    2a0e:	b082      	sub	sp, #8
    2a10:	af00      	add	r7, sp, #0
    2a12:	0002      	movs	r2, r0
    2a14:	1dfb      	adds	r3, r7, #7
    2a16:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    2a18:	4b0a      	ldr	r3, [pc, #40]	; (2a44 <system_gclk_chan_enable+0x38>)
    2a1a:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2a1c:	4a0a      	ldr	r2, [pc, #40]	; (2a48 <system_gclk_chan_enable+0x3c>)
    2a1e:	1dfb      	adds	r3, r7, #7
    2a20:	781b      	ldrb	r3, [r3, #0]
    2a22:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2a24:	4909      	ldr	r1, [pc, #36]	; (2a4c <system_gclk_chan_enable+0x40>)
    2a26:	4b09      	ldr	r3, [pc, #36]	; (2a4c <system_gclk_chan_enable+0x40>)
    2a28:	885b      	ldrh	r3, [r3, #2]
    2a2a:	b29b      	uxth	r3, r3
    2a2c:	2280      	movs	r2, #128	; 0x80
    2a2e:	01d2      	lsls	r2, r2, #7
    2a30:	4313      	orrs	r3, r2
    2a32:	b29b      	uxth	r3, r3
    2a34:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    2a36:	4b06      	ldr	r3, [pc, #24]	; (2a50 <system_gclk_chan_enable+0x44>)
    2a38:	4798      	blx	r3
}
    2a3a:	46c0      	nop			; (mov r8, r8)
    2a3c:	46bd      	mov	sp, r7
    2a3e:	b002      	add	sp, #8
    2a40:	bd80      	pop	{r7, pc}
    2a42:	46c0      	nop			; (mov r8, r8)
    2a44:	000026f9 	.word	0x000026f9
    2a48:	40000c02 	.word	0x40000c02
    2a4c:	40000c00 	.word	0x40000c00
    2a50:	0000270d 	.word	0x0000270d

00002a54 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2a54:	b580      	push	{r7, lr}
    2a56:	b084      	sub	sp, #16
    2a58:	af00      	add	r7, sp, #0
    2a5a:	0002      	movs	r2, r0
    2a5c:	1dfb      	adds	r3, r7, #7
    2a5e:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    2a60:	4b1c      	ldr	r3, [pc, #112]	; (2ad4 <system_gclk_chan_disable+0x80>)
    2a62:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2a64:	4a1c      	ldr	r2, [pc, #112]	; (2ad8 <system_gclk_chan_disable+0x84>)
    2a66:	1dfb      	adds	r3, r7, #7
    2a68:	781b      	ldrb	r3, [r3, #0]
    2a6a:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2a6c:	4b1b      	ldr	r3, [pc, #108]	; (2adc <system_gclk_chan_disable+0x88>)
    2a6e:	885b      	ldrh	r3, [r3, #2]
    2a70:	051b      	lsls	r3, r3, #20
    2a72:	0f1b      	lsrs	r3, r3, #28
    2a74:	b2db      	uxtb	r3, r3
    2a76:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    2a78:	4a18      	ldr	r2, [pc, #96]	; (2adc <system_gclk_chan_disable+0x88>)
    2a7a:	8853      	ldrh	r3, [r2, #2]
    2a7c:	4918      	ldr	r1, [pc, #96]	; (2ae0 <system_gclk_chan_disable+0x8c>)
    2a7e:	400b      	ands	r3, r1
    2a80:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2a82:	4a16      	ldr	r2, [pc, #88]	; (2adc <system_gclk_chan_disable+0x88>)
    2a84:	4b15      	ldr	r3, [pc, #84]	; (2adc <system_gclk_chan_disable+0x88>)
    2a86:	885b      	ldrh	r3, [r3, #2]
    2a88:	b29b      	uxth	r3, r3
    2a8a:	4916      	ldr	r1, [pc, #88]	; (2ae4 <system_gclk_chan_disable+0x90>)
    2a8c:	400b      	ands	r3, r1
    2a8e:	b29b      	uxth	r3, r3
    2a90:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2a92:	46c0      	nop			; (mov r8, r8)
    2a94:	4b11      	ldr	r3, [pc, #68]	; (2adc <system_gclk_chan_disable+0x88>)
    2a96:	885b      	ldrh	r3, [r3, #2]
    2a98:	b29b      	uxth	r3, r3
    2a9a:	001a      	movs	r2, r3
    2a9c:	2380      	movs	r3, #128	; 0x80
    2a9e:	01db      	lsls	r3, r3, #7
    2aa0:	4013      	ands	r3, r2
    2aa2:	d1f7      	bne.n	2a94 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2aa4:	4a0d      	ldr	r2, [pc, #52]	; (2adc <system_gclk_chan_disable+0x88>)
    2aa6:	68fb      	ldr	r3, [r7, #12]
    2aa8:	b2db      	uxtb	r3, r3
    2aaa:	1c19      	adds	r1, r3, #0
    2aac:	230f      	movs	r3, #15
    2aae:	400b      	ands	r3, r1
    2ab0:	b2d9      	uxtb	r1, r3
    2ab2:	8853      	ldrh	r3, [r2, #2]
    2ab4:	1c08      	adds	r0, r1, #0
    2ab6:	210f      	movs	r1, #15
    2ab8:	4001      	ands	r1, r0
    2aba:	0208      	lsls	r0, r1, #8
    2abc:	4908      	ldr	r1, [pc, #32]	; (2ae0 <system_gclk_chan_disable+0x8c>)
    2abe:	400b      	ands	r3, r1
    2ac0:	1c19      	adds	r1, r3, #0
    2ac2:	1c03      	adds	r3, r0, #0
    2ac4:	430b      	orrs	r3, r1
    2ac6:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    2ac8:	4b07      	ldr	r3, [pc, #28]	; (2ae8 <system_gclk_chan_disable+0x94>)
    2aca:	4798      	blx	r3
}
    2acc:	46c0      	nop			; (mov r8, r8)
    2ace:	46bd      	mov	sp, r7
    2ad0:	b004      	add	sp, #16
    2ad2:	bd80      	pop	{r7, pc}
    2ad4:	000026f9 	.word	0x000026f9
    2ad8:	40000c02 	.word	0x40000c02
    2adc:	40000c00 	.word	0x40000c00
    2ae0:	fffff0ff 	.word	0xfffff0ff
    2ae4:	ffffbfff 	.word	0xffffbfff
    2ae8:	0000270d 	.word	0x0000270d

00002aec <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2aec:	b580      	push	{r7, lr}
    2aee:	b084      	sub	sp, #16
    2af0:	af00      	add	r7, sp, #0
    2af2:	0002      	movs	r2, r0
    2af4:	1dfb      	adds	r3, r7, #7
    2af6:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    2af8:	4b0d      	ldr	r3, [pc, #52]	; (2b30 <system_gclk_chan_get_hz+0x44>)
    2afa:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2afc:	4a0d      	ldr	r2, [pc, #52]	; (2b34 <system_gclk_chan_get_hz+0x48>)
    2afe:	1dfb      	adds	r3, r7, #7
    2b00:	781b      	ldrb	r3, [r3, #0]
    2b02:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2b04:	4b0c      	ldr	r3, [pc, #48]	; (2b38 <system_gclk_chan_get_hz+0x4c>)
    2b06:	885b      	ldrh	r3, [r3, #2]
    2b08:	051b      	lsls	r3, r3, #20
    2b0a:	0f1b      	lsrs	r3, r3, #28
    2b0c:	b2da      	uxtb	r2, r3
    2b0e:	230f      	movs	r3, #15
    2b10:	18fb      	adds	r3, r7, r3
    2b12:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    2b14:	4b09      	ldr	r3, [pc, #36]	; (2b3c <system_gclk_chan_get_hz+0x50>)
    2b16:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2b18:	230f      	movs	r3, #15
    2b1a:	18fb      	adds	r3, r7, r3
    2b1c:	781b      	ldrb	r3, [r3, #0]
    2b1e:	0018      	movs	r0, r3
    2b20:	4b07      	ldr	r3, [pc, #28]	; (2b40 <system_gclk_chan_get_hz+0x54>)
    2b22:	4798      	blx	r3
    2b24:	0003      	movs	r3, r0
}
    2b26:	0018      	movs	r0, r3
    2b28:	46bd      	mov	sp, r7
    2b2a:	b004      	add	sp, #16
    2b2c:	bd80      	pop	{r7, pc}
    2b2e:	46c0      	nop			; (mov r8, r8)
    2b30:	000026f9 	.word	0x000026f9
    2b34:	40000c02 	.word	0x40000c02
    2b38:	40000c00 	.word	0x40000c00
    2b3c:	0000270d 	.word	0x0000270d
    2b40:	000028f1 	.word	0x000028f1

00002b44 <system_pinmux_get_group_from_gpio_pin>:
{
    2b44:	b580      	push	{r7, lr}
    2b46:	b084      	sub	sp, #16
    2b48:	af00      	add	r7, sp, #0
    2b4a:	0002      	movs	r2, r0
    2b4c:	1dfb      	adds	r3, r7, #7
    2b4e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    2b50:	230f      	movs	r3, #15
    2b52:	18fb      	adds	r3, r7, r3
    2b54:	1dfa      	adds	r2, r7, #7
    2b56:	7812      	ldrb	r2, [r2, #0]
    2b58:	09d2      	lsrs	r2, r2, #7
    2b5a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    2b5c:	230e      	movs	r3, #14
    2b5e:	18fb      	adds	r3, r7, r3
    2b60:	1dfa      	adds	r2, r7, #7
    2b62:	7812      	ldrb	r2, [r2, #0]
    2b64:	0952      	lsrs	r2, r2, #5
    2b66:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    2b68:	4b0d      	ldr	r3, [pc, #52]	; (2ba0 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    2b6a:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    2b6c:	230f      	movs	r3, #15
    2b6e:	18fb      	adds	r3, r7, r3
    2b70:	781b      	ldrb	r3, [r3, #0]
    2b72:	2b00      	cmp	r3, #0
    2b74:	d10f      	bne.n	2b96 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    2b76:	230f      	movs	r3, #15
    2b78:	18fb      	adds	r3, r7, r3
    2b7a:	781b      	ldrb	r3, [r3, #0]
    2b7c:	009b      	lsls	r3, r3, #2
    2b7e:	2210      	movs	r2, #16
    2b80:	4694      	mov	ip, r2
    2b82:	44bc      	add	ip, r7
    2b84:	4463      	add	r3, ip
    2b86:	3b08      	subs	r3, #8
    2b88:	681a      	ldr	r2, [r3, #0]
    2b8a:	230e      	movs	r3, #14
    2b8c:	18fb      	adds	r3, r7, r3
    2b8e:	781b      	ldrb	r3, [r3, #0]
    2b90:	01db      	lsls	r3, r3, #7
    2b92:	18d3      	adds	r3, r2, r3
    2b94:	e000      	b.n	2b98 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    2b96:	2300      	movs	r3, #0
}
    2b98:	0018      	movs	r0, r3
    2b9a:	46bd      	mov	sp, r7
    2b9c:	b004      	add	sp, #16
    2b9e:	bd80      	pop	{r7, pc}
    2ba0:	41004400 	.word	0x41004400

00002ba4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2ba4:	b580      	push	{r7, lr}
    2ba6:	b088      	sub	sp, #32
    2ba8:	af00      	add	r7, sp, #0
    2baa:	60f8      	str	r0, [r7, #12]
    2bac:	60b9      	str	r1, [r7, #8]
    2bae:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2bb0:	2300      	movs	r3, #0
    2bb2:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2bb4:	687b      	ldr	r3, [r7, #4]
    2bb6:	78db      	ldrb	r3, [r3, #3]
    2bb8:	2201      	movs	r2, #1
    2bba:	4053      	eors	r3, r2
    2bbc:	b2db      	uxtb	r3, r3
    2bbe:	2b00      	cmp	r3, #0
    2bc0:	d035      	beq.n	2c2e <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2bc2:	687b      	ldr	r3, [r7, #4]
    2bc4:	781b      	ldrb	r3, [r3, #0]
    2bc6:	2b80      	cmp	r3, #128	; 0x80
    2bc8:	d00b      	beq.n	2be2 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    2bca:	69fb      	ldr	r3, [r7, #28]
    2bcc:	2280      	movs	r2, #128	; 0x80
    2bce:	0252      	lsls	r2, r2, #9
    2bd0:	4313      	orrs	r3, r2
    2bd2:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2bd4:	687b      	ldr	r3, [r7, #4]
    2bd6:	781b      	ldrb	r3, [r3, #0]
    2bd8:	061b      	lsls	r3, r3, #24
    2bda:	001a      	movs	r2, r3
    2bdc:	69fb      	ldr	r3, [r7, #28]
    2bde:	4313      	orrs	r3, r2
    2be0:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2be2:	687b      	ldr	r3, [r7, #4]
    2be4:	785b      	ldrb	r3, [r3, #1]
    2be6:	2b00      	cmp	r3, #0
    2be8:	d003      	beq.n	2bf2 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    2bea:	687b      	ldr	r3, [r7, #4]
    2bec:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2bee:	2b02      	cmp	r3, #2
    2bf0:	d110      	bne.n	2c14 <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2bf2:	69fb      	ldr	r3, [r7, #28]
    2bf4:	2280      	movs	r2, #128	; 0x80
    2bf6:	0292      	lsls	r2, r2, #10
    2bf8:	4313      	orrs	r3, r2
    2bfa:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2bfc:	687b      	ldr	r3, [r7, #4]
    2bfe:	789b      	ldrb	r3, [r3, #2]
    2c00:	2b00      	cmp	r3, #0
    2c02:	d004      	beq.n	2c0e <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2c04:	69fb      	ldr	r3, [r7, #28]
    2c06:	2280      	movs	r2, #128	; 0x80
    2c08:	02d2      	lsls	r2, r2, #11
    2c0a:	4313      	orrs	r3, r2
    2c0c:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2c0e:	68fb      	ldr	r3, [r7, #12]
    2c10:	68ba      	ldr	r2, [r7, #8]
    2c12:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2c14:	687b      	ldr	r3, [r7, #4]
    2c16:	785b      	ldrb	r3, [r3, #1]
    2c18:	2b01      	cmp	r3, #1
    2c1a:	d003      	beq.n	2c24 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    2c1c:	687b      	ldr	r3, [r7, #4]
    2c1e:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2c20:	2b02      	cmp	r3, #2
    2c22:	d107      	bne.n	2c34 <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2c24:	69fb      	ldr	r3, [r7, #28]
    2c26:	4a22      	ldr	r2, [pc, #136]	; (2cb0 <_system_pinmux_config+0x10c>)
    2c28:	4013      	ands	r3, r2
    2c2a:	61fb      	str	r3, [r7, #28]
    2c2c:	e002      	b.n	2c34 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2c2e:	68fb      	ldr	r3, [r7, #12]
    2c30:	68ba      	ldr	r2, [r7, #8]
    2c32:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2c34:	68bb      	ldr	r3, [r7, #8]
    2c36:	041b      	lsls	r3, r3, #16
    2c38:	0c1b      	lsrs	r3, r3, #16
    2c3a:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2c3c:	68bb      	ldr	r3, [r7, #8]
    2c3e:	0c1b      	lsrs	r3, r3, #16
    2c40:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c42:	69ba      	ldr	r2, [r7, #24]
    2c44:	69fb      	ldr	r3, [r7, #28]
    2c46:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2c48:	22a0      	movs	r2, #160	; 0xa0
    2c4a:	05d2      	lsls	r2, r2, #23
    2c4c:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c4e:	68fb      	ldr	r3, [r7, #12]
    2c50:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c52:	697a      	ldr	r2, [r7, #20]
    2c54:	69fb      	ldr	r3, [r7, #28]
    2c56:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2c58:	22d0      	movs	r2, #208	; 0xd0
    2c5a:	0612      	lsls	r2, r2, #24
    2c5c:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c5e:	68fb      	ldr	r3, [r7, #12]
    2c60:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2c62:	687b      	ldr	r3, [r7, #4]
    2c64:	78db      	ldrb	r3, [r3, #3]
    2c66:	2201      	movs	r2, #1
    2c68:	4053      	eors	r3, r2
    2c6a:	b2db      	uxtb	r3, r3
    2c6c:	2b00      	cmp	r3, #0
    2c6e:	d01a      	beq.n	2ca6 <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2c70:	69fa      	ldr	r2, [r7, #28]
    2c72:	2380      	movs	r3, #128	; 0x80
    2c74:	02db      	lsls	r3, r3, #11
    2c76:	4013      	ands	r3, r2
    2c78:	d00a      	beq.n	2c90 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2c7a:	687b      	ldr	r3, [r7, #4]
    2c7c:	789b      	ldrb	r3, [r3, #2]
    2c7e:	2b01      	cmp	r3, #1
    2c80:	d103      	bne.n	2c8a <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    2c82:	68fb      	ldr	r3, [r7, #12]
    2c84:	68ba      	ldr	r2, [r7, #8]
    2c86:	619a      	str	r2, [r3, #24]
    2c88:	e002      	b.n	2c90 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    2c8a:	68fb      	ldr	r3, [r7, #12]
    2c8c:	68ba      	ldr	r2, [r7, #8]
    2c8e:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2c90:	687b      	ldr	r3, [r7, #4]
    2c92:	785b      	ldrb	r3, [r3, #1]
    2c94:	2b01      	cmp	r3, #1
    2c96:	d003      	beq.n	2ca0 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    2c98:	687b      	ldr	r3, [r7, #4]
    2c9a:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2c9c:	2b02      	cmp	r3, #2
    2c9e:	d102      	bne.n	2ca6 <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2ca0:	68fb      	ldr	r3, [r7, #12]
    2ca2:	68ba      	ldr	r2, [r7, #8]
    2ca4:	609a      	str	r2, [r3, #8]
		}
	}
}
    2ca6:	46c0      	nop			; (mov r8, r8)
    2ca8:	46bd      	mov	sp, r7
    2caa:	b008      	add	sp, #32
    2cac:	bd80      	pop	{r7, pc}
    2cae:	46c0      	nop			; (mov r8, r8)
    2cb0:	fffbffff 	.word	0xfffbffff

00002cb4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2cb4:	b580      	push	{r7, lr}
    2cb6:	b084      	sub	sp, #16
    2cb8:	af00      	add	r7, sp, #0
    2cba:	0002      	movs	r2, r0
    2cbc:	6039      	str	r1, [r7, #0]
    2cbe:	1dfb      	adds	r3, r7, #7
    2cc0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    2cc2:	1dfb      	adds	r3, r7, #7
    2cc4:	781b      	ldrb	r3, [r3, #0]
    2cc6:	0018      	movs	r0, r3
    2cc8:	4b0a      	ldr	r3, [pc, #40]	; (2cf4 <system_pinmux_pin_set_config+0x40>)
    2cca:	4798      	blx	r3
    2ccc:	0003      	movs	r3, r0
    2cce:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2cd0:	1dfb      	adds	r3, r7, #7
    2cd2:	781b      	ldrb	r3, [r3, #0]
    2cd4:	221f      	movs	r2, #31
    2cd6:	4013      	ands	r3, r2
    2cd8:	2201      	movs	r2, #1
    2cda:	409a      	lsls	r2, r3
    2cdc:	0013      	movs	r3, r2
    2cde:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    2ce0:	683a      	ldr	r2, [r7, #0]
    2ce2:	68b9      	ldr	r1, [r7, #8]
    2ce4:	68fb      	ldr	r3, [r7, #12]
    2ce6:	0018      	movs	r0, r3
    2ce8:	4b03      	ldr	r3, [pc, #12]	; (2cf8 <system_pinmux_pin_set_config+0x44>)
    2cea:	4798      	blx	r3
}
    2cec:	46c0      	nop			; (mov r8, r8)
    2cee:	46bd      	mov	sp, r7
    2cf0:	b004      	add	sp, #16
    2cf2:	bd80      	pop	{r7, pc}
    2cf4:	00002b45 	.word	0x00002b45
    2cf8:	00002ba5 	.word	0x00002ba5

00002cfc <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    2cfc:	b580      	push	{r7, lr}
    2cfe:	af00      	add	r7, sp, #0
	return;
    2d00:	46c0      	nop			; (mov r8, r8)
}
    2d02:	46bd      	mov	sp, r7
    2d04:	bd80      	pop	{r7, pc}
	...

00002d08 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2d08:	b580      	push	{r7, lr}
    2d0a:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2d0c:	4b06      	ldr	r3, [pc, #24]	; (2d28 <system_init+0x20>)
    2d0e:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2d10:	4b06      	ldr	r3, [pc, #24]	; (2d2c <system_init+0x24>)
    2d12:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2d14:	4b06      	ldr	r3, [pc, #24]	; (2d30 <system_init+0x28>)
    2d16:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2d18:	4b06      	ldr	r3, [pc, #24]	; (2d34 <system_init+0x2c>)
    2d1a:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2d1c:	4b06      	ldr	r3, [pc, #24]	; (2d38 <system_init+0x30>)
    2d1e:	4798      	blx	r3
}
    2d20:	46c0      	nop			; (mov r8, r8)
    2d22:	46bd      	mov	sp, r7
    2d24:	bd80      	pop	{r7, pc}
    2d26:	46c0      	nop			; (mov r8, r8)
    2d28:	00002519 	.word	0x00002519
    2d2c:	00000411 	.word	0x00000411
    2d30:	00002cfd 	.word	0x00002cfd
    2d34:	00002cfd 	.word	0x00002cfd
    2d38:	00002cfd 	.word	0x00002cfd

00002d3c <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    2d3c:	b580      	push	{r7, lr}
    2d3e:	af00      	add	r7, sp, #0
    2d40:	2000      	movs	r0, #0
    2d42:	4b02      	ldr	r3, [pc, #8]	; (2d4c <TCC0_Handler+0x10>)
    2d44:	4798      	blx	r3
    2d46:	46c0      	nop			; (mov r8, r8)
    2d48:	46bd      	mov	sp, r7
    2d4a:	bd80      	pop	{r7, pc}
    2d4c:	00002d79 	.word	0x00002d79

00002d50 <TCC1_Handler>:
    2d50:	b580      	push	{r7, lr}
    2d52:	af00      	add	r7, sp, #0
    2d54:	2001      	movs	r0, #1
    2d56:	4b02      	ldr	r3, [pc, #8]	; (2d60 <TCC1_Handler+0x10>)
    2d58:	4798      	blx	r3
    2d5a:	46c0      	nop			; (mov r8, r8)
    2d5c:	46bd      	mov	sp, r7
    2d5e:	bd80      	pop	{r7, pc}
    2d60:	00002d79 	.word	0x00002d79

00002d64 <TCC2_Handler>:
    2d64:	b580      	push	{r7, lr}
    2d66:	af00      	add	r7, sp, #0
    2d68:	2002      	movs	r0, #2
    2d6a:	4b02      	ldr	r3, [pc, #8]	; (2d74 <TCC2_Handler+0x10>)
    2d6c:	4798      	blx	r3
    2d6e:	46c0      	nop			; (mov r8, r8)
    2d70:	46bd      	mov	sp, r7
    2d72:	bd80      	pop	{r7, pc}
    2d74:	00002d79 	.word	0x00002d79

00002d78 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    2d78:	b580      	push	{r7, lr}
    2d7a:	b086      	sub	sp, #24
    2d7c:	af00      	add	r7, sp, #0
    2d7e:	0002      	movs	r2, r0
    2d80:	1dfb      	adds	r3, r7, #7
    2d82:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    2d84:	1dfb      	adds	r3, r7, #7
    2d86:	781a      	ldrb	r2, [r3, #0]
	struct tcc_module *module =
    2d88:	4b18      	ldr	r3, [pc, #96]	; (2dec <_tcc_interrupt_handler+0x74>)
    2d8a:	0092      	lsls	r2, r2, #2
    2d8c:	58d3      	ldr	r3, [r2, r3]
    2d8e:	613b      	str	r3, [r7, #16]

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    2d90:	693b      	ldr	r3, [r7, #16]
    2d92:	681b      	ldr	r3, [r3, #0]
    2d94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    2d96:	693b      	ldr	r3, [r7, #16]
    2d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    2d9a:	401a      	ands	r2, r3
			module->enable_callback_mask);
    2d9c:	693b      	ldr	r3, [r7, #16]
    2d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    2da0:	4013      	ands	r3, r2
    2da2:	60fb      	str	r3, [r7, #12]

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    2da4:	2300      	movs	r3, #0
    2da6:	617b      	str	r3, [r7, #20]
    2da8:	e019      	b.n	2dde <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    2daa:	4b11      	ldr	r3, [pc, #68]	; (2df0 <_tcc_interrupt_handler+0x78>)
    2dac:	697a      	ldr	r2, [r7, #20]
    2dae:	0092      	lsls	r2, r2, #2
    2db0:	58d3      	ldr	r3, [r2, r3]
    2db2:	68fa      	ldr	r2, [r7, #12]
    2db4:	4013      	ands	r3, r2
    2db6:	d00f      	beq.n	2dd8 <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    2db8:	693a      	ldr	r2, [r7, #16]
    2dba:	697b      	ldr	r3, [r7, #20]
    2dbc:	009b      	lsls	r3, r3, #2
    2dbe:	18d3      	adds	r3, r2, r3
    2dc0:	3304      	adds	r3, #4
    2dc2:	681b      	ldr	r3, [r3, #0]
    2dc4:	693a      	ldr	r2, [r7, #16]
    2dc6:	0010      	movs	r0, r2
    2dc8:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    2dca:	693b      	ldr	r3, [r7, #16]
    2dcc:	681b      	ldr	r3, [r3, #0]
    2dce:	4a08      	ldr	r2, [pc, #32]	; (2df0 <_tcc_interrupt_handler+0x78>)
    2dd0:	6979      	ldr	r1, [r7, #20]
    2dd2:	0089      	lsls	r1, r1, #2
    2dd4:	588a      	ldr	r2, [r1, r2]
    2dd6:	62da      	str	r2, [r3, #44]	; 0x2c
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    2dd8:	697b      	ldr	r3, [r7, #20]
    2dda:	3301      	adds	r3, #1
    2ddc:	617b      	str	r3, [r7, #20]
    2dde:	697b      	ldr	r3, [r7, #20]
    2de0:	2b0b      	cmp	r3, #11
    2de2:	dde2      	ble.n	2daa <_tcc_interrupt_handler+0x32>
		}
	}
}
    2de4:	46c0      	nop			; (mov r8, r8)
    2de6:	46bd      	mov	sp, r7
    2de8:	b006      	add	sp, #24
    2dea:	bd80      	pop	{r7, pc}
    2dec:	20000150 	.word	0x20000150
    2df0:	00003738 	.word	0x00003738

00002df4 <TC3_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    2df4:	b580      	push	{r7, lr}
    2df6:	af00      	add	r7, sp, #0
    2df8:	2000      	movs	r0, #0
    2dfa:	4b02      	ldr	r3, [pc, #8]	; (2e04 <TC3_Handler+0x10>)
    2dfc:	4798      	blx	r3
    2dfe:	46c0      	nop			; (mov r8, r8)
    2e00:	46bd      	mov	sp, r7
    2e02:	bd80      	pop	{r7, pc}
    2e04:	00002e59 	.word	0x00002e59

00002e08 <TC4_Handler>:
    2e08:	b580      	push	{r7, lr}
    2e0a:	af00      	add	r7, sp, #0
    2e0c:	2001      	movs	r0, #1
    2e0e:	4b02      	ldr	r3, [pc, #8]	; (2e18 <TC4_Handler+0x10>)
    2e10:	4798      	blx	r3
    2e12:	46c0      	nop			; (mov r8, r8)
    2e14:	46bd      	mov	sp, r7
    2e16:	bd80      	pop	{r7, pc}
    2e18:	00002e59 	.word	0x00002e59

00002e1c <TC5_Handler>:
    2e1c:	b580      	push	{r7, lr}
    2e1e:	af00      	add	r7, sp, #0
    2e20:	2002      	movs	r0, #2
    2e22:	4b02      	ldr	r3, [pc, #8]	; (2e2c <TC5_Handler+0x10>)
    2e24:	4798      	blx	r3
    2e26:	46c0      	nop			; (mov r8, r8)
    2e28:	46bd      	mov	sp, r7
    2e2a:	bd80      	pop	{r7, pc}
    2e2c:	00002e59 	.word	0x00002e59

00002e30 <TC6_Handler>:
    2e30:	b580      	push	{r7, lr}
    2e32:	af00      	add	r7, sp, #0
    2e34:	2003      	movs	r0, #3
    2e36:	4b02      	ldr	r3, [pc, #8]	; (2e40 <TC6_Handler+0x10>)
    2e38:	4798      	blx	r3
    2e3a:	46c0      	nop			; (mov r8, r8)
    2e3c:	46bd      	mov	sp, r7
    2e3e:	bd80      	pop	{r7, pc}
    2e40:	00002e59 	.word	0x00002e59

00002e44 <TC7_Handler>:
    2e44:	b580      	push	{r7, lr}
    2e46:	af00      	add	r7, sp, #0
    2e48:	2004      	movs	r0, #4
    2e4a:	4b02      	ldr	r3, [pc, #8]	; (2e54 <TC7_Handler+0x10>)
    2e4c:	4798      	blx	r3
    2e4e:	46c0      	nop			; (mov r8, r8)
    2e50:	46bd      	mov	sp, r7
    2e52:	bd80      	pop	{r7, pc}
    2e54:	00002e59 	.word	0x00002e59

00002e58 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    2e58:	b580      	push	{r7, lr}
    2e5a:	b084      	sub	sp, #16
    2e5c:	af00      	add	r7, sp, #0
    2e5e:	0002      	movs	r2, r0
    2e60:	1dfb      	adds	r3, r7, #7
    2e62:	701a      	strb	r2, [r3, #0]
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];
    2e64:	1dfb      	adds	r3, r7, #7
    2e66:	781a      	ldrb	r2, [r3, #0]
	struct tc_module *module
    2e68:	4b28      	ldr	r3, [pc, #160]	; (2f0c <_tc_interrupt_handler+0xb4>)
    2e6a:	0092      	lsls	r2, r2, #2
    2e6c:	58d3      	ldr	r3, [r2, r3]
    2e6e:	60fb      	str	r3, [r7, #12]

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2e70:	68fb      	ldr	r3, [r7, #12]
    2e72:	681b      	ldr	r3, [r3, #0]
    2e74:	7b9b      	ldrb	r3, [r3, #14]
    2e76:	b2db      	uxtb	r3, r3
			module->register_callback_mask &
    2e78:	68fa      	ldr	r2, [r7, #12]
    2e7a:	7e12      	ldrb	r2, [r2, #24]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2e7c:	4013      	ands	r3, r2
    2e7e:	b2da      	uxtb	r2, r3
			module->enable_callback_mask;
    2e80:	68fb      	ldr	r3, [r7, #12]
    2e82:	7e59      	ldrb	r1, [r3, #25]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2e84:	230b      	movs	r3, #11
    2e86:	18fb      	adds	r3, r7, r3
    2e88:	400a      	ands	r2, r1
    2e8a:	701a      	strb	r2, [r3, #0]

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    2e8c:	230b      	movs	r3, #11
    2e8e:	18fb      	adds	r3, r7, r3
    2e90:	781b      	ldrb	r3, [r3, #0]
    2e92:	2201      	movs	r2, #1
    2e94:	4013      	ands	r3, r2
    2e96:	d008      	beq.n	2eaa <_tc_interrupt_handler+0x52>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    2e98:	68fb      	ldr	r3, [r7, #12]
    2e9a:	689b      	ldr	r3, [r3, #8]
    2e9c:	68fa      	ldr	r2, [r7, #12]
    2e9e:	0010      	movs	r0, r2
    2ea0:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2ea2:	68fb      	ldr	r3, [r7, #12]
    2ea4:	681b      	ldr	r3, [r3, #0]
    2ea6:	2201      	movs	r2, #1
    2ea8:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    2eaa:	230b      	movs	r3, #11
    2eac:	18fb      	adds	r3, r7, r3
    2eae:	781b      	ldrb	r3, [r3, #0]
    2eb0:	2202      	movs	r2, #2
    2eb2:	4013      	ands	r3, r2
    2eb4:	d008      	beq.n	2ec8 <_tc_interrupt_handler+0x70>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    2eb6:	68fb      	ldr	r3, [r7, #12]
    2eb8:	68db      	ldr	r3, [r3, #12]
    2eba:	68fa      	ldr	r2, [r7, #12]
    2ebc:	0010      	movs	r0, r2
    2ebe:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    2ec0:	68fb      	ldr	r3, [r7, #12]
    2ec2:	681b      	ldr	r3, [r3, #0]
    2ec4:	2202      	movs	r2, #2
    2ec6:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    2ec8:	230b      	movs	r3, #11
    2eca:	18fb      	adds	r3, r7, r3
    2ecc:	781b      	ldrb	r3, [r3, #0]
    2ece:	2210      	movs	r2, #16
    2ed0:	4013      	ands	r3, r2
    2ed2:	d008      	beq.n	2ee6 <_tc_interrupt_handler+0x8e>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    2ed4:	68fb      	ldr	r3, [r7, #12]
    2ed6:	691b      	ldr	r3, [r3, #16]
    2ed8:	68fa      	ldr	r2, [r7, #12]
    2eda:	0010      	movs	r0, r2
    2edc:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    2ede:	68fb      	ldr	r3, [r7, #12]
    2ee0:	681b      	ldr	r3, [r3, #0]
    2ee2:	2210      	movs	r2, #16
    2ee4:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    2ee6:	230b      	movs	r3, #11
    2ee8:	18fb      	adds	r3, r7, r3
    2eea:	781b      	ldrb	r3, [r3, #0]
    2eec:	2220      	movs	r2, #32
    2eee:	4013      	ands	r3, r2
    2ef0:	d008      	beq.n	2f04 <_tc_interrupt_handler+0xac>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    2ef2:	68fb      	ldr	r3, [r7, #12]
    2ef4:	695b      	ldr	r3, [r3, #20]
    2ef6:	68fa      	ldr	r2, [r7, #12]
    2ef8:	0010      	movs	r0, r2
    2efa:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    2efc:	68fb      	ldr	r3, [r7, #12]
    2efe:	681b      	ldr	r3, [r3, #0]
    2f00:	2220      	movs	r2, #32
    2f02:	739a      	strb	r2, [r3, #14]
	}
}
    2f04:	46c0      	nop			; (mov r8, r8)
    2f06:	46bd      	mov	sp, r7
    2f08:	b004      	add	sp, #16
    2f0a:	bd80      	pop	{r7, pc}
    2f0c:	2000015c 	.word	0x2000015c

00002f10 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2f10:	b580      	push	{r7, lr}
    2f12:	b082      	sub	sp, #8
    2f14:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    2f16:	4b2f      	ldr	r3, [pc, #188]	; (2fd4 <Reset_Handler+0xc4>)
    2f18:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    2f1a:	4b2f      	ldr	r3, [pc, #188]	; (2fd8 <Reset_Handler+0xc8>)
    2f1c:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    2f1e:	687a      	ldr	r2, [r7, #4]
    2f20:	683b      	ldr	r3, [r7, #0]
    2f22:	429a      	cmp	r2, r3
    2f24:	d00c      	beq.n	2f40 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    2f26:	e007      	b.n	2f38 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    2f28:	683b      	ldr	r3, [r7, #0]
    2f2a:	1d1a      	adds	r2, r3, #4
    2f2c:	603a      	str	r2, [r7, #0]
    2f2e:	687a      	ldr	r2, [r7, #4]
    2f30:	1d11      	adds	r1, r2, #4
    2f32:	6079      	str	r1, [r7, #4]
    2f34:	6812      	ldr	r2, [r2, #0]
    2f36:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    2f38:	683a      	ldr	r2, [r7, #0]
    2f3a:	4b28      	ldr	r3, [pc, #160]	; (2fdc <Reset_Handler+0xcc>)
    2f3c:	429a      	cmp	r2, r3
    2f3e:	d3f3      	bcc.n	2f28 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2f40:	4b27      	ldr	r3, [pc, #156]	; (2fe0 <Reset_Handler+0xd0>)
    2f42:	603b      	str	r3, [r7, #0]
    2f44:	e004      	b.n	2f50 <Reset_Handler+0x40>
                *pDest++ = 0;
    2f46:	683b      	ldr	r3, [r7, #0]
    2f48:	1d1a      	adds	r2, r3, #4
    2f4a:	603a      	str	r2, [r7, #0]
    2f4c:	2200      	movs	r2, #0
    2f4e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    2f50:	683a      	ldr	r2, [r7, #0]
    2f52:	4b24      	ldr	r3, [pc, #144]	; (2fe4 <Reset_Handler+0xd4>)
    2f54:	429a      	cmp	r2, r3
    2f56:	d3f6      	bcc.n	2f46 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    2f58:	4b23      	ldr	r3, [pc, #140]	; (2fe8 <Reset_Handler+0xd8>)
    2f5a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2f5c:	4b23      	ldr	r3, [pc, #140]	; (2fec <Reset_Handler+0xdc>)
    2f5e:	687a      	ldr	r2, [r7, #4]
    2f60:	21ff      	movs	r1, #255	; 0xff
    2f62:	438a      	bics	r2, r1
    2f64:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2f66:	4a22      	ldr	r2, [pc, #136]	; (2ff0 <Reset_Handler+0xe0>)
    2f68:	2390      	movs	r3, #144	; 0x90
    2f6a:	005b      	lsls	r3, r3, #1
    2f6c:	2102      	movs	r1, #2
    2f6e:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2f70:	4a20      	ldr	r2, [pc, #128]	; (2ff4 <Reset_Handler+0xe4>)
    2f72:	78d3      	ldrb	r3, [r2, #3]
    2f74:	2103      	movs	r1, #3
    2f76:	438b      	bics	r3, r1
    2f78:	1c19      	adds	r1, r3, #0
    2f7a:	2302      	movs	r3, #2
    2f7c:	430b      	orrs	r3, r1
    2f7e:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2f80:	4a1c      	ldr	r2, [pc, #112]	; (2ff4 <Reset_Handler+0xe4>)
    2f82:	78d3      	ldrb	r3, [r2, #3]
    2f84:	210c      	movs	r1, #12
    2f86:	438b      	bics	r3, r1
    2f88:	1c19      	adds	r1, r3, #0
    2f8a:	2308      	movs	r3, #8
    2f8c:	430b      	orrs	r3, r1
    2f8e:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2f90:	4a19      	ldr	r2, [pc, #100]	; (2ff8 <Reset_Handler+0xe8>)
    2f92:	7b93      	ldrb	r3, [r2, #14]
    2f94:	2130      	movs	r1, #48	; 0x30
    2f96:	438b      	bics	r3, r1
    2f98:	1c19      	adds	r1, r3, #0
    2f9a:	2320      	movs	r3, #32
    2f9c:	430b      	orrs	r3, r1
    2f9e:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2fa0:	4a15      	ldr	r2, [pc, #84]	; (2ff8 <Reset_Handler+0xe8>)
    2fa2:	7b93      	ldrb	r3, [r2, #14]
    2fa4:	210c      	movs	r1, #12
    2fa6:	438b      	bics	r3, r1
    2fa8:	1c19      	adds	r1, r3, #0
    2faa:	2308      	movs	r3, #8
    2fac:	430b      	orrs	r3, r1
    2fae:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2fb0:	4a11      	ldr	r2, [pc, #68]	; (2ff8 <Reset_Handler+0xe8>)
    2fb2:	7b93      	ldrb	r3, [r2, #14]
    2fb4:	2103      	movs	r1, #3
    2fb6:	438b      	bics	r3, r1
    2fb8:	1c19      	adds	r1, r3, #0
    2fba:	2302      	movs	r3, #2
    2fbc:	430b      	orrs	r3, r1
    2fbe:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2fc0:	4a0e      	ldr	r2, [pc, #56]	; (2ffc <Reset_Handler+0xec>)
    2fc2:	6853      	ldr	r3, [r2, #4]
    2fc4:	2180      	movs	r1, #128	; 0x80
    2fc6:	430b      	orrs	r3, r1
    2fc8:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    2fca:	4b0d      	ldr	r3, [pc, #52]	; (3000 <Reset_Handler+0xf0>)
    2fcc:	4798      	blx	r3

        /* Branch to main function */
        main();
    2fce:	4b0d      	ldr	r3, [pc, #52]	; (3004 <Reset_Handler+0xf4>)
    2fd0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    2fd2:	e7fe      	b.n	2fd2 <Reset_Handler+0xc2>
    2fd4:	00003798 	.word	0x00003798
    2fd8:	20000000 	.word	0x20000000
    2fdc:	20000004 	.word	0x20000004
    2fe0:	20000010 	.word	0x20000010
    2fe4:	200001e0 	.word	0x200001e0
    2fe8:	00000000 	.word	0x00000000
    2fec:	e000ed00 	.word	0xe000ed00
    2ff0:	41007000 	.word	0x41007000
    2ff4:	41005000 	.word	0x41005000
    2ff8:	41004800 	.word	0x41004800
    2ffc:	41004000 	.word	0x41004000
    3000:	00003689 	.word	0x00003689
    3004:	00003381 	.word	0x00003381

00003008 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3008:	b580      	push	{r7, lr}
    300a:	af00      	add	r7, sp, #0
        while (1) {
    300c:	e7fe      	b.n	300c <Dummy_Handler+0x4>
	...

00003010 <system_pinmux_get_group_from_gpio_pin>:
{
    3010:	b580      	push	{r7, lr}
    3012:	b084      	sub	sp, #16
    3014:	af00      	add	r7, sp, #0
    3016:	0002      	movs	r2, r0
    3018:	1dfb      	adds	r3, r7, #7
    301a:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    301c:	230f      	movs	r3, #15
    301e:	18fb      	adds	r3, r7, r3
    3020:	1dfa      	adds	r2, r7, #7
    3022:	7812      	ldrb	r2, [r2, #0]
    3024:	09d2      	lsrs	r2, r2, #7
    3026:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    3028:	230e      	movs	r3, #14
    302a:	18fb      	adds	r3, r7, r3
    302c:	1dfa      	adds	r2, r7, #7
    302e:	7812      	ldrb	r2, [r2, #0]
    3030:	0952      	lsrs	r2, r2, #5
    3032:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    3034:	4b0d      	ldr	r3, [pc, #52]	; (306c <system_pinmux_get_group_from_gpio_pin+0x5c>)
    3036:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    3038:	230f      	movs	r3, #15
    303a:	18fb      	adds	r3, r7, r3
    303c:	781b      	ldrb	r3, [r3, #0]
    303e:	2b00      	cmp	r3, #0
    3040:	d10f      	bne.n	3062 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    3042:	230f      	movs	r3, #15
    3044:	18fb      	adds	r3, r7, r3
    3046:	781b      	ldrb	r3, [r3, #0]
    3048:	009b      	lsls	r3, r3, #2
    304a:	2210      	movs	r2, #16
    304c:	4694      	mov	ip, r2
    304e:	44bc      	add	ip, r7
    3050:	4463      	add	r3, ip
    3052:	3b08      	subs	r3, #8
    3054:	681a      	ldr	r2, [r3, #0]
    3056:	230e      	movs	r3, #14
    3058:	18fb      	adds	r3, r7, r3
    305a:	781b      	ldrb	r3, [r3, #0]
    305c:	01db      	lsls	r3, r3, #7
    305e:	18d3      	adds	r3, r2, r3
    3060:	e000      	b.n	3064 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    3062:	2300      	movs	r3, #0
}
    3064:	0018      	movs	r0, r3
    3066:	46bd      	mov	sp, r7
    3068:	b004      	add	sp, #16
    306a:	bd80      	pop	{r7, pc}
    306c:	41004400 	.word	0x41004400

00003070 <system_interrupt_enable_global>:
{
    3070:	b580      	push	{r7, lr}
    3072:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    3074:	4b04      	ldr	r3, [pc, #16]	; (3088 <system_interrupt_enable_global+0x18>)
    3076:	2201      	movs	r2, #1
    3078:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    307a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    307e:	b662      	cpsie	i
}
    3080:	46c0      	nop			; (mov r8, r8)
    3082:	46bd      	mov	sp, r7
    3084:	bd80      	pop	{r7, pc}
    3086:	46c0      	nop			; (mov r8, r8)
    3088:	20000000 	.word	0x20000000

0000308c <system_interrupt_enable>:
{
    308c:	b580      	push	{r7, lr}
    308e:	b082      	sub	sp, #8
    3090:	af00      	add	r7, sp, #0
    3092:	0002      	movs	r2, r0
    3094:	1dfb      	adds	r3, r7, #7
    3096:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3098:	4b06      	ldr	r3, [pc, #24]	; (30b4 <system_interrupt_enable+0x28>)
    309a:	1dfa      	adds	r2, r7, #7
    309c:	7812      	ldrb	r2, [r2, #0]
    309e:	0011      	movs	r1, r2
    30a0:	221f      	movs	r2, #31
    30a2:	400a      	ands	r2, r1
    30a4:	2101      	movs	r1, #1
    30a6:	4091      	lsls	r1, r2
    30a8:	000a      	movs	r2, r1
    30aa:	601a      	str	r2, [r3, #0]
}
    30ac:	46c0      	nop			; (mov r8, r8)
    30ae:	46bd      	mov	sp, r7
    30b0:	b002      	add	sp, #8
    30b2:	bd80      	pop	{r7, pc}
    30b4:	e000e100 	.word	0xe000e100

000030b8 <port_get_group_from_gpio_pin>:
{
    30b8:	b580      	push	{r7, lr}
    30ba:	b082      	sub	sp, #8
    30bc:	af00      	add	r7, sp, #0
    30be:	0002      	movs	r2, r0
    30c0:	1dfb      	adds	r3, r7, #7
    30c2:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    30c4:	1dfb      	adds	r3, r7, #7
    30c6:	781b      	ldrb	r3, [r3, #0]
    30c8:	0018      	movs	r0, r3
    30ca:	4b03      	ldr	r3, [pc, #12]	; (30d8 <port_get_group_from_gpio_pin+0x20>)
    30cc:	4798      	blx	r3
    30ce:	0003      	movs	r3, r0
}
    30d0:	0018      	movs	r0, r3
    30d2:	46bd      	mov	sp, r7
    30d4:	b002      	add	sp, #8
    30d6:	bd80      	pop	{r7, pc}
    30d8:	00003011 	.word	0x00003011

000030dc <port_get_config_defaults>:
{
    30dc:	b580      	push	{r7, lr}
    30de:	b082      	sub	sp, #8
    30e0:	af00      	add	r7, sp, #0
    30e2:	6078      	str	r0, [r7, #4]
	config->direction  = PORT_PIN_DIR_INPUT;
    30e4:	687b      	ldr	r3, [r7, #4]
    30e6:	2200      	movs	r2, #0
    30e8:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    30ea:	687b      	ldr	r3, [r7, #4]
    30ec:	2201      	movs	r2, #1
    30ee:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    30f0:	687b      	ldr	r3, [r7, #4]
    30f2:	2200      	movs	r2, #0
    30f4:	709a      	strb	r2, [r3, #2]
}
    30f6:	46c0      	nop			; (mov r8, r8)
    30f8:	46bd      	mov	sp, r7
    30fa:	b002      	add	sp, #8
    30fc:	bd80      	pop	{r7, pc}
	...

00003100 <port_pin_set_output_level>:
{
    3100:	b580      	push	{r7, lr}
    3102:	b084      	sub	sp, #16
    3104:	af00      	add	r7, sp, #0
    3106:	0002      	movs	r2, r0
    3108:	1dfb      	adds	r3, r7, #7
    310a:	701a      	strb	r2, [r3, #0]
    310c:	1dbb      	adds	r3, r7, #6
    310e:	1c0a      	adds	r2, r1, #0
    3110:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    3112:	1dfb      	adds	r3, r7, #7
    3114:	781b      	ldrb	r3, [r3, #0]
    3116:	0018      	movs	r0, r3
    3118:	4b0d      	ldr	r3, [pc, #52]	; (3150 <port_pin_set_output_level+0x50>)
    311a:	4798      	blx	r3
    311c:	0003      	movs	r3, r0
    311e:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3120:	1dfb      	adds	r3, r7, #7
    3122:	781b      	ldrb	r3, [r3, #0]
    3124:	221f      	movs	r2, #31
    3126:	4013      	ands	r3, r2
    3128:	2201      	movs	r2, #1
    312a:	409a      	lsls	r2, r3
    312c:	0013      	movs	r3, r2
    312e:	60bb      	str	r3, [r7, #8]
	if (level) {
    3130:	1dbb      	adds	r3, r7, #6
    3132:	781b      	ldrb	r3, [r3, #0]
    3134:	2b00      	cmp	r3, #0
    3136:	d003      	beq.n	3140 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    3138:	68fb      	ldr	r3, [r7, #12]
    313a:	68ba      	ldr	r2, [r7, #8]
    313c:	619a      	str	r2, [r3, #24]
}
    313e:	e002      	b.n	3146 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    3140:	68fb      	ldr	r3, [r7, #12]
    3142:	68ba      	ldr	r2, [r7, #8]
    3144:	615a      	str	r2, [r3, #20]
}
    3146:	46c0      	nop			; (mov r8, r8)
    3148:	46bd      	mov	sp, r7
    314a:	b004      	add	sp, #16
    314c:	bd80      	pop	{r7, pc}
    314e:	46c0      	nop			; (mov r8, r8)
    3150:	000030b9 	.word	0x000030b9

00003154 <rtc_count_get_config_defaults>:
 *  \param[out] config  Configuration structure to be initialized to default
 *                      values
 */
static inline void rtc_count_get_config_defaults(
		struct rtc_count_config *const config)
{
    3154:	b580      	push	{r7, lr}
    3156:	b084      	sub	sp, #16
    3158:	af00      	add	r7, sp, #0
    315a:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
    315c:	687b      	ldr	r3, [r7, #4]
    315e:	22a0      	movs	r2, #160	; 0xa0
    3160:	0112      	lsls	r2, r2, #4
    3162:	801a      	strh	r2, [r3, #0]
	config->mode                = RTC_COUNT_MODE_32BIT;
    3164:	687b      	ldr	r3, [r7, #4]
    3166:	2201      	movs	r2, #1
    3168:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    316a:	687b      	ldr	r3, [r7, #4]
    316c:	2200      	movs	r2, #0
    316e:	70da      	strb	r2, [r3, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
    3170:	687b      	ldr	r3, [r7, #4]
    3172:	2200      	movs	r2, #0
    3174:	711a      	strb	r2, [r3, #4]
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    3176:	230f      	movs	r3, #15
    3178:	18fb      	adds	r3, r7, r3
    317a:	2200      	movs	r2, #0
    317c:	701a      	strb	r2, [r3, #0]
    317e:	e00e      	b.n	319e <rtc_count_get_config_defaults+0x4a>
		config->compare_values[i] = 0;
    3180:	230f      	movs	r3, #15
    3182:	18fb      	adds	r3, r7, r3
    3184:	781a      	ldrb	r2, [r3, #0]
    3186:	687b      	ldr	r3, [r7, #4]
    3188:	3202      	adds	r2, #2
    318a:	0092      	lsls	r2, r2, #2
    318c:	2100      	movs	r1, #0
    318e:	50d1      	str	r1, [r2, r3]
	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
    3190:	230f      	movs	r3, #15
    3192:	18fb      	adds	r3, r7, r3
    3194:	781a      	ldrb	r2, [r3, #0]
    3196:	230f      	movs	r3, #15
    3198:	18fb      	adds	r3, r7, r3
    319a:	3201      	adds	r2, #1
    319c:	701a      	strb	r2, [r3, #0]
    319e:	230f      	movs	r3, #15
    31a0:	18fb      	adds	r3, r7, r3
    31a2:	781b      	ldrb	r3, [r3, #0]
    31a4:	2b01      	cmp	r3, #1
    31a6:	d9eb      	bls.n	3180 <rtc_count_get_config_defaults+0x2c>
	}
}
    31a8:	46c0      	nop			; (mov r8, r8)
    31aa:	46bd      	mov	sp, r7
    31ac:	b004      	add	sp, #16
    31ae:	bd80      	pop	{r7, pc}

000031b0 <usart_is_syncing>:
{
    31b0:	b580      	push	{r7, lr}
    31b2:	b084      	sub	sp, #16
    31b4:	af00      	add	r7, sp, #0
    31b6:	6078      	str	r0, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    31b8:	687b      	ldr	r3, [r7, #4]
    31ba:	681b      	ldr	r3, [r3, #0]
    31bc:	60fb      	str	r3, [r7, #12]
	return (usart_hw->SYNCBUSY.reg);
    31be:	68fb      	ldr	r3, [r7, #12]
    31c0:	69db      	ldr	r3, [r3, #28]
    31c2:	1e5a      	subs	r2, r3, #1
    31c4:	4193      	sbcs	r3, r2
    31c6:	b2db      	uxtb	r3, r3
}
    31c8:	0018      	movs	r0, r3
    31ca:	46bd      	mov	sp, r7
    31cc:	b004      	add	sp, #16
    31ce:	bd80      	pop	{r7, pc}

000031d0 <_usart_wait_for_sync>:
{
    31d0:	b580      	push	{r7, lr}
    31d2:	b082      	sub	sp, #8
    31d4:	af00      	add	r7, sp, #0
    31d6:	6078      	str	r0, [r7, #4]
	while (usart_is_syncing(module)) {
    31d8:	46c0      	nop			; (mov r8, r8)
    31da:	687b      	ldr	r3, [r7, #4]
    31dc:	0018      	movs	r0, r3
    31de:	4b04      	ldr	r3, [pc, #16]	; (31f0 <_usart_wait_for_sync+0x20>)
    31e0:	4798      	blx	r3
    31e2:	1e03      	subs	r3, r0, #0
    31e4:	d1f9      	bne.n	31da <_usart_wait_for_sync+0xa>
}
    31e6:	46c0      	nop			; (mov r8, r8)
    31e8:	46bd      	mov	sp, r7
    31ea:	b002      	add	sp, #8
    31ec:	bd80      	pop	{r7, pc}
    31ee:	46c0      	nop			; (mov r8, r8)
    31f0:	000031b1 	.word	0x000031b1

000031f4 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    31f4:	b580      	push	{r7, lr}
    31f6:	b082      	sub	sp, #8
    31f8:	af00      	add	r7, sp, #0
    31fa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_MSB;
    31fc:	687b      	ldr	r3, [r7, #4]
    31fe:	2200      	movs	r2, #0
    3200:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3202:	687b      	ldr	r3, [r7, #4]
    3204:	2200      	movs	r2, #0
    3206:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    3208:	687b      	ldr	r3, [r7, #4]
    320a:	22ff      	movs	r2, #255	; 0xff
    320c:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    320e:	687b      	ldr	r3, [r7, #4]
    3210:	2200      	movs	r2, #0
    3212:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3214:	687b      	ldr	r3, [r7, #4]
    3216:	2200      	movs	r2, #0
    3218:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    321a:	687b      	ldr	r3, [r7, #4]
    321c:	2296      	movs	r2, #150	; 0x96
    321e:	0192      	lsls	r2, r2, #6
    3220:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    3222:	687b      	ldr	r3, [r7, #4]
    3224:	2224      	movs	r2, #36	; 0x24
    3226:	2101      	movs	r1, #1
    3228:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    322a:	687b      	ldr	r3, [r7, #4]
    322c:	2225      	movs	r2, #37	; 0x25
    322e:	2101      	movs	r1, #1
    3230:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    3232:	687b      	ldr	r3, [r7, #4]
    3234:	2226      	movs	r2, #38	; 0x26
    3236:	2100      	movs	r1, #0
    3238:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    323a:	687b      	ldr	r3, [r7, #4]
    323c:	2227      	movs	r2, #39	; 0x27
    323e:	2100      	movs	r1, #0
    3240:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    3242:	687b      	ldr	r3, [r7, #4]
    3244:	2200      	movs	r2, #0
    3246:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    3248:	687b      	ldr	r3, [r7, #4]
    324a:	2288      	movs	r2, #136	; 0x88
    324c:	0352      	lsls	r2, r2, #13
    324e:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    3250:	687b      	ldr	r3, [r7, #4]
    3252:	222c      	movs	r2, #44	; 0x2c
    3254:	2100      	movs	r1, #0
    3256:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    3258:	687b      	ldr	r3, [r7, #4]
    325a:	222d      	movs	r2, #45	; 0x2d
    325c:	2100      	movs	r1, #0
    325e:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    3260:	687b      	ldr	r3, [r7, #4]
    3262:	2200      	movs	r2, #0
    3264:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    3266:	687b      	ldr	r3, [r7, #4]
    3268:	2200      	movs	r2, #0
    326a:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    326c:	687b      	ldr	r3, [r7, #4]
    326e:	2200      	movs	r2, #0
    3270:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    3272:	687b      	ldr	r3, [r7, #4]
    3274:	2200      	movs	r2, #0
    3276:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    3278:	687b      	ldr	r3, [r7, #4]
    327a:	2200      	movs	r2, #0
    327c:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_3X_ARITHMETIC;
    327e:	687b      	ldr	r3, [r7, #4]
    3280:	4a0b      	ldr	r2, [pc, #44]	; (32b0 <usart_get_config_defaults+0xbc>)
    3282:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    3284:	687b      	ldr	r3, [r7, #4]
    3286:	2200      	movs	r2, #0
    3288:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    328a:	687b      	ldr	r3, [r7, #4]
    328c:	2200      	movs	r2, #0
    328e:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    3290:	687b      	ldr	r3, [r7, #4]
    3292:	2200      	movs	r2, #0
    3294:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    3296:	687b      	ldr	r3, [r7, #4]
    3298:	2200      	movs	r2, #0
    329a:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    329c:	687b      	ldr	r3, [r7, #4]
    329e:	2213      	movs	r2, #19
    32a0:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    32a2:	687b      	ldr	r3, [r7, #4]
    32a4:	2200      	movs	r2, #0
    32a6:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    32a8:	46c0      	nop			; (mov r8, r8)
    32aa:	46bd      	mov	sp, r7
    32ac:	b002      	add	sp, #8
    32ae:	bd80      	pop	{r7, pc}
    32b0:	ffff8000 	.word	0xffff8000

000032b4 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    32b4:	b580      	push	{r7, lr}
    32b6:	b084      	sub	sp, #16
    32b8:	af00      	add	r7, sp, #0
    32ba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    32bc:	687b      	ldr	r3, [r7, #4]
    32be:	681b      	ldr	r3, [r3, #0]
    32c0:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    32c2:	687b      	ldr	r3, [r7, #4]
    32c4:	681b      	ldr	r3, [r3, #0]
    32c6:	0018      	movs	r0, r3
    32c8:	4b09      	ldr	r3, [pc, #36]	; (32f0 <usart_enable+0x3c>)
    32ca:	4798      	blx	r3
    32cc:	0003      	movs	r3, r0
    32ce:	0018      	movs	r0, r3
    32d0:	4b08      	ldr	r3, [pc, #32]	; (32f4 <usart_enable+0x40>)
    32d2:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    32d4:	687b      	ldr	r3, [r7, #4]
    32d6:	0018      	movs	r0, r3
    32d8:	4b07      	ldr	r3, [pc, #28]	; (32f8 <usart_enable+0x44>)
    32da:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    32dc:	68fb      	ldr	r3, [r7, #12]
    32de:	681b      	ldr	r3, [r3, #0]
    32e0:	2202      	movs	r2, #2
    32e2:	431a      	orrs	r2, r3
    32e4:	68fb      	ldr	r3, [r7, #12]
    32e6:	601a      	str	r2, [r3, #0]
}
    32e8:	46c0      	nop			; (mov r8, r8)
    32ea:	46bd      	mov	sp, r7
    32ec:	b004      	add	sp, #16
    32ee:	bd80      	pop	{r7, pc}
    32f0:	000013ad 	.word	0x000013ad
    32f4:	0000308d 	.word	0x0000308d
    32f8:	000031d1 	.word	0x000031d1

000032fc <configure_usart>:
void rtc_overflow_callback(void);
void configure_rtc_callbacks(void);
void configure_usart(void);


void configure_usart(void){
    32fc:	b580      	push	{r7, lr}
    32fe:	b090      	sub	sp, #64	; 0x40
    3300:	af00      	add	r7, sp, #0
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
    3302:	003b      	movs	r3, r7
    3304:	0018      	movs	r0, r3
    3306:	4b17      	ldr	r3, [pc, #92]	; (3364 <configure_usart+0x68>)
    3308:	4798      	blx	r3
	
	config_usart.character_size = USART_CHARACTER_SIZE_8BIT;
    330a:	003b      	movs	r3, r7
    330c:	2200      	movs	r2, #0
    330e:	72da      	strb	r2, [r3, #11]
	config_usart.transfer_mode = USART_TRANSFER_ASYNCHRONOUSLY;
    3310:	003b      	movs	r3, r7
    3312:	2200      	movs	r2, #0
    3314:	605a      	str	r2, [r3, #4]
	config_usart.baudrate = 19200;	
    3316:	003b      	movs	r3, r7
    3318:	2296      	movs	r2, #150	; 0x96
    331a:	01d2      	lsls	r2, r2, #7
    331c:	621a      	str	r2, [r3, #32]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    331e:	003b      	movs	r3, r7
    3320:	22c4      	movs	r2, #196	; 0xc4
    3322:	0392      	lsls	r2, r2, #14
    3324:	60da      	str	r2, [r3, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    3326:	003b      	movs	r3, r7
    3328:	2201      	movs	r2, #1
    332a:	4252      	negs	r2, r2
    332c:	631a      	str	r2, [r3, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    332e:	003b      	movs	r3, r7
    3330:	2201      	movs	r2, #1
    3332:	4252      	negs	r2, r2
    3334:	635a      	str	r2, [r3, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_PB10D_SERCOM4_PAD2;
    3336:	003b      	movs	r3, r7
    3338:	4a0b      	ldr	r2, [pc, #44]	; (3368 <configure_usart+0x6c>)
    333a:	639a      	str	r2, [r3, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_PB11D_SERCOM4_PAD3;
    333c:	003b      	movs	r3, r7
    333e:	4a0b      	ldr	r2, [pc, #44]	; (336c <configure_usart+0x70>)
    3340:	63da      	str	r2, [r3, #60]	; 0x3c
	

	
	while (usart_init(&usart_instance, SERCOM4, &config_usart) != STATUS_OK);
    3342:	46c0      	nop			; (mov r8, r8)
    3344:	003a      	movs	r2, r7
    3346:	490a      	ldr	r1, [pc, #40]	; (3370 <configure_usart+0x74>)
    3348:	4b0a      	ldr	r3, [pc, #40]	; (3374 <configure_usart+0x78>)
    334a:	0018      	movs	r0, r3
    334c:	4b0a      	ldr	r3, [pc, #40]	; (3378 <configure_usart+0x7c>)
    334e:	4798      	blx	r3
    3350:	1e03      	subs	r3, r0, #0
    3352:	d1f7      	bne.n	3344 <configure_usart+0x48>
	
	usart_enable(&usart_instance);
    3354:	4b07      	ldr	r3, [pc, #28]	; (3374 <configure_usart+0x78>)
    3356:	0018      	movs	r0, r3
    3358:	4b08      	ldr	r3, [pc, #32]	; (337c <configure_usart+0x80>)
    335a:	4798      	blx	r3
}
    335c:	46c0      	nop			; (mov r8, r8)
    335e:	46bd      	mov	sp, r7
    3360:	b010      	add	sp, #64	; 0x40
    3362:	bd80      	pop	{r7, pc}
    3364:	000031f5 	.word	0x000031f5
    3368:	002a0003 	.word	0x002a0003
    336c:	002b0003 	.word	0x002b0003
    3370:	42001800 	.word	0x42001800
    3374:	200001ac 	.word	0x200001ac
    3378:	00001855 	.word	0x00001855
    337c:	000032b5 	.word	0x000032b5

00003380 <main>:



int main (void)
{
    3380:	b590      	push	{r4, r7, lr}
    3382:	b087      	sub	sp, #28
    3384:	af00      	add	r7, sp, #0
	system_init();			// sys init
    3386:	4b21      	ldr	r3, [pc, #132]	; (340c <main+0x8c>)
    3388:	4798      	blx	r3
	system_interrupt_enable_global();
    338a:	4b21      	ldr	r3, [pc, #132]	; (3410 <main+0x90>)
    338c:	4798      	blx	r3

	
	port_get_config_defaults(&pin_conf);
    338e:	4b21      	ldr	r3, [pc, #132]	; (3414 <main+0x94>)
    3390:	0018      	movs	r0, r3
    3392:	4b21      	ldr	r3, [pc, #132]	; (3418 <main+0x98>)
    3394:	4798      	blx	r3
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    3396:	4b1f      	ldr	r3, [pc, #124]	; (3414 <main+0x94>)
    3398:	2201      	movs	r2, #1
    339a:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(SOL1_EN, &pin_conf);
    339c:	4b1d      	ldr	r3, [pc, #116]	; (3414 <main+0x94>)
    339e:	0019      	movs	r1, r3
    33a0:	2008      	movs	r0, #8
    33a2:	4b1e      	ldr	r3, [pc, #120]	; (341c <main+0x9c>)
    33a4:	4798      	blx	r3
	port_pin_set_output_level(SOL1_EN, false);
    33a6:	2100      	movs	r1, #0
    33a8:	2008      	movs	r0, #8
    33aa:	4b1d      	ldr	r3, [pc, #116]	; (3420 <main+0xa0>)
    33ac:	4798      	blx	r3


	configure_rtc_count();
    33ae:	4b1d      	ldr	r3, [pc, #116]	; (3424 <main+0xa4>)
    33b0:	4798      	blx	r3
	rtc_count_set_compare(&rtc_instance, 1,	RTC_COUNT_COMPARE_0);
    33b2:	4b1d      	ldr	r3, [pc, #116]	; (3428 <main+0xa8>)
    33b4:	2200      	movs	r2, #0
    33b6:	2101      	movs	r1, #1
    33b8:	0018      	movs	r0, r3
    33ba:	4b1c      	ldr	r3, [pc, #112]	; (342c <main+0xac>)
    33bc:	4798      	blx	r3
	configure_rtc_callbacks();
    33be:	4b1c      	ldr	r3, [pc, #112]	; (3430 <main+0xb0>)
    33c0:	4798      	blx	r3
	
	
	configure_usart();
    33c2:	4b1c      	ldr	r3, [pc, #112]	; (3434 <main+0xb4>)
    33c4:	4798      	blx	r3
	
	uint8_t string[] = "Hello World!\r\n";
    33c6:	2308      	movs	r3, #8
    33c8:	18fb      	adds	r3, r7, r3
    33ca:	4a1b      	ldr	r2, [pc, #108]	; (3438 <main+0xb8>)
    33cc:	ca13      	ldmia	r2!, {r0, r1, r4}
    33ce:	c313      	stmia	r3!, {r0, r1, r4}
    33d0:	8811      	ldrh	r1, [r2, #0]
    33d2:	8019      	strh	r1, [r3, #0]
    33d4:	7892      	ldrb	r2, [r2, #2]
    33d6:	709a      	strb	r2, [r3, #2]
	usart_write_buffer_wait(&usart_instance, string, sizeof(string));
    33d8:	2308      	movs	r3, #8
    33da:	18f9      	adds	r1, r7, r3
    33dc:	4b17      	ldr	r3, [pc, #92]	; (343c <main+0xbc>)
    33de:	220f      	movs	r2, #15
    33e0:	0018      	movs	r0, r3
    33e2:	4b17      	ldr	r3, [pc, #92]	; (3440 <main+0xc0>)
    33e4:	4798      	blx	r3

	uint16_t temp;
	while (true) {
		if (usart_read_wait(&usart_instance, &temp) == STATUS_OK) {
    33e6:	1dba      	adds	r2, r7, #6
    33e8:	4b14      	ldr	r3, [pc, #80]	; (343c <main+0xbc>)
    33ea:	0011      	movs	r1, r2
    33ec:	0018      	movs	r0, r3
    33ee:	4b15      	ldr	r3, [pc, #84]	; (3444 <main+0xc4>)
    33f0:	4798      	blx	r3
    33f2:	1e03      	subs	r3, r0, #0
    33f4:	d1f7      	bne.n	33e6 <main+0x66>
			while (usart_write_wait(&usart_instance, temp) != STATUS_OK) {
    33f6:	46c0      	nop			; (mov r8, r8)
    33f8:	1dbb      	adds	r3, r7, #6
    33fa:	881a      	ldrh	r2, [r3, #0]
    33fc:	4b0f      	ldr	r3, [pc, #60]	; (343c <main+0xbc>)
    33fe:	0011      	movs	r1, r2
    3400:	0018      	movs	r0, r3
    3402:	4b11      	ldr	r3, [pc, #68]	; (3448 <main+0xc8>)
    3404:	4798      	blx	r3
    3406:	1e03      	subs	r3, r0, #0
    3408:	d1f6      	bne.n	33f8 <main+0x78>
		if (usart_read_wait(&usart_instance, &temp) == STATUS_OK) {
    340a:	e7ec      	b.n	33e6 <main+0x66>
    340c:	00002d09 	.word	0x00002d09
    3410:	00003071 	.word	0x00003071
    3414:	20000170 	.word	0x20000170
    3418:	000030dd 	.word	0x000030dd
    341c:	00000671 	.word	0x00000671
    3420:	00003101 	.word	0x00003101
    3424:	0000344d 	.word	0x0000344d
    3428:	20000194 	.word	0x20000194
    342c:	00000ae1 	.word	0x00000ae1
    3430:	000034ed 	.word	0x000034ed
    3434:	000032fd 	.word	0x000032fd
    3438:	00003768 	.word	0x00003768
    343c:	200001ac 	.word	0x200001ac
    3440:	00001c01 	.word	0x00001c01
    3444:	00001b1f 	.word	0x00001b1f
    3448:	00001ac9 	.word	0x00001ac9

0000344c <configure_rtc_count>:
	RTC ~     RTC      .
	RTC   - 
	
*/

void configure_rtc_count(void){
    344c:	b580      	push	{r7, lr}
    344e:	b084      	sub	sp, #16
    3450:	af00      	add	r7, sp, #0
	struct rtc_count_config config_rtc_count;
	rtc_count_get_config_defaults(&config_rtc_count);
    3452:	003b      	movs	r3, r7
    3454:	0018      	movs	r0, r3
    3456:	4b0d      	ldr	r3, [pc, #52]	; (348c <configure_rtc_count+0x40>)
    3458:	4798      	blx	r3

	config_rtc_count.prescaler				= RTC_COUNT_PRESCALER_DIV_1024;
    345a:	003b      	movs	r3, r7
    345c:	22a0      	movs	r2, #160	; 0xa0
    345e:	0112      	lsls	r2, r2, #4
    3460:	801a      	strh	r2, [r3, #0]
	config_rtc_count.mode					= RTC_COUNT_MODE_32BIT;
    3462:	003b      	movs	r3, r7
    3464:	2201      	movs	r2, #1
    3466:	709a      	strb	r2, [r3, #2]
	config_rtc_count.continuously_update	= true;
    3468:	003b      	movs	r3, r7
    346a:	2201      	movs	r2, #1
    346c:	711a      	strb	r2, [r3, #4]

	rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
    346e:	003a      	movs	r2, r7
    3470:	4907      	ldr	r1, [pc, #28]	; (3490 <configure_rtc_count+0x44>)
    3472:	4b08      	ldr	r3, [pc, #32]	; (3494 <configure_rtc_count+0x48>)
    3474:	0018      	movs	r0, r3
    3476:	4b08      	ldr	r3, [pc, #32]	; (3498 <configure_rtc_count+0x4c>)
    3478:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
    347a:	4b06      	ldr	r3, [pc, #24]	; (3494 <configure_rtc_count+0x48>)
    347c:	0018      	movs	r0, r3
    347e:	4b07      	ldr	r3, [pc, #28]	; (349c <configure_rtc_count+0x50>)
    3480:	4798      	blx	r3
}
    3482:	46c0      	nop			; (mov r8, r8)
    3484:	46bd      	mov	sp, r7
    3486:	b004      	add	sp, #16
    3488:	bd80      	pop	{r7, pc}
    348a:	46c0      	nop			; (mov r8, r8)
    348c:	00003155 	.word	0x00003155
    3490:	40001400 	.word	0x40001400
    3494:	20000194 	.word	0x20000194
    3498:	000009f1 	.word	0x000009f1
    349c:	000007c9 	.word	0x000007c9

000034a0 <rtc_overflow_callback>:
void rtc_overflow_callback(void){
    34a0:	b580      	push	{r7, lr}
    34a2:	af00      	add	r7, sp, #0
	if(boolean == false)	boolean = true;
    34a4:	4b0d      	ldr	r3, [pc, #52]	; (34dc <rtc_overflow_callback+0x3c>)
    34a6:	781b      	ldrb	r3, [r3, #0]
    34a8:	2b00      	cmp	r3, #0
    34aa:	d103      	bne.n	34b4 <rtc_overflow_callback+0x14>
    34ac:	4b0b      	ldr	r3, [pc, #44]	; (34dc <rtc_overflow_callback+0x3c>)
    34ae:	2201      	movs	r2, #1
    34b0:	701a      	strb	r2, [r3, #0]
    34b2:	e002      	b.n	34ba <rtc_overflow_callback+0x1a>
	else					boolean = false;
    34b4:	4b09      	ldr	r3, [pc, #36]	; (34dc <rtc_overflow_callback+0x3c>)
    34b6:	2200      	movs	r2, #0
    34b8:	701a      	strb	r2, [r3, #0]
	
	port_pin_set_output_level(SOL1_EN, boolean);
    34ba:	4b08      	ldr	r3, [pc, #32]	; (34dc <rtc_overflow_callback+0x3c>)
    34bc:	781b      	ldrb	r3, [r3, #0]
    34be:	1e5a      	subs	r2, r3, #1
    34c0:	4193      	sbcs	r3, r2
    34c2:	b2db      	uxtb	r3, r3
    34c4:	0019      	movs	r1, r3
    34c6:	2008      	movs	r0, #8
    34c8:	4b05      	ldr	r3, [pc, #20]	; (34e0 <rtc_overflow_callback+0x40>)
    34ca:	4798      	blx	r3

	rtc_count_set_count(&rtc_instance, 0);
    34cc:	4b05      	ldr	r3, [pc, #20]	; (34e4 <rtc_overflow_callback+0x44>)
    34ce:	2100      	movs	r1, #0
    34d0:	0018      	movs	r0, r3
    34d2:	4b05      	ldr	r3, [pc, #20]	; (34e8 <rtc_overflow_callback+0x48>)
    34d4:	4798      	blx	r3
}
    34d6:	46c0      	nop			; (mov r8, r8)
    34d8:	46bd      	mov	sp, r7
    34da:	bd80      	pop	{r7, pc}
    34dc:	200000d0 	.word	0x200000d0
    34e0:	00003101 	.word	0x00003101
    34e4:	20000194 	.word	0x20000194
    34e8:	00000a81 	.word	0x00000a81

000034ec <configure_rtc_callbacks>:
void configure_rtc_callbacks(void){
    34ec:	b580      	push	{r7, lr}
    34ee:	af00      	add	r7, sp, #0
	//	rtc_count_register_callback(&rtc_instance, rtc_overflow_callback, RTC_COUNT_CALLBACK_OVERFLOW);
	//	rtc_count_enable_callback(&rtc_instance, RTC_COUNT_CALLBACK_OVERFLOW);

	rtc_count_register_callback(&rtc_instance, rtc_overflow_callback, RTC_COUNT_CALLBACK_COMPARE_0);
    34f0:	4906      	ldr	r1, [pc, #24]	; (350c <configure_rtc_callbacks+0x20>)
    34f2:	4b07      	ldr	r3, [pc, #28]	; (3510 <configure_rtc_callbacks+0x24>)
    34f4:	2200      	movs	r2, #0
    34f6:	0018      	movs	r0, r3
    34f8:	4b06      	ldr	r3, [pc, #24]	; (3514 <configure_rtc_callbacks+0x28>)
    34fa:	4798      	blx	r3
	rtc_count_enable_callback(&rtc_instance, RTC_COUNT_CALLBACK_COMPARE_0);
    34fc:	4b04      	ldr	r3, [pc, #16]	; (3510 <configure_rtc_callbacks+0x24>)
    34fe:	2100      	movs	r1, #0
    3500:	0018      	movs	r0, r3
    3502:	4b05      	ldr	r3, [pc, #20]	; (3518 <configure_rtc_callbacks+0x2c>)
    3504:	4798      	blx	r3
}
    3506:	46c0      	nop			; (mov r8, r8)
    3508:	46bd      	mov	sp, r7
    350a:	bd80      	pop	{r7, pc}
    350c:	000034a1 	.word	0x000034a1
    3510:	20000194 	.word	0x20000194
    3514:	00000b6d 	.word	0x00000b6d
    3518:	00000c19 	.word	0x00000c19

0000351c <__udivsi3>:
    351c:	2200      	movs	r2, #0
    351e:	0843      	lsrs	r3, r0, #1
    3520:	428b      	cmp	r3, r1
    3522:	d374      	bcc.n	360e <__udivsi3+0xf2>
    3524:	0903      	lsrs	r3, r0, #4
    3526:	428b      	cmp	r3, r1
    3528:	d35f      	bcc.n	35ea <__udivsi3+0xce>
    352a:	0a03      	lsrs	r3, r0, #8
    352c:	428b      	cmp	r3, r1
    352e:	d344      	bcc.n	35ba <__udivsi3+0x9e>
    3530:	0b03      	lsrs	r3, r0, #12
    3532:	428b      	cmp	r3, r1
    3534:	d328      	bcc.n	3588 <__udivsi3+0x6c>
    3536:	0c03      	lsrs	r3, r0, #16
    3538:	428b      	cmp	r3, r1
    353a:	d30d      	bcc.n	3558 <__udivsi3+0x3c>
    353c:	22ff      	movs	r2, #255	; 0xff
    353e:	0209      	lsls	r1, r1, #8
    3540:	ba12      	rev	r2, r2
    3542:	0c03      	lsrs	r3, r0, #16
    3544:	428b      	cmp	r3, r1
    3546:	d302      	bcc.n	354e <__udivsi3+0x32>
    3548:	1212      	asrs	r2, r2, #8
    354a:	0209      	lsls	r1, r1, #8
    354c:	d065      	beq.n	361a <__udivsi3+0xfe>
    354e:	0b03      	lsrs	r3, r0, #12
    3550:	428b      	cmp	r3, r1
    3552:	d319      	bcc.n	3588 <__udivsi3+0x6c>
    3554:	e000      	b.n	3558 <__udivsi3+0x3c>
    3556:	0a09      	lsrs	r1, r1, #8
    3558:	0bc3      	lsrs	r3, r0, #15
    355a:	428b      	cmp	r3, r1
    355c:	d301      	bcc.n	3562 <__udivsi3+0x46>
    355e:	03cb      	lsls	r3, r1, #15
    3560:	1ac0      	subs	r0, r0, r3
    3562:	4152      	adcs	r2, r2
    3564:	0b83      	lsrs	r3, r0, #14
    3566:	428b      	cmp	r3, r1
    3568:	d301      	bcc.n	356e <__udivsi3+0x52>
    356a:	038b      	lsls	r3, r1, #14
    356c:	1ac0      	subs	r0, r0, r3
    356e:	4152      	adcs	r2, r2
    3570:	0b43      	lsrs	r3, r0, #13
    3572:	428b      	cmp	r3, r1
    3574:	d301      	bcc.n	357a <__udivsi3+0x5e>
    3576:	034b      	lsls	r3, r1, #13
    3578:	1ac0      	subs	r0, r0, r3
    357a:	4152      	adcs	r2, r2
    357c:	0b03      	lsrs	r3, r0, #12
    357e:	428b      	cmp	r3, r1
    3580:	d301      	bcc.n	3586 <__udivsi3+0x6a>
    3582:	030b      	lsls	r3, r1, #12
    3584:	1ac0      	subs	r0, r0, r3
    3586:	4152      	adcs	r2, r2
    3588:	0ac3      	lsrs	r3, r0, #11
    358a:	428b      	cmp	r3, r1
    358c:	d301      	bcc.n	3592 <__udivsi3+0x76>
    358e:	02cb      	lsls	r3, r1, #11
    3590:	1ac0      	subs	r0, r0, r3
    3592:	4152      	adcs	r2, r2
    3594:	0a83      	lsrs	r3, r0, #10
    3596:	428b      	cmp	r3, r1
    3598:	d301      	bcc.n	359e <__udivsi3+0x82>
    359a:	028b      	lsls	r3, r1, #10
    359c:	1ac0      	subs	r0, r0, r3
    359e:	4152      	adcs	r2, r2
    35a0:	0a43      	lsrs	r3, r0, #9
    35a2:	428b      	cmp	r3, r1
    35a4:	d301      	bcc.n	35aa <__udivsi3+0x8e>
    35a6:	024b      	lsls	r3, r1, #9
    35a8:	1ac0      	subs	r0, r0, r3
    35aa:	4152      	adcs	r2, r2
    35ac:	0a03      	lsrs	r3, r0, #8
    35ae:	428b      	cmp	r3, r1
    35b0:	d301      	bcc.n	35b6 <__udivsi3+0x9a>
    35b2:	020b      	lsls	r3, r1, #8
    35b4:	1ac0      	subs	r0, r0, r3
    35b6:	4152      	adcs	r2, r2
    35b8:	d2cd      	bcs.n	3556 <__udivsi3+0x3a>
    35ba:	09c3      	lsrs	r3, r0, #7
    35bc:	428b      	cmp	r3, r1
    35be:	d301      	bcc.n	35c4 <__udivsi3+0xa8>
    35c0:	01cb      	lsls	r3, r1, #7
    35c2:	1ac0      	subs	r0, r0, r3
    35c4:	4152      	adcs	r2, r2
    35c6:	0983      	lsrs	r3, r0, #6
    35c8:	428b      	cmp	r3, r1
    35ca:	d301      	bcc.n	35d0 <__udivsi3+0xb4>
    35cc:	018b      	lsls	r3, r1, #6
    35ce:	1ac0      	subs	r0, r0, r3
    35d0:	4152      	adcs	r2, r2
    35d2:	0943      	lsrs	r3, r0, #5
    35d4:	428b      	cmp	r3, r1
    35d6:	d301      	bcc.n	35dc <__udivsi3+0xc0>
    35d8:	014b      	lsls	r3, r1, #5
    35da:	1ac0      	subs	r0, r0, r3
    35dc:	4152      	adcs	r2, r2
    35de:	0903      	lsrs	r3, r0, #4
    35e0:	428b      	cmp	r3, r1
    35e2:	d301      	bcc.n	35e8 <__udivsi3+0xcc>
    35e4:	010b      	lsls	r3, r1, #4
    35e6:	1ac0      	subs	r0, r0, r3
    35e8:	4152      	adcs	r2, r2
    35ea:	08c3      	lsrs	r3, r0, #3
    35ec:	428b      	cmp	r3, r1
    35ee:	d301      	bcc.n	35f4 <__udivsi3+0xd8>
    35f0:	00cb      	lsls	r3, r1, #3
    35f2:	1ac0      	subs	r0, r0, r3
    35f4:	4152      	adcs	r2, r2
    35f6:	0883      	lsrs	r3, r0, #2
    35f8:	428b      	cmp	r3, r1
    35fa:	d301      	bcc.n	3600 <__udivsi3+0xe4>
    35fc:	008b      	lsls	r3, r1, #2
    35fe:	1ac0      	subs	r0, r0, r3
    3600:	4152      	adcs	r2, r2
    3602:	0843      	lsrs	r3, r0, #1
    3604:	428b      	cmp	r3, r1
    3606:	d301      	bcc.n	360c <__udivsi3+0xf0>
    3608:	004b      	lsls	r3, r1, #1
    360a:	1ac0      	subs	r0, r0, r3
    360c:	4152      	adcs	r2, r2
    360e:	1a41      	subs	r1, r0, r1
    3610:	d200      	bcs.n	3614 <__udivsi3+0xf8>
    3612:	4601      	mov	r1, r0
    3614:	4152      	adcs	r2, r2
    3616:	4610      	mov	r0, r2
    3618:	4770      	bx	lr
    361a:	e7ff      	b.n	361c <__udivsi3+0x100>
    361c:	b501      	push	{r0, lr}
    361e:	2000      	movs	r0, #0
    3620:	f000 f806 	bl	3630 <__aeabi_idiv0>
    3624:	bd02      	pop	{r1, pc}
    3626:	46c0      	nop			; (mov r8, r8)

00003628 <__aeabi_uidivmod>:
    3628:	2900      	cmp	r1, #0
    362a:	d0f7      	beq.n	361c <__udivsi3+0x100>
    362c:	e776      	b.n	351c <__udivsi3>
    362e:	4770      	bx	lr

00003630 <__aeabi_idiv0>:
    3630:	4770      	bx	lr
    3632:	46c0      	nop			; (mov r8, r8)

00003634 <__aeabi_lmul>:
    3634:	b5f0      	push	{r4, r5, r6, r7, lr}
    3636:	46ce      	mov	lr, r9
    3638:	4647      	mov	r7, r8
    363a:	0415      	lsls	r5, r2, #16
    363c:	0c2d      	lsrs	r5, r5, #16
    363e:	002e      	movs	r6, r5
    3640:	b580      	push	{r7, lr}
    3642:	0407      	lsls	r7, r0, #16
    3644:	0c14      	lsrs	r4, r2, #16
    3646:	0c3f      	lsrs	r7, r7, #16
    3648:	4699      	mov	r9, r3
    364a:	0c03      	lsrs	r3, r0, #16
    364c:	437e      	muls	r6, r7
    364e:	435d      	muls	r5, r3
    3650:	4367      	muls	r7, r4
    3652:	4363      	muls	r3, r4
    3654:	197f      	adds	r7, r7, r5
    3656:	0c34      	lsrs	r4, r6, #16
    3658:	19e4      	adds	r4, r4, r7
    365a:	469c      	mov	ip, r3
    365c:	42a5      	cmp	r5, r4
    365e:	d903      	bls.n	3668 <__aeabi_lmul+0x34>
    3660:	2380      	movs	r3, #128	; 0x80
    3662:	025b      	lsls	r3, r3, #9
    3664:	4698      	mov	r8, r3
    3666:	44c4      	add	ip, r8
    3668:	464b      	mov	r3, r9
    366a:	4351      	muls	r1, r2
    366c:	4343      	muls	r3, r0
    366e:	0436      	lsls	r6, r6, #16
    3670:	0c36      	lsrs	r6, r6, #16
    3672:	0c25      	lsrs	r5, r4, #16
    3674:	0424      	lsls	r4, r4, #16
    3676:	4465      	add	r5, ip
    3678:	19a4      	adds	r4, r4, r6
    367a:	1859      	adds	r1, r3, r1
    367c:	1949      	adds	r1, r1, r5
    367e:	0020      	movs	r0, r4
    3680:	bc0c      	pop	{r2, r3}
    3682:	4690      	mov	r8, r2
    3684:	4699      	mov	r9, r3
    3686:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003688 <__libc_init_array>:
    3688:	b570      	push	{r4, r5, r6, lr}
    368a:	2600      	movs	r6, #0
    368c:	4d0c      	ldr	r5, [pc, #48]	; (36c0 <__libc_init_array+0x38>)
    368e:	4c0d      	ldr	r4, [pc, #52]	; (36c4 <__libc_init_array+0x3c>)
    3690:	1b64      	subs	r4, r4, r5
    3692:	10a4      	asrs	r4, r4, #2
    3694:	42a6      	cmp	r6, r4
    3696:	d109      	bne.n	36ac <__libc_init_array+0x24>
    3698:	2600      	movs	r6, #0
    369a:	f000 f86d 	bl	3778 <_init>
    369e:	4d0a      	ldr	r5, [pc, #40]	; (36c8 <__libc_init_array+0x40>)
    36a0:	4c0a      	ldr	r4, [pc, #40]	; (36cc <__libc_init_array+0x44>)
    36a2:	1b64      	subs	r4, r4, r5
    36a4:	10a4      	asrs	r4, r4, #2
    36a6:	42a6      	cmp	r6, r4
    36a8:	d105      	bne.n	36b6 <__libc_init_array+0x2e>
    36aa:	bd70      	pop	{r4, r5, r6, pc}
    36ac:	00b3      	lsls	r3, r6, #2
    36ae:	58eb      	ldr	r3, [r5, r3]
    36b0:	4798      	blx	r3
    36b2:	3601      	adds	r6, #1
    36b4:	e7ee      	b.n	3694 <__libc_init_array+0xc>
    36b6:	00b3      	lsls	r3, r6, #2
    36b8:	58eb      	ldr	r3, [r5, r3]
    36ba:	4798      	blx	r3
    36bc:	3601      	adds	r6, #1
    36be:	e7f2      	b.n	36a6 <__libc_init_array+0x1e>
    36c0:	00003784 	.word	0x00003784
    36c4:	00003784 	.word	0x00003784
    36c8:	00003784 	.word	0x00003784
    36cc:	00003788 	.word	0x00003788
    36d0:	42000800 	.word	0x42000800
    36d4:	42000c00 	.word	0x42000c00
    36d8:	42001000 	.word	0x42001000
    36dc:	42001400 	.word	0x42001400
    36e0:	42001800 	.word	0x42001800
    36e4:	42001c00 	.word	0x42001c00
    36e8:	0c0b0a09 	.word	0x0c0b0a09
    36ec:	00000e0d 	.word	0x00000e0d
    36f0:	0000224e 	.word	0x0000224e
    36f4:	000022c8 	.word	0x000022c8
    36f8:	000022c8 	.word	0x000022c8
    36fc:	0000226c 	.word	0x0000226c
    3700:	00002266 	.word	0x00002266
    3704:	00002272 	.word	0x00002272
    3708:	00002254 	.word	0x00002254
    370c:	00002278 	.word	0x00002278
    3710:	000022ae 	.word	0x000022ae
    3714:	00002470 	.word	0x00002470
    3718:	000024c0 	.word	0x000024c0
    371c:	000024c0 	.word	0x000024c0
    3720:	000024bc 	.word	0x000024bc
    3724:	00002462 	.word	0x00002462
    3728:	00002482 	.word	0x00002482
    372c:	00002452 	.word	0x00002452
    3730:	00002494 	.word	0x00002494
    3734:	000024a6 	.word	0x000024a6

00003738 <_tcc_intflag>:
    3738:	00000001 00000002 00000004 00000008     ................
    3748:	00001000 00002000 00004000 00008000     ..... ...@......
    3758:	00010000 00020000 00040000 00080000     ................
    3768:	6c6c6548 6f57206f 21646c72 00000a0d     Hello World!....

00003778 <_init>:
    3778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    377a:	46c0      	nop			; (mov r8, r8)
    377c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    377e:	bc08      	pop	{r3}
    3780:	469e      	mov	lr, r3
    3782:	4770      	bx	lr

00003784 <__init_array_start>:
    3784:	000000dd 	.word	0x000000dd

00003788 <_fini>:
    3788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    378a:	46c0      	nop			; (mov r8, r8)
    378c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    378e:	bc08      	pop	{r3}
    3790:	469e      	mov	lr, r3
    3792:	4770      	bx	lr

00003794 <__fini_array_start>:
    3794:	000000b5 	.word	0x000000b5
