// Seed: 1575439944
module module_0 (
    output reg   id_0,
    output logic id_1
);
  reg id_3;
  wor id_4;
  type_11(
      1, id_0, id_2
  );
  always @(*) begin
    id_4[1] <= id_3;
  end
  assign id_3 = 1;
  logic id_6;
  always @(1'b0) begin
    id_2 <= 1;
  end
endmodule
