
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source processor.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 430.383 ; gain = 162.102
Command: read_checkpoint -auto_incremental -incremental {D:/semester/7th sem/davinci/testing/IO/Processor.srcs/utils_1/imports/synth_1/TB_Processor.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/semester/7th sem/davinci/testing/IO/Processor.srcs/utils_1/imports/synth_1/TB_Processor.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top processor -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4572
INFO: [Synth 8-11241] undeclared symbol 'xor2', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v:24]
INFO: [Synth 8-11241] undeclared symbol 'CLKOUT0', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:73]
INFO: [Synth 8-11241] undeclared symbol 'CLKOUT0B', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:74]
INFO: [Synth 8-11241] undeclared symbol 'CLKOUT1B', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:76]
INFO: [Synth 8-11241] undeclared symbol 'CLKOUT2B', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:78]
INFO: [Synth 8-11241] undeclared symbol 'CLKOUT3', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:79]
INFO: [Synth 8-11241] undeclared symbol 'CLKOUT3B', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:80]
INFO: [Synth 8-11241] undeclared symbol 'CLKOUT4', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:81]
INFO: [Synth 8-11241] undeclared symbol 'CLKOUT5', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:82]
INFO: [Synth 8-11241] undeclared symbol 'CLKOUT6', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:83]
INFO: [Synth 8-11241] undeclared symbol 'CLKFBOUTB', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:86]
INFO: [Synth 8-11241] undeclared symbol 'LOCKED', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:88]
INFO: [Synth 8-11241] undeclared symbol 'PWRDWN', assumed default net type 'wire' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:92]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.914 ; gain = 411.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'DisplayDriver' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:22]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80431]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 30 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80431]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/TMDS_encoder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/TMDS_encoder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DisplayDriver' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1_32bit' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1_32bit' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v:2]
INFO: [Synth 8-6157] synthesizing module 'Screen_Memory' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v:1]
INFO: [Synth 8-3876] $readmem data file 'display.mem' is read successfully [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Screen_Memory' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v:2]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v:1]
INFO: [Synth 8-3876] $readmem data file 'inst.mem' is read successfully [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.v:2]
WARNING: [Synth 8-7071] port 'byteRead' of module 'Memory' is unconnected for instance 'mem' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:80]
WARNING: [Synth 8-7023] instance 'mem' of module 'Memory' has 11 connections declared, but only 10 given [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:80]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1_1bit' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1_1bit' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'DFlipFlop' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DFlipFlop' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Main_Decoder' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Main_Decoder' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Instr_Decoder' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Decoder' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'Extender' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX4x1_32bit' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX4x1_32bit' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_RISCv' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v:1]
INFO: [Synth 8-6157] synthesizing module 'add_sub' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v:1]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'add_sub' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.v:1]
INFO: [Synth 8-6157] synthesizing module 'NOT_32bit' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NOT_32bit' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'bitwiseAND' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bitwiseAND' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.v:1]
INFO: [Synth 8-6157] synthesizing module 'XOR_1bit_2inp' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:1]
INFO: [Synth 8-6155] done synthesizing module 'XOR_1bit_2inp' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:1]
INFO: [Synth 8-6157] synthesizing module 'XNOR_1bit_3inp' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:7]
INFO: [Synth 8-6155] done synthesizing module 'XNOR_1bit_3inp' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:7]
INFO: [Synth 8-6157] synthesizing module 'AND_1bit_3inp' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:13]
INFO: [Synth 8-6155] done synthesizing module 'AND_1bit_3inp' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:13]
INFO: [Synth 8-6157] synthesizing module 'AND_1bit_2inp' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:19]
INFO: [Synth 8-6155] done synthesizing module 'AND_1bit_2inp' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.v:19]
INFO: [Synth 8-6157] synthesizing module 'zero_extender' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'zero_extender' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX8x1_32bit' [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX8x1_32bit' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_RISCv' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (0#1) [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:1]
WARNING: [Synth 8-3848] Net PWRDWN in module/entity DisplayDriver does not have driver. [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.v:92]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.v:14]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.v:10]
WARNING: [Synth 8-3848] Net key_reg in module/entity processor does not have driver. [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.v:75]
WARNING: [Synth 8-7129] Port instr[31] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[24] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port carry in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module ROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[1] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[0] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module Screen_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module Screen_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port byteRead in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[31] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[30] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[29] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[28] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[27] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[26] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[25] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[24] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[23] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[22] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[21] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[20] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[19] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[18] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[17] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[16] in module Memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.562 ; gain = 514.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.562 ; gain = 514.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1354.562 ; gain = 514.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1355.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc]
WARNING: [Vivado 12-507] No nets matched 'ps2c_IBUF'. [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1460.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1460.340 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
There may be more BRAMs than expected because of power optimized decomposition 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "RAM:/RAM_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   8 Input    4 Bit       Adders := 6     
	   7 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 3     
	   6 Input    4 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 38    
	   3 Input      1 Bit         XORs := 33    
+---Registers : 
	               32 Bit    Registers := 34    
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 198   
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	              75K Bit	(2400 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   5 Input   32 Bit        Muxes := 6     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 22    
	  15 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 22    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 233   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port instr[31] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[24] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port carry in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port byteRead in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[31] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[30] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[29] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[28] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[27] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[26] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[25] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[24] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[23] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[22] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[21] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[20] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[19] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[18] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[17] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port displayAddr[16] in module Memory is either unconnected or has no load
There may be more BRAMs than expected because of power optimized decomposition 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem/ram/RAM_reg"
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "mem/disMem/memory_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "mem/disMem/memory_reg",trying to implement using LUTRAM
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | ROM        | 8x32          | LUT            | 
|Memory      | p_0_out    | 8x32          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem         | ram/RAM_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+----------------------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                                   | 
+------------+-------------------+-----------+----------------------+----------------------------------------------+
|mem         | disMem/memory_reg | Implied   | 4 K x 32             | RAM32X1D x 32 RAM64X1D x 32 RAM128X1D x 576  | 
+------------+-------------------+-----------+----------------------+----------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem         | ram/RAM_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+----------------------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                                   | 
+------------+-------------------+-----------+----------------------+----------------------------------------------+
|mem         | disMem/memory_reg | Implied   | 4 K x 32             | RAM32X1D x 32 RAM64X1D x 32 RAM128X1D x 576  | 
+------------+-------------------+-----------+----------------------+----------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/ram/RAM_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     4|
|2     |CARRY4      |     9|
|3     |LUT1        |     3|
|4     |LUT2        |    42|
|5     |LUT3        |   277|
|6     |LUT4        |    54|
|7     |LUT5        |   202|
|8     |LUT6        |  1166|
|9     |MMCME2_BASE |     1|
|10    |MUXF7       |   378|
|11    |MUXF8       |    17|
|12    |RAM128X1D   |   576|
|13    |RAM32X1D    |    32|
|14    |RAM64X1D    |    32|
|15    |RAMB36E1    |    16|
|16    |FDCE        |     4|
|17    |FDRE        |  1361|
|18    |FDSE        |     4|
|19    |IBUF        |     2|
|20    |OBUF        |     4|
|21    |OBUFDS      |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 1460.340 ; gain = 620.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 1460.340 ; gain = 514.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1460.340 ; gain = 620.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1460.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1065 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1461.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 645 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 576 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

Synth Design complete | Checksum: a30d918b
INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 94 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:10 . Memory (MB): peak = 1461.742 ; gain = 1006.520
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 17:57:14 2023...
