sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/edge_detector.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/image_processor.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/vga_controller.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog fifo_generator_v13_1_1 "../jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog fifo_generator_v13_1_1 "../jpeg.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog blk_mem_gen_v8_3_3 "../jpeg.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog blk_mem_gen_v8_3_3 "../jpeg.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog blk_mem_gen_v8_3_3 "../jpeg.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog blk_mem_gen_v8_3_3 "../jpeg.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog blk_mem_gen_v8_3_3 "../jpeg.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib "../jpeg.srcs/sources_1/stream_jpg_yy_nv_mn_v1_0_S00_AXIS.v" --include "../jpeg.ip_user_files/ipstatic/clk_wiz_v5_3_1"

verilog xil_defaultlib "glbl.v"

nosort
