// Seed: 315633098
module module_0;
  id_2(
      .id_0(id_1), .id_1(id_1), .id_2(|(id_3 == 1'b0)), .id_3(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin
    `define pp_4 0
  end
  module_0();
  wire id_5 = id_3;
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    input wor id_5
);
  wire id_7;
  module_0();
endmodule
