Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: ProcesseurAndCo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ProcesseurAndCo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ProcesseurAndCo"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : ProcesseurAndCo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : ProcesseurAndCo.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" in Library work.
Architecture structural_ks of Entity fast_adder is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/shifter.vhd" in Library work.
Architecture behavioral of Entity shifter is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/reg1.vhd" in Library work.
Architecture behavioral of Entity reg1 is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/reg16.vhd" in Library work.
Architecture behavioral of Entity reg16 is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/mux_2_16.vhd" in Library work.
Architecture behavioral of Entity mux_2_16 is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/UAL.vhd" in Library work.
Architecture behavioral of Entity ual is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/cond_checker.vhd" in Library work.
Architecture behavioral of Entity cond_checker is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/GeneSync.vhd" in Library work.
Architecture behavioral of Entity genesync is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/GeneRGB.vhd" in Library work.
Architecture behavioral of Entity genergb is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/FSM.vhd" in Library work.
Architecture behavioral of Entity fsm is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/PO.vhd" in Library work.
Architecture behavioral of Entity po is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/Processeur.vhd" in Library work.
Architecture behavioral of Entity processeur is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/ROMPROG.vhd" in Library work.
Architecture behavioral of Entity romprog is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/MMU.vhd" in Library work.
Architecture behavioral of Entity mmu is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" in Library work.
Architecture behavioral of Entity ramdoubleport is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/IRQ.vhd" in Library work.
Architecture behavioral of Entity irq is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/VGA.vhd" in Library work.
Architecture behavioral of Entity vga is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/PS2.vhd" in Library work.
Architecture behavioral of Entity ps2 is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/Timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd" in Library work.
Architecture behavioral of Entity processeurandco is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ProcesseurAndCo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Processeur> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROMPROG> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MMU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAMDoublePort> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IRQ> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PS2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PO> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GeneSync> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GeneRGB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_2_16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UAL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cond_checker> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fast_adder> in library <work> (architecture <structural_ks>) with generics.
	size = 16
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times

Analyzing hierarchy for entity <shifter> in library <work> (architecture <behavioral>) with generics.
	level = 4
	size = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ProcesseurAndCo> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd" line 255: Unconnected output port 'BYTE_ERROR' of component 'PS2'.
WARNING:Xst:753 - "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd" line 255: Unconnected output port 'BYTE_AVAIL' of component 'PS2'.
Entity <ProcesseurAndCo> analyzed. Unit <ProcesseurAndCo> generated.

Analyzing Entity <Processeur> in library <work> (Architecture <behavioral>).
Entity <Processeur> analyzed. Unit <Processeur> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing Entity <PO> in library <work> (Architecture <behavioral>).
Entity <PO> analyzed. Unit <PO> generated.

Analyzing Entity <reg1> in library <work> (Architecture <behavioral>).
Entity <reg1> analyzed. Unit <reg1> generated.

Analyzing Entity <reg16> in library <work> (Architecture <behavioral>).
Entity <reg16> analyzed. Unit <reg16> generated.

Analyzing Entity <mux_2_16> in library <work> (Architecture <behavioral>).
Entity <mux_2_16> analyzed. Unit <mux_2_16> generated.

Analyzing Entity <UAL> in library <work> (Architecture <behavioral>).
Entity <UAL> analyzed. Unit <UAL> generated.

Analyzing generic Entity <fast_adder> in library <work> (Architecture <structural_ks>).
	size = 16
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
Entity <fast_adder> analyzed. Unit <fast_adder> generated.

Analyzing generic Entity <shifter> in library <work> (Architecture <behavioral>).
	level = 4
	size = 16
Entity <shifter> analyzed. Unit <shifter> generated.

Analyzing Entity <cond_checker> in library <work> (Architecture <behavioral>).
Entity <cond_checker> analyzed. Unit <cond_checker> generated.

Analyzing Entity <ROMPROG> in library <work> (Architecture <behavioral>).
Entity <ROMPROG> analyzed. Unit <ROMPROG> generated.

Analyzing Entity <MMU> in library <work> (Architecture <behavioral>).
Entity <MMU> analyzed. Unit <MMU> generated.

Analyzing Entity <RAMDoublePort> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" line 37: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memoire> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" line 45: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memoire> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" line 56: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memoire> may be accessed with an index that does not cover the full array size.
Entity <RAMDoublePort> analyzed. Unit <RAMDoublePort> generated.

Analyzing Entity <IRQ> in library <work> (Architecture <behavioral>).
Entity <IRQ> analyzed. Unit <IRQ> generated.

Analyzing Entity <VGA> in library <work> (Architecture <behavioral>).
Entity <VGA> analyzed. Unit <VGA> generated.

Analyzing Entity <GeneSync> in library <work> (Architecture <behavioral>).
Entity <GeneSync> analyzed. Unit <GeneSync> generated.

Analyzing Entity <GeneRGB> in library <work> (Architecture <behavioral>).
Entity <GeneRGB> analyzed. Unit <GeneRGB> generated.

Analyzing Entity <PS2> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/PS2.vhd" line 89: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <DOUT> in unit <PS2> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <PS2> analyzed. Unit <PS2> generated.

Analyzing Entity <Timer> in library <work> (Architecture <behavioral>).
Entity <Timer> analyzed. Unit <Timer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ROMPROG>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/ROMPROG.vhd".
    Found 8192x16-bit ROM for signal <D$rom0000> created at line 109.
    Found 16-bit register for signal <D>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <ROMPROG> synthesized.


Synthesizing Unit <MMU>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/MMU.vhd".
WARNING:Xst:647 - Input <AD<1:0>> is never used.
WARNING:Xst:1780 - Signal <CEi> is never used or assigned.
Unit <MMU> synthesized.


Synthesizing Unit <RAMDoublePort>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd".
    Found 8192x16-bit dual-port RAM <Mram_memoire> for signal <memoire>.
    Found 16-bit register for signal <DOUT1>.
    Found 16-bit register for signal <DOUT2>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <RAMDoublePort> synthesized.


Synthesizing Unit <PS2>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/PS2.vhd".
WARNING:Xst:647 - Input <AD> is never used.
WARNING:Xst:647 - Input <DIN> is never used.
WARNING:Xst:647 - Input <RESET> is never used.
WARNING:Xst:1305 - Output <BYTE_ERROR> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <OE> is never used.
WARNING:Xst:647 - Input <WE> is never used.
WARNING:Xst:646 - Signal <sInput> is assigned but never used.
    Found 1-bit register for signal <IRQ>.
    Found 1-bit register for signal <BYTE_AVAIL>.
    Found 4-bit up counter for signal <sBitCount>.
    Found 1-bit register for signal <sIdle>.
    Found 1-bit register for signal <sParity>.
    Found 1-bit xor2 for signal <sParity$xor0000> created at line 90.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <PS2> synthesized.


Synthesizing Unit <FSM>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/FSM.vhd".
WARNING:Xst:646 - Signal <sIR<15>> is assigned but never used.
    Using one-hot encoding for signal <sCurState>.
    Using one-hot encoding for signal <sNextState>.
    Found 6-bit register for signal <sCurState>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <FSM> synthesized.


Synthesizing Unit <reg1>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/reg1.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg1> synthesized.


Synthesizing Unit <reg16>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/reg16.vhd".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg16> synthesized.


Synthesizing Unit <mux_2_16>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/mux_2_16.vhd".
Unit <mux_2_16> synthesized.


Synthesizing Unit <cond_checker>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/cond_checker.vhd".
WARNING:Xst:1780 - Signal <sNeg> is never used or assigned.
    Found 1-bit xor2 for signal <R>.
Unit <cond_checker> synthesized.


Synthesizing Unit <fast_adder>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd".
WARNING:Xst:1780 - Signal <G<15><13>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<15><11:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<15><7:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><15>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><12>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><10:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><6:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><15:14>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><11>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><9:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><5:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><15:13>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><10>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><8:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><4:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><7:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><15:11>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><6:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><15:10>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><5:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><15:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><4:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><15:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><15:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><15:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<4><15:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<4><2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<3><15:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<3><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<2><15:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<1><15:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<0><15:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<15><13>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<15><11:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<15><7:1>> is never used or assigned.
WARNING:Xst:646 - Signal <P<15><0>> is assigned but never used.
WARNING:Xst:1780 - Signal <P<14><15>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<14><12>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<14><10:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<14><6:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><15:14>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><11>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><9:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><5:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><15:13>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><10>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><8:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><4:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><7:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><15:11>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><6:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><15:10>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><5:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><15:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><4:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><15:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><15:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><15:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4><15:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4><2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<3><15:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<3><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<2><15:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<1><15:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<0><15:1>> is never used or assigned.
    Found 16-bit xor2 for signal <S>.
Unit <fast_adder> synthesized.


Synthesizing Unit <shifter>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/shifter.vhd".
WARNING:Xst:1780 - Signal <sCout> is never used or assigned.
    Found 4-bit comparator greatequal for signal <sMask_0$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_1$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_10$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_11$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_12$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_13$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_14$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_2$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_3$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_4$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_5$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_6$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_7$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_8$cmp_ge0000> created at line 57.
    Found 4-bit comparator greatequal for signal <sMask_9$cmp_ge0000> created at line 57.
    Summary:
	inferred  15 Comparator(s).
Unit <shifter> synthesized.


Synthesizing Unit <GeneSync>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/GeneSync.vhd".
WARNING:Xst:646 - Signal <Yaux<9>> is assigned but never used.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 11-bit up counter for signal <comptX>.
    Found 10-bit comparator greatequal for signal <comptX$cmp_ge0000> created at line 46.
    Found 10-bit up counter for signal <comptY>.
    Found 10-bit comparator greatequal for signal <comptY$cmp_ge0000> created at line 53.
    Found 10-bit comparator less for signal <IMGY$cmp_lt0000> created at line 95.
    Found 10-bit comparator less for signal <IMGY$cmp_lt0001> created at line 101.
    Found 10-bit comparator less for signal <pulseX$cmp_lt0000> created at line 65.
    Found 10-bit comparator less for signal <pulseY$cmp_lt0000> created at line 90.
    Found 10-bit subtractor for signal <X$addsub0000> created at line 76.
    Found 10-bit subtractor for signal <X$addsub0001> created at line 76.
    Found 10-bit comparator less for signal <X$cmp_lt0000> created at line 70.
    Found 10-bit comparator less for signal <X$cmp_lt0001> created at line 75.
    Found 10-bit subtractor for signal <Yaux$addsub0000> created at line 102.
    Found 10-bit subtractor for signal <Yaux$addsub0001> created at line 102.
    Summary:
	inferred   2 Counter(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <GeneSync> synthesized.


Synthesizing Unit <GeneRGB>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/GeneRGB.vhd".
WARNING:Xst:647 - Input <X<0>> is never used.
WARNING:Xst:647 - Input <Y<0>> is never used.
    Found 4-bit register for signal <S>.
    Found 1-bit 16-to-1 multiplexer for signal <sPixel>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <GeneRGB> synthesized.


Synthesizing Unit <IRQ>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/IRQ.vhd".
WARNING:Xst:646 - Signal <sE<3>> is assigned but never used.
    Found 16-bit register for signal <DOUT>.
    Found 16-bit 4-to-1 multiplexer for signal <sOut>.
    Found 16-bit xor2 for signal <sSigIn$xor0000> created at line 103.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <IRQ> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/VGA.vhd".
Unit <VGA> synthesized.


Synthesizing Unit <Timer>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/Timer.vhd".
WARNING:Xst:1780 - Signal <sRegEnable<2:0>> is never used or assigned.
WARNING:Xst:737 - Found 1-bit latch for signal <TMR_CLK_0>.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 16-bit register for signal <DOUT>.
    Found 16-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 162.
    Found 5-bit up counter for signal <cnt_base<7:1>>.
    Found 5-bit adder for signal <cnt_base_0$addsub0000> created at line 78.
    Found 3-bit register for signal <ld>.
    Found 3-bit 8-to-1 multiplexer for signal <sCLK>.
    Found 3-bit register for signal <sIRQ>.
    Found 16-bit down counter for signal <sRegisters<2:0>>.
    Found 16-bit subtractor for signal <sRegisters_0$addsub0000> created at line 138.
    Found 16-bit subtractor for signal <sRegisters_1$addsub0000> created at line 138.
    Found 16-bit subtractor for signal <sRegisters_2$addsub0000> created at line 138.
    Found 7-bit register for signal <TMR_CLK<7:1>>.
    Summary:
	inferred  10 Counter(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  19 Multiplexer(s).
Unit <Timer> synthesized.


Synthesizing Unit <UAL>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/UAL.vhd".
WARNING:Xst:653 - Signal <sCLogic> is used but never assigned. Tied to value 0.
    Found 16-bit tristate buffer for signal <S>.
    Found 1-bit tristate buffer for signal <sCin>.
    Found 1-bit 4-to-1 multiplexer for signal <sCLoad>.
    Found 16-bit tristate buffer for signal <sMuxB>.
    Found 16-bit 4-to-1 multiplexer for signal <sSLoad>.
    Found 16-bit 4-to-1 multiplexer for signal <sSLogic>.
    Found 16-bit xor2 for signal <sSLogic$xor0000> created at line 135.
    Summary:
	inferred  33 Multiplexer(s).
	inferred  33 Tristate(s).
Unit <UAL> synthesized.


Synthesizing Unit <PO>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/PO.vhd".
WARNING:Xst:1780 - Signal <sCstore> is never used or assigned.
WARNING:Xst:1780 - Signal <sCsave> is never used or assigned.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 16-bit 16-to-1 multiplexer for signal <DDATAOUT>.
    Found 16-bit 16-to-1 multiplexer for signal <sigRa>.
    Found 16-bit 16-to-1 multiplexer for signal <sigRb>.
    Found 16-bit adder for signal <sPCinc>.
    Found 16-bit adder for signal <sPCload>.
    Found 16-bit 4-to-1 multiplexer for signal <sRin>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  64 Multiplexer(s).
Unit <PO> synthesized.


Synthesizing Unit <Processeur>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/Processeur.vhd".
Unit <Processeur> synthesized.


Synthesizing Unit <ProcesseurAndCo>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd".
WARNING:Xst:646 - Signal <ADPROG<15:13>> is assigned but never used.
WARNING:Xst:1780 - Signal <s232out> is never used or assigned.
WARNING:Xst:646 - Signal <CE232> is assigned but never used.
WARNING:Xst:1780 - Signal <ADVGA<15:13>> is never used or assigned.
Unit <ProcesseurAndCo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8192x16-bit dual-port RAM                             : 1
# ROMs                                                 : 1
 8192x16-bit ROM                                       : 1
# Adders/Subtractors                                   : 10
 10-bit subtractor                                     : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 3
 5-bit adder                                           : 1
# Counters                                             : 13
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit down counter                                   : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 7
# Registers                                            : 59
 1-bit register                                        : 20
 16-bit register                                       : 37
 4-bit register                                        : 1
 6-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 23
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 6
 4-bit comparator greatequal                           : 15
# Multiplexers                                         : 13
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 3
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 8-to-1 multiplexer                             : 1
# Tristates                                            : 3
 1-bit tristate buffer                                 : 1
 16-bit tristate buffer                                : 2
# Xors                                                 : 100
 1-bit xor2                                            : 98
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s1000.nph' in environment /home/k4user/Xilinx92i.
INFO:Xst:2694 - Unit <ROMPROG> : The ROM <Mrom_D_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <D>.
INFO:Xst:2691 - Unit <RAMDoublePort> : The RAM <Mram_memoire> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOUT1> <DOUT2>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <AD1>           |          |
    |     diA            | connected to signal <DIN1>          |          |
    |     doA            | connected to signal <DOUT1>         |          |
    |     dorstA         | connected to signal <DOUT1_and0000> | low      |
    | reset value        | 0000000000000000                               |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <AD2>           |          |
    |     doB            | connected to signal <DOUT2>         |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2663 - HDL ADVISOR - Unit <ROMPROG> : Register <Q> currently described with an asynchronous reset, could be combined with distributed RAM <Mrom_D_rom00001> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <AD>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <D>             |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
WARNING:Xst:2677 - Node <Q_15> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <BYTE_AVAIL> of sequential type is unconnected in block <cPS2>.
WARNING:Xst:2677 - Node <sParity> of sequential type is unconnected in block <cPS2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8192x16-bit dual-port block RAM                       : 1
 8192x16-bit single-port block RAM                     : 1
# Adders/Subtractors                                   : 10
 10-bit subtractor                                     : 2
 16-bit adder                                          : 2
 16-bit subtractor                                     : 3
 5-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Counters                                             : 13
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit down counter                                   : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 7
# Registers                                            : 574
 Flip-Flops                                            : 574
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 23
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 6
 4-bit comparator greatequal                           : 15
# Multiplexers                                         : 13
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 3
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 100
 1-bit xor2                                            : 98
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <cPS2/sParity> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cPS2/sIdle> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cPS2/BYTE_AVAIL> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2170 - Unit Timer : the following signal(s) form a combinatorial loop: Madd_cnt_base_0_addsub0000_cy<0>, TMR_CLK_0_cmp_eq0000.
WARNING:Xst:2170 - Unit Timer : the following signal(s) form a combinatorial loop: Madd_cnt_base_0_addsub0000_cy<0>.
WARNING:Xst:2042 - Unit UAL: 33 internal tristates are replaced by logic (pull-up yes): S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>, sCin, sMuxB<0>, sMuxB<10>, sMuxB<11>, sMuxB<12>, sMuxB<13>, sMuxB<14>, sMuxB<15>, sMuxB<1>, sMuxB<2>, sMuxB<3>, sMuxB<4>, sMuxB<5>, sMuxB<6>, sMuxB<7>, sMuxB<8>, sMuxB<9>.

Optimizing unit <ProcesseurAndCo> ...

Optimizing unit <FSM> ...

Optimizing unit <fast_adder> ...

Optimizing unit <shifter> ...

Optimizing unit <GeneSync> ...

Optimizing unit <IRQ> ...

Optimizing unit <UAL> ...

Optimizing unit <Timer> ...

Optimizing unit <PO> ...
WARNING:Xst:2677 - Node <cProcesseur/cDataPath/cPIR/Q_15> of sequential type is unconnected in block <ProcesseurAndCo>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ProcesseurAndCo, actual ratio is 12.
INFO:Xst:2260 - The FF/Latch <cIRQ/cIRQVal/Q_4> in Unit <ProcesseurAndCo> is equivalent to the following 11 FFs/Latches : <cIRQ/cIRQVal/Q_5> <cIRQ/cIRQVal/Q_6> <cIRQ/cIRQVal/Q_7> <cIRQ/cIRQVal/Q_8> <cIRQ/cIRQVal/Q_9> <cIRQ/cIRQVal/Q_10> <cIRQ/cIRQVal/Q_11> <cIRQ/cIRQVal/Q_12> <cIRQ/cIRQVal/Q_13> <cIRQ/cIRQVal/Q_14> <cIRQ/cIRQVal/Q_15> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 674
 Flip-Flops                                            : 674

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ProcesseurAndCo.ngr
Top Level Output File Name         : ProcesseurAndCo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 44

Cell Usage :
# BELS                             : 2655
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 111
#      LUT1                        : 40
#      LUT2                        : 157
#      LUT2_D                      : 6
#      LUT2_L                      : 7
#      LUT3                        : 776
#      LUT3_D                      : 19
#      LUT3_L                      : 23
#      LUT4                        : 530
#      LUT4_D                      : 67
#      LUT4_L                      : 60
#      MULT_AND                    : 15
#      MUXCY                       : 139
#      MUXF5                       : 391
#      MUXF6                       : 117
#      MUXF7                       : 49
#      VCC                         : 1
#      XORCY                       : 145
# FlipFlops/Latches                : 675
#      FD                          : 9
#      FDC                         : 3
#      FDCE                        : 514
#      FDCPE                       : 48
#      FDR                         : 83
#      FDRE                        : 10
#      FDSE                        : 7
#      LDP                         : 1
# RAMS                             : 16
#      RAMB16_S2                   : 8
#      RAMB16_S2_S2                : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 17
#      OBUF                        : 26
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                     992  out of   7680    12%  
 Number of Slice Flip Flops:           675  out of  15360     4%  
 Number of 4 input LUTs:              1796  out of  15360    11%  
 Number of IOs:                         44
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of BRAMs:                       16  out of     24    66%  
 Number of GCLKs:                        1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------+--------------------------------+-------+
Clock Signal                                              | Clock buffer(FF name)          | Load  |
----------------------------------------------------------+--------------------------------+-------+
CLK                                                       | BUFGP                          | 589   |
cTimer/sCLK<0>(cTimer/Mmux_sCLK<0>_2_f6:O)                | NONE(*)(cTimer/sRegisters_0_12)| 17    |
cTimer/sCLK<1>(cTimer/Mmux_sCLK<1>_2_f6:O)                | NONE(*)(cTimer/sRegisters_1_10)| 17    |
cTimer/sCLK<2>(cTimer/Mmux_sCLK<2>_2_f6:O)                | NONE(*)(cTimer/sRegisters_2_4) | 17    |
cTimer/TMR_CLK_5                                          | NONE(cTimer/cnt_base_6_1)      | 6     |
cTimer/TMR_CLK_6                                          | NONE(cTimer/cnt_base_7_0)      | 6     |
cTimer/TMR_CLK_4                                          | NONE(cTimer/cnt_base_5_4)      | 6     |
cTimer/TMR_CLK_2                                          | NONE(cTimer/cnt_base_3_0)      | 6     |
cTimer/TMR_CLK_3                                          | NONE(cTimer/cnt_base_4_0)      | 6     |
cTimer/TMR_CLK_1                                          | NONE(cTimer/cnt_base_2_2)      | 6     |
cTimer/TMR_CLK_0                                          | NONE(cTimer/cnt_base_1_4)      | 6     |
cTimer/TMR_CLK_0_cmp_eq0000(cTimer/TMR_CLK_0_cmp_eq0000:O)| NONE(*)(cTimer/TMR_CLK_0)      | 1     |
----------------------------------------------------------+--------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------+--------------------------------------+-------+
Control Signal                                                     | Buffer(FF name)                      | Load  |
-------------------------------------------------------------------+--------------------------------------+-------+
RESET_IBUF_1(RESET_IBUF_1:O)                                       | NONE(cTimer/cGenRegs[6].cCounter/Q_5)| 237   |
RESET                                                              | IBUF                                 | 262   |
cProcesseur/cFSM/sCurState_0(cProcesseur/cFSM/sCurState_0:Q)       | NONE(cProcesseur/cDataPath/cPC/Q_8)  | 16    |
cTimer/sRegisters_0_12__and0000(cTimer/sRegisters_0_12__and00001:O)| NONE(cTimer/sRegisters_0_12)         | 1     |
cTimer/sRegisters_0_12__and0001(cTimer/sRegisters_0_12__and00011:O)| NONE(cTimer/sRegisters_0_12)         | 1     |
cTimer/sRegisters_0_3__and0000(cTimer/sRegisters_0_3__and00001:O)  | NONE(cTimer/sRegisters_0_3)          | 1     |
cTimer/sRegisters_0_3__and0001(cTimer/sRegisters_0_3__and00011:O)  | NONE(cTimer/sRegisters_0_3)          | 1     |
cTimer/sRegisters_0_1__and0000(cTimer/sRegisters_0_1__and00001:O)  | NONE(cTimer/sRegisters_0_1)          | 1     |
cTimer/sRegisters_0_1__and0001(cTimer/sRegisters_0_1__and00011:O)  | NONE(cTimer/sRegisters_0_1)          | 1     |
cTimer/sRegisters_0_13__and0000(cTimer/sRegisters_0_13__and00001:O)| NONE(cTimer/sRegisters_0_13)         | 1     |
cTimer/sRegisters_0_13__and0001(cTimer/sRegisters_0_13__and00011:O)| NONE(cTimer/sRegisters_0_13)         | 1     |
cTimer/sRegisters_0_8__and0000(cTimer/sRegisters_0_8__and00001:O)  | NONE(cTimer/sRegisters_0_8)          | 1     |
cTimer/sRegisters_0_8__and0001(cTimer/sRegisters_0_8__and00011:O)  | NONE(cTimer/sRegisters_0_8)          | 1     |
cTimer/sRegisters_0_6__and0000(cTimer/sRegisters_0_6__and00001:O)  | NONE(cTimer/sRegisters_0_6)          | 1     |
cTimer/sRegisters_0_6__and0001(cTimer/sRegisters_0_6__and00011:O)  | NONE(cTimer/sRegisters_0_6)          | 1     |
cTimer/sRegisters_0_14__and0000(cTimer/sRegisters_0_14__and00001:O)| NONE(cTimer/sRegisters_0_14)         | 1     |
cTimer/sRegisters_0_14__and0001(cTimer/sRegisters_0_14__and00011:O)| NONE(cTimer/sRegisters_0_14)         | 1     |
cTimer/sRegisters_0_10__and0000(cTimer/sRegisters_0_10__and00001:O)| NONE(cTimer/sRegisters_0_10)         | 1     |
cTimer/sRegisters_0_10__and0001(cTimer/sRegisters_0_10__and00011:O)| NONE(cTimer/sRegisters_0_10)         | 1     |
cTimer/sRegisters_0_9__and0000(cTimer/sRegisters_0_9__and00001:O)  | NONE(cTimer/sRegisters_0_9)          | 1     |
cTimer/sRegisters_0_9__and0001(cTimer/sRegisters_0_9__and00011:O)  | NONE(cTimer/sRegisters_0_9)          | 1     |
cTimer/sRegisters_0_2__and0000(cTimer/sRegisters_0_2__and00001:O)  | NONE(cTimer/sRegisters_0_2)          | 1     |
cTimer/sRegisters_0_2__and0001(cTimer/sRegisters_0_2__and00011:O)  | NONE(cTimer/sRegisters_0_2)          | 1     |
cTimer/sRegisters_0_4__and0000(cTimer/sRegisters_0_4__and00001:O)  | NONE(cTimer/sRegisters_0_4)          | 1     |
cTimer/sRegisters_0_4__and0001(cTimer/sRegisters_0_4__and00011:O)  | NONE(cTimer/sRegisters_0_4)          | 1     |
cTimer/ld_0(cTimer/ld_0:Q)                                         | NONE(cTimer/sIRQ_0)                  | 1     |
cTimer/sRegisters_0_11__and0000(cTimer/sRegisters_0_11__and00001:O)| NONE(cTimer/sRegisters_0_11)         | 1     |
cTimer/sRegisters_0_11__and0001(cTimer/sRegisters_0_11__and00011:O)| NONE(cTimer/sRegisters_0_11)         | 1     |
cTimer/sRegisters_0_15__and0000(cTimer/sRegisters_0_15__and00001:O)| NONE(cTimer/sRegisters_0_15)         | 1     |
cTimer/sRegisters_0_15__and0001(cTimer/sRegisters_0_15__and00011:O)| NONE(cTimer/sRegisters_0_15)         | 1     |
cTimer/sRegisters_0_0__and0000(cTimer/sRegisters_0_0__and00001:O)  | NONE(cTimer/sRegisters_0_0)          | 1     |
cTimer/sRegisters_0_0__and0001(cTimer/sRegisters_0_0__and00011:O)  | NONE(cTimer/sRegisters_0_0)          | 1     |
cTimer/sRegisters_0_7__and0000(cTimer/sRegisters_0_7__and00001:O)  | NONE(cTimer/sRegisters_0_7)          | 1     |
cTimer/sRegisters_0_7__and0001(cTimer/sRegisters_0_7__and00011:O)  | NONE(cTimer/sRegisters_0_7)          | 1     |
cTimer/sRegisters_0_5__and0000(cTimer/sRegisters_0_5__and00001:O)  | NONE(cTimer/sRegisters_0_5)          | 1     |
cTimer/sRegisters_0_5__and0001(cTimer/sRegisters_0_5__and00011:O)  | NONE(cTimer/sRegisters_0_5)          | 1     |
cTimer/sRegisters_1_10__and0000(cTimer/sRegisters_1_10__and00001:O)| NONE(cTimer/sRegisters_1_10)         | 1     |
cTimer/sRegisters_1_10__and0001(cTimer/sRegisters_1_10__and00011:O)| NONE(cTimer/sRegisters_1_10)         | 1     |
cTimer/sRegisters_1_4__and0000(cTimer/sRegisters_1_4__and00001:O)  | NONE(cTimer/sRegisters_1_4)          | 1     |
cTimer/sRegisters_1_4__and0001(cTimer/sRegisters_1_4__and00011:O)  | NONE(cTimer/sRegisters_1_4)          | 1     |
cTimer/sRegisters_1_6__and0000(cTimer/sRegisters_1_6__and00001:O)  | NONE(cTimer/sRegisters_1_6)          | 1     |
cTimer/sRegisters_1_6__and0001(cTimer/sRegisters_1_6__and00011:O)  | NONE(cTimer/sRegisters_1_6)          | 1     |
cTimer/sRegisters_1_12__and0000(cTimer/sRegisters_1_12__and00001:O)| NONE(cTimer/sRegisters_1_12)         | 1     |
cTimer/sRegisters_1_12__and0001(cTimer/sRegisters_1_12__and00011:O)| NONE(cTimer/sRegisters_1_12)         | 1     |
cTimer/sRegisters_1_2__and0000(cTimer/sRegisters_1_2__and00001:O)  | NONE(cTimer/sRegisters_1_2)          | 1     |
cTimer/sRegisters_1_2__and0001(cTimer/sRegisters_1_2__and00011:O)  | NONE(cTimer/sRegisters_1_2)          | 1     |
cTimer/sRegisters_1_1__and0000(cTimer/sRegisters_1_1__and00001:O)  | NONE(cTimer/sRegisters_1_1)          | 1     |
cTimer/sRegisters_1_1__and0001(cTimer/sRegisters_1_1__and00011:O)  | NONE(cTimer/sRegisters_1_1)          | 1     |
cTimer/sRegisters_1_7__and0000(cTimer/sRegisters_1_7__and00001:O)  | NONE(cTimer/sRegisters_1_7)          | 1     |
cTimer/sRegisters_1_7__and0001(cTimer/sRegisters_1_7__and00011:O)  | NONE(cTimer/sRegisters_1_7)          | 1     |
cTimer/sRegisters_1_9__and0000(cTimer/sRegisters_1_9__and00001:O)  | NONE(cTimer/sRegisters_1_9)          | 1     |
cTimer/sRegisters_1_9__and0001(cTimer/sRegisters_1_9__and00011:O)  | NONE(cTimer/sRegisters_1_9)          | 1     |
cTimer/sRegisters_1_0__and0000(cTimer/sRegisters_1_0__and00001:O)  | NONE(cTimer/sRegisters_1_0)          | 1     |
cTimer/sRegisters_1_0__and0001(cTimer/sRegisters_1_0__and00011:O)  | NONE(cTimer/sRegisters_1_0)          | 1     |
cTimer/sRegisters_1_11__and0000(cTimer/sRegisters_1_11__and00001:O)| NONE(cTimer/sRegisters_1_11)         | 1     |
cTimer/sRegisters_1_11__and0001(cTimer/sRegisters_1_11__and00011:O)| NONE(cTimer/sRegisters_1_11)         | 1     |
cTimer/sRegisters_1_3__and0000(cTimer/sRegisters_1_3__and00001:O)  | NONE(cTimer/sRegisters_1_3)          | 1     |
cTimer/sRegisters_1_3__and0001(cTimer/sRegisters_1_3__and00011:O)  | NONE(cTimer/sRegisters_1_3)          | 1     |
cTimer/sRegisters_1_14__and0000(cTimer/sRegisters_1_14__and00001:O)| NONE(cTimer/sRegisters_1_14)         | 1     |
cTimer/sRegisters_1_14__and0001(cTimer/sRegisters_1_14__and00011:O)| NONE(cTimer/sRegisters_1_14)         | 1     |
cTimer/sRegisters_1_15__and0000(cTimer/sRegisters_1_15__and00001:O)| NONE(cTimer/sRegisters_1_15)         | 1     |
cTimer/sRegisters_1_15__and0001(cTimer/sRegisters_1_15__and00011:O)| NONE(cTimer/sRegisters_1_15)         | 1     |
cTimer/sRegisters_1_5__and0000(cTimer/sRegisters_1_5__and00001:O)  | NONE(cTimer/sRegisters_1_5)          | 1     |
cTimer/sRegisters_1_5__and0001(cTimer/sRegisters_1_5__and00011:O)  | NONE(cTimer/sRegisters_1_5)          | 1     |
cTimer/sRegisters_1_13__and0000(cTimer/sRegisters_1_13__and00001:O)| NONE(cTimer/sRegisters_1_13)         | 1     |
cTimer/sRegisters_1_13__and0001(cTimer/sRegisters_1_13__and00011:O)| NONE(cTimer/sRegisters_1_13)         | 1     |
cTimer/sRegisters_1_8__and0000(cTimer/sRegisters_1_8__and00001:O)  | NONE(cTimer/sRegisters_1_8)          | 1     |
cTimer/sRegisters_1_8__and0001(cTimer/sRegisters_1_8__and00011:O)  | NONE(cTimer/sRegisters_1_8)          | 1     |
cTimer/ld_1(cTimer/ld_1:Q)                                         | NONE(cTimer/sIRQ_1)                  | 1     |
cTimer/sRegisters_2_4__and0000(cTimer/sRegisters_2_4__and00001:O)  | NONE(cTimer/sRegisters_2_4)          | 1     |
cTimer/sRegisters_2_4__and0001(cTimer/sRegisters_2_4__and00011:O)  | NONE(cTimer/sRegisters_2_4)          | 1     |
cTimer/sRegisters_2_14__and0000(cTimer/sRegisters_2_14__and00001:O)| NONE(cTimer/sRegisters_2_14)         | 1     |
cTimer/sRegisters_2_14__and0001(cTimer/sRegisters_2_14__and00011:O)| NONE(cTimer/sRegisters_2_14)         | 1     |
cTimer/sRegisters_2_6__and0000(cTimer/sRegisters_2_6__and00001:O)  | NONE(cTimer/sRegisters_2_6)          | 1     |
cTimer/sRegisters_2_6__and0001(cTimer/sRegisters_2_6__and00011:O)  | NONE(cTimer/sRegisters_2_6)          | 1     |
cTimer/sRegisters_2_3__and0000(cTimer/sRegisters_2_3__and00001:O)  | NONE(cTimer/sRegisters_2_3)          | 1     |
cTimer/sRegisters_2_3__and0001(cTimer/sRegisters_2_3__and00011:O)  | NONE(cTimer/sRegisters_2_3)          | 1     |
cTimer/sRegisters_2_11__and0000(cTimer/sRegisters_2_11__and00001:O)| NONE(cTimer/sRegisters_2_11)         | 1     |
cTimer/sRegisters_2_11__and0001(cTimer/sRegisters_2_11__and00011:O)| NONE(cTimer/sRegisters_2_11)         | 1     |
cTimer/sRegisters_2_1__and0000(cTimer/sRegisters_2_1__and00001:O)  | NONE(cTimer/sRegisters_2_1)          | 1     |
cTimer/sRegisters_2_1__and0001(cTimer/sRegisters_2_1__and00011:O)  | NONE(cTimer/sRegisters_2_1)          | 1     |
cTimer/ld_2(cTimer/ld_2:Q)                                         | NONE(cTimer/sIRQ_2)                  | 1     |
cTimer/sRegisters_2_10__and0000(cTimer/sRegisters_2_10__and00001:O)| NONE(cTimer/sRegisters_2_10)         | 1     |
cTimer/sRegisters_2_10__and0001(cTimer/sRegisters_2_10__and00011:O)| NONE(cTimer/sRegisters_2_10)         | 1     |
cTimer/sRegisters_2_0__and0000(cTimer/sRegisters_2_0__and00001:O)  | NONE(cTimer/sRegisters_2_0)          | 1     |
cTimer/sRegisters_2_0__and0001(cTimer/sRegisters_2_0__and00011:O)  | NONE(cTimer/sRegisters_2_0)          | 1     |
cTimer/sRegisters_2_12__and0000(cTimer/sRegisters_2_12__and00001:O)| NONE(cTimer/sRegisters_2_12)         | 1     |
cTimer/sRegisters_2_12__and0001(cTimer/sRegisters_2_12__and00011:O)| NONE(cTimer/sRegisters_2_12)         | 1     |
cTimer/sRegisters_2_5__and0000(cTimer/sRegisters_2_5__and00001:O)  | NONE(cTimer/sRegisters_2_5)          | 1     |
cTimer/sRegisters_2_5__and0001(cTimer/sRegisters_2_5__and00011:O)  | NONE(cTimer/sRegisters_2_5)          | 1     |
cTimer/sRegisters_2_9__and0000(cTimer/sRegisters_2_9__and00001:O)  | NONE(cTimer/sRegisters_2_9)          | 1     |
cTimer/sRegisters_2_9__and0001(cTimer/sRegisters_2_9__and00011:O)  | NONE(cTimer/sRegisters_2_9)          | 1     |
cTimer/sRegisters_2_13__and0000(cTimer/sRegisters_2_13__and00001:O)| NONE(cTimer/sRegisters_2_13)         | 1     |
cTimer/sRegisters_2_13__and0001(cTimer/sRegisters_2_13__and00011:O)| NONE(cTimer/sRegisters_2_13)         | 1     |
cTimer/sRegisters_2_2__and0000(cTimer/sRegisters_2_2__and00001:O)  | NONE(cTimer/sRegisters_2_2)          | 1     |
cTimer/sRegisters_2_2__and0001(cTimer/sRegisters_2_2__and00011:O)  | NONE(cTimer/sRegisters_2_2)          | 1     |
cTimer/sRegisters_2_7__and0000(cTimer/sRegisters_2_7__and00001:O)  | NONE(cTimer/sRegisters_2_7)          | 1     |
cTimer/sRegisters_2_7__and0001(cTimer/sRegisters_2_7__and00011:O)  | NONE(cTimer/sRegisters_2_7)          | 1     |
cTimer/sRegisters_2_8__and0000(cTimer/sRegisters_2_8__and00001:O)  | NONE(cTimer/sRegisters_2_8)          | 1     |
cTimer/sRegisters_2_8__and0001(cTimer/sRegisters_2_8__and00011:O)  | NONE(cTimer/sRegisters_2_8)          | 1     |
cTimer/sRegisters_2_15__and0000(cTimer/sRegisters_2_15__and00001:O)| NONE(cTimer/sRegisters_2_15)         | 1     |
cTimer/sRegisters_2_15__and0001(cTimer/sRegisters_2_15__and00011:O)| NONE(cTimer/sRegisters_2_15)         | 1     |
-------------------------------------------------------------------+--------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.461ns (Maximum Frequency: 57.271MHz)
   Minimum input arrival time before clock: 10.567ns
   Maximum output required time after clock: 15.337ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 17.461ns (frequency: 57.271MHz)
  Total number of paths / destination ports: 2260269 / 1335
-------------------------------------------------------------------------
Delay:               17.461ns (Levels of Logic = 12)
  Source:            cProcesseur/cFSM/sCurState_4 (FF)
  Destination:       cProcesseur/cDataPath/cRegs[15].cReg/Q_11 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: cProcesseur/cFSM/sCurState_4 to cProcesseur/cDataPath/cRegs[15].cReg/Q_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              45   0.720   1.996  cProcesseur/cFSM/sCurState_4 (cProcesseur/cFSM/sCurState_4)
     LUT3:I2->O           72   0.551   2.150  cProcesseur/cFSM/sIR<3>1 (cProcesseur/SelRa<0>)
     LUT3:I2->O            1   0.551   0.000  cProcesseur/cDataPath/Mmux_sigRa_515 (cProcesseur/cDataPath/N122)
     MUXF5:I1->O           1   0.360   0.000  cProcesseur/cDataPath/Mmux_sigRa_4_f5_14 (cProcesseur/cDataPath/Mmux_sigRa_4_f515)
     MUXF6:I1->O           1   0.342   0.000  cProcesseur/cDataPath/Mmux_sigRa_3_f6_14 (cProcesseur/cDataPath/Mmux_sigRa_3_f615)
     MUXF7:I1->O          32   0.342   2.192  cProcesseur/cDataPath/Mmux_sigRa_2_f7_14 (ADDATA<9>)
     LUT2_D:I0->O          1   0.551   0.869  cProcesseur/cDataPath/cUAL/cNegA/_and00811 (cProcesseur/cDataPath/cUAL/cNegA/P<10><9>)
     LUT4_D:I2->O          1   0.551   0.996  cProcesseur/cDataPath/cUAL/cNegA/S_11_or00001 (cProcesseur/cDataPath/cUAL/cNegA/S_11_or0000)
     LUT2:I1->O            1   0.551   0.827  cProcesseur/cDataPath/cUAL/cNegA/Mxor_S<11>_Result1 (cProcesseur/cDataPath/cUAL/SnegA<11>)
     LUT4:I3->O            1   0.551   0.000  cProcesseur/cDataPath/cUAL/Mmux_sSLoad_32 (cProcesseur/cDataPath/cUAL/N61)
     MUXF5:I1->O           1   0.360   0.827  cProcesseur/cDataPath/cUAL/Mmux_sSLoad_2_f5_1 (cProcesseur/cDataPath/cUAL/sSLoad<11>)
     LUT4:I3->O            1   0.551   0.869  cProcesseur/cDataPath/sigRd<11>81 (cProcesseur/cDataPath/sigRd<11>_map18)
     LUT4:I2->O           16   0.551   0.000  cProcesseur/cDataPath/sigRd<11>169 (cProcesseur/cDataPath/sigRd<11>)
     FDCE:D                    0.203          cProcesseur/cDataPath/cRegs[0].cReg/Q_11
    ----------------------------------------
    Total                     17.461ns (6.735ns logic, 10.726ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/sCLK<0>'
  Clock period: 8.658ns (frequency: 115.506MHz)
  Total number of paths / destination ports: 986 / 33
-------------------------------------------------------------------------
Delay:               8.658ns (Levels of Logic = 3)
  Source:            cTimer/sRegisters_0_7 (FF)
  Destination:       cTimer/sRegisters_0_0 (FF)
  Source Clock:      cTimer/sCLK<0> rising
  Destination Clock: cTimer/sCLK<0> rising

  Data Path: cTimer/sRegisters_0_7 to cTimer/sRegisters_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            3   0.720   1.246  cTimer/sRegisters_0_7 (cTimer/sRegisters_0_7)
     LUT4:I0->O            1   0.551   1.140  cTimer/sRegisters_0_cmp_eq000012 (cTimer/sRegisters_0_cmp_eq0000_map6)
     LUT4:I0->O           34   0.551   2.060  cTimer/sRegisters_0_cmp_eq000076 (cTimer/sRegisters_0_cmp_eq0000)
     LUT3:I1->O           16   0.551   1.237  cTimer/sRegisters_0_not00031 (cTimer/sRegisters_0_not0003)
     FDCPE:CE                  0.602          cTimer/sRegisters_0_15
    ----------------------------------------
    Total                      8.658ns (2.975ns logic, 5.683ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/sCLK<1>'
  Clock period: 8.658ns (frequency: 115.506MHz)
  Total number of paths / destination ports: 986 / 33
-------------------------------------------------------------------------
Delay:               8.658ns (Levels of Logic = 3)
  Source:            cTimer/sRegisters_1_7 (FF)
  Destination:       cTimer/sRegisters_1_0 (FF)
  Source Clock:      cTimer/sCLK<1> rising
  Destination Clock: cTimer/sCLK<1> rising

  Data Path: cTimer/sRegisters_1_7 to cTimer/sRegisters_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            3   0.720   1.246  cTimer/sRegisters_1_7 (cTimer/sRegisters_1_7)
     LUT4:I0->O            1   0.551   1.140  cTimer/sRegisters_1_cmp_eq000012 (cTimer/sRegisters_1_cmp_eq0000_map6)
     LUT4:I0->O           34   0.551   2.060  cTimer/sRegisters_1_cmp_eq000076 (cTimer/sRegisters_1_cmp_eq0000)
     LUT3:I1->O           16   0.551   1.237  cTimer/sRegisters_1_not00031 (cTimer/sRegisters_1_not0003)
     FDCPE:CE                  0.602          cTimer/sRegisters_1_15
    ----------------------------------------
    Total                      8.658ns (2.975ns logic, 5.683ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/sCLK<2>'
  Clock period: 8.658ns (frequency: 115.506MHz)
  Total number of paths / destination ports: 986 / 33
-------------------------------------------------------------------------
Delay:               8.658ns (Levels of Logic = 3)
  Source:            cTimer/sRegisters_2_7 (FF)
  Destination:       cTimer/sRegisters_2_0 (FF)
  Source Clock:      cTimer/sCLK<2> rising
  Destination Clock: cTimer/sCLK<2> rising

  Data Path: cTimer/sRegisters_2_7 to cTimer/sRegisters_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            3   0.720   1.246  cTimer/sRegisters_2_7 (cTimer/sRegisters_2_7)
     LUT4:I0->O            1   0.551   1.140  cTimer/sRegisters_2_cmp_eq000012 (cTimer/sRegisters_2_cmp_eq0000_map6)
     LUT4:I0->O           34   0.551   2.060  cTimer/sRegisters_2_cmp_eq000076 (cTimer/sRegisters_2_cmp_eq0000)
     LUT3:I1->O           16   0.551   1.237  cTimer/sRegisters_2_not00031 (cTimer/sRegisters_2_not0003)
     FDCPE:CE                  0.602          cTimer/sRegisters_2_15
    ----------------------------------------
    Total                      8.658ns (2.975ns logic, 5.683ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_5'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_6_0 (FF)
  Destination:       cTimer/cnt_base_6_4 (FF)
  Source Clock:      cTimer/TMR_CLK_5 rising
  Destination Clock: cTimer/TMR_CLK_5 rising

  Data Path: cTimer/cnt_base_6_0 to cTimer/cnt_base_6_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_6_0 (cTimer/cnt_base_6_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_6_cmp_eq00001 (N4494)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_6_cmp_eq0000_f5 (cTimer/TMR_CLK_6_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_6_or00001 (cTimer/cnt_base_6_or0000)
     FDR:R                     1.026          cTimer/cnt_base_6_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_6'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_7_0 (FF)
  Destination:       cTimer/cnt_base_7_4 (FF)
  Source Clock:      cTimer/TMR_CLK_6 rising
  Destination Clock: cTimer/TMR_CLK_6 rising

  Data Path: cTimer/cnt_base_7_0 to cTimer/cnt_base_7_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_7_0 (cTimer/cnt_base_7_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_7_cmp_eq00001 (N4493)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_7_cmp_eq0000_f5 (cTimer/TMR_CLK_7_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_7_or00001 (cTimer/cnt_base_7_or0000)
     FDR:R                     1.026          cTimer/cnt_base_7_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_4'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_5_0 (FF)
  Destination:       cTimer/cnt_base_5_4 (FF)
  Source Clock:      cTimer/TMR_CLK_4 rising
  Destination Clock: cTimer/TMR_CLK_4 rising

  Data Path: cTimer/cnt_base_5_0 to cTimer/cnt_base_5_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_5_0 (cTimer/cnt_base_5_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_5_cmp_eq00001 (N4495)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_5_cmp_eq0000_f5 (cTimer/TMR_CLK_5_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_5_or00001 (cTimer/cnt_base_5_or0000)
     FDR:R                     1.026          cTimer/cnt_base_5_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_2'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_3_0 (FF)
  Destination:       cTimer/cnt_base_3_4 (FF)
  Source Clock:      cTimer/TMR_CLK_2 rising
  Destination Clock: cTimer/TMR_CLK_2 rising

  Data Path: cTimer/cnt_base_3_0 to cTimer/cnt_base_3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_3_0 (cTimer/cnt_base_3_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_3_cmp_eq00001 (N4497)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_3_cmp_eq0000_f5 (cTimer/TMR_CLK_3_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_3_or00001 (cTimer/cnt_base_3_or0000)
     FDR:R                     1.026          cTimer/cnt_base_3_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_3'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_4_0 (FF)
  Destination:       cTimer/cnt_base_4_4 (FF)
  Source Clock:      cTimer/TMR_CLK_3 rising
  Destination Clock: cTimer/TMR_CLK_3 rising

  Data Path: cTimer/cnt_base_4_0 to cTimer/cnt_base_4_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_4_0 (cTimer/cnt_base_4_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_4_cmp_eq00001 (N4496)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_4_cmp_eq0000_f5 (cTimer/TMR_CLK_4_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_4_or00001 (cTimer/cnt_base_4_or0000)
     FDR:R                     1.026          cTimer/cnt_base_4_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_1'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_2_0 (FF)
  Destination:       cTimer/cnt_base_2_4 (FF)
  Source Clock:      cTimer/TMR_CLK_1 rising
  Destination Clock: cTimer/TMR_CLK_1 rising

  Data Path: cTimer/cnt_base_2_0 to cTimer/cnt_base_2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_2_0 (cTimer/cnt_base_2_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_2_cmp_eq00001 (N4498)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_2_cmp_eq0000_f5 (cTimer/TMR_CLK_2_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_2_or00001 (cTimer/cnt_base_2_or0000)
     FDR:R                     1.026          cTimer/cnt_base_2_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_0'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_1_0 (FF)
  Destination:       cTimer/cnt_base_1_4 (FF)
  Source Clock:      cTimer/TMR_CLK_0 rising
  Destination Clock: cTimer/TMR_CLK_0 rising

  Data Path: cTimer/cnt_base_1_0 to cTimer/cnt_base_1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_1_0 (cTimer/cnt_base_1_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_1_cmp_eq00001 (N4499)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_1_cmp_eq0000_f5 (cTimer/TMR_CLK_1_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_1_or00001 (cTimer/cnt_base_1_or0000)
     FDR:R                     1.026          cTimer/cnt_base_1_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_0_cmp_eq0000'
  Clock period: 3.322ns (frequency: 301.023MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.322ns (Levels of Logic = 1)
  Source:            cTimer/TMR_CLK_0 (LATCH)
  Destination:       cTimer/TMR_CLK_0 (LATCH)
  Source Clock:      cTimer/TMR_CLK_0_cmp_eq0000 falling
  Destination Clock: cTimer/TMR_CLK_0_cmp_eq0000 falling

  Data Path: cTimer/TMR_CLK_0 to cTimer/TMR_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q             10   0.633   1.134  cTimer/TMR_CLK_0 (cTimer/TMR_CLK_0)
     INV:I->O              1   0.551   0.801  cTimer/TMR_CLK_0_not00011_INV_0 (cTimer/TMR_CLK_0_not0001)
     LDP:D                     0.203          cTimer/TMR_CLK_0
    ----------------------------------------
    Total                      3.322ns (1.387ns logic, 1.935ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 479 / 287
-------------------------------------------------------------------------
Offset:              10.477ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cVGA/cSync/comptX_10 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to cVGA/cSync/comptX_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           263   0.821   3.176  RESET_IBUF (RESET_IBUF)
     BUF:I->O            264   0.551   3.208  RESET_IBUF_1 (RESET_IBUF_1)
     LUT4:I3->O           11   0.551   1.144  cVGA/cSync/comptX_or0000 (cVGA/cSync/comptX_or0000)
     FDR:R                     1.026          cVGA/cSync/comptX_0
    ----------------------------------------
    Total                     10.477ns (2.949ns logic, 7.528ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_5'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.567ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_6_4 (FF)
  Destination Clock: cTimer/TMR_CLK_5 rising

  Data Path: RESET to cTimer/cnt_base_6_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           263   0.821   3.176  RESET_IBUF (RESET_IBUF)
     BUF:I->O            264   0.551   3.521  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_6_or00001 (cTimer/cnt_base_6_or0000)
     FDR:R                     1.026          cTimer/cnt_base_6_0
    ----------------------------------------
    Total                     10.567ns (2.949ns logic, 7.618ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_6'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.567ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_7_4 (FF)
  Destination Clock: cTimer/TMR_CLK_6 rising

  Data Path: RESET to cTimer/cnt_base_7_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           263   0.821   3.176  RESET_IBUF (RESET_IBUF)
     BUF:I->O            264   0.551   3.521  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_7_or00001 (cTimer/cnt_base_7_or0000)
     FDR:R                     1.026          cTimer/cnt_base_7_0
    ----------------------------------------
    Total                     10.567ns (2.949ns logic, 7.618ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_4'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.567ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_5_4 (FF)
  Destination Clock: cTimer/TMR_CLK_4 rising

  Data Path: RESET to cTimer/cnt_base_5_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           263   0.821   3.176  RESET_IBUF (RESET_IBUF)
     BUF:I->O            264   0.551   3.521  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_5_or00001 (cTimer/cnt_base_5_or0000)
     FDR:R                     1.026          cTimer/cnt_base_5_0
    ----------------------------------------
    Total                     10.567ns (2.949ns logic, 7.618ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_2'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.567ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_3_4 (FF)
  Destination Clock: cTimer/TMR_CLK_2 rising

  Data Path: RESET to cTimer/cnt_base_3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           263   0.821   3.176  RESET_IBUF (RESET_IBUF)
     BUF:I->O            264   0.551   3.521  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_3_or00001 (cTimer/cnt_base_3_or0000)
     FDR:R                     1.026          cTimer/cnt_base_3_0
    ----------------------------------------
    Total                     10.567ns (2.949ns logic, 7.618ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_3'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.567ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_4_4 (FF)
  Destination Clock: cTimer/TMR_CLK_3 rising

  Data Path: RESET to cTimer/cnt_base_4_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           263   0.821   3.176  RESET_IBUF (RESET_IBUF)
     BUF:I->O            264   0.551   3.521  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_4_or00001 (cTimer/cnt_base_4_or0000)
     FDR:R                     1.026          cTimer/cnt_base_4_0
    ----------------------------------------
    Total                     10.567ns (2.949ns logic, 7.618ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.567ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_2_4 (FF)
  Destination Clock: cTimer/TMR_CLK_1 rising

  Data Path: RESET to cTimer/cnt_base_2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           263   0.821   3.176  RESET_IBUF (RESET_IBUF)
     BUF:I->O            264   0.551   3.521  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_2_or00001 (cTimer/cnt_base_2_or0000)
     FDR:R                     1.026          cTimer/cnt_base_2_0
    ----------------------------------------
    Total                     10.567ns (2.949ns logic, 7.618ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_0'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.567ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_1_4 (FF)
  Destination Clock: cTimer/TMR_CLK_0 rising

  Data Path: RESET to cTimer/cnt_base_1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           263   0.821   3.176  RESET_IBUF (RESET_IBUF)
     BUF:I->O            264   0.551   3.521  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_1_or00001 (cTimer/cnt_base_1_or0000)
     FDR:R                     1.026          cTimer/cnt_base_1_0
    ----------------------------------------
    Total                     10.567ns (2.949ns logic, 7.618ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 225 / 21
-------------------------------------------------------------------------
Offset:              15.337ns (Levels of Logic = 6)
  Source:            cVGA/cSync/comptY_6 (FF)
  Destination:       B (PAD)
  Source Clock:      CLK rising

  Data Path: cVGA/cSync/comptY_6 to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.720   1.342  cVGA/cSync/comptY_6 (cVGA/cSync/comptY_6)
     LUT4:I0->O            7   0.551   1.405  cVGA/cSync/Yaux<3>11 (cVGA/cSync/N01)
     LUT2:I0->O            1   0.551   1.140  cVGA/cSync/Yaux<5>132_SW0 (N4379)
     LUT4_D:I0->LO         1   0.551   0.168  cVGA/cSync/Yaux<5>132 (N4665)
     LUT3:I2->O            4   0.551   1.256  cVGA/cSync/Yaux<5>145 (cVGA/cSync/N18)
     LUT3:I0->O            3   0.551   0.907  cVGA/cRGB/G (B_OBUF)
     OBUF:I->O                 5.644          B_OBUF (B)
    ----------------------------------------
    Total                     15.337ns (9.119ns logic, 6.218ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
CPU : 73.40 / 73.52 s | Elapsed : 77.00 / 77.00 s
 
--> 


Total memory usage is 165860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  262 (   0 filtered)
Number of infos    :    9 (   0 filtered)

