<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>UL3524 Ultra Low Latency Trading</h1>
    </td>
 </tr>
</table>

# GTF RAW Unsynchronized Latency Measurement Design
## Description

This reference design demonstrates latency measurement of the GTF in RAW mode in a TX → RX loopback with the uncontrolled GTF TXUSRCLK and RXUSRCLK clock phase.

## Sections

The following links provide additional design details, including simulation and VIO support.

[Design Overview](./Docs/design.md)<br>
[Simulation](./Docs/simulation.md)<br>
[HW Manager Support](./Docs/hw_manager_support.md)<br>

## Support
For additional documentation, please refer to the [UL3524 product page](https://www.xilinx.com/products/boards-and-kits/alveo/ul3524.html) and the [UL3524 Lounge](https://www.xilinx.com/member/ull-ea.html).

For support, contact your FAE or refer to support resources at: https://support.xilinx.com
<p class="sphinxhide" align="center"><sub>Copyright © 2020–2023 Advanced Micro Devices, Inc</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
