###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin5.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 14:56:43 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         1.922
+ Phase Shift                   4.000
= Required Time                 2.978
- Arrival Time                  3.122
= Slack Time                   -0.144
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.972 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.582 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.282 | 0.226 |   2.380 |    2.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   2.962 |    2.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.257 | 0.160 |   3.122 |    2.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.257 | 0.000 |   3.122 |    2.978 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.244 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.385 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.711 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    1.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.034 |   0.900 |    1.044 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Setup                         1.892
+ Phase Shift                   4.000
= Required Time                 3.011
- Arrival Time                  3.119
= Slack Time                   -0.108
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.008 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.618 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.282 | 0.226 |   2.380 |    2.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   2.962 |    2.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.255 | 0.157 |   3.118 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.255 | 0.000 |   3.119 |    3.011 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.208 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.349 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.675 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.037 |   0.902 |    1.011 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Setup                         1.888
+ Phase Shift                   4.000
= Required Time                 3.014
- Arrival Time                  3.119
= Slack Time                   -0.105
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.011 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.621 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.282 | 0.226 |   2.380 |    2.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   2.962 |    2.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.255 | 0.157 |   3.118 |    3.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.255 | 0.000 |   3.119 |    3.014 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.205 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.345 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.672 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.036 |   0.902 |    1.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Setup                         1.820
+ Phase Shift                   4.000
= Required Time                 3.082
- Arrival Time                  3.114
= Slack Time                   -0.031
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.085 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.695 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.282 | 0.226 |   2.380 |    2.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   2.962 |    2.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.252 | 0.152 |   3.113 |    3.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.252 | 0.000 |   3.114 |    3.082 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.131 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.272 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.598 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.897 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.037 |   0.902 |    0.934 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         1.801
+ Phase Shift                   4.000
= Required Time                 3.096
- Arrival Time                  3.114
= Slack Time                   -0.018
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.098 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.708 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.282 | 0.226 |   2.380 |    2.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   2.962 |    2.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.250 | 0.152 |   3.114 |    3.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.250 | 0.000 |   3.114 |    3.096 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.118 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.259 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.585 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.031 |   0.897 |    0.915 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Setup                         1.786
+ Phase Shift                   4.000
= Required Time                 3.116
- Arrival Time                  3.111
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.121 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.731 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.282 | 0.226 |   2.380 |    2.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   2.962 |    2.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.250 | 0.150 |   3.111 |    3.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.250 | 0.000 |   3.111 |    3.116 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.235 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.562 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.036 |   0.902 |    0.897 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         1.568
+ Phase Shift                   4.000
= Required Time                 3.314
- Arrival Time                  3.267
= Slack Time                    0.047
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.163 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.773 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.124 | 0.286 |   2.440 |    2.487 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.192 | 0.153 |   2.593 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   3.128 |    3.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195                 | B ^ -> Y v     | MUX2X1   | 0.233 | 0.139 |   3.267 |    3.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D v            | DFFPOSX1 | 0.233 | 0.000 |   3.267 |    3.314 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.053 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.194 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.520 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    0.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.310 | 0.010 |   0.882 |    0.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         1.722
+ Phase Shift                   4.000
= Required Time                 3.169
- Arrival Time                  3.109
= Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.177 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.787 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.282 | 0.226 |   2.380 |    2.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   2.962 |    3.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.246 | 0.147 |   3.109 |    3.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.246 | 0.000 |   3.109 |    3.169 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.040 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.180 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.506 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.026 |   0.891 |    0.831 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         1.672
+ Phase Shift                   4.000
= Required Time                 3.231
- Arrival Time                  3.103
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.244 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.854 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A v -> Y ^     | NOR3X1   | 0.282 | 0.226 |   2.380 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   2.962 |    3.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.244 | 0.141 |   3.103 |    3.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.244 | 0.000 |   3.103 |    3.231 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.028 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.113 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.439 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.037 |   0.903 |    0.775 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         1.450
+ Phase Shift                   4.000
= Required Time                 3.434
- Arrival Time                  3.263
= Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.287 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.897 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.124 | 0.286 |   2.440 |    2.611 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.192 | 0.153 |   2.593 |    2.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   3.128 |    3.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.228 | 0.135 |   3.263 |    3.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.228 | 0.000 |   3.263 |    3.434 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.071 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.070 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.396 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    0.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.311 | 0.012 |   0.884 |    0.713 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         1.386
+ Phase Shift                   4.000
= Required Time                 3.496
- Arrival Time                  3.257
= Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.355 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.965 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.124 | 0.286 |   2.440 |    2.679 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.192 | 0.153 |   2.593 |    2.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   3.128 |    3.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.225 | 0.130 |   3.257 |    3.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.225 | 0.000 |   3.257 |    3.496 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.138 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.002 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.328 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    0.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.310 | 0.010 |   0.882 |    0.644 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
- Setup                         1.373
+ Phase Shift                   4.000
= Required Time                 3.513
- Arrival Time                  3.259
= Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.370 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.124 | 0.286 |   2.440 |    2.694 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.192 | 0.153 |   2.593 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   3.128 |    3.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247                 | B ^ -> Y v     | MUX2X1   | 0.225 | 0.131 |   3.259 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.225 | 0.000 |   3.259 |    3.513 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.154 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.013 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.313 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    0.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.312 | 0.014 |   0.886 |    0.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Setup                         1.335
+ Phase Shift                   4.000
= Required Time                 3.566
- Arrival Time                  3.266
= Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.416 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.026 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.124 | 0.286 |   2.440 |    2.740 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.192 | 0.153 |   2.593 |    2.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   3.128 |    3.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.232 | 0.138 |   3.266 |    3.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.232 | 0.000 |   3.266 |    3.566 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.200 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.059 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.267 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    0.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.363 | 0.027 |   0.901 |    0.601 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         1.311
+ Phase Shift                   4.000
= Required Time                 3.588
- Arrival Time                  3.267
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.437 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.047 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.124 | 0.286 |   2.440 |    2.761 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.192 | 0.153 |   2.593 |    2.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   3.128 |    3.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.230 | 0.139 |   3.267 |    3.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.230 | 0.000 |   3.267 |    3.588 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.221 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.081 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.246 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.363 | 0.025 |   0.899 |    0.578 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         1.232
+ Phase Shift                   4.000
= Required Time                 3.662
- Arrival Time                  3.260
= Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.518 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.128 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.124 | 0.286 |   2.440 |    2.842 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.192 | 0.153 |   2.593 |    2.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   3.128 |    3.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144                 | B ^ -> Y v     | MUX2X1   | 0.226 | 0.133 |   3.260 |    3.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.226 | 0.000 |   3.260 |    3.662 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.302 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.161 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.165 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    0.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.360 | 0.021 |   0.895 |    0.493 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Setup                         1.226
+ Phase Shift                   4.000
= Required Time                 3.675
- Arrival Time                  3.258
= Slack Time                    0.417
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.533 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.143 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.124 | 0.286 |   2.440 |    2.857 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | A v -> Y ^     | NOR3X1   | 0.192 | 0.153 |   2.593 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   3.128 |    3.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | B ^ -> Y v     | MUX2X1   | 0.226 | 0.130 |   3.258 |    3.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.226 | 0.000 |   3.258 |    3.675 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.317 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.176 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.150 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    0.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.363 | 0.027 |   0.901 |    0.485 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.886
- Setup                         1.428
+ Phase Shift                   4.000
= Required Time                 3.458
- Arrival Time                  2.929
= Slack Time                    0.528
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.645 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.255 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.173 | 0.134 |   2.288 |    2.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   2.790 |    3.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B ^ -> Y v     | MUX2X1   | 0.227 | 0.139 |   2.929 |    3.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.227 | 0.000 |   2.929 |    3.458 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.428 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.288 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.038 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    0.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.312 | 0.014 |   0.886 |    0.358 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         1.390
+ Phase Shift                   4.000
= Required Time                 3.499
- Arrival Time                  2.935
= Slack Time                    0.564
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.680 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.290 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.173 | 0.134 |   2.288 |    2.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   2.790 |    3.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | B ^ -> Y v     | MUX2X1   | 0.230 | 0.144 |   2.934 |    3.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.230 | 0.000 |   2.935 |    3.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.464 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.324 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.003 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.023 |   0.888 |    0.324 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         1.365
+ Phase Shift                   4.000
= Required Time                 3.517
- Arrival Time                  2.928
= Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.705 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.315 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.173 | 0.134 |   2.288 |    2.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   2.790 |    3.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.225 | 0.138 |   2.928 |    3.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.225 | 0.000 |   2.928 |    3.517 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.489 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.348 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.022 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.313 | 0.028 |   0.882 |    0.294 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         1.348
+ Phase Shift                   4.000
= Required Time                 3.536
- Arrival Time                  2.925
= Slack Time                    0.611
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.728 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.338 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.173 | 0.134 |   2.288 |    2.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   2.790 |    3.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.224 | 0.135 |   2.925 |    3.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.224 | 0.000 |   2.925 |    3.536 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.511 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.371 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.045 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    0.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.311 | 0.012 |   0.884 |    0.273 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         1.307
+ Phase Shift                   4.000
= Required Time                 3.575
- Arrival Time                  2.920
= Slack Time                    0.655
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.771 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.382 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.173 | 0.134 |   2.288 |    2.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   2.790 |    3.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.222 | 0.130 |   2.920 |    3.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.222 | 0.000 |   2.920 |    3.575 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.555 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.415 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.088 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    0.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.310 | 0.009 |   0.882 |    0.227 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         1.248
+ Phase Shift                   4.000
= Required Time                 3.638
- Arrival Time                  2.925
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.829 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.439 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.173 | 0.134 |   2.288 |    3.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   2.790 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.222 | 0.135 |   2.925 |    3.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.222 | 0.000 |   2.925 |    3.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.473 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.146 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.336 | 0.021 |   0.887 |    0.173 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         1.246
+ Phase Shift                   4.000
= Required Time                 3.645
- Arrival Time                  2.924
= Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.838 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo  | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.448 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo      | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    2.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR2X1   | 0.173 | 0.134 |   2.288 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   2.790 |    3.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | B ^ -> Y v     | MUX2X1   | 0.223 | 0.134 |   2.923 |    3.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.223 | 0.000 |   2.924 |    3.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.155 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.338 | 0.025 |   0.891 |    0.170 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         0.116
+ Phase Shift                   4.000
= Required Time                 4.766
- Arrival Time                  3.837
= Slack Time                    0.929
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    2.045 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.047 | 0.148 |   1.264 |    2.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                   | A v -> Y ^     | INVX8   | 0.066 | 0.072 |   1.336 |    2.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                   | B ^ -> Y v     | NOR2X1  | 0.173 | 0.126 |   1.462 |    2.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo | A v -> Y v     | BUFX4   | 0.130 | 0.265 |   1.726 |    2.655 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo     | A v -> Y v     | BUFX4   | 0.357 | 0.428 |   2.155 |    3.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U21              | B v -> Y v     | XOR2X1  | 0.312 | 0.373 |   2.527 |    3.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U15              | B v -> Y ^     | XOR2X1  | 0.469 | 0.431 |   2.958 |    3.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U26                   | B ^ -> Y v     | XNOR2X1 | 0.138 | 0.250 |   3.208 |    4.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_158_0           | B v -> Y v     | AND2X2  | 0.083 | 0.227 |   3.435 |    4.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_157_0           | A v -> Y v     | AND2X2  | 0.067 | 0.176 |   3.611 |    4.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_156_0           | B v -> Y v     | AND2X2  | 0.110 | 0.226 |   3.836 |    4.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg       | D v            | DFFSR   | 0.110 | 0.001 |   3.837 |    4.766 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -0.829 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.688 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |   -0.362 | 
     | nclk__L2_I6                               | A v -> Y ^     | INVX8  | 0.300 | 0.297 |   0.864 |   -0.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.310 | 0.018 |   0.882 |   -0.047 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         0.414
+ Phase Shift                   4.000
= Required Time                 4.475
- Arrival Time                  3.348
= Slack Time                    1.127
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.243 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.853 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.154 |    3.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.688 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.174 | 0.284 |   2.846 |    3.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.242 | 0.347 |   3.192 |    4.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B v -> Y ^     | MUX2X1   | 0.165 | 0.155 |   3.347 |    4.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   3.348 |    4.475 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.027 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.886 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.560 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.366 | 0.027 |   0.889 |   -0.238 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         0.415
+ Phase Shift                   4.000
= Required Time                 4.481
- Arrival Time                  3.346
= Slack Time                    1.136
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.252 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.862 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.154 |    3.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.697 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.174 | 0.284 |   2.846 |    3.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.242 | 0.347 |   3.192 |    4.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B v -> Y ^     | MUX2X1   | 0.162 | 0.153 |   3.346 |    4.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D ^            | DFFPOSX1 | 0.162 | 0.000 |   3.346 |    4.481 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.036 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.895 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.569 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.370 | 0.035 |   0.897 |   -0.239 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         0.417
+ Phase Shift                   4.000
= Required Time                 4.490
- Arrival Time                  3.350
= Slack Time                    1.139
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.255 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.866 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.701 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.174 | 0.284 |   2.846 |    3.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.242 | 0.347 |   3.192 |    4.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148                 | B v -> Y ^     | MUX2X1   | 0.168 | 0.158 |   3.350 |    4.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   3.350 |    4.490 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.039 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.899 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.572 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.045 |   0.907 |   -0.233 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Setup                         0.416
+ Phase Shift                   4.000
= Required Time                 4.495
- Arrival Time                  3.354
= Slack Time                    1.141
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.257 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.867 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.702 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.259 |   2.821 |    3.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.181 |    4.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B v -> Y ^     | MUX2X1   | 0.185 | 0.172 |   3.353 |    4.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D ^            | DFFPOSX1 | 0.185 | 0.000 |   3.354 |    4.495 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.041 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.900 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.574 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |   -0.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.366 | 0.036 |   0.910 |   -0.230 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Setup                         0.418
+ Phase Shift                   4.000
= Required Time                 4.487
- Arrival Time                  3.346
= Slack Time                    1.141
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.257 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.867 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.154 |    3.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.702 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.259 |   2.821 |    3.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.181 |    4.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B v -> Y ^     | MUX2X1   | 0.178 | 0.164 |   3.346 |    4.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D ^            | DFFPOSX1 | 0.178 | 0.000 |   3.346 |    4.487 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.041 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.900 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.574 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.372 | 0.043 |   0.905 |   -0.236 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Setup                         0.415
+ Phase Shift                   4.000
= Required Time                 4.490
- Arrival Time                  3.346
= Slack Time                    1.144
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.260 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.870 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.154 |    3.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.705 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.259 |   2.821 |    3.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.181 |    4.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B v -> Y ^     | MUX2X1   | 0.181 | 0.165 |   3.346 |    4.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D ^            | DFFPOSX1 | 0.181 | 0.000 |   3.346 |    4.490 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.044 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.904 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.577 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |   -0.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.365 | 0.031 |   0.905 |   -0.239 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Setup                         0.416
+ Phase Shift                   4.000
= Required Time                 4.495
- Arrival Time                  3.349
= Slack Time                    1.146
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.262 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.872 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.707 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.259 |   2.821 |    3.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.181 |    4.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B v -> Y ^     | MUX2X1   | 0.179 | 0.167 |   3.349 |    4.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D ^            | DFFPOSX1 | 0.179 | 0.000 |   3.349 |    4.495 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.046 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.905 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.579 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |   -0.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.366 | 0.036 |   0.910 |   -0.235 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         0.415
+ Phase Shift                   4.000
= Required Time                 4.491
- Arrival Time                  3.345
= Slack Time                    1.146
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.262 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.872 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.707 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.259 |   2.821 |    3.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.181 |    4.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B v -> Y ^     | MUX2X1   | 0.178 | 0.164 |   3.345 |    4.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D ^            | DFFPOSX1 | 0.178 | 0.000 |   3.345 |    4.491 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.046 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.905 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.579 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |   -0.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.365 | 0.032 |   0.906 |   -0.240 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Setup                         0.417
+ Phase Shift                   4.000
= Required Time                 4.494
- Arrival Time                  3.347
= Slack Time                    1.147
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.263 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.873 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.154 |    3.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.708 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.174 | 0.284 |   2.846 |    3.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.242 | 0.347 |   3.192 |    4.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | B v -> Y ^     | MUX2X1   | 0.166 | 0.154 |   3.347 |    4.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   3.347 |    4.494 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.047 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.906 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.580 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.049 |   0.910 |   -0.236 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
- Setup                         0.417
+ Phase Shift                   4.000
= Required Time                 4.495
- Arrival Time                  3.347
= Slack Time                    1.148
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.264 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.874 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.709 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.174 | 0.284 |   2.846 |    3.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.242 | 0.347 |   3.192 |    4.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199                 | B v -> Y ^     | MUX2X1   | 0.167 | 0.154 |   3.347 |    4.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.347 |    4.495 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.048 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.908 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.581 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.050 |   0.912 |   -0.236 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Setup                         0.417
+ Phase Shift                   4.000
= Required Time                 4.494
- Arrival Time                  3.344
= Slack Time                    1.150
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.266 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.876 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.711 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.174 | 0.284 |   2.846 |    3.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.242 | 0.347 |   3.192 |    4.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | B v -> Y ^     | MUX2X1   | 0.165 | 0.151 |   3.343 |    4.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   3.344 |    4.494 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.050 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.910 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.583 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.049 |   0.910 |   -0.240 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         0.413
+ Phase Shift                   4.000
= Required Time                 4.487
- Arrival Time                  3.337
= Slack Time                    1.150
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.266 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.876 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.711 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.259 |   2.821 |    3.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.181 |    4.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B v -> Y ^     | MUX2X1   | 0.170 | 0.156 |   3.337 |    4.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.337 |    4.487 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.050 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.910 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.583 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |   -0.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.363 | 0.026 |   0.900 |   -0.250 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.909
- Setup                         0.415
+ Phase Shift                   4.000
= Required Time                 4.494
- Arrival Time                  3.344
= Slack Time                    1.151
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.267 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.877 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.712 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.259 |   2.821 |    3.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.181 |    4.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B v -> Y ^     | MUX2X1   | 0.173 | 0.162 |   3.343 |    4.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   3.344 |    4.494 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.051 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.910 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.584 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |   -0.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.366 | 0.035 |   0.909 |   -0.241 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
- Setup                         0.416
+ Phase Shift                   4.000
= Required Time                 4.497
- Arrival Time                  3.340
= Slack Time                    1.157
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.273 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.883 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.718 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | S v -> Y v     | MUX2X1   | 0.174 | 0.284 |   2.846 |    4.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A v -> Y v     | BUFX4    | 0.242 | 0.347 |   3.192 |    4.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B v -> Y ^     | MUX2X1   | 0.159 | 0.147 |   3.340 |    4.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   3.340 |    4.497 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.057 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.916 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.590 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.051 |   0.913 |   -0.244 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         0.413
+ Phase Shift                   4.000
= Required Time                 4.492
- Arrival Time                  3.329
= Slack Time                    1.163
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.279 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.889 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC93_wenable_fi | A v -> Y v     | BUFX2    | 0.266 | 0.407 |   2.561 |    3.724 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y v     | MUX2X1   | 0.138 | 0.259 |   2.821 |    3.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A v -> Y v     | BUFX4    | 0.264 | 0.361 |   3.181 |    4.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B v -> Y ^     | MUX2X1   | 0.165 | 0.148 |   3.329 |    4.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   3.329 |    4.492 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.063 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.922 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.596 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |   -0.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.365 | 0.032 |   0.906 |   -0.257 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
- Setup                         0.387
+ Phase Shift                   4.000
= Required Time                 4.482
- Arrival Time                  3.252
= Slack Time                    1.229
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.346 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.956 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.720 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.142 | 0.235 |   2.726 |    3.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.256 | 0.367 |   3.093 |    4.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B v -> Y ^     | MUX2X1   | 0.176 | 0.158 |   3.252 |    4.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.176 | 0.000 |   3.252 |    4.482 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.129 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.989 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.663 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |   -0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.311 | 0.014 |   0.868 |   -0.361 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.874
- Setup                         0.385
+ Phase Shift                   4.000
= Required Time                 4.489
- Arrival Time                  3.253
= Slack Time                    1.236
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.352 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.962 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.154 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.727 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.142 | 0.235 |   2.726 |    3.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.256 | 0.367 |   3.093 |    4.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B v -> Y ^     | MUX2X1   | 0.176 | 0.159 |   3.252 |    4.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D ^            | DFFPOSX1 | 0.176 | 0.000 |   3.253 |    4.489 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.136 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.995 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.669 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.307 | 0.010 |   0.874 |   -0.362 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         0.415
+ Phase Shift                   4.000
= Required Time                 4.481
- Arrival Time                  3.243
= Slack Time                    1.238
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.354 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.964 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.729 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.142 | 0.235 |   2.726 |    3.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.256 | 0.367 |   3.093 |    4.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B v -> Y ^     | MUX2X1   | 0.166 | 0.150 |   3.243 |    4.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   3.243 |    4.481 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.138 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.997 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.671 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.340 | 0.304 |   0.871 |   -0.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.368 | 0.025 |   0.896 |   -0.342 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.879
- Setup                         0.388
+ Phase Shift                   4.000
= Required Time                 4.491
- Arrival Time                  3.253
= Slack Time                    1.238
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.354 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.965 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.729 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.142 | 0.235 |   2.726 |    3.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.256 | 0.367 |   3.093 |    4.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | B v -> Y ^     | MUX2X1   | 0.177 | 0.159 |   3.252 |    4.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D ^            | DFFPOSX1 | 0.177 | 0.000 |   3.253 |    4.491 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.138 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.998 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.671 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |   -0.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.024 |   0.879 |   -0.359 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Setup                         0.388
+ Phase Shift                   4.000
= Required Time                 4.490
- Arrival Time                  3.245
= Slack Time                    1.245
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.361 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.971 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.736 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.142 | 0.235 |   2.726 |    3.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.256 | 0.367 |   3.093 |    4.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184                 | B v -> Y ^     | MUX2X1   | 0.167 | 0.151 |   3.244 |    4.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.245 |    4.490 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.145 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.004 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.678 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |   -0.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.023 |   0.878 |   -0.367 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.874
- Setup                         0.385
+ Phase Shift                   4.000
= Required Time                 4.489
- Arrival Time                  3.243
= Slack Time                    1.246
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.362 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.972 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.154 |    3.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.737 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.142 | 0.235 |   2.726 |    3.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.256 | 0.367 |   3.093 |    4.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B v -> Y ^     | MUX2X1   | 0.166 | 0.149 |   3.243 |    4.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   3.243 |    4.489 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.146 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.005 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.679 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.307 | 0.010 |   0.874 |   -0.372 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.879
- Setup                         0.386
+ Phase Shift                   4.000
= Required Time                 4.493
- Arrival Time                  3.243
= Slack Time                    1.250
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.366 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.976 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.154 |    3.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.741 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.142 | 0.235 |   2.726 |    3.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.256 | 0.367 |   3.093 |    4.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B v -> Y ^     | MUX2X1   | 0.165 | 0.149 |   3.243 |    4.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   3.243 |    4.493 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.150 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.010 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.683 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |   -0.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.309 | 0.007 |   0.879 |   -0.371 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         0.388
+ Phase Shift                   4.000
= Required Time                 4.496
- Arrival Time                  3.244
= Slack Time                    1.253
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.369 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.979 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.154 |    3.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.744 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y v     | MUX2X1   | 0.142 | 0.235 |   2.726 |    3.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC74_n181       | A v -> Y v     | BUFX4    | 0.256 | 0.367 |   3.093 |    4.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B v -> Y ^     | MUX2X1   | 0.167 | 0.150 |   3.243 |    4.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.244 |    4.496 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.153 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.012 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.686 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |   -0.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.030 |   0.885 |   -0.368 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Setup                         0.401
+ Phase Shift                   4.000
= Required Time                 4.501
- Arrival Time                  3.245
= Slack Time                    1.256
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.372 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.982 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.747 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.138 | 0.233 |   2.724 |    3.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.265 | 0.352 |   3.077 |    4.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | B v -> Y ^     | MUX2X1   | 0.180 | 0.168 |   3.244 |    4.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D ^            | DFFPOSX1 | 0.180 | 0.000 |   3.245 |    4.501 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.156 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.016 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.689 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |   -0.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.339 | 0.037 |   0.902 |   -0.354 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         0.388
+ Phase Shift                   4.000
= Required Time                 4.503
- Arrival Time                  3.245
= Slack Time                    1.259
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.375 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.985 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.155 |    3.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.750 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.138 | 0.233 |   2.724 |    3.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.265 | 0.352 |   3.077 |    4.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | B v -> Y ^     | MUX2X1   | 0.182 | 0.168 |   3.244 |    4.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D ^            | DFFPOSX1 | 0.182 | 0.000 |   3.245 |    4.503 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.159 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.018 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.692 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |   -0.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.036 |   0.891 |   -0.368 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
- Setup                         0.388
+ Phase Shift                   4.000
= Required Time                 4.495
- Arrival Time                  3.234
= Slack Time                    1.261
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.377 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    2.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    2.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    2.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.130 | 0.265 |   1.726 |    2.987 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.357 | 0.428 |   2.154 |    3.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_wenable_fi | A v -> Y v     | BUFX2    | 0.174 | 0.337 |   2.491 |    3.752 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y v     | MUX2X1   | 0.138 | 0.233 |   2.724 |    3.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184       | A v -> Y v     | BUFX4    | 0.265 | 0.352 |   3.077 |    4.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256                 | B v -> Y ^     | MUX2X1   | 0.168 | 0.157 |   3.234 |    4.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   3.234 |    4.495 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.161 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.020 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.694 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |   -0.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.028 |   0.883 |   -0.378 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

