

================================================================
== Vitis HLS Report for 'colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc29'
================================================================
* Date:           Tue Feb 22 20:12:19 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_1  |        6|        6|         3|          2|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%high_th_2_2 = alloca i32 1"   --->   Operation 6 'alloca' 'high_th_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%high_th_2_1 = alloca i32 1"   --->   Operation 7 'alloca' 'high_th_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%low_th_2_0 = alloca i32 1"   --->   Operation 8 'alloca' 'low_th_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%high_th_2_0 = alloca i32 1"   --->   Operation 9 'alloca' 'high_th_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%low_th_2_2 = alloca i32 1"   --->   Operation 10 'alloca' 'low_th_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%low_th_2_1 = alloca i32 1"   --->   Operation 11 'alloca' 'low_th_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%low_th_2_1_1 = alloca i32 1"   --->   Operation 12 'alloca' 'low_th_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%low_th_2_0_1 = alloca i32 1"   --->   Operation 13 'alloca' 'low_th_2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%low_th_2_2_1 = alloca i32 1"   --->   Operation 14 'alloca' 'low_th_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%high_th_2_2_1 = alloca i32 1"   --->   Operation 15 'alloca' 'high_th_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%high_th_2_1_1 = alloca i32 1"   --->   Operation 16 'alloca' 'high_th_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%high_th_2_0_1 = alloca i32 1"   --->   Operation 17 'alloca' 'high_th_2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%high_th_2_0_2 = alloca i32 1"   --->   Operation 18 'alloca' 'high_th_2_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%low_th_2_2_2 = alloca i32 1"   --->   Operation 19 'alloca' 'low_th_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%high_th_2_1_2 = alloca i32 1"   --->   Operation 20 'alloca' 'high_th_2_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%low_th_2_1_2 = alloca i32 1"   --->   Operation 21 'alloca' 'low_th_2_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%low_th_2_0_2 = alloca i32 1"   --->   Operation 22 'alloca' 'low_th_2_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%high_th_2_2_2 = alloca i32 1"   --->   Operation 23 'alloca' 'high_th_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %p_read_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read119"   --->   Operation 25 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_20 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read18"   --->   Operation 26 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %p_read_out, i12 %p_read_20"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %p_read1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %p_read1_out, i12 %p_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i2 0, void %entry, i2 %add_ln138, void %branch6.i.i" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i4 0, void %entry, i4 %add_ln149, void %branch6.i.i" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:149]   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.63ns)   --->   "%add_ln138 = add i2 %i, i2 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:138]   --->   Operation 33 'add' 'add_ln138' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.50ns)   --->   "%icmp_ln138 = icmp_eq  i2 %i, i2 3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:138]   --->   Operation 34 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void, void %.exit" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:138]   --->   Operation 36 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i4 %j" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:138]   --->   Operation 37 'zext' 'zext_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%low_thresh_addr = getelementptr i8 %low_thresh, i64 0, i64 %zext_ln138" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 38 'getelementptr' 'low_thresh_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.75ns)   --->   "%low_th_0_0 = load i4 %low_thresh_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 39 'load' 'low_th_0_0' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i4 %j" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 40 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.76ns)   --->   "%add_ln144 = add i3 %trunc_ln144, i3 1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 41 'add' 'add_ln144' <Predicate = (!icmp_ln138)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i3 %add_ln144" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 42 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%low_thresh_addr_1 = getelementptr i8 %low_thresh, i64 0, i64 %zext_ln144_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 43 'getelementptr' 'low_thresh_addr_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.75ns)   --->   "%low_th_0_1 = load i4 %low_thresh_addr_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 44 'load' 'low_th_0_1' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%high_thresh_addr = getelementptr i8 %high_thresh, i64 0, i64 %zext_ln138" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:146]   --->   Operation 45 'getelementptr' 'high_thresh_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.75ns)   --->   "%high_th_0_0 = load i4 %high_thresh_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:146]   --->   Operation 46 'load' 'high_th_0_0' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%high_thresh_addr_1 = getelementptr i8 %high_thresh, i64 0, i64 %zext_ln144_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:147]   --->   Operation 47 'getelementptr' 'high_thresh_addr_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.75ns)   --->   "%high_th_0_1 = load i4 %high_thresh_addr_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:147]   --->   Operation 48 'load' 'high_th_0_1' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 49 [1/1] (0.98ns)   --->   "%switch_ln143 = switch i2 %i, void %branch8.i.i, i2 0, void %.branch6.i.i_crit_edge, i2 1, void %branch7.i.i" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 49 'switch' 'switch_ln143' <Predicate = (!icmp_ln138)> <Delay = 0.98>
ST_2 : Operation 50 [1/1] (0.99ns)   --->   "%add_ln149 = add i4 %j, i4 3" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:149]   --->   Operation 50 'add' 'add_ln149' <Predicate = (!icmp_ln138)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln138 = br void" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:138]   --->   Operation 51 'br' 'br_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 52 [1/2] (1.75ns)   --->   "%low_th_0_0 = load i4 %low_thresh_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 52 'load' 'low_th_0_0' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i3 %trunc_ln144" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 53 'zext' 'zext_ln144' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (1.75ns)   --->   "%low_th_0_1 = load i4 %low_thresh_addr_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 54 'load' 'low_th_0_1' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 55 [1/1] (0.76ns)   --->   "%add_ln145 = add i4 %zext_ln144, i4 2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 55 'add' 'add_ln145' <Predicate = (!icmp_ln138)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %add_ln145" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 56 'zext' 'zext_ln145' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%low_thresh_addr_2 = getelementptr i8 %low_thresh, i64 0, i64 %zext_ln145" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 57 'getelementptr' 'low_thresh_addr_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (1.75ns)   --->   "%low_th_0_2 = load i4 %low_thresh_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 58 'load' 'low_th_0_2' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 59 [1/2] (1.75ns)   --->   "%high_th_0_0 = load i4 %high_thresh_addr" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:146]   --->   Operation 59 'load' 'high_th_0_0' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 60 [1/2] (1.75ns)   --->   "%high_th_0_1 = load i4 %high_thresh_addr_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:147]   --->   Operation 60 'load' 'high_th_0_1' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%high_thresh_addr_2 = getelementptr i8 %high_thresh, i64 0, i64 %zext_ln145" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148]   --->   Operation 61 'getelementptr' 'high_thresh_addr_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (1.75ns)   --->   "%high_th_0_2 = load i4 %high_thresh_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148]   --->   Operation 62 'load' 'high_th_0_2' <Predicate = (!icmp_ln138)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %low_th_0_0, i8 %low_th_2_0_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 63 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i == 1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln144 = store i8 %low_th_0_1, i8 %low_th_2_1_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 64 'store' 'store_ln144' <Predicate = (!icmp_ln138 & i == 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln146 = store i8 %high_th_0_0, i8 %high_th_2_0_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:146]   --->   Operation 65 'store' 'store_ln146' <Predicate = (!icmp_ln138 & i == 1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln147 = store i8 %high_th_0_1, i8 %high_th_2_1_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:147]   --->   Operation 66 'store' 'store_ln147' <Predicate = (!icmp_ln138 & i == 1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %high_th_0_1, i8 %high_th_2_1_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 67 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i == 0)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %high_th_0_0, i8 %high_th_2_0_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 68 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i == 0)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %low_th_0_1, i8 %low_th_2_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 69 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i == 0)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %low_th_0_0, i8 %low_th_2_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 70 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i == 0)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %low_th_0_0, i8 %low_th_2_0_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 71 'store' 'store_ln143' <Predicate = (!icmp_ln138 & i != 0 & i != 1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln144 = store i8 %low_th_0_1, i8 %low_th_2_1_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144]   --->   Operation 72 'store' 'store_ln144' <Predicate = (!icmp_ln138 & i != 0 & i != 1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln146 = store i8 %high_th_0_0, i8 %high_th_2_0" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:146]   --->   Operation 73 'store' 'store_ln146' <Predicate = (!icmp_ln138 & i != 0 & i != 1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln147 = store i8 %high_th_0_1, i8 %high_th_2_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:147]   --->   Operation 74 'store' 'store_ln147' <Predicate = (!icmp_ln138 & i != 0 & i != 1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_32" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 75 'specpipeline' 'specpipeline_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 76 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (1.75ns)   --->   "%low_th_0_2 = load i4 %low_thresh_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 77 'load' 'low_th_0_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 78 [1/2] (1.75ns)   --->   "%high_th_0_2 = load i4 %high_thresh_addr_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148]   --->   Operation 78 'load' 'high_th_0_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln145 = store i8 %low_th_0_2, i8 %low_th_2_2_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 79 'store' 'store_ln145' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln148 = store i8 %high_th_0_2, i8 %high_th_2_2_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148]   --->   Operation 80 'store' 'store_ln148' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch6.i.i"   --->   Operation 81 'br' 'br_ln0' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %high_th_0_2, i8 %high_th_2_2_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 82 'store' 'store_ln143' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln143 = store i8 %low_th_0_2, i8 %low_th_2_2_1" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 83 'store' 'store_ln143' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln143 = br void %branch6.i.i" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143]   --->   Operation 84 'br' 'br_ln143' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln145 = store i8 %low_th_0_2, i8 %low_th_2_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145]   --->   Operation 85 'store' 'store_ln145' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln148 = store i8 %high_th_0_2, i8 %high_th_2_2" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148]   --->   Operation 86 'store' 'store_ln148' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %branch6.i.i"   --->   Operation 87 'br' 'br_ln0' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%high_th_2_2_load = load i8 %high_th_2_2"   --->   Operation 88 'load' 'high_th_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%high_th_2_1_load = load i8 %high_th_2_1"   --->   Operation 89 'load' 'high_th_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%low_th_2_0_load = load i8 %low_th_2_0"   --->   Operation 90 'load' 'low_th_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%high_th_2_0_load = load i8 %high_th_2_0"   --->   Operation 91 'load' 'high_th_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%low_th_2_2_load = load i8 %low_th_2_2"   --->   Operation 92 'load' 'low_th_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%low_th_2_1_load = load i8 %low_th_2_1"   --->   Operation 93 'load' 'low_th_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%low_th_2_1_1_load = load i8 %low_th_2_1_1"   --->   Operation 94 'load' 'low_th_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%low_th_2_0_1_load = load i8 %low_th_2_0_1"   --->   Operation 95 'load' 'low_th_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%low_th_2_2_1_load = load i8 %low_th_2_2_1"   --->   Operation 96 'load' 'low_th_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%high_th_2_2_1_load = load i8 %high_th_2_2_1"   --->   Operation 97 'load' 'high_th_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%high_th_2_1_1_load = load i8 %high_th_2_1_1"   --->   Operation 98 'load' 'high_th_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%high_th_2_0_1_load = load i8 %high_th_2_0_1"   --->   Operation 99 'load' 'high_th_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%high_th_2_0_2_load = load i8 %high_th_2_0_2"   --->   Operation 100 'load' 'high_th_2_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%low_th_2_2_2_load = load i8 %low_th_2_2_2"   --->   Operation 101 'load' 'low_th_2_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%high_th_2_1_2_load = load i8 %high_th_2_1_2"   --->   Operation 102 'load' 'high_th_2_1_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%low_th_2_1_2_load = load i8 %low_th_2_1_2"   --->   Operation 103 'load' 'low_th_2_1_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%low_th_2_0_2_load = load i8 %low_th_2_0_2"   --->   Operation 104 'load' 'low_th_2_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%high_th_2_2_2_load = load i8 %high_th_2_2_2"   --->   Operation 105 'load' 'high_th_2_2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%mrv = insertvalue i144 <undef>, i8 %low_th_2_0_load"   --->   Operation 106 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i144 %mrv, i8 %low_th_2_1_load"   --->   Operation 107 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i144 %mrv_1, i8 %low_th_2_2_1_load"   --->   Operation 108 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i144 %mrv_2, i8 %high_th_2_0_1_load"   --->   Operation 109 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i144 %mrv_3, i8 %high_th_2_1_2_load"   --->   Operation 110 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i144 %mrv_4, i8 %high_th_2_2_2_load"   --->   Operation 111 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i144 %mrv_5, i8 %low_th_2_0_2_load"   --->   Operation 112 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i144 %mrv_6, i8 %low_th_2_1_2_load"   --->   Operation 113 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i144 %mrv_7, i8 %low_th_2_2_2_load"   --->   Operation 114 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i144 %mrv_8, i8 %high_th_2_0_2_load"   --->   Operation 115 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i144 %mrv_9, i8 %high_th_2_1_1_load"   --->   Operation 116 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i144 %mrv_s, i8 %high_th_2_2_1_load"   --->   Operation 117 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i144 %mrv_10, i8 %low_th_2_0_1_load"   --->   Operation 118 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i144 %mrv_11, i8 %low_th_2_1_1_load"   --->   Operation 119 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i144 %mrv_12, i8 %low_th_2_2_load"   --->   Operation 120 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i144 %mrv_13, i8 %high_th_2_0_load"   --->   Operation 121 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i144 %mrv_14, i8 %high_th_2_1_load"   --->   Operation 122 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i144 %mrv_15, i8 %high_th_2_2_load"   --->   Operation 123 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i144 %mrv_16"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	wire read on port 'p_read18' [27]  (0 ns)
	fifo write on port 'p_read_out' [28]  (3.4 ns)

 <State 2>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:149) with incoming values : ('add_ln149', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:149) [34]  (0 ns)
	'add' operation ('add_ln144', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144) [47]  (0.768 ns)
	'getelementptr' operation ('low_thresh_addr_1', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144) [49]  (0 ns)
	'load' operation ('low_th[0][1]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:144) on array 'low_thresh' [50]  (1.75 ns)

 <State 3>: 2.52ns
The critical path consists of the following:
	'add' operation ('add_ln145', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145) [51]  (0.768 ns)
	'getelementptr' operation ('low_thresh_addr_2', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145) [53]  (0 ns)
	'load' operation ('low_th[0][2]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:145) on array 'low_thresh' [54]  (1.75 ns)

 <State 4>: 1.75ns
The critical path consists of the following:
	'load' operation ('high_th[0][2]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148) on array 'high_thresh' [60]  (1.75 ns)
	'store' operation ('store_ln143', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:143) of variable 'high_th[0][2]', /home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/imgproc/xf_colorthresholding.hpp:148 on local variable 'high_th[2][2]' [71]  (0 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
