{
    "configurations": [
        {
            "name": "Linux",
            "includePath": [
                "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/c++/9.3.1",
                "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/c++/9.3.1/arm-none-eabi",
                "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/c++/9.3.1/backward",
                "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-eabi/9.3.1/include",
                "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-eabi/9.3.1/include-fixed",
                "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include",
                ".",
                "../ChibiOS/os/hal/include",
                "../ChibiOS/os/hal/ports/STM32/LLD/xWDGv1",
                "../ChibiOS/os/common/ext/ARM/CMSIS/Core/Include",
                "../ChibiOS/os/hal/ports/STM32/LLD/SPIv2",
                "../ChibiOS/os/hal/ports/STM32/LLD/USARTv2",
                "../ChibiOS/os/common/ports/ARMCMx",
                "../ChibiOS/os/hal/ports/STM32/LLD/GPIOv2",
                "../ChibiOS/os/common/startup/ARMCMx/compilers/GCC",
                "../ChibiOS/os/common/ext/ST/STM32F3xx",
                "../ChibiOS/os/hal/ports/STM32/STM32F3xx",
                "../ChibiOS/os/hal/ports/STM32/LLD/EXTIv1",
                "../common/SPEAR_SPEEDY_F3",
                "../ChibiOS/os/hal/ports/STM32/LLD/DACv1",
                "../ChibiOS/os/hal/ports/STM32/LLD/RTCv2",
                "../ChibiOS/os/rt/include",
                "../ChibiOS/os/hal/ports/STM32/LLD/TIMv1",
                "../ChibiOS/os/hal/ports/STM32/LLD/USBv1",
                "../ChibiOS/os/oslib/include",
                "../ChibiOS/os/hal/ports/STM32/LLD/I2Cv2",
                "./cfg",
                "../ChibiOS/os/common/ports/ARMCMx/compilers/GCC",
                "../ChibiOS/os/common/portability/GCC",
                "../ChibiOS/os/hal/ports/STM32/LLD/ADCv3",
                "../ChibiOS/os/hal/ports/common/ARMCMx",
                "../ChibiOS/test/lib",
                "../ChibiOS/os/common/startup/ARMCMx/devices/STM32F3xx",
                "../ChibiOS/os/hal/ports/STM32/LLD/CANv1",
                "../ChibiOS/os/license",
                "../ChibiOS/os/hal/ports/STM32/LLD/DMAv1",
                "../ChibiOS/test/oslib/source/test",
                "../ChibiOS/os/hal/osal/rt"
            ],
            "browse": {
                "limitSymbolsToIncludedHeaders": true,
                "databaseFilename": "",
                "path": [
                    "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/c++/9.3.1",
                    "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/c++/9.3.1/arm-none-eabi",
                    "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/c++/9.3.1/backward",
                    "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-eabi/9.3.1/include",
                    "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-eabi/9.3.1/include-fixed",
                    "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include",
                    ".",
                    "../ChibiOS/os/hal/include",
                    "../ChibiOS/os/hal/ports/STM32/LLD/xWDGv1",
                    "../ChibiOS/os/common/ext/ARM/CMSIS/Core/Include",
                    "../ChibiOS/os/hal/ports/STM32/LLD/SPIv2",
                    "../ChibiOS/os/hal/ports/STM32/LLD/USARTv2",
                    "../ChibiOS/os/common/ports/ARMCMx",
                    "../ChibiOS/os/hal/ports/STM32/LLD/GPIOv2",
                    "../ChibiOS/os/common/startup/ARMCMx/compilers/GCC",
                    "../ChibiOS/os/common/ext/ST/STM32F3xx",
                    "../ChibiOS/os/hal/ports/STM32/STM32F3xx",
                    "../ChibiOS/os/hal/ports/STM32/LLD/EXTIv1",
                    "../common/SPEAR_SPEEDY_F3",
                    "../ChibiOS/os/hal/ports/STM32/LLD/DACv1",
                    "../ChibiOS/os/hal/ports/STM32/LLD/RTCv2",
                    "../ChibiOS/os/rt/include",
                    "../ChibiOS/os/hal/ports/STM32/LLD/TIMv1",
                    "../ChibiOS/os/hal/ports/STM32/LLD/USBv1",
                    "../ChibiOS/os/oslib/include",
                    "../ChibiOS/os/hal/ports/STM32/LLD/I2Cv2",
                    "./cfg",
                    "../ChibiOS/os/common/ports/ARMCMx/compilers/GCC",
                    "../ChibiOS/os/common/portability/GCC",
                    "../ChibiOS/os/hal/ports/STM32/LLD/ADCv3",
                    "../ChibiOS/os/hal/ports/common/ARMCMx",
                    "../ChibiOS/test/lib",
                    "../ChibiOS/os/common/startup/ARMCMx/devices/STM32F3xx",
                    "../ChibiOS/os/hal/ports/STM32/LLD/CANv1",
                    "../ChibiOS/os/license",
                    "../ChibiOS/os/hal/ports/STM32/LLD/DMAv1",
                    "../ChibiOS/test/oslib/source/test",
                    "../ChibiOS/os/hal/osal/rt"
                ],
                "defines": {
                    "CORTEX_USE_FPU": "TRUE"
                },
                "intelliSenseMode": "clang-x64"
            },
            "intelliSenseMode": "gcc-x64",
            "compilerPath": "/usr/local/gcc-arm-none-eabi-9-2020-q2-update/bin/arm-none-eabi-gcc",
            "cStandard": "gnu18",
            "cppStandard": "gnu++14"
        }
    ],
    "version": 4
}