#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 14 18:23:35 2019
# Process ID: 4652
# Current directory: D:/A fall 2019/eecs31l/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11036 D:\A fall 2019\eecs31l\project_1\project_1.xpr
# Log file: D:/A fall 2019/eecs31l/project_1/vivado.log
# Journal file: D:/A fall 2019/eecs31l/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/A fall 2019/eecs31l/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 73fdcc3c2d2a49fdb8215d6e64025523 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_2_behav xil_defaultlib.FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FA_2_behav -key {Behavioral:sim_1:Functional:FA_2} -tclbatch {FA_2.tcl} -view {{D:/A fall 2019/eecs31l/project_1/project_1.srcs/sim_1/imports/project_1/FA_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {D:/A fall 2019/eecs31l/project_1/project_1.srcs/sim_1/imports/project_1/FA_behav.wcfg}
WARNING: Simulation object /FA/A2A1 was not found in the design.
WARNING: Simulation object /FA/B2B1 was not found in the design.
WARNING: Simulation object /FA/Cin was not found in the design.
WARNING: Simulation object /FA/SUM1SUM2 was not found in the design.
WARNING: Simulation object /FA/Cout was not found in the design.
WARNING: Simulation object /FA/t1 was not found in the design.
source FA_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FA_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 831.762 ; gain = 20.938
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 73fdcc3c2d2a49fdb8215d6e64025523 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_2_behav xil_defaultlib.FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 840.723 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/A fall 2019/eecs31l/project_1/project_1.srcs/sources_1/new/FA_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA_2
INFO: [VRFC 10-307] analyzing entity Full_adder
INFO: [VRFC 10-307] analyzing entity tb_FA_2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 853.746 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 73fdcc3c2d2a49fdb8215d6e64025523 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_2_behav xil_defaultlib.FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture fulladder of entity xil_defaultlib.Full_adder [full_adder_default]
Compiling architecture fa1 of entity xil_defaultlib.fa_2
Built simulation snapshot FA_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 853.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 853.746 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 853.746 ; gain = 1.223
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FA_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FA_2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 73fdcc3c2d2a49fdb8215d6e64025523 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FA_2_behav xil_defaultlib.FA_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/A fall 2019/eecs31l/project_1/project_1.srcs/sim_1/imports/project_1/FA_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/A fall 2019/eecs31l/project_1/project_1.srcs/sim_1/imports/project_1/FA_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FA_2_behav -key {Behavioral:sim_1:Functional:FA_2} -tclbatch {FA_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source FA_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FA_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 853.746 ; gain = 0.000
run all
run all
export_ip_user_files -of_objects  [get_files {{D:/A fall 2019/eecs31l/project_1/project_1.srcs/sources_1/new/FA_2.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/A fall 2019/eecs31l/project_1/project_1.srcs/sources_1/new/FA_2.vhd}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 18:43:51 2019...
