INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/reports/link
	Log files: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/build_dir_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.link_summary, at Fri Nov 15 12:18:31 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Nov 15 12:18:31 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/reports/link/v++_link_krnl_vaddmul.link_guidance.html', at Fri Nov 15 12:18:33 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u280_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [12:18:48] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo -keep --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Nov 15 12:18:52 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [12:19:04] build_xd_ip_db started: /tools/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/iprepo/xilinx_com_hls_krnl_vaddmul_1_0,krnl_vaddmul -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [12:19:12] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 31843 ; free virtual = 485292
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [12:19:12] cfgen started: /tools/Xilinx/Vitis/2021.2/bin/cfgen  -nk krnl_vaddmul:4 -sp krnl_vaddmul_1.in1:HBM[0] -sp krnl_vaddmul_1.in2:HBM[1] -sp krnl_vaddmul_1.out_add:HBM[2] -sp krnl_vaddmul_1.out_mul:HBM[3] -sp krnl_vaddmul_2.in1:HBM[4] -sp krnl_vaddmul_2.in2:HBM[5] -sp krnl_vaddmul_2.out_add:HBM[6] -sp krnl_vaddmul_2.out_mul:HBM[7] -sp krnl_vaddmul_3.in1:HBM[8] -sp krnl_vaddmul_3.in2:HBM[9] -sp krnl_vaddmul_3.out_add:HBM[10] -sp krnl_vaddmul_3.out_mul:HBM[11] -sp krnl_vaddmul_4.in1:HBM[12] -sp krnl_vaddmul_4.in2:HBM[13] -sp krnl_vaddmul_4.out_add:HBM[14] -sp krnl_vaddmul_4.out_mul:HBM[15] -dmclkid 0 -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul, num: 4  {krnl_vaddmul_1 krnl_vaddmul_2 krnl_vaddmul_3 krnl_vaddmul_4}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in1, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in2, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_add, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_mul, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in1, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in2, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_add, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_mul, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in1, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in2, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_add, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_mul, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in1, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in2, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_add, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_mul, sptag: HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in1 to HBM[0] for directive krnl_vaddmul_1.in1:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in2 to HBM[1] for directive krnl_vaddmul_1.in2:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_add to HBM[2] for directive krnl_vaddmul_1.out_add:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_mul to HBM[3] for directive krnl_vaddmul_1.out_mul:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in1 to HBM[4] for directive krnl_vaddmul_2.in1:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in2 to HBM[5] for directive krnl_vaddmul_2.in2:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_add to HBM[6] for directive krnl_vaddmul_2.out_add:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_mul to HBM[7] for directive krnl_vaddmul_2.out_mul:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in1 to HBM[8] for directive krnl_vaddmul_3.in1:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in2 to HBM[9] for directive krnl_vaddmul_3.in2:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_add to HBM[10] for directive krnl_vaddmul_3.out_add:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_mul to HBM[11] for directive krnl_vaddmul_3.out_mul:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in1 to HBM[12] for directive krnl_vaddmul_4.in1:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in2 to HBM[13] for directive krnl_vaddmul_4.in2:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_add to HBM[14] for directive krnl_vaddmul_4.out_add:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_mul to HBM[15] for directive krnl_vaddmul_4.out_mul:HBM[15]
INFO: [SYSTEM_LINK 82-37] [12:19:20] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 31745 ; free virtual = 485194
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [12:19:20] cf2bd started: /tools/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [12:19:25] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 31802 ; free virtual = 485256
INFO: [v++ 60-1441] [12:19:25] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 31845 ; free virtual = 485299
INFO: [v++ 60-1443] [12:19:25] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw.rtd -nofilter /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [12:19:31] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 31704 ; free virtual = 485159
INFO: [v++ 60-1443] [12:19:31] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [12:19:32] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 31653 ; free virtual = 485108
INFO: [v++ 60-1443] [12:19:32] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/.ipcache -s --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int --log_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/logs/link --report_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/reports/link --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini -k /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link --no-info --iprepo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0 --messageDb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link/vpl.pb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform
[12:28:25] Run vpl: Step create_project: Started
Creating Vivado project.
[12:28:41] Run vpl: Step create_project: Completed
[12:28:41] Run vpl: Step create_bd: Started
[12:30:01] Run vpl: Step create_bd: RUNNING...
[12:31:22] Run vpl: Step create_bd: RUNNING...
[12:32:39] Run vpl: Step create_bd: RUNNING...
[12:33:58] Run vpl: Step create_bd: RUNNING...
[12:35:15] Run vpl: Step create_bd: RUNNING...
[12:36:34] Run vpl: Step create_bd: RUNNING...
[12:37:52] Run vpl: Step create_bd: RUNNING...
[12:39:09] Run vpl: Step create_bd: RUNNING...
[12:39:45] Run vpl: Step create_bd: Completed
[12:39:45] Run vpl: Step update_bd: Started
[12:39:49] Run vpl: Step update_bd: Completed
[12:39:49] Run vpl: Step generate_target: Started
[12:41:06] Run vpl: Step generate_target: RUNNING...
[12:42:25] Run vpl: Step generate_target: RUNNING...
[12:43:42] Run vpl: Step generate_target: RUNNING...
[12:45:00] Run vpl: Step generate_target: RUNNING...
[12:46:18] Run vpl: Step generate_target: RUNNING...
[12:46:45] Run vpl: Step generate_target: Completed
[12:46:45] Run vpl: Step config_hw_runs: Started
[12:47:03] Run vpl: Step config_hw_runs: Completed
[12:47:03] Run vpl: Step synth: Started
[12:47:35] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:48:05] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:48:37] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:49:08] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:49:40] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:50:11] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:50:42] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:51:13] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:51:44] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:52:16] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:52:47] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:53:18] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:53:50] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:54:21] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:54:52] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:55:25] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:55:57] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:56:29] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[12:57:00] Block-level synthesis in progress, 1 of 4 jobs complete, 0 jobs running.
[12:57:37] Block-level synthesis in progress, 1 of 4 jobs complete, 3 jobs running.
[12:58:09] Top-level synthesis in progress.
[12:58:41] Top-level synthesis in progress.
[12:59:14] Top-level synthesis in progress.
[12:59:45] Top-level synthesis in progress.
[13:00:17] Top-level synthesis in progress.
[13:00:29] Run vpl: Step synth: Completed
[13:00:29] Run vpl: Step impl: Started
[13:17:23] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 57m 49s 

[13:17:23] Starting logic optimization..
[13:20:06] Phase 1 Retarget
[13:20:37] Phase 2 Constant propagation
[13:21:09] Phase 3 Sweep
[13:23:14] Phase 4 BUFG optimization
[13:23:46] Phase 5 Shift Register Optimization
[13:24:18] Phase 6 Post Processing Netlist
[13:28:32] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 11m 08s 

[13:28:32] Starting logic placement..
[13:30:37] Phase 1 Placer Initialization
[13:30:37] Phase 1.1 Placer Initialization Netlist Sorting
[13:35:54] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[13:38:30] Phase 1.3 Build Placer Netlist Model
[13:43:13] Phase 1.4 Constrain Clocks/Macros
[13:44:47] Phase 2 Global Placement
[13:44:47] Phase 2.1 Floorplanning
[13:46:22] Phase 2.1.1 Partition Driven Placement
[13:46:22] Phase 2.1.1.1 PBP: Partition Driven Placement
[13:50:04] Phase 2.1.1.2 PBP: Clock Region Placement
[13:53:16] Phase 2.1.1.3 PBP: Compute Congestion
[13:53:48] Phase 2.1.1.4 PBP: UpdateTiming
[13:54:51] Phase 2.1.1.5 PBP: Add part constraints
[13:54:51] Phase 2.2 Physical Synthesis After Floorplan
[13:56:28] Phase 2.3 Update Timing before SLR Path Opt
[13:56:28] Phase 2.4 Post-Processing in Floorplanning
[13:56:28] Phase 2.5 Global Placement Core
[14:15:15] Phase 2.5.1 Physical Synthesis In Placer
[14:24:54] Phase 3 Detail Placement
[14:24:54] Phase 3.1 Commit Multi Column Macros
[14:25:28] Phase 3.2 Commit Most Macros & LUTRAMs
[14:29:59] Phase 3.3 Small Shape DP
[14:29:59] Phase 3.3.1 Small Shape Clustering
[14:30:31] Phase 3.3.2 Flow Legalize Slice Clusters
[14:30:31] Phase 3.3.3 Slice Area Swap
[14:34:37] Phase 3.4 Place Remaining
[14:35:10] Phase 3.5 Re-assign LUT pins
[14:35:42] Phase 3.6 Pipeline Register Optimization
[14:35:42] Phase 3.7 Fast Optimization
[14:39:31] Phase 4 Post Placement Optimization and Clean-Up
[14:39:31] Phase 4.1 Post Commit Optimization
[14:43:59] Phase 4.1.1 Post Placement Optimization
[14:44:34] Phase 4.1.1.1 BUFG Insertion
[14:44:34] Phase 1 Physical Synthesis Initialization
[14:46:46] Phase 4.1.1.2 BUFG Replication
[14:46:46] Phase 4.1.1.3 Post Placement Timing Optimization
[14:53:21] Phase 4.1.1.4 Replication
[14:57:40] Phase 4.2 Post Placement Cleanup
[14:57:40] Phase 4.3 Placer Reporting
[14:57:40] Phase 4.3.1 Print Estimated Congestion
[14:58:11] Phase 4.4 Final Placement Cleanup
[15:29:50] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 02h 01m 18s 

[15:29:50] Starting logic routing..
[15:31:58] Phase 1 Build RT Design
[15:37:59] Phase 2 Router Initialization
[15:37:59] Phase 2.1 Fix Topology Constraints
[15:38:31] Phase 2.2 Pre Route Cleanup
[15:39:34] Phase 2.3 Global Clock Net Routing
[15:40:39] Phase 2.4 Update Timing
[15:49:11] Phase 2.5 Update Timing for Bus Skew
[15:49:11] Phase 2.5.1 Update Timing
[15:52:55] Phase 3 Initial Routing
[15:52:55] Phase 3.1 Global Routing
[16:08:23] Phase 4 Rip-up And Reroute
[16:08:23] Phase 4.1 Global Iteration 0
[21:38:53] Phase 4.2 Global Iteration 1
[03:57:30] Phase 5 Delay and Skew Optimization
[03:57:30] Phase 5.1 Delay CleanUp
[03:58:01] Phase 5.2 Clock Skew Optimization
[03:59:04] Phase 6 Post Hold Fix
[03:59:04] Phase 6.1 Hold Fix Iter
[04:00:41] Phase 6.2 Additional Hold Fix
[04:02:16] Phase 7 Leaf Clock Prog Delay Opt
[04:05:28] Phase 8 Route finalize
[04:05:59] Phase 9 Verifying routed nets
[04:06:32] Phase 10 Depositing Routes
[04:14:36] Run vpl: Step impl: Failed
[04:14:38] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL 18-1000] Routing results verification failed due to partially-conflicted nets (Up to first 10 of violated nets):  pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/pop pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/full_n_reg_0_repN pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/show_ahead_repN_2 pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/control_s_axi_U/s_axi_control_WDATA[31][3] pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/control_s_axi_U/s_axi_control_RDATA[21] pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/control_s_axi_U/grp_fu_185_p00[4] pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/control_s_axi_U/grp_fu_185_p00[14] pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/bus_read/buff_rdata/show_ahead_repN_3 pfm_top_i/dynamic_region/krnl_vaddmul_4/inst/ap_rst_n_inv_repN_64 pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]_repN_1 
ERROR: [VPL 60-773] In '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: route_design ERROR, please look at the run log file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: route_design ERROR, please look at the run log file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_minmod_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [04:14:49] Run run_link: Step vpl: Failed
Time (s): cpu = 00:10:47 ; elapsed = 15:55:17 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 56612 ; free virtual = 483954
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
