strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2f152a6e90>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2f18d25190>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:CA" -> "24:IF"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2f152a3ed0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2f152b1450>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2f1524e4d0>",
		fillcolor=firebrick,
		label="16:NS
present_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2f1524e4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_13:AL"	[def_var="['present_state']",
		label="Leaf_13:AL"];
	"16:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"Leaf_21:AL"	[def_var="['next_state']",
		label="Leaf_21:AL"];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2f152a3210>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_21:AL" -> "13:AL";
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2f16ba8ad0>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f14f18350>",
		fillcolor=cadetblue,
		label="31:BS
next_state = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f14f18350>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "31:BS"	[cond="['in']",
		label="!(in)",
		lineno=28];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f14f18b10>",
		fillcolor=cadetblue,
		label="29:BS
next_state = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f14f18b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "29:BS"	[cond="['in']",
		label=in,
		lineno=28];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2f152a6950>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2f152a6090>",
		fillcolor=linen,
		label="23:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"22:BL" -> "23:CS"	[cond="[]",
		lineno=None];
	"21:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2f152a6850>",
		clk_sens=False,
		fillcolor=gold,
		label="21:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"21:AL" -> "22:BL"	[cond="[]",
		lineno=None];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f1532a250>",
		fillcolor=cadetblue,
		label="27:BS
next_state = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f1532a250>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"Leaf_13:AL" -> "21:AL";
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f2f152a3110>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = (present_state == 1'b0) & in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"Leaf_13:AL" -> "12:AS";
	"24:IF" -> "27:BS"	[cond="['in']",
		label="!(in)",
		lineno=24];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f191c5d10>",
		fillcolor=cadetblue,
		label="25:BS
next_state = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2f191c5d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:IF" -> "25:BS"	[cond="['in']",
		label=in,
		lineno=24];
	"31:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"23:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2f1532a1d0>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=23];
	"29:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"25:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2f152b1050>",
		fillcolor=firebrick,
		label="18:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2f152b1050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"15:IF" -> "16:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"15:IF" -> "18:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
}
