Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 25 08:24:10 2020
| Host         : ubuntu-xenial running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audio_capture/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock_20k/clock_reg/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: clock_6p25m/clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clock_single_pulse/clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 308 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.582        0.000                      0                  156        0.251        0.000                      0                  156        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.582        0.000                      0                  156        0.251        0.000                      0                  156        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 audio_capture/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_capture/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.430ns (32.592%)  route 2.958ns (67.408%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.797     5.318    audio_capture/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  audio_capture/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  audio_capture/count2_reg[7]/Q
                         net (fo=10, routed)          0.878     6.652    audio_capture/count2_reg[7]
    SLICE_X2Y118         LUT2 (Prop_lut2_I1_O)        0.150     6.802 r  audio_capture/sclk_i_24/O
                         net (fo=1, routed)           0.469     7.272    audio_capture/sclk_i_24_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I0_O)        0.328     7.600 r  audio_capture/sclk_i_23/O
                         net (fo=1, routed)           0.282     7.882    audio_capture/sclk_i_23_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124     8.006 r  audio_capture/sclk_i_17/O
                         net (fo=1, routed)           0.303     8.309    audio_capture/sclk_i_17_n_0
    SLICE_X2Y119         LUT6 (Prop_lut6_I1_O)        0.124     8.433 r  audio_capture/sclk_i_13/O
                         net (fo=1, routed)           0.622     9.055    audio_capture/sclk_i_13_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I5_O)        0.124     9.179 r  audio_capture/sclk_i_5/O
                         net (fo=1, routed)           0.403     9.582    audio_capture/sclk_i_5_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I4_O)        0.124     9.706 r  audio_capture/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.706    audio_capture/sclk_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  audio_capture/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.672    15.013    audio_capture/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  audio_capture/sclk_reg/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)        0.029    15.288    audio_capture/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 clock_6p25m/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.828ns (23.063%)  route 2.762ns (76.937%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.565     5.086    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_6p25m/clk_counter_reg[22]/Q
                         net (fo=2, routed)           0.857     6.399    clock_6p25m/clk_counter_reg[22]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  clock_6p25m/clk_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.300     6.823    clock_6p25m/clk_counter[0]_i_7__0_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  clock_6p25m/clk_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.517     7.464    clock_6p25m/clk_counter[0]_i_4__0_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.588 r  clock_6p25m/clk_counter[0]_i_1__0/O
                         net (fo=26, routed)          1.089     8.677    clock_6p25m/clk_counter[0]_i_1__0_n_0
    SLICE_X37Y46         FDRE                                         r  clock_6p25m/clk_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.445    14.786    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_6p25m/clk_counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_6p25m/clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 clock_6p25m/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.828ns (23.063%)  route 2.762ns (76.937%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.565     5.086    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_6p25m/clk_counter_reg[22]/Q
                         net (fo=2, routed)           0.857     6.399    clock_6p25m/clk_counter_reg[22]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  clock_6p25m/clk_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.300     6.823    clock_6p25m/clk_counter[0]_i_7__0_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  clock_6p25m/clk_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.517     7.464    clock_6p25m/clk_counter[0]_i_4__0_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.588 r  clock_6p25m/clk_counter[0]_i_1__0/O
                         net (fo=26, routed)          1.089     8.677    clock_6p25m/clk_counter[0]_i_1__0_n_0
    SLICE_X37Y46         FDRE                                         r  clock_6p25m/clk_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.445    14.786    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock_6p25m/clk_counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_6p25m/clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 clock_6p25m/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.987%)  route 2.624ns (76.013%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.565     5.086    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_6p25m/clk_counter_reg[22]/Q
                         net (fo=2, routed)           0.857     6.399    clock_6p25m/clk_counter_reg[22]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  clock_6p25m/clk_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.300     6.823    clock_6p25m/clk_counter[0]_i_7__0_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  clock_6p25m/clk_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.517     7.464    clock_6p25m/clk_counter[0]_i_4__0_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.588 r  clock_6p25m/clk_counter[0]_i_1__0/O
                         net (fo=26, routed)          0.950     8.538    clock_6p25m/clk_counter[0]_i_1__0_n_0
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.445    14.786    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[20]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.622    clock_6p25m/clk_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 clock_6p25m/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.987%)  route 2.624ns (76.013%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.565     5.086    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_6p25m/clk_counter_reg[22]/Q
                         net (fo=2, routed)           0.857     6.399    clock_6p25m/clk_counter_reg[22]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  clock_6p25m/clk_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.300     6.823    clock_6p25m/clk_counter[0]_i_7__0_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  clock_6p25m/clk_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.517     7.464    clock_6p25m/clk_counter[0]_i_4__0_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.588 r  clock_6p25m/clk_counter[0]_i_1__0/O
                         net (fo=26, routed)          0.950     8.538    clock_6p25m/clk_counter[0]_i_1__0_n_0
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.445    14.786    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[21]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.622    clock_6p25m/clk_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 clock_6p25m/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.987%)  route 2.624ns (76.013%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.565     5.086    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_6p25m/clk_counter_reg[22]/Q
                         net (fo=2, routed)           0.857     6.399    clock_6p25m/clk_counter_reg[22]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  clock_6p25m/clk_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.300     6.823    clock_6p25m/clk_counter[0]_i_7__0_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  clock_6p25m/clk_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.517     7.464    clock_6p25m/clk_counter[0]_i_4__0_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.588 r  clock_6p25m/clk_counter[0]_i_1__0/O
                         net (fo=26, routed)          0.950     8.538    clock_6p25m/clk_counter[0]_i_1__0_n_0
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.445    14.786    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[22]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.622    clock_6p25m/clk_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 clock_6p25m/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.987%)  route 2.624ns (76.013%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.565     5.086    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_6p25m/clk_counter_reg[22]/Q
                         net (fo=2, routed)           0.857     6.399    clock_6p25m/clk_counter_reg[22]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  clock_6p25m/clk_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.300     6.823    clock_6p25m/clk_counter[0]_i_7__0_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  clock_6p25m/clk_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.517     7.464    clock_6p25m/clk_counter[0]_i_4__0_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.588 r  clock_6p25m/clk_counter[0]_i_1__0/O
                         net (fo=26, routed)          0.950     8.538    clock_6p25m/clk_counter[0]_i_1__0_n_0
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.445    14.786    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[23]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.622    clock_6p25m/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 clock_20k/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_20k/clk_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.828ns (24.604%)  route 2.537ns (75.396%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.806     5.327    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y138         FDRE                                         r  clock_20k/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  clock_20k/clk_counter_reg[22]/Q
                         net (fo=2, routed)           0.857     6.640    clock_20k/clk_counter_reg[22]
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.124     6.764 r  clock_20k/clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.300     7.064    clock_20k/clk_counter[0]_i_7_n_0
    SLICE_X0Y137         LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  clock_20k/clk_counter[0]_i_4/O
                         net (fo=2, routed)           0.456     7.643    clock_20k/clk_counter[0]_i_4_n_0
    SLICE_X0Y134         LUT5 (Prop_lut5_I1_O)        0.124     7.767 r  clock_20k/clk_counter[0]_i_1/O
                         net (fo=26, routed)          0.925     8.693    clock_20k/clear
    SLICE_X1Y139         FDRE                                         r  clock_20k/clk_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.681    15.022    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  clock_20k/clk_counter_reg[24]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    14.839    clock_20k/clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 clock_20k/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_20k/clk_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.828ns (24.604%)  route 2.537ns (75.396%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.806     5.327    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y138         FDRE                                         r  clock_20k/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  clock_20k/clk_counter_reg[22]/Q
                         net (fo=2, routed)           0.857     6.640    clock_20k/clk_counter_reg[22]
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.124     6.764 r  clock_20k/clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.300     7.064    clock_20k/clk_counter[0]_i_7_n_0
    SLICE_X0Y137         LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  clock_20k/clk_counter[0]_i_4/O
                         net (fo=2, routed)           0.456     7.643    clock_20k/clk_counter[0]_i_4_n_0
    SLICE_X0Y134         LUT5 (Prop_lut5_I1_O)        0.124     7.767 r  clock_20k/clk_counter[0]_i_1/O
                         net (fo=26, routed)          0.925     8.693    clock_20k/clear
    SLICE_X1Y139         FDRE                                         r  clock_20k/clk_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.681    15.022    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  clock_20k/clk_counter_reg[25]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y139         FDRE (Setup_fdre_C_R)       -0.429    14.839    clock_20k/clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 clock_6p25m/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.828ns (24.778%)  route 2.514ns (75.222%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.565     5.086    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_6p25m/clk_counter_reg[22]/Q
                         net (fo=2, routed)           0.857     6.399    clock_6p25m/clk_counter_reg[22]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  clock_6p25m/clk_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.300     6.823    clock_6p25m/clk_counter[0]_i_7__0_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  clock_6p25m/clk_counter[0]_i_4__0/O
                         net (fo=2, routed)           0.517     7.464    clock_6p25m/clk_counter[0]_i_4__0_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.588 r  clock_6p25m/clk_counter[0]_i_1__0/O
                         net (fo=26, routed)          0.840     8.428    clock_6p25m/clk_counter[0]_i_1__0_n_0
    SLICE_X37Y43         FDRE                                         r  clock_6p25m/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.445    14.786    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  clock_6p25m/clk_counter_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_6p25m/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  6.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clock_6p25m/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.090%)  route 0.171ns (47.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  clock_6p25m/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_6p25m/clk_counter_reg[0]/Q
                         net (fo=3, routed)           0.171     1.757    clock_6p25m/clk_counter_reg[0]
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  clock_6p25m/clock_i_1__1/O
                         net (fo=1, routed)           0.000     1.802    clock_6p25m/clock_i_1__1_n_0
    SLICE_X36Y39         FDRE                                         r  clock_6p25m/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.830     1.957    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  clock_6p25m/clock_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.091     1.551    clock_6p25m/clock_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 clock_20k/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_20k/clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.824%)  route 0.173ns (48.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.670     1.554    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  clock_20k/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  clock_20k/clk_counter_reg[0]/Q
                         net (fo=3, routed)           0.173     1.868    clock_20k/clk_counter_reg[0]
    SLICE_X0Y134         LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  clock_20k/clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.913    clock_20k/clock_i_1__0_n_0
    SLICE_X0Y134         FDRE                                         r  clock_20k/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.944     2.072    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  clock_20k/clock_reg/C
                         clock pessimism             -0.503     1.569    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.091     1.660    clock_20k/clock_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_20k/clk_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_20k/clk_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.672     1.556    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  clock_20k/clk_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  clock_20k/clk_counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.814    clock_20k/clk_counter_reg[19]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.922 r  clock_20k/clk_counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.922    clock_20k/clk_counter_reg[16]_i_1__0_n_4
    SLICE_X1Y137         FDRE                                         r  clock_20k/clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.946     2.074    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  clock_20k/clk_counter_reg[19]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105     1.661    clock_20k/clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_6p25m/clk_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.446    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock_6p25m/clk_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_6p25m/clk_counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    clock_6p25m/clk_counter_reg[19]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clock_6p25m/clk_counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    clock_6p25m/clk_counter_reg[16]_i_1__1_n_4
    SLICE_X37Y44         FDRE                                         r  clock_6p25m/clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.832     1.959    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock_6p25m/clk_counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clock_6p25m/clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_6p25m/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.446    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_6p25m/clk_counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    clock_6p25m/clk_counter_reg[23]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clock_6p25m/clk_counter_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    clock_6p25m/clk_counter_reg[20]_i_1__1_n_4
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.832     1.959    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_6p25m/clk_counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clock_6p25m/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_20k/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_20k/clk_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.673     1.557    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y138         FDRE                                         r  clock_20k/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  clock_20k/clk_counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.815    clock_20k/clk_counter_reg[23]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  clock_20k/clk_counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.923    clock_20k/clk_counter_reg[20]_i_1__0_n_4
    SLICE_X1Y138         FDRE                                         r  clock_20k/clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.948     2.076    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y138         FDRE                                         r  clock_20k/clk_counter_reg[23]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.105     1.662    clock_20k/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_6p25m/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock_6p25m/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_6p25m/clk_counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.704    clock_6p25m/clk_counter_reg[11]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clock_6p25m/clk_counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    clock_6p25m/clk_counter_reg[8]_i_1__1_n_4
    SLICE_X37Y42         FDRE                                         r  clock_6p25m/clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.958    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock_6p25m/clk_counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clock_6p25m/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_6p25m/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25m/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.445    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  clock_6p25m/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_6p25m/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.118     1.704    clock_6p25m/clk_counter_reg[3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clock_6p25m/clk_counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.812    clock_6p25m/clk_counter_reg[0]_i_2__0_n_4
    SLICE_X37Y40         FDRE                                         r  clock_6p25m/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.831     1.958    clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  clock_6p25m/clk_counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clock_6p25m/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_single_pulse/clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_single_pulse/clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.442    clock_single_pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  clock_single_pulse/clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clock_single_pulse/clock_reg/Q
                         net (fo=3, routed)           0.168     1.752    clock_single_pulse/Q_reg
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.045     1.797 r  clock_single_pulse/clock_i_1/O
                         net (fo=1, routed)           0.000     1.797    clock_single_pulse/clock_i_1_n_0
    SLICE_X47Y62         FDRE                                         r  clock_single_pulse/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.827     1.955    clock_single_pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  clock_single_pulse/clock_reg/C
                         clock pessimism             -0.513     1.442    
    SLICE_X47Y62         FDRE (Hold_fdre_C_D)         0.091     1.533    clock_single_pulse/clock_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_20k/clk_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_20k/clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.671     1.555    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  clock_20k/clk_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  clock_20k/clk_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.816    clock_20k/clk_counter_reg[15]
    SLICE_X1Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  clock_20k/clk_counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.924    clock_20k/clk_counter_reg[12]_i_1__0_n_4
    SLICE_X1Y136         FDRE                                         r  clock_20k/clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.945     2.073    clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  clock_20k/clk_counter_reg[15]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X1Y136         FDRE (Hold_fdre_C_D)         0.105     1.660    clock_20k/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y118   audio_capture/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y120   audio_capture/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y120   audio_capture/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y118   audio_capture/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y118   audio_capture/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y118   audio_capture/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y119   audio_capture/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   clock_6p25m/clk_counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   clock_6p25m/clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   volume_bar_level_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   volume_bar_level_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   volume_bar_level_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   clock_6p25m/clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   clock_6p25m/clk_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   clock_6p25m/clk_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   clock_6p25m/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   clock_6p25m/clk_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   clock_6p25m/clk_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   clock_6p25m/clk_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118   audio_capture/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120   audio_capture/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120   audio_capture/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118   audio_capture/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118   audio_capture/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y118   audio_capture/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   audio_capture/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   clock_single_pulse/clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   audio_capture/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119   audio_capture/count2_reg[6]/C



