// Seed: 2541317400
module module_0 (
    output supply0 id_0,
    output supply1 id_1
    , id_9,
    output tri id_2,
    input supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wor id_7
);
  assign id_9 = id_3;
  wire id_10;
endmodule
module module_1 #(
    parameter id_12 = 32'd17,
    parameter id_9  = 32'd36
) (
    input tri1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output wor id_7,
    output supply1 id_8,
    output wor _id_9,
    input wire id_10,
    input uwire id_11,
    input supply0 _id_12,
    input tri0 id_13,
    input tri0 id_14
);
  logic [-1  <  1 'b0 : id_12] id_16[id_9 : id_12];
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_1,
      id_13,
      id_4,
      id_8,
      id_6,
      id_14
  );
  assign modCall_1.id_1 = 0;
endmodule
