// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2375[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception2423[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<306>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3381>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<290>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r226, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd59, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r235, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r235, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd60, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r227, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 9;
	or.b32  	%r236, %r2, %r3;
	or.b32  	%r237, %r236, %r5;
	mul.wide.u32 	%rd67, %r237, 4;
	add.s64 	%rd6, %rd60, %rd67;
	mov.u32 	%r238, 1;
	st.global.u32 	[%rd6], %r238;
	setp.gt.u32 	%p3, %r227, 8191;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L122
	ld.param.u32 	%r228, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r228, %r227;
	setp.gt.s32 	%p5, %r228, 16383;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L129
	ld.param.u32 	%r229, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r228, %r227;
	and.b32  	%r239, %r6, 63;
	setp.ne.s32 	%p7, %r239, 0;
	setp.gt.u32 	%p8, %r229, 511;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L140
	ld.param.u32 	%r230, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r230, %r229;
	setp.lt.s32 	%p11, %r230, 1024;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r240, %r230, %r229;
	mul.hi.s32 	%r241, %r6, 1374389535;
	shr.u32 	%r242, %r241, 31;
	shr.s32 	%r243, %r241, 5;
	add.s32 	%r244, %r243, %r242;
	setp.eq.s32 	%p13, %r240, %r244;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L262
	ld.param.u32 	%r231, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r231, 0;
	@%p14 bra 	$L__BB0_13;
// %bb.9:                               // %L264
	ld.param.u32 	%r232, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p15, %r232, %r231;
	setp.gt.s32 	%p16, %r232, 4;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
// %bb.10:                              // %L274
	ld.param.u32 	%r233, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r232, %r231;
	and.b32  	%r245, %r7, 3;
	setp.ne.s32 	%p18, %r245, 0;
	setp.lt.s32 	%p19, %r233, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_13;
// %bb.11:                              // %L280
	ld.param.u32 	%r234, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r234, %r233;
	setp.gt.s32 	%p22, %r234, 2048;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_13;
// %bb.12:                              // %L290
	sub.s32 	%r246, %r234, %r233;
	and.b32  	%r247, %r246, 3;
	setp.eq.s32 	%p24, %r247, 0;
	setp.eq.s32 	%p25, %r246, %r7;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_160;
	bra.uni 	$L__BB0_13;
$L__BB0_160:                            // %pass162
	and.b32  	%r128, %r3, 3;
	shr.u32 	%r129, %r3, 2;
	mul.lo.s32 	%r248, %r128, %r129;
	and.b32  	%r249, %r248, 7;
	cvt.rn.f32.s32 	%f185, %r249;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p27, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p301, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p27 bra 	$L__BB0_172;
// %bb.161:
	@%p301 bra 	$L__BB0_168;
	bra.uni 	$L__BB0_162;
$L__BB0_168:
	mov.b32 	%r131, %f750;
	and.b32  	%r250, %r131, 8388607;
	or.b32  	%r3370, %r250, 1065353216;
	mov.b32 	%f745, %r3370;
	add.s32 	%r251, %r131, -1073741824;
	and.b32  	%r3371, %r251, -8388608;
	setp.eq.s32 	%p34, %r3371, 0;
	@%p34 bra 	$L__BB0_171;
// %bb.169:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_170:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r252, %r3371, 192937984;
	add.s32 	%r253, %r3370, %r252;
	mov.b32 	%f197, %r253;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3371, %r3371, %r252;
	mov.b32 	%r3370, %f745;
	setp.ne.s32 	%p35, %r3371, 0;
	setp.ne.s32 	%p36, %r3370, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_170;
$L__BB0_171:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p38, %r131, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p38;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_172;
$L__BB0_162:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r130, %f154;
	setp.lt.u32 	%p29, %r130, 1073741824;
	@%p29 bra 	$L__BB0_167;
// %bb.163:
	setp.lt.u32 	%p30, %r130, -2147483647;
	@%p30 bra 	$L__BB0_165;
// %bb.164:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p33, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p33;
	bra.uni 	$L__BB0_167;
$L__BB0_165:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p31, %f154, 0f40800000;
	@%p31 bra 	$L__BB0_167;
// %bb.166:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p32, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p32;
$L__BB0_167:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_172:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p39, %f206, 0f7F800000;
	mov.b32 	%r254, %f151;
	and.b32  	%r138, %r254, -2147483648;
	@%p39 bra 	$L__BB0_174;
// %bb.173:
	mov.b32 	%r255, %f746;
	or.b32  	%r256, %r138, %r255;
	mov.b32 	%f746, %r256;
$L__BB0_174:                            // %__nv_fmodf.exit
	shl.b32 	%r141, %r3, 1;
	and.b32  	%r271, %r141, 2;
	mul.lo.s32 	%r142, %r271, %r129;
	cvt.rn.f32.s32 	%f239, %r142;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p47, %f726, 0f40000000;
	setp.gtu.f32 	%p302, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p47 bra 	$L__BB0_25;
// %bb.14:
	@%p302 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f726;
	and.b32  	%r272, %r9, 8388607;
	or.b32  	%r3336, %r272, 1065353216;
	mov.b32 	%f705, %r3336;
	add.s32 	%r273, %r9, -1073741824;
	and.b32  	%r3337, %r273, -8388608;
	setp.eq.s32 	%p54, %r3337, 0;
	@%p54 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2331.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2331
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r274, %r3337, 192937984;
	add.s32 	%r275, %r3336, %r274;
	mov.b32 	%f251, %r275;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3337, %r3337, %r274;
	mov.b32 	%r3336, %f705;
	setp.ne.s32 	%p55, %r3337, 0;
	setp.ne.s32 	%p56, %r3336, 0;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2333
	setp.gt.u32 	%p58, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p58;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2310
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p49, %r8, 1073741824;
	@%p49 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p50, %r8, -2147483647;
	@%p50 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p53, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p53;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p51, %f2, 0f40800000;
	@%p51 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2314
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p52, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p52;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2317
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2336
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p59, %f260, 0f7F800000;
	mov.b32 	%r276, %f168;
	and.b32  	%r16, %r276, -2147483648;
	@%p59 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r277, %f706;
	or.b32  	%r278, %r16, %r277;
	mov.b32 	%f706, %r278;
$L__BB0_27:                             // %__nv_fmodf.exit2337
	add.s32 	%r287, %r142, %r129;
	cvt.rn.f32.s32 	%f291, %r287;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p67, %f730, 0f40000000;
	setp.gtu.f32 	%p303, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	@%p303 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r18, %f730;
	and.b32  	%r288, %r18, 8388607;
	or.b32  	%r3338, %r288, 1065353216;
	mov.b32 	%f709, %r3338;
	add.s32 	%r289, %r18, -1073741824;
	and.b32  	%r3339, %r289, -8388608;
	setp.eq.s32 	%p74, %r3339, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2362.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2362
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r290, %r3339, 192937984;
	add.s32 	%r291, %r3338, %r290;
	mov.b32 	%f303, %r291;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3339, %r3339, %r290;
	mov.b32 	%r3338, %f709;
	setp.ne.s32 	%p75, %r3339, 0;
	setp.ne.s32 	%p76, %r3338, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2364
	setp.gt.u32 	%p78, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2341
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f21;
	setp.lt.u32 	%p69, %r17, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r17, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2345
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2348
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2367
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p79, %f312, 0f7F800000;
	mov.b32 	%r292, %f18;
	and.b32  	%r25, %r292, -2147483648;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r293, %f710;
	or.b32  	%r294, %r25, %r293;
	mov.b32 	%f710, %r294;
$L__BB0_41:                             // %__nv_fmodf.exit2368
	mul.lo.s32 	%r28, %r141, %r129;
	and.b32  	%r309, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r309;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p87, %f734, 0f40000000;
	setp.gtu.f32 	%p304, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p87 bra 	$L__BB0_53;
// %bb.42:
	@%p304 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_43;
$L__BB0_49:
	mov.b32 	%r30, %f734;
	and.b32  	%r310, %r30, 8388607;
	or.b32  	%r3340, %r310, 1065353216;
	mov.b32 	%f713, %r3340;
	add.s32 	%r311, %r30, -1073741824;
	and.b32  	%r3341, %r311, -8388608;
	setp.eq.s32 	%p94, %r3341, 0;
	@%p94 bra 	$L__BB0_52;
// %bb.50:                              // %__nv_fmaf_rn.exit4.i.i.i2393.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_51:                             // %__nv_fmaf_rn.exit4.i.i.i2393
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r312, %r3341, 192937984;
	add.s32 	%r313, %r3340, %r312;
	mov.b32 	%f357, %r313;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3341, %r3341, %r312;
	mov.b32 	%r3340, %f713;
	setp.ne.s32 	%p95, %r3341, 0;
	setp.ne.s32 	%p96, %r3340, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_51;
$L__BB0_52:                             // %__internal_fmodf_slowpath_mod.exit.i.i2395
	setp.gt.u32 	%p98, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p98;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_53;
$L__BB0_43:                             // %__nv_fast_fdividef.exit.i.i.i2372
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f38;
	setp.lt.u32 	%p89, %r29, 1073741824;
	@%p89 bra 	$L__BB0_48;
// %bb.44:
	setp.lt.u32 	%p90, %r29, -2147483647;
	@%p90 bra 	$L__BB0_46;
// %bb.45:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p93, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p93;
	bra.uni 	$L__BB0_48;
$L__BB0_46:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p91, %f38, 0f40800000;
	@%p91 bra 	$L__BB0_48;
// %bb.47:                              // %__nv_fmaf_rn.exit.i.i.i2376
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p92, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p92;
$L__BB0_48:                             // %__internal_fmodf_fastpath_quot.exit.i.i2379
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_53:                             // %__internal_fmodf_kernel.exit.i2398
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p99, %f366, 0f7F800000;
	mov.b32 	%r314, %f35;
	and.b32  	%r37, %r314, -2147483648;
	@%p99 bra 	$L__BB0_55;
// %bb.54:
	mov.b32 	%r315, %f714;
	or.b32  	%r316, %r37, %r315;
	mov.b32 	%f714, %r316;
$L__BB0_55:                             // %__nv_fmodf.exit2399
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r317, %f367;
	and.b32  	%r318, %r317, -2147483648;
	or.b32  	%r319, %r318, 1056964608;
	mov.b32 	%f368, %r319;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p100, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p100;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p101, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p101;
	cvt.rzi.s32.f32 	%r320, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r321, %r320, 1;
	setp.eq.b32 	%p102, %r321, 1;
	selp.f32 	%f386, %f384, %f385, %p102;
	selp.f32 	%f387, %f385, %f384, %p102;
	and.b32  	%r322, %r320, 2;
	setp.eq.s32 	%p103, %r322, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p103;
	add.s32 	%r323, %r320, 1;
	and.b32  	%r324, %r323, 2;
	setp.eq.s32 	%p104, %r324, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p105, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f76, %f394, %f389, %p105;
	abs.f32 	%f395, %f714;
	add.s32 	%r325, %r28, %r129;
	and.b32  	%r326, %r325, 3;
	cvt.rn.f32.s32 	%f397, %r326;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p107, %f738, 0f40000000;
	setp.gtu.f32 	%p305, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p107 bra 	$L__BB0_67;
// %bb.56:
	@%p305 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r39, %f738;
	and.b32  	%r327, %r39, 8388607;
	or.b32  	%r3342, %r327, 1065353216;
	mov.b32 	%f717, %r3342;
	add.s32 	%r328, %r39, -1073741824;
	and.b32  	%r3343, %r328, -8388608;
	setp.eq.s32 	%p114, %r3343, 0;
	@%p114 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i2424.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i2424
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r329, %r3343, 192937984;
	add.s32 	%r330, %r3342, %r329;
	mov.b32 	%f409, %r330;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3343, %r3343, %r329;
	mov.b32 	%r3342, %f717;
	setp.ne.s32 	%p115, %r3343, 0;
	setp.ne.s32 	%p116, %r3342, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i2426
	setp.gt.u32 	%p118, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p118;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i2403
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f57;
	setp.lt.u32 	%p109, %r38, 1073741824;
	@%p109 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p110, %r38, -2147483647;
	@%p110 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p113, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p113;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p111, %f57, 0f40800000;
	@%p111 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i2407
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p112, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p112;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i2410
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i2429
	selp.f32 	%f392, %f387, %f391, %p104;
	setp.gt.f32 	%p106, %f395, 0f4B800000;
	add.f32 	%f396, %f76, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p119, %f418, 0f7F800000;
	mov.b32 	%r331, %f54;
	and.b32  	%r46, %r331, -2147483648;
	@%p119 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r332, %f718;
	or.b32  	%r333, %r46, %r332;
	mov.b32 	%f718, %r333;
$L__BB0_69:                             // %__nv_fmodf.exit2430
	selp.f32 	%f53, %f396, %f392, %p106;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r334, %f419;
	and.b32  	%r335, %r334, -2147483648;
	or.b32  	%r336, %r335, 1056964608;
	mov.b32 	%f420, %r336;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p120, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p120;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p121, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p121;
	cvt.rzi.s32.f32 	%r337, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r338, %r337, 1;
	setp.eq.b32 	%p122, %r338, 1;
	selp.f32 	%f438, %f436, %f437, %p122;
	selp.f32 	%f439, %f437, %f436, %p122;
	and.b32  	%r339, %r337, 2;
	setp.eq.s32 	%p123, %r339, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p123;
	add.s32 	%r340, %r337, 1;
	and.b32  	%r341, %r340, 2;
	setp.eq.s32 	%p124, %r341, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p124;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p125, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f78, %f446, %f441, %p125;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p126, %f447, 0f4B800000;
	add.f32 	%f448, %f78, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p126;
	and.b32  	%r47, %r3, 2;
	setp.eq.s32 	%p127, %r47, 0;
	mov.f32 	%f75, %f53;
	mov.f32 	%f77, %f72;
	@%p127 bra 	$L__BB0_71;
// %bb.70:                              // %L688
	neg.f32 	%f77, %f78;
	neg.f32 	%f75, %f76;
	mov.f32 	%f76, %f53;
	mov.f32 	%f78, %f72;
$L__BB0_71:                             // %L690
	@%p27 bra 	$L__BB0_182;
// %bb.72:
	@%p301 bra 	$L__BB0_178;
	bra.uni 	$L__BB0_73;
$L__BB0_178:
	mov.b32 	%r144, %f750;
	and.b32  	%r348, %r144, 8388607;
	or.b32  	%r3372, %r348, 1065353216;
	mov.b32 	%f749, %r3372;
	add.s32 	%r349, %r144, -1073741824;
	and.b32  	%r3373, %r349, -8388608;
	setp.eq.s32 	%p135, %r3373, 0;
	@%p135 bra 	$L__BB0_181;
// %bb.179:                             // %__nv_fmaf_rn.exit4.i.i.i2455.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_180:                            // %__nv_fmaf_rn.exit4.i.i.i2455
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r350, %r3373, 192937984;
	add.s32 	%r351, %r3372, %r350;
	mov.b32 	%f459, %r351;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3373, %r3373, %r350;
	mov.b32 	%r3372, %f749;
	setp.ne.s32 	%p136, %r3373, 0;
	setp.ne.s32 	%p137, %r3372, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_180;
$L__BB0_181:                            // %__internal_fmodf_slowpath_mod.exit.i.i2457
	setp.gt.u32 	%p139, %r144, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p139;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_182;
$L__BB0_73:                             // %__nv_fast_fdividef.exit.i.i.i2434
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r143, %f171;
	setp.lt.u32 	%p130, %r143, 1073741824;
	@%p130 bra 	$L__BB0_177;
// %bb.74:
	setp.lt.u32 	%p131, %r143, -2147483647;
	@%p131 bra 	$L__BB0_175;
// %bb.75:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p134, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p134;
	bra.uni 	$L__BB0_177;
$L__BB0_175:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p132, %f171, 0f40800000;
	@%p132 bra 	$L__BB0_177;
// %bb.176:                             // %__nv_fmaf_rn.exit.i.i.i2438
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p133, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p133;
$L__BB0_177:                            // %__internal_fmodf_fastpath_quot.exit.i.i2441
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_182:                            // %__internal_fmodf_kernel.exit.i2460
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p140, %f468, 0f7F800000;
	@%p140 bra 	$L__BB0_184;
// %bb.183:
	mov.b32 	%r352, %f750;
	or.b32  	%r353, %r138, %r352;
	mov.b32 	%f750, %r353;
$L__BB0_184:                            // %__nv_fmodf.exit2461
	@%p47 bra 	$L__BB0_87;
// %bb.76:
	@%p302 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r51, %f726;
	and.b32  	%r368, %r51, 8388607;
	or.b32  	%r3344, %r368, 1065353216;
	mov.b32 	%f725, %r3344;
	add.s32 	%r369, %r51, -1073741824;
	and.b32  	%r3345, %r369, -8388608;
	setp.eq.s32 	%p155, %r3345, 0;
	@%p155 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i2486.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i2486
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r370, %r3345, 192937984;
	add.s32 	%r371, %r3344, %r370;
	mov.b32 	%f511, %r371;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3345, %r3345, %r370;
	mov.b32 	%r3344, %f725;
	setp.ne.s32 	%p156, %r3345, 0;
	setp.ne.s32 	%p157, %r3344, 0;
	and.pred  	%p158, %p156, %p157;
	@%p158 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i2488
	setp.gt.u32 	%p159, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p159;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i2465
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f80;
	setp.lt.u32 	%p150, %r50, 1073741824;
	@%p150 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p151, %r50, -2147483647;
	@%p151 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p154, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p154;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p152, %f80, 0f40800000;
	@%p152 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i2469
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p153, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p153;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i2472
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i2491
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p160, %f520, 0f7F800000;
	@%p160 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r372, %f726;
	or.b32  	%r373, %r16, %r372;
	mov.b32 	%f726, %r373;
$L__BB0_89:                             // %__nv_fmodf.exit2492
	@%p67 bra 	$L__BB0_101;
// %bb.90:
	@%p303 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_91;
$L__BB0_97:
	mov.b32 	%r59, %f730;
	and.b32  	%r382, %r59, 8388607;
	or.b32  	%r3346, %r382, 1065353216;
	mov.b32 	%f729, %r3346;
	add.s32 	%r383, %r59, -1073741824;
	and.b32  	%r3347, %r383, -8388608;
	setp.eq.s32 	%p175, %r3347, 0;
	@%p175 bra 	$L__BB0_100;
// %bb.98:                              // %__nv_fmaf_rn.exit4.i.i.i2517.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_99:                             // %__nv_fmaf_rn.exit4.i.i.i2517
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r384, %r3347, 192937984;
	add.s32 	%r385, %r3346, %r384;
	mov.b32 	%f561, %r385;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3347, %r3347, %r384;
	mov.b32 	%r3346, %f729;
	setp.ne.s32 	%p176, %r3347, 0;
	setp.ne.s32 	%p177, %r3346, 0;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_99;
$L__BB0_100:                            // %__internal_fmodf_slowpath_mod.exit.i.i2519
	setp.gt.u32 	%p179, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p179;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_101;
$L__BB0_91:                             // %__nv_fast_fdividef.exit.i.i.i2496
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f97;
	setp.lt.u32 	%p170, %r58, 1073741824;
	@%p170 bra 	$L__BB0_96;
// %bb.92:
	setp.lt.u32 	%p171, %r58, -2147483647;
	@%p171 bra 	$L__BB0_94;
// %bb.93:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p174, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p174;
	bra.uni 	$L__BB0_96;
$L__BB0_94:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p172, %f97, 0f40800000;
	@%p172 bra 	$L__BB0_96;
// %bb.95:                              // %__nv_fmaf_rn.exit.i.i.i2500
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p173, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p173;
$L__BB0_96:                             // %__internal_fmodf_fastpath_quot.exit.i.i2503
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_101:                            // %__internal_fmodf_kernel.exit.i2522
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p180, %f570, 0f7F800000;
	@%p180 bra 	$L__BB0_103;
// %bb.102:
	mov.b32 	%r386, %f730;
	or.b32  	%r387, %r25, %r386;
	mov.b32 	%f730, %r387;
$L__BB0_103:                            // %__nv_fmodf.exit2523
	@%p87 bra 	$L__BB0_115;
// %bb.104:
	@%p304 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r69, %f734;
	and.b32  	%r402, %r69, 8388607;
	or.b32  	%r3348, %r402, 1065353216;
	mov.b32 	%f733, %r3348;
	add.s32 	%r403, %r69, -1073741824;
	and.b32  	%r3349, %r403, -8388608;
	setp.eq.s32 	%p195, %r3349, 0;
	@%p195 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2548.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2548
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r404, %r3349, 192937984;
	add.s32 	%r405, %r3348, %r404;
	mov.b32 	%f613, %r405;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3349, %r3349, %r404;
	mov.b32 	%r3348, %f733;
	setp.ne.s32 	%p196, %r3349, 0;
	setp.ne.s32 	%p197, %r3348, 0;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2550
	setp.gt.u32 	%p199, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p199;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2527
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f112;
	setp.lt.u32 	%p190, %r68, 1073741824;
	@%p190 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p191, %r68, -2147483647;
	@%p191 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p194, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p194;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p192, %f112, 0f40800000;
	@%p192 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2531
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p193, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p193;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2534
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2553
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p200, %f622, 0f7F800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r406, %f734;
	or.b32  	%r407, %r37, %r406;
	mov.b32 	%f734, %r407;
$L__BB0_117:                            // %__nv_fmodf.exit2554
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r408, %f623;
	and.b32  	%r409, %r408, -2147483648;
	or.b32  	%r410, %r409, 1056964608;
	mov.b32 	%f624, %r410;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p202, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p202;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p203, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p203;
	cvt.rzi.s32.f32 	%r411, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r412, %r411, 1;
	setp.eq.b32 	%p204, %r412, 1;
	selp.f32 	%f642, %f640, %f641, %p204;
	selp.f32 	%f643, %f641, %f640, %p204;
	and.b32  	%r413, %r411, 2;
	setp.eq.s32 	%p205, %r413, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p205;
	add.s32 	%r414, %r411, 1;
	and.b32  	%r415, %r414, 2;
	setp.eq.s32 	%p206, %r415, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p207, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f148, %f650, %f645, %p207;
	abs.f32 	%f651, %f734;
	@%p107 bra 	$L__BB0_129;
// %bb.118:
	@%p305 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_119;
$L__BB0_125:
	mov.b32 	%r77, %f738;
	and.b32  	%r416, %r77, 8388607;
	or.b32  	%r3350, %r416, 1065353216;
	mov.b32 	%f737, %r3350;
	add.s32 	%r417, %r77, -1073741824;
	and.b32  	%r3351, %r417, -8388608;
	setp.eq.s32 	%p215, %r3351, 0;
	@%p215 bra 	$L__BB0_128;
// %bb.126:                             // %__nv_fmaf_rn.exit4.i.i.i2579.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_127:                            // %__nv_fmaf_rn.exit4.i.i.i2579
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r418, %r3351, 192937984;
	add.s32 	%r419, %r3350, %r418;
	mov.b32 	%f663, %r419;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3351, %r3351, %r418;
	mov.b32 	%r3350, %f737;
	setp.ne.s32 	%p216, %r3351, 0;
	setp.ne.s32 	%p217, %r3350, 0;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_127;
$L__BB0_128:                            // %__internal_fmodf_slowpath_mod.exit.i.i2581
	setp.gt.u32 	%p219, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p219;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_129;
$L__BB0_119:                            // %__nv_fast_fdividef.exit.i.i.i2558
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f129;
	setp.lt.u32 	%p210, %r76, 1073741824;
	@%p210 bra 	$L__BB0_124;
// %bb.120:
	setp.lt.u32 	%p211, %r76, -2147483647;
	@%p211 bra 	$L__BB0_122;
// %bb.121:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p214, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p214;
	bra.uni 	$L__BB0_124;
$L__BB0_122:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p212, %f129, 0f40800000;
	@%p212 bra 	$L__BB0_124;
// %bb.123:                             // %__nv_fmaf_rn.exit.i.i.i2562
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p213, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p213;
$L__BB0_124:                            // %__internal_fmodf_fastpath_quot.exit.i.i2565
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_129:                            // %__internal_fmodf_kernel.exit.i2584
	selp.f32 	%f648, %f643, %f647, %p206;
	setp.gt.f32 	%p208, %f651, 0f4B800000;
	add.f32 	%f652, %f148, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p220, %f672, 0f7F800000;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	mov.b32 	%r420, %f738;
	or.b32  	%r421, %r46, %r420;
	mov.b32 	%f738, %r421;
$L__BB0_131:                            // %__nv_fmodf.exit2585
	selp.f32 	%f127, %f652, %f648, %p208;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r422, %f673;
	and.b32  	%r423, %r422, -2147483648;
	or.b32  	%r424, %r423, 1056964608;
	mov.b32 	%f674, %r424;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p222, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p222;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p223, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p223;
	cvt.rzi.s32.f32 	%r425, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r426, %r425, 1;
	setp.eq.b32 	%p224, %r426, 1;
	selp.f32 	%f692, %f690, %f691, %p224;
	selp.f32 	%f693, %f691, %f690, %p224;
	and.b32  	%r427, %r425, 2;
	setp.eq.s32 	%p225, %r427, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p225;
	add.s32 	%r428, %r425, 1;
	and.b32  	%r429, %r428, 2;
	setp.eq.s32 	%p226, %r429, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p226;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p227, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f150, %f700, %f695, %p227;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p228, %f701, 0f4B800000;
	add.f32 	%f702, %f150, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p228;
	mov.f32 	%f147, %f127;
	mov.f32 	%f149, %f144;
	@%p127 bra 	$L__BB0_133;
// %bb.132:                             // %L981
	neg.f32 	%f149, %f150;
	neg.f32 	%f147, %f148;
	mov.f32 	%f148, %f127;
	mov.f32 	%f150, %f144;
$L__BB0_133:                            // %L983
	setp.gt.u32 	%p229, %r3, 15;
	mov.u32 	%r153, 999999999;
	@%p229 bra 	$L__BB0_186;
// %bb.134:                             // %L1013
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	shl.b32 	%r437, %r3, 4;
	and.b32  	%r438, %r437, 240;
	or.b32  	%r439, %r438, %r1;
	mul.wide.u32 	%rd68, %r439, 4;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r440, [%rd69];
	shl.b32 	%r441, %r440, 16;
	cvt.s32.s16 	%r86, %r440;
	shr.s32 	%r87, %r440, 16;
	or.b32  	%r442, %r441, 65535;
	setp.lt.u32 	%p230, %r442, 1114111;
	setp.lt.u32 	%p231, %r440, 1048576;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_185;
	bra.uni 	$L__BB0_135;
$L__BB0_185:                            // %L1255
	mul.lo.s32 	%r446, %r87, 546;
	mad.lo.s32 	%r153, %r86, 33, %r446;
$L__BB0_186:                            // %pass576
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r263, %f207;
	add.f32 	%f469, %f750, %f750;
	and.b32  	%r264, %r263, -2147483648;
	add.f32 	%f261, %f706, %f706;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r360, %f469;
	or.b32  	%r265, %r264, 1056964608;
	mov.b32 	%r279, %f261;
	mov.b32 	%r301, %f313;
	and.b32  	%r361, %r360, -2147483648;
	add.f32 	%f521, %f726, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%f208, %r265;
	and.b32  	%r280, %r279, -2147483648;
	and.b32  	%r302, %r301, -2147483648;
	or.b32  	%r362, %r361, 1056964608;
	mov.b32 	%r374, %f521;
	mov.b32 	%r394, %f571;
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	or.b32  	%r281, %r280, 1056964608;
	or.b32  	%r303, %r302, 1056964608;
	mov.b32 	%f470, %r362;
	and.b32  	%r375, %r374, -2147483648;
	and.b32  	%r395, %r394, -2147483648;
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p40, %f211, 0f4B000000;
	mov.b32 	%f262, %r281;
	mov.b32 	%f314, %r303;
	add.f32 	%f471, %f469, %f470;
	abs.f32 	%f473, %f469;
	or.b32  	%r376, %r375, 1056964608;
	or.b32  	%r396, %r395, 1056964608;
	selp.f32 	%f212, %f207, %f210, %p40;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p41, %f211, 0f3F000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	cvt.rzi.f32.f32 	%f472, %f471;
	setp.gt.f32 	%p142, %f473, 0f4B000000;
	mov.b32 	%f522, %r376;
	mov.b32 	%f572, %r396;
	selp.f32 	%f214, %f213, %f212, %p41;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p60, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p80, %f317, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p142;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p143, %f473, 0f3F000000;
	add.f32 	%f523, %f521, %f522;
	abs.f32 	%f525, %f521;
	add.f32 	%f573, %f571, %f572;
	abs.f32 	%f575, %f571;
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f266, %f261, %f264, %p60;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p61, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p80;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p81, %f317, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p143;
	cvt.rzi.f32.f32 	%f524, %f523;
	setp.gt.f32 	%p162, %f525, 0f4B000000;
	cvt.rzi.f32.f32 	%f574, %f573;
	setp.gt.f32 	%p182, %f575, 0f4B000000;
	mul.f32 	%f216, %f215, %f215;
	selp.f32 	%f268, %f267, %f266, %p61;
	selp.f32 	%f320, %f319, %f318, %p81;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	selp.f32 	%f526, %f521, %f524, %p162;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p163, %f525, 0f3F000000;
	selp.f32 	%f576, %f571, %f574, %p182;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p183, %f575, 0f3F000000;
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	mul.f32 	%f478, %f477, %f477;
	selp.f32 	%f528, %f527, %f526, %p163;
	selp.f32 	%f578, %f577, %f576, %p183;
	cvt.rzi.s32.f32 	%r266, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r267, %r266, 1;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r363, %f476;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	mul.f32 	%f530, %f529, %f529;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p42, %r267, 1;
	cvt.rzi.s32.f32 	%r282, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r304, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r364, %r363, 1;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f226, %f224, %f225, %p42;
	and.b32  	%r268, %r266, 2;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r283, %r282, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r305, %r304, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p144, %r364, 1;
	cvt.rzi.s32.f32 	%r377, %f528;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	cvt.rzi.s32.f32 	%r397, %f578;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	setp.eq.s32 	%p43, %r268, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r269, %r266, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p62, %r283, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p82, %r305, 1;
	selp.f32 	%f488, %f486, %f487, %p144;
	and.b32  	%r365, %r363, 2;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	and.b32  	%r378, %r377, 1;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	and.b32  	%r398, %r397, 1;
	selp.f32 	%f227, %f225, %f224, %p42;
	selp.f32 	%f229, %f226, %f228, %p43;
	and.b32  	%r270, %r269, 2;
	setp.eq.f32 	%p45, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	selp.f32 	%f280, %f278, %f279, %p62;
	and.b32  	%r284, %r282, 2;
	selp.f32 	%f332, %f330, %f331, %p82;
	and.b32  	%r306, %r304, 2;
	setp.eq.s32 	%p145, %r365, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r366, %r363, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	setp.eq.b32 	%p164, %r378, 1;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	setp.eq.b32 	%p184, %r398, 1;
	setp.eq.s32 	%p44, %r270, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p45;
	abs.f32 	%f236, %f746;
	setp.eq.s32 	%p63, %r284, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r285, %r282, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p83, %r306, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r307, %r304, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p144;
	selp.f32 	%f491, %f488, %f490, %p145;
	and.b32  	%r367, %r366, 2;
	setp.eq.f32 	%p147, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	selp.f32 	%f540, %f538, %f539, %p164;
	and.b32  	%r379, %r377, 2;
	selp.f32 	%f590, %f588, %f589, %p184;
	and.b32  	%r399, %r397, 2;
	selp.f32 	%f232, %f227, %f231, %p44;
	setp.gt.f32 	%p46, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	selp.f32 	%f281, %f279, %f278, %p62;
	selp.f32 	%f283, %f280, %f282, %p63;
	and.b32  	%r286, %r285, 2;
	setp.eq.f32 	%p65, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p82;
	selp.f32 	%f335, %f332, %f334, %p83;
	and.b32  	%r308, %r307, 2;
	setp.eq.f32 	%p85, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p146, %r367, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p147;
	abs.f32 	%f498, %f750;
	setp.eq.s32 	%p165, %r379, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r380, %r377, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	setp.eq.s32 	%p185, %r399, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r400, %r397, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	selp.f32 	%f238, %f237, %f232, %p46;
	setp.eq.s32 	%p64, %r286, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p65;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p84, %r308, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p85;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p146;
	setp.gt.f32 	%p148, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	selp.f32 	%f541, %f539, %f538, %p164;
	selp.f32 	%f543, %f540, %f542, %p165;
	and.b32  	%r381, %r380, 2;
	setp.eq.f32 	%p167, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p184;
	selp.f32 	%f593, %f590, %f592, %p185;
	and.b32  	%r401, %r400, 2;
	setp.eq.f32 	%p187, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	mov.b32 	%r259, %f238;
	mov.b32 	%r262, %f235;
	selp.f32 	%f286, %f281, %f285, %p64;
	setp.gt.f32 	%p66, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p84;
	setp.gt.f32 	%p86, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p148;
	setp.eq.s32 	%p166, %r381, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p167;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p186, %r401, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p187;
	abs.f32 	%f600, %f730;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r258, %r262, -2147483648;
	selp.f32 	%f17, %f290, %f286, %p66;
	selp.f32 	%f344, %f343, %f338, %p86;
	mov.b32 	%r356, %f500;
	mov.b32 	%r359, %f497;
	selp.f32 	%f546, %f541, %f545, %p166;
	setp.gt.f32 	%p168, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p186;
	setp.gt.f32 	%p188, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r257, %r259, %r258;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r260, %r262, %r259;
	// end inline asm
	mov.b32 	%r297, %f344;
	mov.b32 	%r296, %f17;
	mov.b32 	%r300, %f341;
	mov.b32 	%r299, %f16;
	mov.b32 	%r343, %f75;
	mov.b32 	%r344, %f77;
	mov.b32 	%r346, %f76;
	mov.b32 	%r347, %f78;
	xor.b32  	%r355, %r359, -2147483648;
	selp.f32 	%f95, %f550, %f546, %p168;
	selp.f32 	%f602, %f601, %f596, %p188;
	// begin inline asm
	cvt.rn.f16x2.f32 %r295, %r297, %r296;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r298, %r300, %r299;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r342, %r344, %r343;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r345, %r347, %r346;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r354, %r356, %r355;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r357, %r359, %r356;
	// end inline asm
	mov.b32 	%r390, %f602;
	mov.b32 	%r389, %f95;
	mov.b32 	%r393, %f599;
	mov.b32 	%r392, %f94;
	// begin inline asm
	cvt.rn.f16x2.f32 %r388, %r390, %r389;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r391, %r393, %r392;
	// end inline asm
	mov.b32 	%r431, %f147;
	mov.b32 	%r432, %f149;
	// begin inline asm
	cvt.rn.f16x2.f32 %r430, %r432, %r431;
	// end inline asm
	mov.b32 	%r434, %f148;
	mov.b32 	%r435, %f150;
	// begin inline asm
	cvt.rn.f16x2.f32 %r433, %r435, %r434;
	// end inline asm
	shl.b32 	%r448, %r3, 6;
	and.b32  	%r449, %r448, 192;
	and.b32  	%r450, %r129, 1;
	shr.u32 	%r451, %r3, 3;
	and.b32  	%r452, %r451, 2;
	or.b32  	%r453, %r450, %r452;
	shl.b32 	%r454, %r453, 4;
	bfe.u32 	%r455, %r3, 3, 1;
	shl.b32 	%r456, %r1, 1;
	and.b32  	%r457, %r456, 14;
	or.b32  	%r458, %r455, %r457;
	or.b32  	%r459, %r454, %r5;
	or.b32  	%r460, %r459, %r449;
	or.b32  	%r461, %r460, %r458;
	mul.wide.u32 	%rd75, %r461, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r154, [%rd76];
	ld.global.u32 	%r155, [%rd76+1024];
	shl.b32 	%r462, %r227, 9;
	shl.b32 	%r463, %r231, 7;
	add.s32 	%r156, %r463, %r462;
	shl.b32 	%r464, %r4, 7;
	shl.b32 	%r465, %r3, 2;
	or.b32  	%r157, %r465, %r464;
	and.b32  	%r158, %r3, 16;
	shr.u32 	%r466, %r3, 4;
	and.b32  	%r467, %r141, 30;
	or.b32  	%r468, %r467, %r466;
	mul.lo.s32 	%r469, %r468, 257;
	shr.u32 	%r470, %r1, 3;
	and.b32  	%r471, %r2, 224;
	mad.lo.s32 	%r472, %r470, 257, %r471;
	or.b32  	%r473, %r470, 2;
	mad.lo.s32 	%r474, %r473, 257, %r471;
	or.b32  	%r475, %r470, 4;
	mad.lo.s32 	%r476, %r475, 257, %r471;
	or.b32  	%r477, %r470, 6;
	mad.lo.s32 	%r478, %r477, 257, %r471;
	or.b32  	%r479, %r470, 8;
	mad.lo.s32 	%r480, %r479, 257, %r471;
	or.b32  	%r481, %r470, 10;
	mad.lo.s32 	%r482, %r481, 257, %r471;
	or.b32  	%r483, %r470, 12;
	mad.lo.s32 	%r484, %r483, 257, %r471;
	or.b32  	%r485, %r470, 14;
	mad.lo.s32 	%r486, %r485, 257, %r471;
	or.b32  	%r487, %r470, 16;
	mad.lo.s32 	%r488, %r487, 257, %r471;
	or.b32  	%r489, %r470, 18;
	mad.lo.s32 	%r490, %r489, 257, %r471;
	or.b32  	%r491, %r470, 20;
	mad.lo.s32 	%r492, %r491, 257, %r471;
	or.b32  	%r493, %r470, 22;
	mad.lo.s32 	%r494, %r493, 257, %r471;
	or.b32  	%r495, %r470, 24;
	mad.lo.s32 	%r496, %r495, 257, %r471;
	or.b32  	%r497, %r470, 26;
	mad.lo.s32 	%r498, %r497, 257, %r471;
	or.b32  	%r499, %r470, 28;
	mad.lo.s32 	%r500, %r499, 257, %r471;
	or.b32  	%r501, %r470, 30;
	mad.lo.s32 	%r502, %r501, 257, %r471;
	mul.lo.s32 	%r503, %r128, 2184;
	mad.lo.s32 	%r504, %r453, 546, %r503;
	mad.lo.s32 	%r505, %r458, 33, %r504;
	setp.lt.u32 	%p233, %r3, 4;
	setp.eq.s32 	%p234, %r129, 4;
	setp.eq.s32 	%p235, %r129, 5;
	bfe.s32 	%r506, %r1, 1, 1;
	and.b32  	%r507, %r506, 1032;
	bfe.s32 	%r508, %r3, 3, 1;
	and.b32  	%r509, %r3, 8;
	setp.eq.s32 	%p236, %r509, 0;
	and.b32  	%r510, %r508, 4144;
	mul.lo.s32 	%r511, %r470, 258;
	and.b32  	%r512, %r465, 12;
	and.b32  	%r513, %r1, 1;
	neg.s32 	%r514, %r513;
	setp.eq.b32 	%p237, %r513, 1;
	and.b32  	%r515, %r514, 2064;
	bfe.s32 	%r516, %r1, 2, 1;
	and.b32  	%r517, %r1, 4;
	setp.eq.s32 	%p238, %r517, 0;
	and.b32  	%r518, %r516, 516;
	or.b32  	%r519, %r453, %r507;
	add.s32 	%r520, %r512, %r511;
	add.s32 	%r521, %r520, %r510;
	add.s32 	%r522, %r521, %r515;
	add.s32 	%r523, %r522, %r518;
	add.s32 	%r524, %r523, %r519;
	mul.wide.u32 	%rd77, %r524, 4;
	mov.u64 	%rd78, shmem;
	add.s64 	%rd7, %rd78, %rd77;
	cvt.u64.u32 	%rd79, %r519;
	selp.b64 	%rd80, 0, 516, %p238;
	selp.b64 	%rd81, 2064, 0, %p237;
	selp.b64 	%rd82, 0, 4144, %p236;
	cvt.u64.u32 	%rd83, %r512;
	cvt.u64.u32 	%rd84, %r511;
	add.s64 	%rd85, %rd84, %rd83;
	add.s64 	%rd86, %rd85, %rd82;
	add.s64 	%rd87, %rd86, %rd81;
	add.s64 	%rd88, %rd87, %rd80;
	add.s64 	%rd89, %rd88, %rd79;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd8, %rd78, %rd90;
	shl.b32 	%r525, %r229, 20;
	shl.b32 	%r526, %r233, 9;
	add.s32 	%r527, %r526, %r525;
	or.b32  	%r159, %r158, %r2;
	and.b32  	%r160, %r3, 15;
	cvt.s64.s32 	%rd9, %r527;
	add.s32 	%r528, %r1, %r469;
	mul.wide.u32 	%rd91, %r528, 4;
	add.s64 	%rd10, %rd78, %rd91;
	cvt.u64.u32 	%rd92, %r1;
	cvt.u64.u32 	%rd11, %r469;
	add.s64 	%rd93, %rd11, %rd92;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd12, %rd78, %rd94;
	add.s32 	%r529, %r472, %r3;
	mul.wide.u32 	%rd95, %r529, 4;
	add.s64 	%rd13, %rd78, %rd95;
	add.s32 	%r530, %r474, %r3;
	mul.wide.u32 	%rd96, %r530, 4;
	add.s64 	%rd14, %rd78, %rd96;
	add.s32 	%r531, %r476, %r3;
	mul.wide.u32 	%rd97, %r531, 4;
	add.s64 	%rd15, %rd78, %rd97;
	add.s32 	%r532, %r478, %r3;
	mul.wide.u32 	%rd98, %r532, 4;
	add.s64 	%rd16, %rd78, %rd98;
	add.s32 	%r533, %r480, %r3;
	mul.wide.u32 	%rd99, %r533, 4;
	add.s64 	%rd17, %rd78, %rd99;
	add.s32 	%r534, %r482, %r3;
	mul.wide.u32 	%rd100, %r534, 4;
	add.s64 	%rd18, %rd78, %rd100;
	add.s32 	%r535, %r484, %r3;
	mul.wide.u32 	%rd101, %r535, 4;
	add.s64 	%rd19, %rd78, %rd101;
	add.s32 	%r536, %r486, %r3;
	mul.wide.u32 	%rd102, %r536, 4;
	add.s64 	%rd20, %rd78, %rd102;
	add.s32 	%r537, %r488, %r3;
	mul.wide.u32 	%rd103, %r537, 4;
	add.s64 	%rd21, %rd78, %rd103;
	add.s32 	%r538, %r490, %r3;
	mul.wide.u32 	%rd104, %r538, 4;
	add.s64 	%rd22, %rd78, %rd104;
	add.s32 	%r539, %r492, %r3;
	mul.wide.u32 	%rd105, %r539, 4;
	add.s64 	%rd23, %rd78, %rd105;
	add.s32 	%r540, %r494, %r3;
	mul.wide.u32 	%rd106, %r540, 4;
	add.s64 	%rd24, %rd78, %rd106;
	add.s32 	%r541, %r496, %r3;
	mul.wide.u32 	%rd107, %r541, 4;
	add.s64 	%rd25, %rd78, %rd107;
	add.s32 	%r542, %r498, %r3;
	mul.wide.u32 	%rd108, %r542, 4;
	add.s64 	%rd26, %rd78, %rd108;
	add.s32 	%r543, %r500, %r3;
	mul.wide.u32 	%rd109, %r543, 4;
	add.s64 	%rd27, %rd78, %rd109;
	add.s32 	%r544, %r502, %r3;
	mul.wide.u32 	%rd110, %r544, 4;
	add.s64 	%rd28, %rd78, %rd110;
	add.s32 	%r545, %r505, %r470;
	mul.wide.u32 	%rd111, %r545, 4;
	add.s64 	%rd29, %rd78, %rd111;
	add.s32 	%r546, %r505, %r473;
	mul.wide.u32 	%rd112, %r546, 4;
	add.s64 	%rd30, %rd78, %rd112;
	add.s32 	%r547, %r505, %r475;
	mul.wide.u32 	%rd113, %r547, 4;
	add.s64 	%rd31, %rd78, %rd113;
	add.s32 	%r548, %r505, %r477;
	mul.wide.u32 	%rd114, %r548, 4;
	add.s64 	%rd32, %rd78, %rd114;
	add.s32 	%r549, %r505, %r479;
	mul.wide.u32 	%rd115, %r549, 4;
	add.s64 	%rd33, %rd78, %rd115;
	add.s32 	%r550, %r505, %r481;
	mul.wide.u32 	%rd116, %r550, 4;
	add.s64 	%rd34, %rd78, %rd116;
	add.s32 	%r551, %r505, %r483;
	mul.wide.u32 	%rd117, %r551, 4;
	add.s64 	%rd35, %rd78, %rd117;
	add.s32 	%r552, %r505, %r485;
	mul.wide.u32 	%rd118, %r552, 4;
	add.s64 	%rd36, %rd78, %rd118;
	add.s32 	%r553, %r505, %r487;
	mul.wide.u32 	%rd119, %r553, 4;
	add.s64 	%rd37, %rd78, %rd119;
	add.s32 	%r554, %r505, %r489;
	mul.wide.u32 	%rd120, %r554, 4;
	add.s64 	%rd38, %rd78, %rd120;
	add.s32 	%r555, %r505, %r491;
	mul.wide.u32 	%rd121, %r555, 4;
	add.s64 	%rd39, %rd78, %rd121;
	add.s32 	%r556, %r505, %r493;
	mul.wide.u32 	%rd122, %r556, 4;
	add.s64 	%rd40, %rd78, %rd122;
	add.s32 	%r557, %r505, %r495;
	mul.wide.u32 	%rd123, %r557, 4;
	add.s64 	%rd41, %rd78, %rd123;
	add.s32 	%r558, %r505, %r497;
	mul.wide.u32 	%rd124, %r558, 4;
	add.s64 	%rd42, %rd78, %rd124;
	add.s32 	%r559, %r505, %r499;
	mul.wide.u32 	%rd125, %r559, 4;
	add.s64 	%rd43, %rd78, %rd125;
	add.s32 	%r560, %r505, %r501;
	mul.wide.u32 	%rd126, %r560, 4;
	add.s64 	%rd44, %rd78, %rd126;
	add.s32 	%r561, %r129, -1;
	setp.lt.u32 	%p239, %r561, 3;
	or.pred  	%p240, %p233, %p239;
	or.pred  	%p241, %p240, %p234;
	and.b32  	%r562, %r3, 24;
	setp.eq.s32 	%p242, %r562, 24;
	or.pred  	%p243, %p235, %p242;
	selp.b32 	%r161, 1145324612, -286331154, %p240;
	or.pred  	%p1, %p241, %p243;
	add.s32 	%r563, %r524, 32;
	mul.wide.u32 	%rd127, %r563, 4;
	add.s64 	%rd45, %rd78, %rd127;
	add.s32 	%r564, %r524, 48;
	mul.wide.u32 	%rd128, %r564, 4;
	add.s64 	%rd46, %rd78, %rd128;
	add.s32 	%r565, %r524, 64;
	mul.wide.u32 	%rd129, %r565, 4;
	add.s64 	%rd47, %rd78, %rd129;
	add.s32 	%r566, %r524, 80;
	mul.wide.u32 	%rd130, %r566, 4;
	add.s64 	%rd48, %rd78, %rd130;
	add.s32 	%r567, %r524, 96;
	mul.wide.u32 	%rd131, %r567, 4;
	add.s64 	%rd49, %rd78, %rd131;
	add.s32 	%r568, %r524, 112;
	mul.wide.u32 	%rd132, %r568, 4;
	add.s64 	%rd50, %rd78, %rd132;
	add.s32 	%r569, %r524, 128;
	mul.wide.u32 	%rd133, %r569, 4;
	add.s64 	%rd51, %rd78, %rd133;
	add.s32 	%r570, %r524, 144;
	mul.wide.u32 	%rd134, %r570, 4;
	add.s64 	%rd52, %rd78, %rd134;
	add.s32 	%r571, %r524, 160;
	mul.wide.u32 	%rd135, %r571, 4;
	add.s64 	%rd53, %rd78, %rd135;
	add.s32 	%r572, %r524, 176;
	mul.wide.u32 	%rd136, %r572, 4;
	add.s64 	%rd54, %rd78, %rd136;
	add.s32 	%r573, %r524, 192;
	mul.wide.u32 	%rd137, %r573, 4;
	add.s64 	%rd55, %rd78, %rd137;
	add.s32 	%r574, %r524, 208;
	mul.wide.u32 	%rd138, %r574, 4;
	add.s64 	%rd56, %rd78, %rd138;
	add.s32 	%r575, %r524, 224;
	mul.wide.u32 	%rd139, %r575, 4;
	add.s64 	%rd57, %rd78, %rd139;
	add.s32 	%r576, %r524, 240;
	mul.wide.u32 	%rd140, %r576, 4;
	add.s64 	%rd58, %rd78, %rd140;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p245, %r158, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3364, %r89;
	mov.u32 	%r3365, %r89;
	mov.u32 	%r3366, %r89;
	bra.uni 	$L__BB0_187;
$L__BB0_158:                            // %L29841
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r127, %r89, 64;
	setp.ne.s32 	%p300, %r89, 8128;
	mov.u32 	%r89, %r127;
	@%p300 bra 	$L__BB0_187;
	bra.uni 	$L__BB0_159;
$L__BB0_187:                            // %L1610
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_205 Depth 2
                                        //     Child Loop BB0_154 Depth 2
	add.s32 	%r577, %r89, %r227;
	setp.lt.s32 	%p244, %r577, %r228;
	@%p244 bra 	$L__BB0_188;
	bra.uni 	$L__BB0_159;
$L__BB0_188:                            // %pass739
                                        //   in Loop: Header=BB0_187 Depth=1
	cvt.u32.u64 	%r770, %rd11;
	or.b32  	%r771, %r89, %r1;
	shl.b32 	%r772, %r771, 9;
	and.b32  	%r773, %r772, 4169216;
	or.b32  	%r774, %r157, %r773;
	add.s32 	%r775, %r156, %r774;
	shr.s32 	%r776, %r775, 31;
	shr.u32 	%r777, %r776, 10;
	add.s32 	%r778, %r775, %r777;
	shr.s32 	%r779, %r778, 22;
	setp.lt.s32 	%p246, %r775, 0;
	and.b32  	%r780, %r778, -4194304;
	setp.ne.s32 	%p247, %r780, %r775;
	and.pred  	%p248, %p246, %p247;
	selp.u32 	%r781, 1, 0, %p248;
	sub.s32 	%r782, %r781, %r779;
	shl.b32 	%r783, %r782, 22;
	add.s32 	%r784, %r783, %r775;
	mul.wide.s32 	%rd141, %r784, 4;
	add.s64 	%rd142, %rd3, %rd141;
	ld.global.v4.u32 	{%r785, %r786, %r787, %r788}, [%rd142];
	or.b32  	%r789, %r771, 16;
	shl.b32 	%r790, %r789, 9;
	and.b32  	%r791, %r790, 4177408;
	or.b32  	%r792, %r157, %r791;
	add.s32 	%r793, %r156, %r792;
	shr.s32 	%r794, %r793, 31;
	shr.u32 	%r795, %r794, 10;
	add.s32 	%r796, %r793, %r795;
	shr.s32 	%r797, %r796, 22;
	setp.lt.s32 	%p249, %r793, 0;
	and.b32  	%r798, %r796, -4194304;
	setp.ne.s32 	%p250, %r798, %r793;
	and.pred  	%p251, %p249, %p250;
	selp.u32 	%r799, 1, 0, %p251;
	sub.s32 	%r800, %r799, %r797;
	shl.b32 	%r801, %r800, 22;
	add.s32 	%r802, %r801, %r793;
	mul.wide.s32 	%rd143, %r802, 4;
	add.s64 	%rd144, %rd3, %rd143;
	ld.global.v4.u32 	{%r803, %r804, %r805, %r806}, [%rd144];
	and.b32  	%r807, %r89, 8128;
	or.b32  	%r808, %r1, %r807;
	shl.b32 	%r809, %r808, 9;
	or.b32  	%r810, %r809, %r157;
	or.b32  	%r811, %r810, 16384;
	add.s32 	%r812, %r156, %r811;
	shr.s32 	%r813, %r812, 31;
	shr.u32 	%r814, %r813, 10;
	add.s32 	%r815, %r812, %r814;
	shr.s32 	%r816, %r815, 22;
	setp.lt.s32 	%p252, %r812, 0;
	and.b32  	%r817, %r815, -4194304;
	setp.ne.s32 	%p253, %r817, %r812;
	and.pred  	%p254, %p252, %p253;
	selp.u32 	%r818, 1, 0, %p254;
	sub.s32 	%r819, %r818, %r816;
	shl.b32 	%r820, %r819, 22;
	add.s32 	%r821, %r820, %r812;
	mul.wide.s32 	%rd145, %r821, 4;
	add.s64 	%rd146, %rd3, %rd145;
	ld.global.v4.u32 	{%r822, %r823, %r824, %r825}, [%rd146];
	or.b32  	%r826, %r810, 24576;
	add.s32 	%r827, %r156, %r826;
	shr.s32 	%r828, %r827, 31;
	shr.u32 	%r829, %r828, 10;
	add.s32 	%r830, %r827, %r829;
	shr.s32 	%r831, %r830, 22;
	setp.lt.s32 	%p255, %r827, 0;
	and.b32  	%r832, %r830, -4194304;
	setp.ne.s32 	%p256, %r832, %r827;
	and.pred  	%p257, %p255, %p256;
	selp.u32 	%r833, 1, 0, %p257;
	sub.s32 	%r834, %r833, %r831;
	shl.b32 	%r835, %r834, 22;
	add.s32 	%r836, %r835, %r827;
	mul.wide.s32 	%rd147, %r836, 4;
	add.s64 	%rd148, %rd3, %rd147;
	ld.global.v4.u32 	{%r837, %r838, %r839, %r840}, [%rd148];
	selp.b32 	%r841, %r787, %r785, %p245;
	shfl.sync.bfly.b32	%r842, %r841, 16, 31, -1;
	selp.b32 	%r580, %r785, %r842, %p245;
	selp.b32 	%r585, %r842, %r787, %p245;
	selp.b32 	%r843, %r788, %r786, %p245;
	shfl.sync.bfly.b32	%r844, %r843, 16, 31, -1;
	selp.b32 	%r588, %r786, %r844, %p245;
	selp.b32 	%r593, %r844, %r788, %p245;
	selp.b32 	%r845, %r805, %r803, %p245;
	shfl.sync.bfly.b32	%r846, %r845, 16, 31, -1;
	selp.b32 	%r596, %r803, %r846, %p245;
	selp.b32 	%r601, %r846, %r805, %p245;
	selp.b32 	%r847, %r806, %r804, %p245;
	shfl.sync.bfly.b32	%r848, %r847, 16, 31, -1;
	selp.b32 	%r604, %r804, %r848, %p245;
	selp.b32 	%r609, %r848, %r806, %p245;
	selp.b32 	%r849, %r824, %r822, %p245;
	shfl.sync.bfly.b32	%r850, %r849, 16, 31, -1;
	selp.b32 	%r612, %r822, %r850, %p245;
	selp.b32 	%r617, %r850, %r824, %p245;
	selp.b32 	%r851, %r825, %r823, %p245;
	shfl.sync.bfly.b32	%r852, %r851, 16, 31, -1;
	selp.b32 	%r620, %r823, %r852, %p245;
	selp.b32 	%r625, %r852, %r825, %p245;
	selp.b32 	%r853, %r839, %r837, %p245;
	shfl.sync.bfly.b32	%r854, %r853, 16, 31, -1;
	selp.b32 	%r628, %r837, %r854, %p245;
	selp.b32 	%r633, %r854, %r839, %p245;
	selp.b32 	%r855, %r840, %r838, %p245;
	shfl.sync.bfly.b32	%r856, %r855, 16, 31, -1;
	selp.b32 	%r636, %r838, %r856, %p245;
	selp.b32 	%r641, %r856, %r840, %p245;
	shl.b32 	%r581, %r585, 4;
	mov.u32 	%r579, 252645135;
	// begin inline asm
	lop3.b32 %r643, %r579, %r580, %r581, 202;
	// end inline asm
	shr.u32 	%r584, %r580, 4;
	// begin inline asm
	lop3.b32 %r659, %r579, %r584, %r585, 202;
	// end inline asm
	shl.b32 	%r589, %r593, 4;
	// begin inline asm
	lop3.b32 %r651, %r579, %r588, %r589, 202;
	// end inline asm
	shr.u32 	%r592, %r588, 4;
	// begin inline asm
	lop3.b32 %r667, %r579, %r592, %r593, 202;
	// end inline asm
	shl.b32 	%r597, %r601, 4;
	// begin inline asm
	lop3.b32 %r675, %r579, %r596, %r597, 202;
	// end inline asm
	shr.u32 	%r600, %r596, 4;
	// begin inline asm
	lop3.b32 %r691, %r579, %r600, %r601, 202;
	// end inline asm
	shl.b32 	%r605, %r609, 4;
	// begin inline asm
	lop3.b32 %r683, %r579, %r604, %r605, 202;
	// end inline asm
	shr.u32 	%r608, %r604, 4;
	// begin inline asm
	lop3.b32 %r699, %r579, %r608, %r609, 202;
	// end inline asm
	shl.b32 	%r613, %r617, 4;
	// begin inline asm
	lop3.b32 %r644, %r579, %r612, %r613, 202;
	// end inline asm
	shr.u32 	%r616, %r612, 4;
	// begin inline asm
	lop3.b32 %r660, %r579, %r616, %r617, 202;
	// end inline asm
	shl.b32 	%r621, %r625, 4;
	// begin inline asm
	lop3.b32 %r652, %r579, %r620, %r621, 202;
	// end inline asm
	shr.u32 	%r624, %r620, 4;
	// begin inline asm
	lop3.b32 %r668, %r579, %r624, %r625, 202;
	// end inline asm
	shl.b32 	%r629, %r633, 4;
	// begin inline asm
	lop3.b32 %r676, %r579, %r628, %r629, 202;
	// end inline asm
	shr.u32 	%r632, %r628, 4;
	// begin inline asm
	lop3.b32 %r692, %r579, %r632, %r633, 202;
	// end inline asm
	shl.b32 	%r637, %r641, 4;
	// begin inline asm
	lop3.b32 %r684, %r579, %r636, %r637, 202;
	// end inline asm
	shr.u32 	%r640, %r636, 4;
	// begin inline asm
	lop3.b32 %r700, %r579, %r640, %r641, 202;
	// end inline asm
	mov.u32 	%r645, 25152;
	// begin inline asm
	prmt.b32 %r707, %r643, %r644, %r645;
	// end inline asm
	mov.u32 	%r649, 29521;
	// begin inline asm
	prmt.b32 %r739, %r643, %r644, %r649;
	// end inline asm
	// begin inline asm
	prmt.b32 %r715, %r651, %r652, %r645;
	// end inline asm
	// begin inline asm
	prmt.b32 %r747, %r651, %r652, %r649;
	// end inline asm
	// begin inline asm
	prmt.b32 %r708, %r659, %r660, %r645;
	// end inline asm
	// begin inline asm
	prmt.b32 %r740, %r659, %r660, %r649;
	// end inline asm
	// begin inline asm
	prmt.b32 %r716, %r667, %r668, %r645;
	// end inline asm
	// begin inline asm
	prmt.b32 %r748, %r667, %r668, %r649;
	// end inline asm
	// begin inline asm
	prmt.b32 %r723, %r675, %r676, %r645;
	// end inline asm
	// begin inline asm
	prmt.b32 %r755, %r675, %r676, %r649;
	// end inline asm
	// begin inline asm
	prmt.b32 %r731, %r683, %r684, %r645;
	// end inline asm
	// begin inline asm
	prmt.b32 %r763, %r683, %r684, %r649;
	// end inline asm
	// begin inline asm
	prmt.b32 %r724, %r691, %r692, %r645;
	// end inline asm
	// begin inline asm
	prmt.b32 %r756, %r691, %r692, %r649;
	// end inline asm
	// begin inline asm
	prmt.b32 %r732, %r699, %r700, %r645;
	// end inline asm
	// begin inline asm
	prmt.b32 %r764, %r699, %r700, %r649;
	// end inline asm
	mov.u32 	%r709, 21520;
	// begin inline asm
	prmt.b32 %r706, %r707, %r708, %r709;
	// end inline asm
	mov.u32 	%r713, 30258;
	// begin inline asm
	prmt.b32 %r710, %r707, %r708, %r713;
	// end inline asm
	// begin inline asm
	prmt.b32 %r714, %r715, %r716, %r709;
	// end inline asm
	// begin inline asm
	prmt.b32 %r718, %r715, %r716, %r713;
	// end inline asm
	// begin inline asm
	prmt.b32 %r722, %r723, %r724, %r709;
	// end inline asm
	// begin inline asm
	prmt.b32 %r726, %r723, %r724, %r713;
	// end inline asm
	// begin inline asm
	prmt.b32 %r730, %r731, %r732, %r709;
	// end inline asm
	// begin inline asm
	prmt.b32 %r734, %r731, %r732, %r713;
	// end inline asm
	// begin inline asm
	prmt.b32 %r738, %r739, %r740, %r709;
	// end inline asm
	// begin inline asm
	prmt.b32 %r742, %r739, %r740, %r713;
	// end inline asm
	// begin inline asm
	prmt.b32 %r746, %r747, %r748, %r709;
	// end inline asm
	// begin inline asm
	prmt.b32 %r750, %r747, %r748, %r713;
	// end inline asm
	// begin inline asm
	prmt.b32 %r754, %r755, %r756, %r709;
	// end inline asm
	// begin inline asm
	prmt.b32 %r758, %r755, %r756, %r713;
	// end inline asm
	// begin inline asm
	prmt.b32 %r762, %r763, %r764, %r709;
	// end inline asm
	// begin inline asm
	prmt.b32 %r766, %r763, %r764, %r713;
	// end inline asm
	st.shared.u32 	[%rd10], %r706;
	st.shared.u32 	[%rd12+512], %r714;
	st.shared.u32 	[%rd12+256], %r710;
	st.shared.u32 	[%rd12+768], %r718;
	and.b32  	%r857, %r789, 31;
	add.s32 	%r858, %r857, %r770;
	mul.wide.u32 	%rd149, %r858, 4;
	add.s64 	%rd151, %rd78, %rd149;
	st.shared.u32 	[%rd151], %r722;
	cvt.u64.u32 	%rd152, %r857;
	add.s64 	%rd153, %rd11, %rd152;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd155, %rd78, %rd154;
	st.shared.u32 	[%rd155+512], %r730;
	st.shared.u32 	[%rd155+256], %r726;
	st.shared.u32 	[%rd155+768], %r734;
	st.shared.u32 	[%rd12+128], %r738;
	st.shared.u32 	[%rd12+640], %r746;
	st.shared.u32 	[%rd12+384], %r742;
	st.shared.u32 	[%rd12+896], %r750;
	st.shared.u32 	[%rd155+128], %r754;
	st.shared.u32 	[%rd155+640], %r762;
	st.shared.u32 	[%rd155+384], %r758;
	st.shared.u32 	[%rd155+896], %r766;
	bar.sync 	0;
	ld.shared.u32 	%r162, [%rd13];
	ld.shared.u32 	%r163, [%rd14];
	ld.shared.u32 	%r164, [%rd15];
	ld.shared.u32 	%r165, [%rd16];
	ld.shared.u32 	%r166, [%rd17];
	ld.shared.u32 	%r167, [%rd18];
	ld.shared.u32 	%r168, [%rd19];
	ld.shared.u32 	%r169, [%rd20];
	ld.shared.u32 	%r170, [%rd21];
	ld.shared.u32 	%r171, [%rd22];
	ld.shared.u32 	%r172, [%rd23];
	ld.shared.u32 	%r173, [%rd24];
	ld.shared.u32 	%r174, [%rd25];
	ld.shared.u32 	%r175, [%rd26];
	ld.shared.u32 	%r176, [%rd27];
	ld.shared.u32 	%r177, [%rd28];
	bar.sync 	0;
	shfl.sync.idx.b32	%r178, %r153, 0, 31, -1;
	shfl.sync.idx.b32	%r179, %r153, 1, 31, -1;
	shfl.sync.idx.b32	%r180, %r153, 2, 31, -1;
	shfl.sync.idx.b32	%r181, %r153, 3, 31, -1;
	shfl.sync.idx.b32	%r182, %r153, 4, 31, -1;
	shfl.sync.idx.b32	%r183, %r153, 5, 31, -1;
	shfl.sync.idx.b32	%r184, %r153, 6, 31, -1;
	shfl.sync.idx.b32	%r185, %r153, 7, 31, -1;
	shfl.sync.idx.b32	%r186, %r153, 8, 31, -1;
	shfl.sync.idx.b32	%r187, %r153, 9, 31, -1;
	shfl.sync.idx.b32	%r188, %r153, 10, 31, -1;
	shfl.sync.idx.b32	%r189, %r153, 11, 31, -1;
	shfl.sync.idx.b32	%r190, %r153, 12, 31, -1;
	shfl.sync.idx.b32	%r191, %r153, 13, 31, -1;
	shfl.sync.idx.b32	%r192, %r153, 14, 31, -1;
	shfl.sync.idx.b32	%r193, %r153, 15, 31, -1;
	setp.eq.s32 	%p258, %r178, 999999999;
	@%p258 bra 	$L__BB0_136;
// %bb.189:                             // %pass3083
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r859, %r178, %r3;
	mul.wide.s32 	%rd156, %r859, 4;
	add.s64 	%rd158, %rd78, %rd156;
	st.shared.u32 	[%rd158], %r162;
	setp.eq.s32 	%p259, %r179, 999999999;
	@%p259 bra 	$L__BB0_137;
// %bb.190:                             // %pass3151
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r860, %r179, %r3;
	mul.wide.s32 	%rd159, %r860, 4;
	add.s64 	%rd161, %rd78, %rd159;
	st.shared.u32 	[%rd161], %r163;
	setp.eq.s32 	%p260, %r180, 999999999;
	@%p260 bra 	$L__BB0_138;
// %bb.191:                             // %pass3219
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r861, %r180, %r3;
	mul.wide.s32 	%rd162, %r861, 4;
	add.s64 	%rd164, %rd78, %rd162;
	st.shared.u32 	[%rd164], %r164;
	setp.eq.s32 	%p261, %r181, 999999999;
	@%p261 bra 	$L__BB0_139;
// %bb.192:                             // %pass3287
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r862, %r181, %r3;
	mul.wide.s32 	%rd165, %r862, 4;
	add.s64 	%rd167, %rd78, %rd165;
	st.shared.u32 	[%rd167], %r165;
	setp.eq.s32 	%p262, %r182, 999999999;
	@%p262 bra 	$L__BB0_140;
// %bb.193:                             // %pass3355
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r863, %r182, %r3;
	mul.wide.s32 	%rd168, %r863, 4;
	add.s64 	%rd170, %rd78, %rd168;
	st.shared.u32 	[%rd170], %r166;
	setp.eq.s32 	%p263, %r183, 999999999;
	@%p263 bra 	$L__BB0_141;
// %bb.194:                             // %pass3423
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r864, %r183, %r3;
	mul.wide.s32 	%rd171, %r864, 4;
	add.s64 	%rd173, %rd78, %rd171;
	st.shared.u32 	[%rd173], %r167;
	setp.eq.s32 	%p264, %r184, 999999999;
	@%p264 bra 	$L__BB0_142;
// %bb.195:                             // %pass3491
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r865, %r184, %r3;
	mul.wide.s32 	%rd174, %r865, 4;
	add.s64 	%rd176, %rd78, %rd174;
	st.shared.u32 	[%rd176], %r168;
	setp.eq.s32 	%p265, %r185, 999999999;
	@%p265 bra 	$L__BB0_143;
// %bb.196:                             // %pass3559
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r866, %r185, %r3;
	mul.wide.s32 	%rd177, %r866, 4;
	add.s64 	%rd179, %rd78, %rd177;
	st.shared.u32 	[%rd179], %r169;
	setp.eq.s32 	%p266, %r186, 999999999;
	@%p266 bra 	$L__BB0_144;
// %bb.197:                             // %pass3627
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r867, %r186, %r3;
	mul.wide.s32 	%rd180, %r867, 4;
	add.s64 	%rd182, %rd78, %rd180;
	st.shared.u32 	[%rd182], %r170;
	setp.eq.s32 	%p267, %r187, 999999999;
	@%p267 bra 	$L__BB0_145;
// %bb.198:                             // %pass3695
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r868, %r187, %r3;
	mul.wide.s32 	%rd183, %r868, 4;
	add.s64 	%rd185, %rd78, %rd183;
	st.shared.u32 	[%rd185], %r171;
	setp.eq.s32 	%p268, %r188, 999999999;
	@%p268 bra 	$L__BB0_146;
// %bb.199:                             // %pass3763
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r869, %r188, %r3;
	mul.wide.s32 	%rd186, %r869, 4;
	add.s64 	%rd188, %rd78, %rd186;
	st.shared.u32 	[%rd188], %r172;
	setp.eq.s32 	%p269, %r189, 999999999;
	@%p269 bra 	$L__BB0_147;
// %bb.200:                             // %pass3831
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r870, %r189, %r3;
	mul.wide.s32 	%rd189, %r870, 4;
	add.s64 	%rd191, %rd78, %rd189;
	st.shared.u32 	[%rd191], %r173;
	setp.eq.s32 	%p270, %r190, 999999999;
	@%p270 bra 	$L__BB0_148;
// %bb.201:                             // %pass3899
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r871, %r190, %r3;
	mul.wide.s32 	%rd192, %r871, 4;
	add.s64 	%rd194, %rd78, %rd192;
	st.shared.u32 	[%rd194], %r174;
	setp.eq.s32 	%p271, %r191, 999999999;
	@%p271 bra 	$L__BB0_149;
// %bb.202:                             // %pass3967
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r872, %r191, %r3;
	mul.wide.s32 	%rd195, %r872, 4;
	add.s64 	%rd197, %rd78, %rd195;
	st.shared.u32 	[%rd197], %r175;
	setp.eq.s32 	%p272, %r192, 999999999;
	@%p272 bra 	$L__BB0_150;
// %bb.203:                             // %pass4035
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r873, %r192, %r3;
	mul.wide.s32 	%rd198, %r873, 4;
	add.s64 	%rd200, %rd78, %rd198;
	st.shared.u32 	[%rd200], %r176;
	setp.eq.s32 	%p273, %r193, 999999999;
	@%p273 bra 	$L__BB0_151;
// %bb.204:                             // %pass4103
                                        //   in Loop: Header=BB0_187 Depth=1
	add.s32 	%r875, %r193, %r3;
	mul.wide.s32 	%rd201, %r875, 4;
	add.s64 	%rd203, %rd78, %rd201;
	st.shared.u32 	[%rd203], %r177;
	bar.sync 	0;
	ld.shared.u32 	%r194, [%rd29];
	ld.shared.u32 	%r195, [%rd30];
	ld.shared.u32 	%r196, [%rd31];
	ld.shared.u32 	%r197, [%rd32];
	ld.shared.u32 	%r198, [%rd33];
	ld.shared.u32 	%r199, [%rd34];
	ld.shared.u32 	%r200, [%rd35];
	ld.shared.u32 	%r201, [%rd36];
	ld.shared.u32 	%r202, [%rd37];
	ld.shared.u32 	%r203, [%rd38];
	ld.shared.u32 	%r204, [%rd39];
	ld.shared.u32 	%r205, [%rd40];
	ld.shared.u32 	%r206, [%rd41];
	ld.shared.u32 	%r207, [%rd42];
	ld.shared.u32 	%r208, [%rd43];
	ld.shared.u32 	%r209, [%rd44];
	bar.sync 	0;
	mov.u32 	%r3356, 16;
	bra.uni 	$L__BB0_205;
$L__BB0_152:                            // %L21069
                                        //   in Loop: Header=BB0_205 Depth=2
	bar.sync 	0;
	add.s32 	%r3356, %r3356, -8;
	setp.ne.s32 	%p286, %r3356, -16;
	@%p286 bra 	$L__BB0_205;
	bra.uni 	$L__BB0_153;
$L__BB0_205:                            // %L12334
                                        //   Parent Loop BB0_187 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p274, %r3356, 16;
	selp.b32 	%r1268, %r194, 0, %p274;
	setp.eq.s32 	%p275, %r3356, 8;
	selp.b32 	%r1269, %r198, %r1268, %p275;
	setp.eq.s32 	%p276, %r3356, 0;
	selp.b32 	%r1270, %r202, %r1269, %p276;
	setp.eq.s32 	%p277, %r3356, -8;
	selp.b32 	%r1271, %r206, %r1270, %p277;
	selp.b32 	%r1272, %r195, 0, %p274;
	selp.b32 	%r1273, %r199, %r1272, %p275;
	selp.b32 	%r1274, %r203, %r1273, %p276;
	selp.b32 	%r1275, %r207, %r1274, %p277;
	selp.b32 	%r1276, %r196, 0, %p274;
	selp.b32 	%r1277, %r200, %r1276, %p275;
	selp.b32 	%r1278, %r204, %r1277, %p276;
	selp.b32 	%r1279, %r208, %r1278, %p277;
	selp.b32 	%r1280, %r197, 0, %p274;
	selp.b32 	%r1281, %r201, %r1280, %p275;
	selp.b32 	%r1282, %r205, %r1281, %p276;
	selp.b32 	%r1283, %r209, %r1282, %p277;
	// begin inline asm
	mov.b32 %r881, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r892, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r880, %r1271, -2004318072;
	mov.u32 	%r1017, 983055;
	// begin inline asm
	lop3.b32 %r878, %r1017, %r880, %r881, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r882, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r883, %r881, %r882;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r886, %r878, %r883;
	// end inline asm
	mov.u32 	%r1028, 15728880;
	// begin inline asm
	lop3.b32 %r889, %r1028, %r880, %r892, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r893, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r894, %r892, %r893;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r897, %r889, %r894;
	// end inline asm
	// begin inline asm
	mov.b32 %r927, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r938, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r926, %r1275, -2004318072;
	// begin inline asm
	lop3.b32 %r924, %r1017, %r926, %r927, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r928, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r929, %r927, %r928;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r932, %r924, %r929;
	// end inline asm
	// begin inline asm
	lop3.b32 %r935, %r1028, %r926, %r938, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r939, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r940, %r938, %r939;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r943, %r935, %r940;
	// end inline asm
	// begin inline asm
	mov.b32 %r973, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r984, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r972, %r1279, -2004318072;
	// begin inline asm
	lop3.b32 %r970, %r1017, %r972, %r973, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r974, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r975, %r973, %r974;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r978, %r970, %r975;
	// end inline asm
	// begin inline asm
	lop3.b32 %r981, %r1028, %r972, %r984, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r985, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r986, %r984, %r985;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r989, %r981, %r986;
	// end inline asm
	// begin inline asm
	mov.b32 %r1019, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1030, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1018, %r1283, -2004318072;
	// begin inline asm
	lop3.b32 %r1016, %r1017, %r1018, %r1019, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1020, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1021, %r1019, %r1020;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1024, %r1016, %r1021;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1027, %r1028, %r1018, %r1030, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1031, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1032, %r1030, %r1031;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1035, %r1027, %r1032;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r886;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1060, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r897;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1063, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r932;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1066, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r943;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1069, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r978;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1072, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r989;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1075, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r1024;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1078, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r1035;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1081, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1139, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1084, %r1085}, {%r257, %r260}, {%r1060}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1091, %r1092}, {%r257, %r260}, {%r1063}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1098, %r1099}, {%r257, %r260}, {%r1066}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1105, %r1106}, {%r257, %r260}, {%r1069}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1112, %r1113}, {%r257, %r260}, {%r1072}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1119, %r1120}, {%r257, %r260}, {%r1075}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1126, %r1127}, {%r257, %r260}, {%r1078}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1133, %r1134}, {%r257, %r260}, {%r1081}, {%r1139, %r1139};
	// end inline asm
	@%p1 bra 	$L__BB0_207;
	bra.uni 	$L__BB0_206;
$L__BB0_207:                            // %pass5517
                                        //   in Loop: Header=BB0_205 Depth=2
	// begin inline asm
	neg.f16x2 %r1140, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1142, %r1140, %r1085;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1145, %r295, %r1084, %r1142;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1149, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1151, %r1149, %r1092;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1154, %r295, %r1091, %r1151;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1158, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1160, %r1158, %r1099;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1163, %r295, %r1098, %r1160;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1167, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1169, %r1167, %r1106;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1172, %r295, %r1105, %r1169;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1176, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1178, %r1176, %r1113;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1181, %r295, %r1112, %r1178;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1185, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1187, %r1185, %r1120;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1190, %r295, %r1119, %r1187;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1194, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1196, %r1194, %r1127;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1199, %r295, %r1126, %r1196;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1203, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1205, %r1203, %r1134;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1208, %r295, %r1133, %r1205;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1212, %r298, %r1084;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1215, %r295, %r1085, %r1212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1219, %r298, %r1091;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1222, %r295, %r1092, %r1219;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1226, %r298, %r1098;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1229, %r295, %r1099, %r1226;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1233, %r298, %r1105;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1236, %r295, %r1106, %r1233;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1240, %r298, %r1112;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1243, %r295, %r1113, %r1240;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1247, %r298, %r1119;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1250, %r295, %r1120, %r1247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1254, %r298, %r1126;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1257, %r295, %r1127, %r1254;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1261, %r298, %r1133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1264, %r295, %r1134, %r1261;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1284, %r1285}, {%r342, %r345}, {%r1145, %r1215}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1293, %r1294}, {%r342, %r345}, {%r1154, %r1222}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1302, %r1303}, {%r342, %r345}, {%r1163, %r1229}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1311, %r1312}, {%r342, %r345}, {%r1172, %r1236}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1320, %r1321}, {%r342, %r345}, {%r1181, %r1243}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1329, %r1330}, {%r342, %r345}, {%r1190, %r1250}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1338, %r1339}, {%r342, %r345}, {%r1199, %r1257}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1347, %r1348}, {%r342, %r345}, {%r1208, %r1264}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r1424, [%rd7];
	ld.shared.u32 	%r1431, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1441, %r1438}, {%r354, %r357}, {%r1424}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1450, %r1447}, {%r354, %r357}, {%r1431}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1434, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1436, %r1434, %r1438;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1439, %r388, %r1441, %r1436;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1443, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1445, %r1443, %r1447;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1448, %r388, %r1450, %r1445;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1452, %r391, %r1441;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1455, %r388, %r1438, %r1452;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1459, %r391, %r1450;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1462, %r388, %r1447, %r1459;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1485, %r1488}, {%r430, %r433}, {%r1439, %r1455}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1492, %r1496}, {%r430, %r433}, {%r1448, %r1462}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1484, %r1485, %r1485;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1487, %r1488, %r1488, %r1484;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1491, %r1492, %r1492, %r1487;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1495, %r1496, %r1496, %r1491;
	// end inline asm
	mov.u32 	%r1749, 354358559;
	// begin inline asm
	fma.rn.f16x2 %r1499, %r1749, %r1495, %r3366;
	// end inline asm
	ld.shared.u32 	%r1507, [%rd45];
	ld.shared.u32 	%r1514, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1524, %r1521}, {%r354, %r357}, {%r1507}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1533, %r1530}, {%r354, %r357}, {%r1514}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1517, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1519, %r1517, %r1521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1522, %r388, %r1524, %r1519;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1526, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1528, %r1526, %r1530;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1531, %r388, %r1533, %r1528;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1535, %r391, %r1524;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1538, %r388, %r1521, %r1535;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1542, %r391, %r1533;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1545, %r388, %r1530, %r1542;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1568, %r1571}, {%r430, %r433}, {%r1522, %r1538}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1575, %r1579}, {%r430, %r433}, {%r1531, %r1545}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1567, %r1568, %r1568;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1570, %r1571, %r1571, %r1567;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1574, %r1575, %r1575, %r1570;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1578, %r1579, %r1579, %r1574;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1582, %r1749, %r1578, %r1499;
	// end inline asm
	ld.shared.u32 	%r1590, [%rd47];
	ld.shared.u32 	%r1597, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1607, %r1604}, {%r354, %r357}, {%r1590}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1616, %r1613}, {%r354, %r357}, {%r1597}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1600, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1602, %r1600, %r1604;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1605, %r388, %r1607, %r1602;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1609, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1611, %r1609, %r1613;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1614, %r388, %r1616, %r1611;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1618, %r391, %r1607;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1621, %r388, %r1604, %r1618;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1625, %r391, %r1616;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1628, %r388, %r1613, %r1625;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1651, %r1654}, {%r430, %r433}, {%r1605, %r1621}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1658, %r1662}, {%r430, %r433}, {%r1614, %r1628}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1650, %r1651, %r1651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1653, %r1654, %r1654, %r1650;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1657, %r1658, %r1658, %r1653;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1661, %r1662, %r1662, %r1657;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1665, %r1749, %r1661, %r1582;
	// end inline asm
	ld.shared.u32 	%r1673, [%rd49];
	ld.shared.u32 	%r1680, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1690, %r1687}, {%r354, %r357}, {%r1673}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1699, %r1696}, {%r354, %r357}, {%r1680}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1683, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1685, %r1683, %r1687;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1688, %r388, %r1690, %r1685;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1692, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1694, %r1692, %r1696;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1697, %r388, %r1699, %r1694;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1701, %r391, %r1690;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1704, %r388, %r1687, %r1701;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1708, %r391, %r1699;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1711, %r388, %r1696, %r1708;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1734, %r1737}, {%r430, %r433}, {%r1688, %r1704}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1741, %r1745}, {%r430, %r433}, {%r1697, %r1711}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1733, %r1734, %r1734;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1736, %r1737, %r1737, %r1733;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1740, %r1741, %r1741, %r1736;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1744, %r1745, %r1745, %r1740;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3377, %r1749, %r1744, %r1665;
	// end inline asm
	add.s32 	%r3375, %r3364, 4;
	setp.ne.s32 	%p278, %r3375, 100;
	@%p278 bra 	$L__BB0_209;
// %bb.208:                             // %pass7303
                                        //   in Loop: Header=BB0_205 Depth=2
	shl.b32 	%r1753, %r3365, 20;
	or.b32  	%r1754, %r1753, %r159;
	or.b32  	%r1755, %r1754, %r160;
	or.b32  	%r1756, %r1755, %r5;
	cvt.u64.u32 	%rd206, %r1756;
	add.s64 	%rd207, %rd206, %rd9;
	shr.u64 	%rd208, %rd207, 35;
	add.s64 	%rd209, %rd207, %rd208;
	shr.s64 	%rd210, %rd209, 29;
	setp.lt.s64 	%p279, %rd207, 0;
	and.b64  	%rd211, %rd209, -536870912;
	setp.ne.s64 	%p280, %rd211, %rd207;
	and.pred  	%p281, %p279, %p280;
	selp.u64 	%rd212, 1, 0, %p281;
	sub.s64 	%rd213, %rd212, %rd210;
	shl.b64 	%rd214, %rd213, 29;
	add.s64 	%rd215, %rd214, %rd207;
	shl.b64 	%rd216, %rd215, 2;
	add.s64 	%rd217, %rd4, %rd216;
	st.global.u32 	[%rd217], %r3377;
	add.s32 	%r3365, %r3365, 1;
	mov.u32 	%r3375, 0;
	mov.u32 	%r3377, %r3375;
$L__BB0_209:                            // %pass7549
                                        //   in Loop: Header=BB0_205 Depth=2
	ld.shared.u32 	%r1761, [%rd51];
	ld.shared.u32 	%r1768, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1778, %r1775}, {%r354, %r357}, {%r1761}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1787, %r1784}, {%r354, %r357}, {%r1768}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1771, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1773, %r1771, %r1775;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1776, %r388, %r1778, %r1773;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1780, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1782, %r1780, %r1784;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1785, %r388, %r1787, %r1782;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1789, %r391, %r1778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1792, %r388, %r1775, %r1789;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1796, %r391, %r1787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1799, %r388, %r1784, %r1796;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1822, %r1825}, {%r430, %r433}, {%r1776, %r1792}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1829, %r1833}, {%r430, %r433}, {%r1785, %r1799}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1821, %r1822, %r1822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1824, %r1825, %r1825, %r1821;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1828, %r1829, %r1829, %r1824;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1832, %r1833, %r1833, %r1828;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1836, %r1749, %r1832, %r3377;
	// end inline asm
	ld.shared.u32 	%r1844, [%rd53];
	ld.shared.u32 	%r1851, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1861, %r1858}, {%r354, %r357}, {%r1844}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1870, %r1867}, {%r354, %r357}, {%r1851}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1854, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1856, %r1854, %r1858;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1859, %r388, %r1861, %r1856;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1863, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1865, %r1863, %r1867;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1868, %r388, %r1870, %r1865;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1872, %r391, %r1861;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1875, %r388, %r1858, %r1872;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1879, %r391, %r1870;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1882, %r388, %r1867, %r1879;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1905, %r1908}, {%r430, %r433}, {%r1859, %r1875}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1912, %r1916}, {%r430, %r433}, {%r1868, %r1882}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1904, %r1905, %r1905;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1907, %r1908, %r1908, %r1904;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1911, %r1912, %r1912, %r1907;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1915, %r1916, %r1916, %r1911;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1919, %r1749, %r1915, %r1836;
	// end inline asm
	ld.shared.u32 	%r1927, [%rd55];
	ld.shared.u32 	%r1934, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1944, %r1941}, {%r354, %r357}, {%r1927}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1953, %r1950}, {%r354, %r357}, {%r1934}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1937, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1939, %r1937, %r1941;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1942, %r388, %r1944, %r1939;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1946, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1948, %r1946, %r1950;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1951, %r388, %r1953, %r1948;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1955, %r391, %r1944;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1958, %r388, %r1941, %r1955;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1962, %r391, %r1953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1965, %r388, %r1950, %r1962;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1988, %r1991}, {%r430, %r433}, {%r1942, %r1958}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1995, %r1999}, {%r430, %r433}, {%r1951, %r1965}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1987, %r1988, %r1988;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1990, %r1991, %r1991, %r1987;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1994, %r1995, %r1995, %r1990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1998, %r1999, %r1999, %r1994;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2002, %r1749, %r1998, %r1919;
	// end inline asm
	ld.shared.u32 	%r2010, [%rd57];
	ld.shared.u32 	%r2017, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2027, %r2024}, {%r354, %r357}, {%r2010}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2036, %r2033}, {%r354, %r357}, {%r2017}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2020, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2022, %r2020, %r2024;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2025, %r388, %r2027, %r2022;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2029, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2031, %r2029, %r2033;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2034, %r388, %r2036, %r2031;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2038, %r391, %r2027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2041, %r388, %r2024, %r2038;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2045, %r391, %r2036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2048, %r388, %r2033, %r2045;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2071, %r2074}, {%r430, %r433}, {%r2025, %r2041}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2078, %r2082}, {%r430, %r433}, {%r2034, %r2048}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2070, %r2071, %r2071;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2073, %r2074, %r2074, %r2070;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2077, %r2078, %r2078, %r2073;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2081, %r2082, %r2082, %r2077;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3366, %r1749, %r2081, %r2002;
	// end inline asm
	add.s32 	%r3364, %r3375, 4;
	setp.ne.s32 	%p282, %r3364, 100;
	@%p282 bra 	$L__BB0_152;
// %bb.210:                             // %pass9031
                                        //   in Loop: Header=BB0_205 Depth=2
	shl.b32 	%r2090, %r3365, 20;
	or.b32  	%r2091, %r2090, %r159;
	or.b32  	%r2092, %r2091, %r160;
	or.b32  	%r2093, %r2092, %r5;
	cvt.u64.u32 	%rd218, %r2093;
	add.s64 	%rd219, %rd218, %rd9;
	shr.u64 	%rd220, %rd219, 35;
	add.s64 	%rd221, %rd219, %rd220;
	shr.s64 	%rd222, %rd221, 29;
	setp.lt.s64 	%p283, %rd219, 0;
	and.b64  	%rd223, %rd221, -536870912;
	setp.ne.s64 	%p284, %rd223, %rd219;
	and.pred  	%p285, %p283, %p284;
	selp.u64 	%rd224, 1, 0, %p285;
	sub.s64 	%rd225, %rd224, %rd222;
	shl.b64 	%rd226, %rd225, 29;
	add.s64 	%rd227, %rd226, %rd219;
	shl.b64 	%rd228, %rd227, 2;
	add.s64 	%rd229, %rd4, %rd228;
	st.global.u32 	[%rd229], %r3366;
	add.s32 	%r3365, %r3365, 1;
	mov.u32 	%r3364, 0;
	mov.u32 	%r3366, %r3364;
	bra.uni 	$L__BB0_152;
$L__BB0_153:                            // %L21090.preheader
                                        //   in Loop: Header=BB0_187 Depth=1
	mov.u32 	%r3363, 16;
	bra.uni 	$L__BB0_154;
$L__BB0_157:                            // %L29825
                                        //   in Loop: Header=BB0_154 Depth=2
	bar.sync 	0;
	add.s32 	%r3363, %r3363, -8;
	setp.ne.s32 	%p299, %r3363, -16;
	@%p299 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_158;
$L__BB0_154:                            // %L21090
                                        //   Parent Loop BB0_187 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p287, %r3363, 16;
	selp.b32 	%r2955, %r194, 0, %p287;
	setp.eq.s32 	%p288, %r3363, 8;
	selp.b32 	%r2956, %r198, %r2955, %p288;
	setp.eq.s32 	%p289, %r3363, 0;
	selp.b32 	%r2957, %r202, %r2956, %p289;
	setp.eq.s32 	%p290, %r3363, -8;
	selp.b32 	%r2958, %r206, %r2957, %p290;
	selp.b32 	%r2959, %r195, 0, %p287;
	selp.b32 	%r2960, %r199, %r2959, %p288;
	selp.b32 	%r2961, %r203, %r2960, %p289;
	selp.b32 	%r2962, %r207, %r2961, %p290;
	selp.b32 	%r2963, %r196, 0, %p287;
	selp.b32 	%r2964, %r200, %r2963, %p288;
	selp.b32 	%r2965, %r204, %r2964, %p289;
	selp.b32 	%r2966, %r208, %r2965, %p290;
	selp.b32 	%r2967, %r197, 0, %p287;
	selp.b32 	%r2968, %r201, %r2967, %p288;
	selp.b32 	%r2969, %r205, %r2968, %p289;
	selp.b32 	%r2970, %r209, %r2969, %p290;
	// begin inline asm
	mov.b32 %r2122, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2133, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2971, %r2958, 8;
	xor.b32  	%r2132, %r2971, 8947848;
	// begin inline asm
	lop3.b32 %r2119, %r1017, %r2132, %r2122, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2123, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2124, %r2122, %r2123;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2127, %r2119, %r2124;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2130, %r1028, %r2132, %r2133, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2134, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2135, %r2133, %r2134;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2138, %r2130, %r2135;
	// end inline asm
	// begin inline asm
	mov.b32 %r2168, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2179, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2972, %r2962, 8;
	xor.b32  	%r2178, %r2972, 8947848;
	// begin inline asm
	lop3.b32 %r2165, %r1017, %r2178, %r2168, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2169, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2170, %r2168, %r2169;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2173, %r2165, %r2170;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2176, %r1028, %r2178, %r2179, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2180, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2181, %r2179, %r2180;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2184, %r2176, %r2181;
	// end inline asm
	// begin inline asm
	mov.b32 %r2214, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2225, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2973, %r2966, 8;
	xor.b32  	%r2224, %r2973, 8947848;
	// begin inline asm
	lop3.b32 %r2211, %r1017, %r2224, %r2214, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2215, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2216, %r2214, %r2215;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2219, %r2211, %r2216;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2222, %r1028, %r2224, %r2225, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2226, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2227, %r2225, %r2226;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2230, %r2222, %r2227;
	// end inline asm
	// begin inline asm
	mov.b32 %r2260, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2271, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2974, %r2970, 8;
	xor.b32  	%r2270, %r2974, 8947848;
	// begin inline asm
	lop3.b32 %r2257, %r1017, %r2270, %r2260, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2261, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2262, %r2260, %r2261;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2265, %r2257, %r2262;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2268, %r1028, %r2270, %r2271, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2272, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2273, %r2271, %r2272;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2276, %r2268, %r2273;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2127;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2279, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2138;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2282, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2173;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2285, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2184;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2288, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2219;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2291, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2230;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2294, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r154;
    mov.b32 {%r2re, %r2im}, %r2265;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2297, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r155;
    mov.b32 {%r2re, %r2im}, %r2276;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2300, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2366, %r2363}, {%r257, %r260}, {%r2279}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2375, %r2372}, {%r257, %r260}, {%r2282}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2384, %r2381}, {%r257, %r260}, {%r2285}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2393, %r2390}, {%r257, %r260}, {%r2288}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2402, %r2399}, {%r257, %r260}, {%r2291}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2411, %r2408}, {%r257, %r260}, {%r2294}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2420, %r2417}, {%r257, %r260}, {%r2297}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2429, %r2426}, {%r257, %r260}, {%r2300}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2359, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2361, %r2359, %r2363;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2364, %r295, %r2366, %r2361;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2368, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2370, %r2368, %r2372;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2373, %r295, %r2375, %r2370;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2377, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2379, %r2377, %r2381;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2382, %r295, %r2384, %r2379;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2386, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2388, %r2386, %r2390;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2391, %r295, %r2393, %r2388;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2395, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2397, %r2395, %r2399;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2400, %r295, %r2402, %r2397;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2404, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2406, %r2404, %r2408;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2409, %r295, %r2411, %r2406;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2413, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2415, %r2413, %r2417;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2418, %r295, %r2420, %r2415;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2422, %r298;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2424, %r2422, %r2426;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2427, %r295, %r2429, %r2424;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2431, %r298, %r2366;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2434, %r295, %r2363, %r2431;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2438, %r298, %r2375;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2441, %r295, %r2372, %r2438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2445, %r298, %r2384;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2448, %r295, %r2381, %r2445;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2452, %r298, %r2393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2455, %r295, %r2390, %r2452;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2459, %r298, %r2402;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2462, %r295, %r2399, %r2459;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2466, %r298, %r2411;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2469, %r295, %r2408, %r2466;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2473, %r298, %r2420;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2476, %r295, %r2417, %r2473;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2480, %r298, %r2429;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2483, %r295, %r2426, %r2480;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2487, %r2488}, {%r342, %r345}, {%r2364, %r2434}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2496, %r2497}, {%r342, %r345}, {%r2373, %r2441}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2505, %r2506}, {%r342, %r345}, {%r2382, %r2448}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2514, %r2515}, {%r342, %r345}, {%r2391, %r2455}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2523, %r2524}, {%r342, %r345}, {%r2400, %r2462}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2532, %r2533}, {%r342, %r345}, {%r2409, %r2469}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2541, %r2542}, {%r342, %r345}, {%r2418, %r2476}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2550, %r2551}, {%r342, %r345}, {%r2427, %r2483}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r2627, [%rd7];
	ld.shared.u32 	%r2634, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2644, %r2641}, {%r354, %r357}, {%r2627}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2653, %r2650}, {%r354, %r357}, {%r2634}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2637, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2639, %r2637, %r2641;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2642, %r388, %r2644, %r2639;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2646, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2648, %r2646, %r2650;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2651, %r388, %r2653, %r2648;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2655, %r391, %r2644;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2658, %r388, %r2641, %r2655;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2662, %r391, %r2653;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2665, %r388, %r2650, %r2662;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2688, %r2691}, {%r430, %r433}, {%r2642, %r2658}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2695, %r2699}, {%r430, %r433}, {%r2651, %r2665}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2687, %r2688, %r2688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2690, %r2691, %r2691, %r2687;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2694, %r2695, %r2695, %r2690;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2698, %r2699, %r2699, %r2694;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2702, %r1749, %r2698, %r3366;
	// end inline asm
	ld.shared.u32 	%r2710, [%rd45];
	ld.shared.u32 	%r2717, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2727, %r2724}, {%r354, %r357}, {%r2710}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2736, %r2733}, {%r354, %r357}, {%r2717}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2720, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2722, %r2720, %r2724;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2725, %r388, %r2727, %r2722;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2729, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2731, %r2729, %r2733;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2734, %r388, %r2736, %r2731;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2738, %r391, %r2727;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2741, %r388, %r2724, %r2738;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2745, %r391, %r2736;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2748, %r388, %r2733, %r2745;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2771, %r2774}, {%r430, %r433}, {%r2725, %r2741}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2778, %r2782}, {%r430, %r433}, {%r2734, %r2748}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2770, %r2771, %r2771;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2773, %r2774, %r2774, %r2770;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2777, %r2778, %r2778, %r2773;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2781, %r2782, %r2782, %r2777;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2785, %r1749, %r2781, %r2702;
	// end inline asm
	ld.shared.u32 	%r2793, [%rd47];
	ld.shared.u32 	%r2800, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2810, %r2807}, {%r354, %r357}, {%r2793}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2819, %r2816}, {%r354, %r357}, {%r2800}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2803, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2805, %r2803, %r2807;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2808, %r388, %r2810, %r2805;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2812, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2814, %r2812, %r2816;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2817, %r388, %r2819, %r2814;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2821, %r391, %r2810;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2824, %r388, %r2807, %r2821;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2828, %r391, %r2819;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2831, %r388, %r2816, %r2828;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2854, %r2857}, {%r430, %r433}, {%r2808, %r2824}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2861, %r2865}, {%r430, %r433}, {%r2817, %r2831}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2853, %r2854, %r2854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2856, %r2857, %r2857, %r2853;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2860, %r2861, %r2861, %r2856;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2864, %r2865, %r2865, %r2860;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2868, %r1749, %r2864, %r2785;
	// end inline asm
	ld.shared.u32 	%r2876, [%rd49];
	ld.shared.u32 	%r2883, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2893, %r2890}, {%r354, %r357}, {%r2876}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2902, %r2899}, {%r354, %r357}, {%r2883}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2886, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2888, %r2886, %r2890;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2891, %r388, %r2893, %r2888;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2895, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2897, %r2895, %r2899;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2900, %r388, %r2902, %r2897;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2904, %r391, %r2893;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2907, %r388, %r2890, %r2904;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2911, %r391, %r2902;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2914, %r388, %r2899, %r2911;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2937, %r2940}, {%r430, %r433}, {%r2891, %r2907}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2944, %r2948}, {%r430, %r433}, {%r2900, %r2914}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2936, %r2937, %r2937;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2939, %r2940, %r2940, %r2936;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2943, %r2944, %r2944, %r2939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2947, %r2948, %r2948, %r2943;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3380, %r1749, %r2947, %r2868;
	// end inline asm
	add.s32 	%r3378, %r3364, 4;
	setp.eq.s32 	%p291, %r3378, 100;
	@%p291 bra 	$L__BB0_155;
	bra.uni 	$L__BB0_156;
$L__BB0_155:                            // %pass10944
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r2976, %r3365, 20;
	or.b32  	%r2977, %r2976, %r159;
	or.b32  	%r2978, %r2977, %r160;
	or.b32  	%r2979, %r2978, %r5;
	cvt.u64.u32 	%rd230, %r2979;
	add.s64 	%rd231, %rd230, %rd9;
	shr.u64 	%rd232, %rd231, 35;
	add.s64 	%rd233, %rd231, %rd232;
	shr.s64 	%rd234, %rd233, 29;
	setp.lt.s64 	%p292, %rd231, 0;
	and.b64  	%rd235, %rd233, -536870912;
	setp.ne.s64 	%p293, %rd235, %rd231;
	and.pred  	%p294, %p292, %p293;
	selp.u64 	%rd236, 1, 0, %p294;
	sub.s64 	%rd237, %rd236, %rd234;
	shl.b64 	%rd238, %rd237, 29;
	add.s64 	%rd239, %rd238, %rd231;
	shl.b64 	%rd240, %rd239, 2;
	add.s64 	%rd241, %rd4, %rd240;
	st.global.u32 	[%rd241], %r3380;
	add.s32 	%r3365, %r3365, 1;
	mov.u32 	%r3378, 0;
	mov.u32 	%r3380, %r3378;
$L__BB0_156:                            // %pass11190
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r2984, [%rd51];
	ld.shared.u32 	%r2991, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3001, %r2998}, {%r354, %r357}, {%r2984}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3010, %r3007}, {%r354, %r357}, {%r2991}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2994, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2996, %r2994, %r2998;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2999, %r388, %r3001, %r2996;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3003, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3005, %r3003, %r3007;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3008, %r388, %r3010, %r3005;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3012, %r391, %r3001;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3015, %r388, %r2998, %r3012;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3019, %r391, %r3010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3022, %r388, %r3007, %r3019;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3045, %r3048}, {%r430, %r433}, {%r2999, %r3015}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3052, %r3056}, {%r430, %r433}, {%r3008, %r3022}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3044, %r3045, %r3045;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3047, %r3048, %r3048, %r3044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3051, %r3052, %r3052, %r3047;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3055, %r3056, %r3056, %r3051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3059, %r1749, %r3055, %r3380;
	// end inline asm
	ld.shared.u32 	%r3067, [%rd53];
	ld.shared.u32 	%r3074, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3084, %r3081}, {%r354, %r357}, {%r3067}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3093, %r3090}, {%r354, %r357}, {%r3074}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3077, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3079, %r3077, %r3081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3082, %r388, %r3084, %r3079;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3086, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3088, %r3086, %r3090;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3091, %r388, %r3093, %r3088;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3095, %r391, %r3084;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3098, %r388, %r3081, %r3095;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3102, %r391, %r3093;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3105, %r388, %r3090, %r3102;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3128, %r3131}, {%r430, %r433}, {%r3082, %r3098}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3135, %r3139}, {%r430, %r433}, {%r3091, %r3105}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3127, %r3128, %r3128;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3130, %r3131, %r3131, %r3127;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3134, %r3135, %r3135, %r3130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3138, %r3139, %r3139, %r3134;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3142, %r1749, %r3138, %r3059;
	// end inline asm
	ld.shared.u32 	%r3150, [%rd55];
	ld.shared.u32 	%r3157, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3167, %r3164}, {%r354, %r357}, {%r3150}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3176, %r3173}, {%r354, %r357}, {%r3157}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3160, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3162, %r3160, %r3164;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3165, %r388, %r3167, %r3162;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3169, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3171, %r3169, %r3173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3174, %r388, %r3176, %r3171;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3178, %r391, %r3167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3181, %r388, %r3164, %r3178;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3185, %r391, %r3176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3188, %r388, %r3173, %r3185;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3211, %r3214}, {%r430, %r433}, {%r3165, %r3181}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3218, %r3222}, {%r430, %r433}, {%r3174, %r3188}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3210, %r3211, %r3211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3213, %r3214, %r3214, %r3210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3217, %r3218, %r3218, %r3213;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3221, %r3222, %r3222, %r3217;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3225, %r1749, %r3221, %r3142;
	// end inline asm
	ld.shared.u32 	%r3233, [%rd57];
	ld.shared.u32 	%r3240, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3250, %r3247}, {%r354, %r357}, {%r3233}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3259, %r3256}, {%r354, %r357}, {%r3240}, {%r1139, %r1139};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3243, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3245, %r3243, %r3247;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3248, %r388, %r3250, %r3245;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3252, %r391;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3254, %r3252, %r3256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3257, %r388, %r3259, %r3254;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3261, %r391, %r3250;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3264, %r388, %r3247, %r3261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3268, %r391, %r3259;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3271, %r388, %r3256, %r3268;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3294, %r3297}, {%r430, %r433}, {%r3248, %r3264}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3301, %r3305}, {%r430, %r433}, {%r3257, %r3271}, {%r1139, %r1139}, %r161, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3293, %r3294, %r3294;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3296, %r3297, %r3297, %r3293;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3300, %r3301, %r3301, %r3296;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3304, %r3305, %r3305, %r3300;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3366, %r1749, %r3304, %r3225;
	// end inline asm
	add.s32 	%r3364, %r3378, 4;
	setp.ne.s32 	%p295, %r3364, 100;
	@%p295 bra 	$L__BB0_157;
// %bb.211:                             // %pass12672
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3313, %r3365, 20;
	or.b32  	%r3314, %r3313, %r159;
	or.b32  	%r3315, %r3314, %r160;
	or.b32  	%r3316, %r3315, %r5;
	cvt.u64.u32 	%rd242, %r3316;
	add.s64 	%rd243, %rd242, %rd9;
	shr.u64 	%rd244, %rd243, 35;
	add.s64 	%rd245, %rd243, %rd244;
	shr.s64 	%rd246, %rd245, 29;
	setp.lt.s64 	%p296, %rd243, 0;
	and.b64  	%rd247, %rd245, -536870912;
	setp.ne.s64 	%p297, %rd247, %rd243;
	and.pred  	%p298, %p296, %p297;
	selp.u64 	%rd248, 1, 0, %p298;
	sub.s64 	%rd249, %rd248, %rd246;
	shl.b64 	%rd250, %rd249, 29;
	add.s64 	%rd251, %rd250, %rd243;
	shl.b64 	%rd252, %rd251, 2;
	add.s64 	%rd253, %rd4, %rd252;
	st.global.u32 	[%rd253], %r3366;
	add.s32 	%r3365, %r3365, 1;
	mov.u32 	%r3364, %r1139;
	mov.u32 	%r3366, %r1139;
	bra.uni 	$L__BB0_157;
$L__BB0_159:                            // %L29856
	mov.u32 	%r3317, 0;
	st.global.u32 	[%rd6], %r3317;
	ret;
$L__BB0_206:                            // %post_box_union
	mov.u64 	%rd204, exception2423;
	cvta.global.u64 	%rd205, %rd204;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd205;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_136:                            // %L6864
	mov.u32 	%r3333, 5;
	st.global.u32 	[%rd6], %r3333;
	mov.u64 	%rd284, exception2375;
	cvta.global.u64 	%rd285, %rd284;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd285;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_137:                            // %L7024
	mov.u32 	%r3332, 5;
	st.global.u32 	[%rd6], %r3332;
	mov.u64 	%rd282, exception2375;
	cvta.global.u64 	%rd283, %rd282;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd283;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_138:                            // %L7184
	mov.u32 	%r3331, 5;
	st.global.u32 	[%rd6], %r3331;
	mov.u64 	%rd280, exception2375;
	cvta.global.u64 	%rd281, %rd280;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd281;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_139:                            // %L7344
	mov.u32 	%r3330, 5;
	st.global.u32 	[%rd6], %r3330;
	mov.u64 	%rd278, exception2375;
	cvta.global.u64 	%rd279, %rd278;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd279;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_140:                            // %L7504
	mov.u32 	%r3329, 5;
	st.global.u32 	[%rd6], %r3329;
	mov.u64 	%rd276, exception2375;
	cvta.global.u64 	%rd277, %rd276;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd277;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_141:                            // %L7664
	mov.u32 	%r3328, 5;
	st.global.u32 	[%rd6], %r3328;
	mov.u64 	%rd274, exception2375;
	cvta.global.u64 	%rd275, %rd274;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd275;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_142:                            // %L7824
	mov.u32 	%r3327, 5;
	st.global.u32 	[%rd6], %r3327;
	mov.u64 	%rd272, exception2375;
	cvta.global.u64 	%rd273, %rd272;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd273;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_143:                            // %L7984
	mov.u32 	%r3326, 5;
	st.global.u32 	[%rd6], %r3326;
	mov.u64 	%rd270, exception2375;
	cvta.global.u64 	%rd271, %rd270;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd271;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L8144
	mov.u32 	%r3325, 5;
	st.global.u32 	[%rd6], %r3325;
	mov.u64 	%rd268, exception2375;
	cvta.global.u64 	%rd269, %rd268;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd269;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L8304
	mov.u32 	%r3324, 5;
	st.global.u32 	[%rd6], %r3324;
	mov.u64 	%rd266, exception2375;
	cvta.global.u64 	%rd267, %rd266;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd267;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L8464
	mov.u32 	%r3323, 5;
	st.global.u32 	[%rd6], %r3323;
	mov.u64 	%rd264, exception2375;
	cvta.global.u64 	%rd265, %rd264;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd265;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L8624
	mov.u32 	%r3322, 5;
	st.global.u32 	[%rd6], %r3322;
	mov.u64 	%rd262, exception2375;
	cvta.global.u64 	%rd263, %rd262;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd263;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L8784
	mov.u32 	%r3321, 5;
	st.global.u32 	[%rd6], %r3321;
	mov.u64 	%rd260, exception2375;
	cvta.global.u64 	%rd261, %rd260;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd261;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L8944
	mov.u32 	%r3320, 5;
	st.global.u32 	[%rd6], %r3320;
	mov.u64 	%rd258, exception2375;
	cvta.global.u64 	%rd259, %rd258;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd259;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L9104
	mov.u32 	%r3319, 5;
	st.global.u32 	[%rd6], %r3319;
	mov.u64 	%rd256, exception2375;
	cvta.global.u64 	%rd257, %rd256;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd257;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L9264
	mov.u32 	%r3318, 5;
	st.global.u32 	[%rd6], %r3318;
	mov.u64 	%rd254, exception2375;
	cvta.global.u64 	%rd255, %rd254;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd255;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L169
	mov.u32 	%r3335, 2;
	st.global.u32 	[%rd6], %r3335;
	mov.u64 	%rd288, exception2375;
	cvta.global.u64 	%rd289, %rd288;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd289;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L312
	mov.u32 	%r3334, 3;
	st.global.u32 	[%rd6], %r3334;
	mov.u64 	%rd286, exception2375;
	cvta.global.u64 	%rd287, %rd286;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd287;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd65, exception1;
	cvta.global.u64 	%rd66, %rd65;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd66;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 45
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 46
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_135:                            // %L1159
	add.u64 	%rd64, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r3, %r1};
	st.local.v2.u32 	[%rd5+8], {%r4, %r86};
	st.local.u32 	[%rd5+16], %r87;
	mov.u64 	%rd70, __unnamed_1;
	cvta.global.u64 	%rd71, %rd70;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd71;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd64;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r443, [retval0+0];
	} // callseq 47
	mov.u32 	%r445, 4;
	st.global.u32 	[%rd6], %r445;
	mov.u64 	%rd73, exception2375;
	cvta.global.u64 	%rd74, %rd73;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r226;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
