// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax3_Pipeline_reduce_partial (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add33_i85_reload,
        add33_i_187_reload,
        add33_i_289_reload,
        add33_i_391_reload,
        add33_i_493_reload,
        add33_i_595_reload,
        add33_i_697_reload,
        add33_i_799_reload,
        add33_i_8101_reload,
        add33_i_9103_reload,
        add33_i_10105_reload,
        add33_i_11107_reload,
        add33_i_12109_reload,
        add33_i_13111_reload,
        add33_i_14113_reload,
        add33_i_15115_reload,
        add33_i_16117_reload,
        add33_i_17119_reload,
        add33_i_18121_reload,
        add33_i_19123_reload,
        add33_i_20125_reload,
        add33_i_21127_reload,
        add33_i_22129_reload,
        add33_i_23131_reload,
        add33_i_24133_reload,
        add33_i_25135_reload,
        add33_i_26137_reload,
        add33_i_27139_reload,
        add33_i_28141_reload,
        add33_i_29143_reload,
        add33_i_30145_reload,
        add33_i_31147_reload,
        sum_out,
        sum_out_ap_vld,
        grp_fu_3102_p_din0,
        grp_fu_3102_p_din1,
        grp_fu_3102_p_opcode,
        grp_fu_3102_p_dout0,
        grp_fu_3102_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] add33_i85_reload;
input  [31:0] add33_i_187_reload;
input  [31:0] add33_i_289_reload;
input  [31:0] add33_i_391_reload;
input  [31:0] add33_i_493_reload;
input  [31:0] add33_i_595_reload;
input  [31:0] add33_i_697_reload;
input  [31:0] add33_i_799_reload;
input  [31:0] add33_i_8101_reload;
input  [31:0] add33_i_9103_reload;
input  [31:0] add33_i_10105_reload;
input  [31:0] add33_i_11107_reload;
input  [31:0] add33_i_12109_reload;
input  [31:0] add33_i_13111_reload;
input  [31:0] add33_i_14113_reload;
input  [31:0] add33_i_15115_reload;
input  [31:0] add33_i_16117_reload;
input  [31:0] add33_i_17119_reload;
input  [31:0] add33_i_18121_reload;
input  [31:0] add33_i_19123_reload;
input  [31:0] add33_i_20125_reload;
input  [31:0] add33_i_21127_reload;
input  [31:0] add33_i_22129_reload;
input  [31:0] add33_i_23131_reload;
input  [31:0] add33_i_24133_reload;
input  [31:0] add33_i_25135_reload;
input  [31:0] add33_i_26137_reload;
input  [31:0] add33_i_27139_reload;
input  [31:0] add33_i_28141_reload;
input  [31:0] add33_i_29143_reload;
input  [31:0] add33_i_30145_reload;
input  [31:0] add33_i_31147_reload;
output  [31:0] sum_out;
output   sum_out_ap_vld;
output  [31:0] grp_fu_3102_p_din0;
output  [31:0] grp_fu_3102_p_din1;
output  [0:0] grp_fu_3102_p_opcode;
input  [31:0] grp_fu_3102_p_dout0;
output   grp_fu_3102_p_ce;

reg ap_idle;
reg sum_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] icmp_ln1188_fu_322_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] tmp_s_fu_342_p34;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [31:0] sum_fu_98;
reg   [31:0] ap_sig_allocacmp_sum_load;
wire    ap_block_pp0_stage1;
wire    ap_loop_init;
reg   [5:0] k_fu_102;
wire   [5:0] add_ln1188_fu_328_p2;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage0;
wire   [4:0] tmp_s_fu_342_p33;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U490(
    .din0(add33_i85_reload),
    .din1(add33_i_187_reload),
    .din2(add33_i_289_reload),
    .din3(add33_i_391_reload),
    .din4(add33_i_493_reload),
    .din5(add33_i_595_reload),
    .din6(add33_i_697_reload),
    .din7(add33_i_799_reload),
    .din8(add33_i_8101_reload),
    .din9(add33_i_9103_reload),
    .din10(add33_i_10105_reload),
    .din11(add33_i_11107_reload),
    .din12(add33_i_12109_reload),
    .din13(add33_i_13111_reload),
    .din14(add33_i_14113_reload),
    .din15(add33_i_15115_reload),
    .din16(add33_i_16117_reload),
    .din17(add33_i_17119_reload),
    .din18(add33_i_18121_reload),
    .din19(add33_i_19123_reload),
    .din20(add33_i_20125_reload),
    .din21(add33_i_21127_reload),
    .din22(add33_i_22129_reload),
    .din23(add33_i_23131_reload),
    .din24(add33_i_24133_reload),
    .din25(add33_i_25135_reload),
    .din26(add33_i_26137_reload),
    .din27(add33_i_27139_reload),
    .din28(add33_i_28141_reload),
    .din29(add33_i_29143_reload),
    .din30(add33_i_30145_reload),
    .din31(add33_i_31147_reload),
    .din32(tmp_s_fu_342_p33),
    .dout(tmp_s_fu_342_p34)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        k_fu_102 <= 6'd0;
    end else if (((icmp_ln1188_fu_322_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        k_fu_102 <= add_ln1188_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        sum_fu_98 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sum_fu_98 <= grp_fu_3102_p_dout0;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_322_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_sum_load = grp_fu_3102_p_dout0;
    end else begin
        ap_sig_allocacmp_sum_load = sum_fu_98;
    end
end

always @ (*) begin
    if (((icmp_ln1188_fu_322_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sum_out_ap_vld = 1'b1;
    end else begin
        sum_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1188_fu_328_p2 = (k_fu_102 + 6'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign grp_fu_3102_p_ce = 1'b1;

assign grp_fu_3102_p_din0 = ap_sig_allocacmp_sum_load;

assign grp_fu_3102_p_din1 = tmp_s_fu_342_p34;

assign grp_fu_3102_p_opcode = 2'd0;

assign icmp_ln1188_fu_322_p2 = ((k_fu_102 == 6'd32) ? 1'b1 : 1'b0);

assign sum_out = sum_fu_98;

assign tmp_s_fu_342_p33 = k_fu_102[4:0];

endmodule //activation_accelerator_float_safe_softmax3_Pipeline_reduce_partial
