0.6
2018.3
Dec  6 2018
23:39:36
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/AESL_axi_master_FIN_DDR.v,1563281675,systemVerilog,,,,AESL_axi_master_FIN_DDR,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/AESL_axi_master_FOUT_DDR.v,1563281675,systemVerilog,,,,AESL_axi_master_FOUT_DDR,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/AESL_axi_master_WEIGHTS_DDR.v,1563281675,systemVerilog,,,,AESL_axi_master_WEIGHTS_DDR,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/AESL_axi_slave_axilite.v,1563281675,systemVerilog,,,,AESL_axi_slave_axilite,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna.autotb.v,1563281675,systemVerilog,,,,apatb_cnna_top,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna.v,1563281552,systemVerilog,,,,cnna,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_FIN_DDR_m_axi.v,1563281553,systemVerilog,,,,cnna_FIN_DDR_m_axi;cnna_FIN_DDR_m_axi_buffer;cnna_FIN_DDR_m_axi_decoder;cnna_FIN_DDR_m_axi_fifo;cnna_FIN_DDR_m_axi_read;cnna_FIN_DDR_m_axi_reg_slice;cnna_FIN_DDR_m_axi_throttl;cnna_FIN_DDR_m_axi_write,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_FOUT_DDR_m_axi.v,1563281553,systemVerilog,,,,cnna_FOUT_DDR_m_axi;cnna_FOUT_DDR_m_axi_buffer;cnna_FOUT_DDR_m_axi_decoder;cnna_FOUT_DDR_m_axi_fifo;cnna_FOUT_DDR_m_axi_read;cnna_FOUT_DDR_m_axi_reg_slice;cnna_FOUT_DDR_m_axi_throttl;cnna_FOUT_DDR_m_axi_write,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_WEIGHTS_DDR_m_axi.v,1563281553,systemVerilog,,,,cnna_WEIGHTS_DDR_m_axi;cnna_WEIGHTS_DDR_m_axi_buffer;cnna_WEIGHTS_DDR_m_axi_decoder;cnna_WEIGHTS_DDR_m_axi_fifo;cnna_WEIGHTS_DDR_m_axi_read;cnna_WEIGHTS_DDR_m_axi_reg_slice;cnna_WEIGHTS_DDR_m_axi_throttl;cnna_WEIGHTS_DDR_m_axi_write,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_axilite_s_axi.v,1563281553,systemVerilog,,,,cnna_axilite_s_axi;cnna_axilite_s_axi_ram,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_bbuf0_V.v,1563281553,systemVerilog,,,,cnna_bbuf0_V;cnna_bbuf0_V_ram,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_mul_mul_10ns_16s_26_1_1.v,1563281553,systemVerilog,,,,cnna_mul_mul_10ns_16s_26_1_1;cnna_mul_mul_10ns_16s_26_1_1_DSP48_2,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_mul_mul_15ns_26s_32_1_1.v,1563281553,systemVerilog,,,,cnna_mul_mul_15ns_26s_32_1_1;cnna_mul_mul_15ns_26s_32_1_1_DSP48_0,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_mul_mul_26s_15ns_32_1_1.v,1563281553,systemVerilog,,,,cnna_mul_mul_26s_15ns_32_1_1;cnna_mul_mul_26s_15ns_32_1_1_DSP48_1,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/loadBiasFromDRAM.v,1563281551,systemVerilog,,,,loadBiasFromDRAM,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/loadBiasFromDRAM_wbufTmp_V.v,1563281553,systemVerilog,,,,loadBiasFromDRAM_wbufTmp_V;loadBiasFromDRAM_wbufTmp_V_ram,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/loadImageFromDRAM.v,1563281551,systemVerilog,,,,loadImageFromDRAM,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/testAxiProcess.v,1563281552,systemVerilog,,,,testAxiProcess,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/testAxiProcess_ibuf0_V.v,1563281553,systemVerilog,,,,testAxiProcess_ibuf0_V;testAxiProcess_ibuf0_V_ram,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/testUnLoadImage.v,1563281552,systemVerilog,,,,testUnLoadImage,/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
