CAPI=2:

name: ::bsg_dramsim3_pkg:0-r1
description: bsg_dramsim3_pkg

filesets:
  rtl:
    files:
      - bsg_misc/bsg_defines.v: {is_include_file : true}
      - bsg_test/bsg_dramsim3_pkg.v
    file_type: systemVerilogSource

targets:
  default:
    filesets: [rtl]

  lint:
    default_tool: verilator
    filesets: [rtl]
    tools:
      verilator: 
        mode: lint-only
        verilator_options: [-Wwarn-lint -Wwarn-style]
    toplevel: bsg_dramsim3_pkg

provider :
  name : github
  user : bespoke-silicon-group
  repo : basejump_stl