Line 90: < HIC MODE >
Line 94: < EQ MODE >
Line 102: -> SC 1x1
Line 106: -> SC 1x2
Line 110: -> SC 2x1
Line 114: -> SC 2x2
Line 118: SC Ant Configuration Error
Line 125: -> DC 1x1
Line 129: -> DC 1x2
Line 133: -> DC 2x1
Line 137: -> DC 2x2
Line 141: DC Ant Configuration Error
Line 148: -> 3C 1x1
Line 152: -> 3C 1x2
Line 156: 3C Ant Configuration Error
Line 163: -> 4C 1x1
Line 167: -> 4C 1x2
Line 171: 4C Ant Configuration Error
Line 178: -> 1 Pole CE IIR
Line 182: -> 2 Pole CE IIR
Line 186: CE IIR Mode Error
Line 192: -> Normal Lock Control
Line 196: -> TWLMMSE Lock Control
Line 200: Lock Control Mode Error
Line 240: IPCHndlr : HsdpaDlEqualizerConfigRequest, (f_group & D_DSP_IPC_GROUP_IC)= 0x%x
Line 266: IPCHndlr : HsdpaDlEqualizerReleaseRequest
Line 288: IPCHndlr : HsPdschHarqConfigRequest
Line 320: IPCHndlr : HsPdschHarqReleaseRequest
Line 335: IPCHndlr : HsPdschEnableRequest
Line 375: EDrxReleaseRequest, inactivity_timer %d, crc_timer %d, rx_burst_timer %d, decoding_op_flag %d, start_sfn %d, isEdrxDecodingComplete %d
Line 381: IPCHndlr : HsPdschDisableRequest
Line 426: EDrxConfigRequest, H_RNTI %d, DRX_Cycle %d, inactivityDuration %d, rxBurstDuration %d, isEDrxEnabled %d
Line 428: EDrxConfigRequest, inactivity_timer %d, crc_timer %d, rx_burst_timer %d, decoding_op_flag %d, start_sfn %d, isEdrxDecodingComplete %d
Line 434: IPCHndlr : HsScchConfigRequest
Line 447: IPCHndlr : HsScchReleaseRequest
Line 457: IPCHndlr : HsDpcchConfigRequest
Line 470: IPCHndlr : HsDpcchReleaseRequest
Line 481: IPCHndlr : AssistHsdpaDlEqualizerConfigRequest
Line 498: IPCHndlr : AssistHsdpaDlEqualizerReleaseRequest
Line 512: IPCHndlr : AssistHsPdschHarqConfigRequest
Line 521: IPCHndlr : AssistHsPdschHarqReleaseRequest
Line 533: IPCHndlr : AssistHsPdschEnableRequest
Line 549: IPCHndlr : AssistHsPdschDisableRequest
Line 572: IPCHndlr : AssistHsScchConfigRequest
Line 584: IPCHndlr : AssistHsScchReleaseRequest
Line 596: IPCHndlr : AssistHsDpcchConfigRequest
Line 607: IPCHndlr : AssistHsDpcchReleaseRequest
Line 617: IPCHndlr : IPCHndlr_AssistDSPCmInfoUpdateRequest
Line 625: IPCHndlr : IPCHndlr_AssistUeDrxConfigRequest
Line 633: IPCHndlr : IPCHndlr_AssistUeDrxReleaseRequest
Line 641: IPCHndlr : IPCHndlr_AssistUpdateDrxParamRequest
Line 660: IPCHndlr : UeDrxConfigRequest
Line 675: IPCHndlr : UeDrxReleaseRequest
Line 687: IPCHndlr : UeDtxConfigRequest
Line 702: IPCHndlr : UeDtxReleaseRequest
Line 726: IPCHndlr : DSPCmInfoUpdateRequest
Line 738: IPCHndlr : SetRefPosConfigSTF
Line 750: IPCHndlr : HsClpSetLoopBackMode
Line 755: IPCHndlr_HsClpSetLoopBackMode, flag_RbTestMode = %d
Line 772: IPCHndlr : UpdateDrxParamRequest
Line 785: IPCHndlr : RxAntSelUpdateRequest, rx4_enable_flag= %d
Line 851: hspa_cpu_sw_int_isr (%d)
Line 853: type(0x%x), flag(0x%x), rake(0x%x), tx(0x%x), slp(0x%x), clp_aux(0x%x)
Line 897: hspa_cpu_sw_int_isr, arm_sw_int_dsds_msg= 0x%x
Line 954: DSP_3GF3GF_DSDS_Pause: Error_Inform_SIM_Pause = %d
Line 1005: DSP_3GF3GF_DSDS_Resume: Error_Inform_SIM_Pause = %d
