VHDL chipscope_vio_0_v1_05_a E:\Project\openhw\xilinx_lab\lab2\project_1\project_1.srcs\sources_1\edk\system\hdl\elaborate\chipscope_vio_0_v1_05_a/synhdl/vhdl/chipscope_vio_0.vhd
vhdl work ../hdl/system_chipscope_vio_0_wrapper.vhd
