<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_efar.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_efar.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *    pata_efar.c - EFAR PIIX clone controller driver</span>
<span class="cm"> *</span>
<span class="cm"> *	(C) 2005 Red Hat</span>
<span class="cm"> *	(C) 2009-2010 Bartlomiej Zolnierkiewicz</span>
<span class="cm"> *</span>
<span class="cm"> *    Some parts based on ata_piix.c by Jeff Garzik and others.</span>
<span class="cm"> *</span>
<span class="cm"> *    The EFAR is a PIIX4 clone with UDMA66 support. Unlike the later</span>
<span class="cm"> *    Intel ICH controllers the EFAR widened the UDMA mode register bits</span>
<span class="cm"> *    and doesn&#39;t require the funky clock selection.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>
<span class="cp">#include &lt;linux/ata.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;pata_efar&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;0.4.5&quot;</span>

<span class="cm">/**</span>
<span class="cm"> *	efar_pre_reset	-	Enable bits</span>
<span class="cm"> *	@link: ATA link</span>
<span class="cm"> *	@deadline: deadline jiffies for the operation</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform cable detection for the EFAR ATA interface. This is</span>
<span class="cm"> *	different to the PIIX arrangement</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">efar_pre_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_bits</span> <span class="n">efar_enable_bits</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="mh">0x41U</span><span class="p">,</span> <span class="mi">1U</span><span class="p">,</span> <span class="mh">0x80UL</span><span class="p">,</span> <span class="mh">0x80UL</span> <span class="p">},</span>	<span class="cm">/* port 0 */</span>
		<span class="p">{</span> <span class="mh">0x43U</span><span class="p">,</span> <span class="mi">1U</span><span class="p">,</span> <span class="mh">0x80UL</span><span class="p">,</span> <span class="mh">0x80UL</span> <span class="p">},</span>	<span class="cm">/* port 1 */</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_test_config_bits</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">efar_enable_bits</span><span class="p">[</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">]))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ata_sff_prereset</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	efar_cable_detect	-	check for 40/80 pin</span>
<span class="cm"> *	@ap: Port</span>
<span class="cm"> *</span>
<span class="cm"> *	Perform cable detection for the EFAR ATA interface. This is</span>
<span class="cm"> *	different to the PIIX arrangement</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">efar_cable_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x47</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&gt;&gt;</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">efar_lock</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> *	efar_set_piomode - Initialize host controller PATA PIO timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device to program</span>
<span class="cm"> *</span>
<span class="cm"> *	Set PIO mode for device, in host controller PCI config space.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">efar_set_piomode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pio</span>	<span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">master_port</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">?</span> <span class="mh">0x42</span> <span class="o">:</span> <span class="mh">0x40</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">master_data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">udma_enable</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">control</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 *	See Intel Document 298600-004 for the timing programing rules</span>
<span class="cm">	 *	for PIIX/ICH. The EFAR is a clone so very similar</span>
<span class="cm">	 */</span>

	<span class="k">static</span> <span class="k">const</span>	 <span class="cm">/* ISP  RTC */</span>
	<span class="n">u8</span> <span class="n">timings</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
			    <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
			    <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
			    <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span> <span class="p">},</span>
			    <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span> <span class="p">},</span> <span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pio</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">control</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* TIME */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ata_pio_need_iordy</span><span class="p">(</span><span class="n">adev</span><span class="p">))</span>	<span class="cm">/* PIO 3/4 require IORDY */</span>
		<span class="n">control</span> <span class="o">|=</span> <span class="mi">2</span><span class="p">;</span>	<span class="cm">/* IE */</span>
	<span class="cm">/* Intel specifies that the prefetch/posting is for disk only */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">==</span> <span class="n">ATA_DEV_ATA</span><span class="p">)</span>
		<span class="n">control</span> <span class="o">|=</span> <span class="mi">4</span><span class="p">;</span>	<span class="cm">/* PPE */</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">efar_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">master_port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">master_data</span><span class="p">);</span>

	<span class="cm">/* Set PPE, IE, and TIME as appropriate */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">master_data</span> <span class="o">&amp;=</span> <span class="mh">0xCCF0</span><span class="p">;</span>
		<span class="n">master_data</span> <span class="o">|=</span> <span class="n">control</span><span class="p">;</span>
		<span class="n">master_data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">timings</span><span class="p">[</span><span class="n">pio</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">timings</span><span class="p">[</span><span class="n">pio</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">slave_data</span><span class="p">;</span>

		<span class="n">master_data</span> <span class="o">&amp;=</span> <span class="mh">0xFF0F</span><span class="p">;</span>
		<span class="n">master_data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">control</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>

		<span class="cm">/* Slave timing in separate register */</span>
		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">slave_data</span><span class="p">);</span>
		<span class="n">slave_data</span> <span class="o">&amp;=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">?</span> <span class="mh">0x0F</span> <span class="o">:</span> <span class="mh">0xF0</span><span class="p">;</span>
		<span class="n">slave_data</span> <span class="o">|=</span> <span class="p">((</span><span class="n">timings</span><span class="p">[</span><span class="n">pio</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="n">timings</span><span class="p">[</span><span class="n">pio</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="n">slave_data</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">master_data</span> <span class="o">|=</span> <span class="mh">0x4000</span><span class="p">;</span>	<span class="cm">/* Ensure SITRE is set */</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">master_port</span><span class="p">,</span> <span class="n">master_data</span><span class="p">);</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">udma_enable</span><span class="p">);</span>
	<span class="n">udma_enable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">+</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">));</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="n">udma_enable</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">efar_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	efar_set_dmamode - Initialize host controller PATA DMA timings</span>
<span class="cm"> *	@ap: Port whose timings we are configuring</span>
<span class="cm"> *	@adev: Device to program</span>
<span class="cm"> *</span>
<span class="cm"> *	Set UDMA/MWDMA mode for device, in host controller PCI config space.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	None (inherited from caller).</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">efar_set_dmamode</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">master_port</span>		<span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">?</span> <span class="mh">0x42</span> <span class="o">:</span> <span class="mh">0x40</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">master_data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">speed</span>		<span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">devid</span>		<span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">udma_enable</span><span class="p">;</span>

	<span class="k">static</span> <span class="k">const</span>	 <span class="cm">/* ISP  RTC */</span>
	<span class="n">u8</span> <span class="n">timings</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
			    <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
			    <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
			    <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span> <span class="p">},</span>
			    <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span> <span class="p">},</span> <span class="p">};</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">efar_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">master_port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">master_data</span><span class="p">);</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">udma_enable</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">&gt;=</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">udma</span>	<span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">udma_timing</span><span class="p">;</span>

		<span class="n">udma_enable</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">devid</span><span class="p">);</span>

		<span class="cm">/* Load the UDMA mode number */</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4A</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">udma_timing</span><span class="p">);</span>
		<span class="n">udma_timing</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">devid</span><span class="p">));</span>
		<span class="n">udma_timing</span> <span class="o">|=</span> <span class="n">udma</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">devid</span><span class="p">);</span>
		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4A</span><span class="p">,</span> <span class="n">udma_timing</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * MWDMA is driven by the PIO timings. We must also enable</span>
<span class="cm">		 * IORDY unconditionally along with TIME1. PPE has already</span>
<span class="cm">		 * been set when the PIO timing was set.</span>
<span class="cm">		 */</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mwdma</span>	<span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">control</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">slave_data</span><span class="p">;</span>
		<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">needed_pio</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="n">XFER_PIO_0</span><span class="p">,</span> <span class="n">XFER_PIO_3</span><span class="p">,</span> <span class="n">XFER_PIO_4</span>
		<span class="p">};</span>
		<span class="kt">int</span> <span class="n">pio</span> <span class="o">=</span> <span class="n">needed_pio</span><span class="p">[</span><span class="n">mwdma</span><span class="p">]</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

		<span class="n">control</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>	<span class="cm">/* IORDY|TIME1 */</span>

		<span class="cm">/* If the drive MWDMA is faster than it can do PIO then</span>
<span class="cm">		   we must force PIO into PIO0 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">&lt;</span> <span class="n">needed_pio</span><span class="p">[</span><span class="n">mwdma</span><span class="p">])</span>
			<span class="cm">/* Enable DMA timing only */</span>
			<span class="n">control</span> <span class="o">|=</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* PIO cycles in PIO0 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">devno</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* Slave */</span>
			<span class="n">master_data</span> <span class="o">&amp;=</span> <span class="mh">0xFF4F</span><span class="p">;</span>  <span class="cm">/* Mask out IORDY|TIME1|DMAONLY */</span>
			<span class="n">master_data</span> <span class="o">|=</span> <span class="n">control</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">slave_data</span><span class="p">);</span>
			<span class="n">slave_data</span> <span class="o">&amp;=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">?</span> <span class="mh">0x0F</span> <span class="o">:</span> <span class="mh">0xF0</span><span class="p">;</span>
			<span class="cm">/* Load the matching timing */</span>
			<span class="n">slave_data</span> <span class="o">|=</span> <span class="p">((</span><span class="n">timings</span><span class="p">[</span><span class="n">pio</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="n">timings</span><span class="p">[</span><span class="n">pio</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">?</span> <span class="mi">4</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="n">slave_data</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> 	<span class="cm">/* Master */</span>
			<span class="n">master_data</span> <span class="o">&amp;=</span> <span class="mh">0xCCF4</span><span class="p">;</span>	<span class="cm">/* Mask out IORDY|TIME1|DMAONLY</span>
<span class="cm">						   and master timing bits */</span>
			<span class="n">master_data</span> <span class="o">|=</span> <span class="n">control</span><span class="p">;</span>
			<span class="n">master_data</span> <span class="o">|=</span>
				<span class="p">(</span><span class="n">timings</span><span class="p">[</span><span class="n">pio</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">timings</span><span class="p">[</span><span class="n">pio</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">udma_enable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">devid</span><span class="p">);</span>
		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">master_port</span><span class="p">,</span> <span class="n">master_data</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="n">udma_enable</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">efar_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">efar_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">efar_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">efar_cable_detect</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">efar_set_piomode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dmamode</span>		<span class="o">=</span> <span class="n">efar_set_dmamode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prereset</span>		<span class="o">=</span> <span class="n">efar_pre_reset</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/**</span>
<span class="cm"> *	efar_init_one - Register EFAR ATA PCI device with kernel services</span>
<span class="cm"> *	@pdev: PCI device to register</span>
<span class="cm"> *	@ent: Entry in efar_pci_tbl matching with @pdev</span>
<span class="cm"> *</span>
<span class="cm"> *	Called from kernel PCI layer.</span>
<span class="cm"> *</span>
<span class="cm"> *	LOCKING:</span>
<span class="cm"> *	Inherited from PCI layer (may sleep).</span>
<span class="cm"> *</span>
<span class="cm"> *	RETURNS:</span>
<span class="cm"> *	Zero on success, or -ERRNO value.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">efar_init_one</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA12_ONLY</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span> 	<span class="o">=</span> <span class="n">ATA_UDMA4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">efar_ops</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span> <span class="p">};</span>

	<span class="n">ata_print_version_once</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ata_pci_bmdma_init_one</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">efar_sht</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				      <span class="n">ATA_HOST_PARALLEL_SCAN</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">efar_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">EFAR</span><span class="p">,</span> <span class="mh">0x9130</span><span class="p">),</span> <span class="p">},</span>

	<span class="p">{</span> <span class="p">}</span>	<span class="cm">/* terminate list */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">efar_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>		<span class="o">=</span> <span class="n">efar_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>			<span class="o">=</span> <span class="n">efar_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>			<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>		<span class="o">=</span> <span class="n">ata_pci_device_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>			<span class="o">=</span> <span class="n">ata_pci_device_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">efar_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">efar_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">efar_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">efar_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">efar_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">efar_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alan Cox&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SCSI low-level driver for EFAR PIIX clones&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">efar_pci_tbl</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
