6PWN
12 11
Page-Directory Base
PP
(PDBR)
CR3
Fig, 6.25 The structure of CR3 register(image from Intel documentation)
Linear Address
47
39 38
30 29
Directory
2120
Table
12_11
PML4
Directory Ptr
Oflset
9
/9
79
Physical Addr
Page-Directory
POE wIh PS=0
40
Page Table
40
Pointer Tabie
Page-Directory
PDPTE
40
PML4E
40
CR3
Fig, 6.26 The addressing process. (Image from Intel documentation)
Intel processors support three paging architectures: 32-bit paging, PAE, and
4-level. 32-bit paging is the paging model used in the era of 32-bit processors and
supports up to 4 GB of physical memory, which is a limitation of this paging. PAE is
also a paging structure used by 32-bit processors, which is designed to allow the
[l-om a uguo q Ao jesud ao oddns on ss Sueado
structure of page-directory PD and page-table PT to a three-level structure of
page-directory pointer PDP, page-directory PD, and page-table PT, thus realizing
the goal that mapping 32-bit linear addresses to 52-bit physical addresses, extending
the addressing capabilities of 32-bit processors. 4-level pagination, as the name
suggests, adds PML4 to PAE, mapping 48-bit linear addresses to 52-bit physical
addresses.
The following is based on the 4-level addressing 64-bit Windows 10, see
Fig. 6.26 for the addressing process. First, we get the base address of the PML4
table from the CR3 register and read the value from the CR3 register with *r cr3".
---
## Page 522
6.9  Windows Kemel PWN
509
0: kd> r
rax-00000000000ebc1 rbx=fffff80147bef180 rcx=000000000000001
rdx-0eee211deeee0000 rsi-0eee0e00e0e00ee1
rip-fffffs0149247cde rsp=fffff80148e34b48 rbp=0000000000000000
rdi=fffff8e1494ff4ee
r&=000000000148 r9=ffff99b3a53f000 r100000000000u3
r14=0000000000000000 r15=0000000000000014
r11=fffffse148e34c28 r12=00ee0eeeeeee3d45
5r13=8eeeeeeeeeeeeeee
cs=0010 ss=0018 ds=002b es=002bfs=0053 gs=002b
iop1=θ
nv up ei pl nz na pe nc
nt1obgBreakPointuithStatus:
ef1-000ee202
J .formats exFFFFF8e149247CD0
Decimal:
Hex1
octal:
-8798570926896
Binary:
1777777600051111076320
Chars:
00101001001 00100100 01111100 110100
Time:
Float:
1ow 673741 high -1.ae
0: kd> ,formats 0y111110000
Double:
-1.QAN
Evaluate expression:
Decima1: 496
Hex:
0000000² 000001fo
octal:
AJeutg
Chars:
00000000
........
OTTTT TO
Time:
Float:
1ow 6.95044e-043 high 0
Thu 7an 1 08:08:16 1970
Double:
2.45057e-321
Fig, 6.29 PML4E data
0:kd>1dq 0x1aa000+0x1f0*8
1aaf800000000004a080630000000000000000
#
1aaf90000e00e0000000e0 000000e000000000
#
1aafa0000e00e0000000e0000000e0000000e0
#
1aafb0000ee0eee00e00ee00ce00eeeeeeooea
#
1aafco
0000000000000000
ee000000.0000e000
1aafd00000000000000000
0000000000000000
#
1aafe00000000000000000
0000000000000000
#
1aaff000000000000000000000000004a25063
Fig, 6.30 Use “!dq° show the PML4E
Reservedl
Address of PM,4 tatle
igrored
Rsvd
Adress of pagedrecoryponter tate
Fig, 6.31 The structure of PML4E(image from Intel documentation)
number of the PTE, and the serial number is calculated to be Ox47. Read the physical
memory via !dq to see the contents of PTE 0x47, and we can get the value
0x90000000323d021, see Fig. 6.37.
Based on the structure of the PTE (Fig. 6.38), the address of the physical page
frame is 0x323d000. Bits 0 to 11 (i.e., lower 12 bits) of the linear address represent
the offset value in the 4 KB physical memory page, which is Oxcd0. Therefore, the
---
## Page 524
6.9 Windows Kemel PWN
511
0:kd>.formats 0xFFFFF80149247CD0
Evaluate expression:
Hex:
fffffse149247cdo
Decima1:
octal:
1777777600051111076320
-8790570926896
Binary:
1111111 11111111111000 00000001 0100100 0180100 01111100 1101000
Chars 1
Time:
Float:
1ow 673741 high -1.eQN
Invalid FILETIME
0: kd>.fornats 0y000000101
Double:
-1.BQAN
Evaluate expression:
Decina1: 5
Hex1
S0000000 ,00000000
Binary:
Chars:
00000000
Time:
Thu 3an 1 08:00:05 1970
........
Double:
Float:
2.47033e-323
1ow 7.00649e-045 high el
Fig, 6.32 Get the serial number of the PDPTE
Fig, 6.33 Get the PDPTE
θ:kd> 1dq 0x4a08000+5*8
value
# 4a08028 00000000 04a09063 0000000000000000
# 4a88e38 000000ee00000ee0
008000000000000
80000000000000
# 4a08848
# 4a08e5800000eeee000eeee
9000000000000000
3008300000280000
# 4a08068
# 4a08078
#4a08088
0000000 00000000
eeeeeee0,0eeeeeee
00000000000000000000000000000000
eeeeeeee*eeeeeeee
#4a08098
555555235525
126155486812
Reserved
Adsress of PM,4 table
ignored
peofi
Rsvd
Addressof page-dnecorypoirter table
g
lgrored
PMLAE
lgrored
Riud
pauesay
Igrord
Rwd
Kuteap ded po ssaepy
POPT
igrored
POTPE
Fig, 6.34 The structure of PDPTE(image from Intel doct
ntation)
---
## Page 525
512
6PWN
Fig, 6.35 Get the PDE
e:kd>1dq ex4a09000+ex49*8
value
#4a09258008008004a19063
0000000e4a1a063
#4a092680000000000000000 00000000000000
# 4a09278 08800000* 00000008 00006800* 68000800
4a09298000000000000000000000888000880
# 4a09288
0000000e° 00000000
00000000* 00000000
# 4a092a8 000000ee* 0000e00e
#4a092b800000000'00000000 00000000'00000000
10987454321
WH-1|
51618765412159876543216
Reserwd
Addess of PML4 table
gnored
T
CR:
peoufi
Rsvd
Addressage dcorygie le
PP
PAt
0|T
igpored
PHL4E
igpored
Rivd
Reserved
POeTE
paga
Igpored
Rsvd
Addes of page drecory
POPTE
igpored
POTPE:
igpored
Rswd.
2same
Reserved
paga
lgored
Rsvd.
Adresof page title
lgn
ipored
pol:
presan
Fig, 6.36
The structure of PDE. (Image from Intel documentation)
Fig, 6.37 Get the PTE
:kd> 1dq 0x4a17e00+0x47*8
value
 4a17238 0900008e0323de21 090000000323e021
 4a17248 0900000e0323fe21 09000000 03240021
#4a17258 09000000032410210900000003242021
# 4a17268 09000080 03243021 09000000 03244021
#4a17278 09000080 03245021
# 4a17288 0900000 03247021 0900000003248021
#4a17298 0900008003249021
1090000000324a021
# 4a172a8 e900008e'0324be21 0900e000°0324c021
linear address 0xFFFFF80149247CD0 corresponds to a physical memory address of
0x323dcd0, see Fig. 6.39.
To verify, we use the dq command to access the virtual memory and the Idq
command to access the physical memory respectively, and compare the memory
---
## Page 526
6.9 Windows Kemel PWN
513
0987654321
W1
Resered
Addess of PML4 table
gnored
CR3
peoufi
Rsvd
Adressedoy
g
PAt
igpored
igpored
Rsivd
Reserved
POCTE
paga
peoufi
Rivd
Adoessoef gage drectory
ign
igored
POTPe
igpored
Rswd
Resered
paga
geouft
Rsvd.
Adres ol page tute
lg
M11
ipored
Pl:
presant
igpored
Rsvd
otig 4edgs p s5ie
papa
ipored
PTE
Fig, 6.38 The structure of the PTE. (Image from Intel documentation)
θ: kd>.formats exFFFFF80149247CD0
Decimal:
Hexi
octal:
1777777600051111076320
Binary:
11111111 11111111 11111000 0000001 01001001 00100100 01111100 110100
Tine!
Double:
Float:
1om 673741high -1.#QNAN
e: kd>formats 0y110011010000
-1.#QNAN
Evaluate expression:
Decimal: 3280
nex:
00000000²00000cd0
octal:
Binary:
0008
0000
0006320
Chars: