set NETLIST_CACHE(programcounter,cells) {{schematic pcincrement} {schematic cell32} {schematic mux32bit221}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(programcounter,version) MMI_SUE4.4.0
set NETLIST_CACHE(programcounter) {{module programcounter (BT, clock, out, overflow, s);} {	input		clock;} {	input		s;} {	input	[31:0]	BT;} {	output		overflow;} {	output	[31:0]	out;} { } {	wire	[31:0]	net_2;} {	wire	[31:0]	net_1;} { } {	mux32bit221 mux32bit221(.a(net_1[31:0]), .y(net_2[31:0]), } {		.b(BT[31:0]), .s(s));} {	cell32 cell32(.in(net_2[31:0]), .w(clock), .out0(out[31:0]), } {		.r(1'b1));} {	pcincrement pcincrement(.s(net_1[31:0]), .overflow(overflow), } {		.a(out[31:0]));} {} {endmodule		// programcounter} {}}
set NETLIST_CACHE(programcounter,names) {{480 400 {0 mux32bit221}} {420 460 {1 s}} {380 320 {0 net_1[31:0]}} {300 410 {1 BT[31:0]}} {310 320 {0 net_1[31:0]}} {660 320 {0 net_2[31:0]}} {380 340 {0 BT[31:0]}} {580 320 {0 net_2[31:0]}} {660 340 {0 1'b1}} {860 320 {0 out[31:0]}} {610 500 {1 clock}} {660 360 {0 clock}} {610 440 {1 1'b1}} {210 330 {0 pcincrement}} {750 340 {0 cell32}} {310 350 {1 overflow} {2 overflow}} {420 440 {0 s}} {900 320 {1 out[31:0]}} {110 320 {0 out[31:0]}}}
set NETLIST_CACHE(programcounter,wires) {{900 120 900 320 out[31:0]} {70 120 900 120 out[31:0]} {860 320 900 320 out[31:0]} {650 360 650 500 clock} {650 360 660 360 clock} {610 500 650 500 clock} {350 340 380 340 BT[31:0]} {420 440 420 460 s} {580 320 660 320 net_2[31:0]} {310 320 380 320 net_1[31:0]} {70 320 110 320 out[31:0]} {70 120 70 320 out[31:0]} {300 410 350 410 BT[31:0]} {350 340 350 410 BT[31:0]} {610 340 610 440 1'b1} {610 340 660 340 1'b1}}
