<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/MachineScheduler.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">MachineScheduler.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BitVector_8h_source.html">llvm/ADT/BitVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DenseMap_8h_source.html">llvm/ADT/DenseMap.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PriorityQueue_8h_source.html">llvm/ADT/PriorityQueue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="iterator__range_8h_source.html">llvm/ADT/iterator_range.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AliasAnalysis_8h_source.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveInterval_8h_source.html">llvm/CodeGen/LiveInterval.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervals_8h_source.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachinePassRegistry_8h_source.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_2Passes_8h_source.html">llvm/CodeGen/Passes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterClassInfo_8h_source.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterPressure_8h_source.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDAG_8h_source.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDAGInstrs_8h_source.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDAGMutation_8h_source.html">llvm/CodeGen/ScheduleDAGMutation.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDFS_8h_source.html">llvm/CodeGen/ScheduleDFS.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleHazardRecognizer_8h_source.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SlotIndexes_8h_source.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetFrameLowering_8h_source.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/CodeGen/TargetLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetPassConfig_8h_source.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSchedule_8h_source.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;llvm/Config/llvm-config.h&quot;</code><br />
<code>#include &quot;<a class="el" href="LaneBitmask_8h_source.html">llvm/MC/LaneBitmask.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Pass_8h_source.html">llvm/Pass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GraphWriter_8h_source.html">llvm/Support/GraphWriter.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineValueType_8h_source.html">llvm/Support/MachineValueType.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;limits&gt;</code><br />
<code>#include &lt;memory&gt;</code><br />
<code>#include &lt;string&gt;</code><br />
<code>#include &lt;tuple&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
</div>
<p><a href="MachineScheduler_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GraphTraits_3_01ScheduleDAGMI_01_5_01_4.html">llvm::GraphTraits&lt; ScheduleDAGMI * &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents lattice values for constants. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;machine-scheduler&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:aee652267c4ed8c882f06243aa0d601dd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aee652267c4ed8c882f06243aa0d601dd">MBBRegionsVector</a> = <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; SchedRegion, 16 &gt;</td></tr>
<tr class="separator:aee652267c4ed8c882f06243aa0d601dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a437264e94924ba8ef0bc10f27472d971"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a437264e94924ba8ef0bc10f27472d971">llvm::ForceTopDown</a> (&quot;misched-topdown&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force top-down list scheduling&quot;))</td></tr>
<tr class="separator:a437264e94924ba8ef0bc10f27472d971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962f3f8b0824fbc528da96f3ef5a7327"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a962f3f8b0824fbc528da96f3ef5a7327">llvm::ForceBottomUp</a> (&quot;misched-bottomup&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force bottom-up list scheduling&quot;))</td></tr>
<tr class="separator:a962f3f8b0824fbc528da96f3ef5a7327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43709087555742d45e0c99ab89ac1df3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a43709087555742d45e0c99ab89ac1df3">INITIALIZE_PASS_BEGIN</a> (MachineScheduler, <a class="el" href="BlockFrequencyInfoImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, &quot;Machine <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Scheduler&quot;, false, false) <a class="el" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(MachineScheduler</td></tr>
<tr class="separator:a43709087555742d45e0c99ab89ac1df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfb78e36e78a3ff54a4eabf2d3c915d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a8dfb78e36e78a3ff54a4eabf2d3c915d">INITIALIZE_PASS</a> (PostMachineScheduler, &quot;postmisched&quot;, &quot;PostRA Machine <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Scheduler&quot;, false, false) PostMachineScheduler</td></tr>
<tr class="separator:a8dfb78e36e78a3ff54a4eabf2d3c915d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2f26bf8531d7774d205e720a71d616"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a7c2f26bf8531d7774d205e720a71d616">useDefaultMachineSched</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="memdesc:a7c2f26bf8531d7774d205e720a71d616"><td class="mdescLeft">&#160;</td><td class="mdescRight">A dummy default scheduler factory indicates whether the scheduler is overridden on the command line.  <a href="MachineScheduler_8cpp.html#a7c2f26bf8531d7774d205e720a71d616">More...</a><br /></td></tr>
<tr class="separator:a7c2f26bf8531d7774d205e720a71d616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459acab05344caa836aa036f1829c928"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a> Beg)</td></tr>
<tr class="memdesc:a459acab05344caa836aa036f1829c928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement this iterator until reaching the top or a non-debug instr.  <a href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">More...</a><br /></td></tr>
<tr class="separator:a459acab05344caa836aa036f1829c928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24aad0e646c24622750ff2ee10b74109"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a24aad0e646c24622750ff2ee10b74109">priorNonDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a> Beg)</td></tr>
<tr class="memdesc:a24aad0e646c24622750ff2ee10b74109"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-const version.  <a href="MachineScheduler_8cpp.html#a24aad0e646c24622750ff2ee10b74109">More...</a><br /></td></tr>
<tr class="separator:a24aad0e646c24622750ff2ee10b74109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8a9363a3eb113ca42064a03636b135"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a> End)</td></tr>
<tr class="memdesc:a1c8a9363a3eb113ca42064a03636b135"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this iterator is a debug value, increment until reaching the End or a non-debug instruction.  <a href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">More...</a><br /></td></tr>
<tr class="separator:a1c8a9363a3eb113ca42064a03636b135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9432402dc18539818e3dae69e135ed4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aa9432402dc18539818e3dae69e135ed4">nextIfDebug</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a> End)</td></tr>
<tr class="memdesc:aa9432402dc18539818e3dae69e135ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-const version.  <a href="MachineScheduler_8cpp.html#aa9432402dc18539818e3dae69e135ed4">More...</a><br /></td></tr>
<tr class="separator:aa9432402dc18539818e3dae69e135ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9255314dba663576d6bc1bb42762b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a0a9255314dba663576d6bc1bb42762b1">isSchedBoundary</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a0a9255314dba663576d6bc1bb42762b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true of the given instruction should not be included in a scheduling region.  <a href="MachineScheduler_8cpp.html#a0a9255314dba663576d6bc1bb42762b1">More...</a><br /></td></tr>
<tr class="separator:a0a9255314dba663576d6bc1bb42762b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1be3a2fc5dfa3281d32b6fb4e4ea6dd"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ae1be3a2fc5dfa3281d32b6fb4e4ea6dd">getSchedRegions</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="MachineScheduler_8cpp.html#aee652267c4ed8c882f06243aa0d601dd">MBBRegionsVector</a> &amp;Regions, <a class="el" href="classbool.html">bool</a> RegionsTopDown)</td></tr>
<tr class="separator:ae1be3a2fc5dfa3281d32b6fb4e4ea6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79cadd1e16dd570cc90bb4bbbfe03889"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">llvm::createLoadClusterDAGMutation</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a79cadd1e16dd570cc90bb4bbbfe03889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af9ea48a04efd4cf18862a5d7c95d0c"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">llvm::createStoreClusterDAGMutation</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a4af9ea48a04efd4cf18862a5d7c95d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82d653cf862c571ba16050a19426458"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ae82d653cf862c571ba16050a19426458">llvm::createCopyConstrainDAGMutation</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:ae82d653cf862c571ba16050a19426458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e51ffc94a77ff8e4778e59a02e7b67"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a77e51ffc94a77ff8e4778e59a02e7b67">checkResourceLimit</a> (<a class="el" href="classunsigned.html">unsigned</a> LFactor, <a class="el" href="classunsigned.html">unsigned</a> Count, <a class="el" href="classunsigned.html">unsigned</a> Latency, <a class="el" href="classbool.html">bool</a> AfterSchedNode)</td></tr>
<tr class="memdesc:a77e51ffc94a77ff8e4778e59a02e7b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a Count of resource usage and a Latency value, return true if a SchedBoundary becomes resource limited.  <a href="MachineScheduler_8cpp.html#a77e51ffc94a77ff8e4778e59a02e7b67">More...</a><br /></td></tr>
<tr class="separator:a77e51ffc94a77ff8e4778e59a02e7b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6bf176cc854701f61fba566b9dbf9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a4d6bf176cc854701f61fba566b9dbf9b">computeRemLatency</a> (<a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone)</td></tr>
<tr class="memdesc:a4d6bf176cc854701f61fba566b9dbf9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute remaining latency.  <a href="MachineScheduler_8cpp.html#a4d6bf176cc854701f61fba566b9dbf9b">More...</a><br /></td></tr>
<tr class="separator:a4d6bf176cc854701f61fba566b9dbf9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fdc8ed1e4e4ae29b810aeffc13fb47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">llvm::tryLess</a> (int TryVal, int CandVal, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="memdesc:ae0fdc8ed1e4e4ae29b810aeffc13fb47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this heuristic determines order.  <a href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">More...</a><br /></td></tr>
<tr class="separator:ae0fdc8ed1e4e4ae29b810aeffc13fb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab618de2b7dea1e1859018a1a7e8b3ee5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">llvm::tryGreater</a> (int TryVal, int CandVal, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="separator:ab618de2b7dea1e1859018a1a7e8b3ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9a83bf7b5f6e85f215ff07a31e0fbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">llvm::tryLatency</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone)</td></tr>
<tr class="separator:a8c9a83bf7b5f6e85f215ff07a31e0fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c35b53586841aad69751a52b7d358a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a> (<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason, <a class="el" href="classbool.html">bool</a> IsTop)</td></tr>
<tr class="separator:a14c35b53586841aad69751a52b7d358a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3352d36ab68528af960439073f22b304"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a3352d36ab68528af960439073f22b304">tracePick</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand)</td></tr>
<tr class="separator:a3352d36ab68528af960439073f22b304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cf34ac18c5612524978166788b5c80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">llvm::tryPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;TryP, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;CandP, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="separator:a62cf34ac18c5612524978166788b5c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13933f8ac2f5e1a34cf53b2c1e1bdc5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">llvm::getWeakLeft</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> isTop)</td></tr>
<tr class="separator:a13933f8ac2f5e1a34cf53b2c1e1bdc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4b9423201406d79ba16481c90cb6cb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">llvm::biasPhysReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> isTop)</td></tr>
<tr class="memdesc:afb4b9423201406d79ba16481c90cb6cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimize physical register live ranges.  <a href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">More...</a><br /></td></tr>
<tr class="separator:afb4b9423201406d79ba16481c90cb6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadee33c7165d281e6cdee22f1b4c89ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aadee33c7165d281e6cdee22f1b4c89ae">createConveringSched</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:aadee33c7165d281e6cdee22f1b4c89ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7e1660e87235378f5cc48ccb4ae84d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aea7e1660e87235378f5cc48ccb4ae84d">createILPMaxScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:aea7e1660e87235378f5cc48ccb4ae84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d9ddf767f3d44d93ad376a247dabe4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#af4d9ddf767f3d44d93ad376a247dabe4">createILPMinScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:af4d9ddf767f3d44d93ad376a247dabe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781e910364813dd3c1677ab7852630a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a781e910364813dd3c1677ab7852630a6">createInstructionShuffler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:a781e910364813dd3c1677ab7852630a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a82ab0315644106de03b36f143328179f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a82ab0315644106de03b36f143328179f">llvm::DumpCriticalPathLength</a> (&quot;misched-dcpl&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Print critical path length to stdout&quot;))</td></tr>
<tr class="separator:a82ab0315644106de03b36f143328179f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe79e032772af3d9c90a7bbcb29f434"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a1fe79e032772af3d9c90a7bbcb29f434">ViewMISchedDAGs</a> (&quot;view-misched-dags&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Pop up a window to show MISched dags after they are processed&quot;))</td></tr>
<tr class="separator:a1fe79e032772af3d9c90a7bbcb29f434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b8a3811867143546f43d3adc8cd2f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ac2b8a3811867143546f43d3adc8cd2f6">ViewMISchedCutoff</a> (&quot;view-misched-cutoff&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Hide <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> with more predecessor/successor than cutoff&quot;))</td></tr>
<tr class="memdesc:ac2b8a3811867143546f43d3adc8cd2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">In some situations a few uninteresting nodes depend on nearly all other nodes in the graph, provide a cutoff to hide them.  <a href="MachineScheduler_8cpp.html#ac2b8a3811867143546f43d3adc8cd2f6">More...</a><br /></td></tr>
<tr class="separator:ac2b8a3811867143546f43d3adc8cd2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533a172b0f7e2e6d667464a68c6f30ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a533a172b0f7e2e6d667464a68c6f30ea">MISchedCutoff</a> (&quot;misched-cutoff&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Stop scheduling after <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> instructions&quot;), cl::init(~0U))</td></tr>
<tr class="separator:a533a172b0f7e2e6d667464a68c6f30ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e9eecb42c6e825c279845f69f28aa2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aa9e9eecb42c6e825c279845f69f28aa2">SchedOnlyFunc</a> (&quot;misched-<a class="el" href="RegionPrinter_8cpp.html#a5782a8740ff1e91516b41b3726a3168c">only</a>-func&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this function&quot;))</td></tr>
<tr class="separator:aa9e9eecb42c6e825c279845f69f28aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55fc025b3f9710787dfefd7a551c2568"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a55fc025b3f9710787dfefd7a551c2568">SchedOnlyBlock</a> (&quot;misched-<a class="el" href="RegionPrinter_8cpp.html#a5782a8740ff1e91516b41b3726a3168c">only</a>-block&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this MBB#&quot;))</td></tr>
<tr class="separator:a55fc025b3f9710787dfefd7a551c2568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9da557a0cd0b5857abecb25f56d3154"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aa9da557a0cd0b5857abecb25f56d3154">PrintDAGs</a> (&quot;misched-<a class="el" href="ArchiveWriter_8cpp.html#aa9f638c7ae7fdd206a6c60e26bef9751">print</a>-dags&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Print schedule DAGs&quot;))</td></tr>
<tr class="separator:aa9da557a0cd0b5857abecb25f56d3154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af040ecdbfbf801186c7941597cc793a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#af040ecdbfbf801186c7941597cc793a6">ReadyListLimit</a> (&quot;misched-limit&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Limit ready list to <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> instructions&quot;), cl::init(256))</td></tr>
<tr class="memdesc:af040ecdbfbf801186c7941597cc793a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Avoid quadratic complexity in unusually large basic blocks by limiting the size of the ready lists.  <a href="MachineScheduler_8cpp.html#af040ecdbfbf801186c7941597cc793a6">More...</a><br /></td></tr>
<tr class="separator:af040ecdbfbf801186c7941597cc793a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589614403a45de30e887d6401dc1be2a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a589614403a45de30e887d6401dc1be2a">EnableRegPressure</a> (&quot;misched-regpressure&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable register pressure scheduling.&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>))</td></tr>
<tr class="separator:a589614403a45de30e887d6401dc1be2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f23c1bd760a7a5a5acc6e4eb40bd9d9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a2f23c1bd760a7a5a5acc6e4eb40bd9d9">EnableCyclicPath</a> (&quot;misched-cyclicpath&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable cyclic critical path analysis.&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>))</td></tr>
<tr class="separator:a2f23c1bd760a7a5a5acc6e4eb40bd9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b85cadc1b5f4497a2ef2371ce3fa3c4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a1b85cadc1b5f4497a2ef2371ce3fa3c4">EnableMemOpCluster</a> (&quot;misched-cluster&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable memop clustering.&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>))</td></tr>
<tr class="separator:a1b85cadc1b5f4497a2ef2371ce3fa3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25019a8e8ed36f0e84124be6b15e0918"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a25019a8e8ed36f0e84124be6b15e0918">VerifyScheduling</a> (&quot;verify-misched&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> instrs before and after <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> scheduling&quot;))</td></tr>
<tr class="separator:a25019a8e8ed36f0e84124be6b15e0918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20646b5e577c00ae6fc2912a4081f9d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a20646b5e577c00ae6fc2912a4081f9d5">MinSubtreeSize</a> = 8</td></tr>
<tr class="separator:a20646b5e577c00ae6fc2912a4081f9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127ed1a56215acb4c76dcbb1e8aad935"><td class="memItemLeft" align="right" valign="top">Machine <a class="el" href="classllvm_1_1Instruction.html">Instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a></td></tr>
<tr class="separator:a127ed1a56215acb4c76dcbb1e8aad935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a2602d57188052f2629016377dadf3"><td class="memItemLeft" align="right" valign="top">Machine <a class="el" href="classllvm_1_1Instruction.html">Instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a06a2602d57188052f2629016377dadf3">false</a></td></tr>
<tr class="separator:a06a2602d57188052f2629016377dadf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46878327214ad358989afa9f97d835f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">MachineSchedRegistry::ScheduleDAGCtor</a>, false, <a class="el" href="classllvm_1_1RegisterPassParser.html">RegisterPassParser</a>&lt; <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a46878327214ad358989afa9f97d835f6">MachineSchedOpt</a> (&quot;misched&quot;, cl::init(&amp;<a class="el" href="MachineScheduler_8cpp.html#a7c2f26bf8531d7774d205e720a71d616">useDefaultMachineSched</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Machine instruction scheduler to use&quot;))</td></tr>
<tr class="memdesc:a46878327214ad358989afa9f97d835f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MachineSchedOpt allows command line selection of the scheduler.  <a href="MachineScheduler_8cpp.html#a46878327214ad358989afa9f97d835f6">More...</a><br /></td></tr>
<tr class="separator:a46878327214ad358989afa9f97d835f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa37bca43d96ba0bf7541b49375e9c4ec"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#aa37bca43d96ba0bf7541b49375e9c4ec">DefaultSchedRegistry</a> (&quot;default&quot;, &quot;Use the target's default scheduler choice.&quot;, <a class="el" href="MachineScheduler_8cpp.html#a7c2f26bf8531d7774d205e720a71d616">useDefaultMachineSched</a>)</td></tr>
<tr class="separator:aa37bca43d96ba0bf7541b49375e9c4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2ef2249df68fd80eb12e019875a75c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a4b2ef2249df68fd80eb12e019875a75c">EnableMachineSched</a> (&quot;enable-misched&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> instruction scheduling pass.&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), cl::Hidden)</td></tr>
<tr class="separator:a4b2ef2249df68fd80eb12e019875a75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a82628c5bb536ea7591cc3d51ba235"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ad6a82628c5bb536ea7591cc3d51ba235">EnablePostRAMachineSched</a> (&quot;enable-post-misched&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the post-ra <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> instruction scheduling pass.&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), cl::Hidden)</td></tr>
<tr class="separator:ad6a82628c5bb536ea7591cc3d51ba235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2876d288bd148637a0e8d79ce3f0f3fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a2876d288bd148637a0e8d79ce3f0f3fb">InvalidCycle</a> = ~0U</td></tr>
<tr class="separator:a2876d288bd148637a0e8d79ce3f0f3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d939d3bcedb27e172fb515f8e944f47"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a0d939d3bcedb27e172fb515f8e944f47">GenericSchedRegistry</a> (&quot;converge&quot;, &quot;Standard converging scheduler.&quot;, <a class="el" href="MachineScheduler_8cpp.html#aadee33c7165d281e6cdee22f1b4c89ae">createConveringSched</a>)</td></tr>
<tr class="separator:a0d939d3bcedb27e172fb515f8e944f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c63cc9aec9e7f21b6c9fc9ad6abf545"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#a0c63cc9aec9e7f21b6c9fc9ad6abf545">ILPMaxRegistry</a> (&quot;ilpmax&quot;, &quot;Schedule bottom-up <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> max ILP&quot;, <a class="el" href="MachineScheduler_8cpp.html#aea7e1660e87235378f5cc48ccb4ae84d">createILPMaxScheduler</a>)</td></tr>
<tr class="separator:a0c63cc9aec9e7f21b6c9fc9ad6abf545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd0814798a2d0868cec352f25fc932c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#afcd0814798a2d0868cec352f25fc932c">ILPMinRegistry</a> (&quot;ilpmin&quot;, &quot;Schedule bottom-up <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> min ILP&quot;, <a class="el" href="MachineScheduler_8cpp.html#af4d9ddf767f3d44d93ad376a247dabe4">createILPMinScheduler</a>)</td></tr>
<tr class="separator:afcd0814798a2d0868cec352f25fc932c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c4196407c59fdf134079a44647f81"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="MachineScheduler_8cpp.html#ac68c4196407c59fdf134079a44647f81">ShufflerRegistry</a> (&quot;shuffle&quot;, &quot;Shuffle <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> alternating directions&quot;, <a class="el" href="MachineScheduler_8cpp.html#a781e910364813dd3c1677ab7852630a6">createInstructionShuffler</a>)</td></tr>
<tr class="separator:ac68c4196407c59fdf134079a44647f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;machine-scheduler&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00073">73</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="aee652267c4ed8c882f06243aa0d601dd" name="aee652267c4ed8c882f06243aa0d601dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee652267c4ed8c882f06243aa0d601dd">&#9670;&nbsp;</a></span>MBBRegionsVector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="MachineScheduler_8cpp.html#aee652267c4ed8c882f06243aa0d601dd">MBBRegionsVector</a> =  <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;SchedRegion, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00462">462</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a77e51ffc94a77ff8e4778e59a02e7b67" name="a77e51ffc94a77ff8e4778e59a02e7b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e51ffc94a77ff8e4778e59a02e7b67">&#9670;&nbsp;</a></span>checkResourceLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkResourceLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LFactor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Latency</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AfterSchedNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a Count of resource usage and a Latency value, return true if a SchedBoundary becomes resource limited. </p>
<p >If we are checking after scheduling a node, we should return true when we just reach the resource limit. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01842">1842</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02111">llvm::SchedBoundary::bumpCycle()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02196">llvm::SchedBoundary::bumpNode()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02511">llvm::GenericSchedulerBase::setPolicy()</a>.</p>

</div>
</div>
<a id="a4d6bf176cc854701f61fba566b9dbf9b" name="a4d6bf176cc854701f61fba566b9dbf9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d6bf176cc854701f61fba566b9dbf9b">&#9670;&nbsp;</a></span>computeRemLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> computeRemLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;&#160;</td>
          <td class="paramname"><em>CurrZone</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute remaining latency. </p>
<p >We need this both to determine whether the overall schedule has become latency-limited and whether the instructions outside this zone are resource or latency limited.</p>
<p >The "dependent" latency is updated incrementally during scheduling as the max height/depth of scheduled nodes minus the cycles since it was scheduled: DLat = max (N.depth - (CurrCycle - N.ReadyCycle) for N in Zone</p>
<p >The "independent" latency is the max ready queue depth: ILat = max N.depth for N in Available|Pending</p>
<p >RemainingLatency is the greater of independent and dependent latency.</p>
<p >These computations are expensive, especially in DAGs with many edges, so only do them if necessary. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02479">2479</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00616">llvm::SchedBoundary::Available</a>, <a class="el" href="MachineScheduler_8h_source.html#l00553">llvm::ReadyQueue::elements()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02039">llvm::SchedBoundary::findMaxLatency()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00705">llvm::SchedBoundary::getDependentLatency()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00617">llvm::SchedBoundary::Pending</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02511">llvm::GenericSchedulerBase::setPolicy()</a>.</p>

</div>
</div>
<a id="aadee33c7165d281e6cdee22f1b4c89ae" name="aadee33c7165d281e6cdee22f1b4c89ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadee33c7165d281e6cdee22f1b4c89ae">&#9670;&nbsp;</a></span>createConveringSched()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> * createConveringSched </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03311">3311</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03299">llvm::createGenericSchedLive()</a>.</p>

</div>
</div>
<a id="aea7e1660e87235378f5cc48ccb4ae84d" name="aea7e1660e87235378f5cc48ccb4ae84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7e1660e87235378f5cc48ccb4ae84d">&#9670;&nbsp;</a></span>createILPMaxScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> * createILPMaxScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03563">3563</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.</p>

</div>
</div>
<a id="af4d9ddf767f3d44d93ad376a247dabe4" name="af4d9ddf767f3d44d93ad376a247dabe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4d9ddf767f3d44d93ad376a247dabe4">&#9670;&nbsp;</a></span>createILPMinScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> * createILPMinScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03566">3566</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.</p>

</div>
</div>
<a id="a781e910364813dd3c1677ab7852630a6" name="a781e910364813dd3c1677ab7852630a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781e910364813dd3c1677ab7852630a6">&#9670;&nbsp;</a></span>createInstructionShuffler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> * createInstructionShuffler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03655">3655</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="namespacellvm.html#a98542fd5228271fa9cfe67ad0d475e59">llvm::ForceBottomUp</a>, and <a class="el" href="namespacellvm.html#ad4dced5c2de12fa7f45616103bf27671">llvm::ForceTopDown</a>.</p>

</div>
</div>
<a id="ae1be3a2fc5dfa3281d32b6fb4e4ea6dd" name="ae1be3a2fc5dfa3281d32b6fb4e4ea6dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1be3a2fc5dfa3281d32b6fb4e4ea6dd">&#9670;&nbsp;</a></span>getSchedRegions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getSchedRegions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MachineScheduler_8cpp.html#aee652267c4ed8c882f06243aa0d601dd">MBBRegionsVector</a> &amp;&#160;</td>
          <td class="paramname"><em>Regions</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>RegionsTopDown</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00465">465</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00129">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00437">isSchedBoundary()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="a8dfb78e36e78a3ff54a4eabf2d3c915d" name="a8dfb78e36e78a3ff54a4eabf2d3c915d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfb78e36e78a3ff54a4eabf2d3c915d">&#9670;&nbsp;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">PostMachineScheduler&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;postmisched&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;PostRA Machine <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Scheduler&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00228">228</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="PassRegistry_8cpp_source.html#l00031">llvm::PassRegistry::getPassRegistry()</a>, and <a class="el" href="namespacellvm.html#a4620b31befc2e9df66eeb669568332c6">llvm::initializePostMachineSchedulerPass()</a>.</p>

</div>
</div>
<a id="a43709087555742d45e0c99ab89ac1df3" name="a43709087555742d45e0c99ab89ac1df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43709087555742d45e0c99ab89ac1df3">&#9670;&nbsp;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">MachineScheduler&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="BlockFrequencyInfoImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Machine <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Scheduler&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a9255314dba663576d6bc1bb42762b1" name="a0a9255314dba663576d6bc1bb42762b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9255314dba663576d6bc1bb42762b1">&#9670;&nbsp;</a></span>isSchedBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSchedBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true of the given instruction should not be included in a scheduling region. </p>
<p >MachineScheduler does not currently support scheduling across calls. To handle calls, the DAG builder needs to be modified to create register anti/output dependencies on the registers clobbered by the call's regmask operand. In PreRA scheduling, the stack pointer adjustment already prevents scheduling across calls. In PostRA scheduling, we need the isCall to enforce the boundary, but there would be no benefit to postRA scheduling across calls this late anyway. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00437">437</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01670">llvm::HexagonInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00465">getSchedRegions()</a>.</p>

</div>
</div>
<a id="a1c8a9363a3eb113ca42064a03636b135" name="a1c8a9363a3eb113ca42064a03636b135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8a9363a3eb113ca42064a03636b135">&#9670;&nbsp;</a></span>nextIfDebug() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a> nextIfDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this iterator is a debug value, increment until reaching the End or a non-debug instruction. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00296">296</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00843">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00307">nextIfDebug()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00744">llvm::ScheduleDAGMI::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01384">llvm::ScheduleDAGMILive::scheduleMI()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01093">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>.</p>

</div>
</div>
<a id="aa9432402dc18539818e3dae69e135ed4" name="aa9432402dc18539818e3dae69e135ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9432402dc18539818e3dae69e135ed4">&#9670;&nbsp;</a></span>nextIfDebug() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> nextIfDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-const version. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00307">307</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBundleIterator_8h_source.html#l00276">llvm::MachineInstrBundleIterator&lt; Ty, IsReverse &gt;::getNonConstIterator()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00296">nextIfDebug()</a>.</p>

</div>
</div>
<a id="a459acab05344caa836aa036f1829c928" name="a459acab05344caa836aa036f1829c928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a459acab05344caa836aa036f1829c928">&#9670;&nbsp;</a></span>priorNonDebug() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a> priorNonDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>Beg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decrement this iterator until reaching the top or a non-debug instr. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00275">275</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00990">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00287">priorNonDebug()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00744">llvm::ScheduleDAGMI::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01384">llvm::ScheduleDAGMILive::scheduleMI()</a>.</p>

</div>
</div>
<a id="a24aad0e646c24622750ff2ee10b74109" name="a24aad0e646c24622750ff2ee10b74109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24aad0e646c24622750ff2ee10b74109">&#9670;&nbsp;</a></span>priorNonDebug() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> priorNonDebug </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>Beg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-const version. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00287">287</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBundleIterator_8h_source.html#l00276">llvm::MachineInstrBundleIterator&lt; Ty, IsReverse &gt;::getNonConstIterator()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00275">priorNonDebug()</a>.</p>

</div>
</div>
<a id="a3352d36ab68528af960439073f22b304" name="a3352d36ab68528af960439073f22b304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3352d36ab68528af960439073f22b304">&#9670;&nbsp;</a></span>tracePick() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void tracePick </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;&#160;</td>
          <td class="paramname"><em>Cand</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02708">2708</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00846">llvm::GenericSchedulerBase::SchedCandidate::AtTop</a>, <a class="el" href="MachineScheduler_8h_source.html#l00843">llvm::GenericSchedulerBase::SchedCandidate::Reason</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02703">tracePick()</a>.</p>

</div>
</div>
<a id="a14c35b53586841aad69751a52b7d358a" name="a14c35b53586841aad69751a52b7d358a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c35b53586841aad69751a52b7d358a">&#9670;&nbsp;</a></span>tracePick() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void tracePick </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a>&#160;</td>
          <td class="paramname"><em>Reason</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTop</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02703">2703</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02566">llvm::GenericSchedulerBase::getReasonStr()</a>, and <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03208">llvm::GenericScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03414">llvm::PostGenericScheduler::pickNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03129">llvm::GenericScheduler::pickNodeBidirectional()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02708">tracePick()</a>.</p>

</div>
</div>
<a id="a7c2f26bf8531d7774d205e720a71d616" name="a7c2f26bf8531d7774d205e720a71d616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2f26bf8531d7774d205e720a71d616">&#9670;&nbsp;</a></span>useDefaultMachineSched()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> * useDefaultMachineSched </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A dummy default scheduler factory indicates whether the scheduler is overridden on the command line. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00248">248</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58" name="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00204">204</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a id="aa37bca43d96ba0bf7541b49375e9c4ec" name="aa37bca43d96ba0bf7541b49375e9c4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa37bca43d96ba0bf7541b49375e9c4ec">&#9670;&nbsp;</a></span>DefaultSchedRegistry</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> DefaultSchedRegistry(&quot;default&quot;, &quot;Use the target's default scheduler choice.&quot;, <a class="el" href="MachineScheduler_8cpp.html#a7c2f26bf8531d7774d205e720a71d616">useDefaultMachineSched</a>) </td>
          <td>(</td>
          <td class="paramtype">&quot;default&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Use the target's default scheduler choice.&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MachineScheduler_8cpp.html#a7c2f26bf8531d7774d205e720a71d616">useDefaultMachineSched</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f23c1bd760a7a5a5acc6e4eb40bd9d9" name="a2f23c1bd760a7a5a5acc6e4eb40bd9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f23c1bd760a7a5a5acc6e4eb40bd9d9">&#9670;&nbsp;</a></span>EnableCyclicPath</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableCyclicPath(&quot;misched-cyclicpath&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable cyclic critical path analysis.&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;misched-cyclicpath&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable cyclic critical path analysis.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02839">llvm::GenericScheduler::registerRoots()</a>.</p>

</div>
</div>
<a id="a4b2ef2249df68fd80eb12e019875a75c" name="a4b2ef2249df68fd80eb12e019875a75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2ef2249df68fd80eb12e019875a75c">&#9670;&nbsp;</a></span>EnableMachineSched</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableMachineSched(&quot;enable-misched&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> instruction scheduling pass.&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;enable-misched&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> instruction scheduling pass.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b85cadc1b5f4497a2ef2371ce3fa3c4" name="a1b85cadc1b5f4497a2ef2371ce3fa3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b85cadc1b5f4497a2ef2371ce3fa3c4">&#9670;&nbsp;</a></span>EnableMemOpCluster</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableMemOpCluster(&quot;misched-cluster&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable memop clustering.&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;misched-cluster&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable memop clustering.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01539">llvm::createLoadClusterDAGMutation()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01546">llvm::createStoreClusterDAGMutation()</a>.</p>

</div>
</div>
<a id="ad6a82628c5bb536ea7591cc3d51ba235" name="ad6a82628c5bb536ea7591cc3d51ba235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a82628c5bb536ea7591cc3d51ba235">&#9670;&nbsp;</a></span>EnablePostRAMachineSched</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnablePostRAMachineSched(&quot;enable-post-misched&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the post-ra <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> instruction scheduling pass.&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;enable-post-misched&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable the post-ra <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> instruction scheduling pass.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a589614403a45de30e887d6401dc1be2a" name="a589614403a45de30e887d6401dc1be2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589614403a45de30e887d6401dc1be2a">&#9670;&nbsp;</a></span>EnableRegPressure</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableRegPressure(&quot;misched-regpressure&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable register pressure scheduling.&quot;), cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;misched-regpressure&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable register pressure scheduling.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BlockFrequencyInfo_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02743">llvm::GenericScheduler::initPolicy()</a>.</p>

</div>
</div>
<a id="a06a2602d57188052f2629016377dadf3" name="a06a2602d57188052f2629016377dadf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a2602d57188052f2629016377dadf3">&#9670;&nbsp;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Machine <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00205">205</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<a id="a0d939d3bcedb27e172fb515f8e944f47" name="a0d939d3bcedb27e172fb515f8e944f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d939d3bcedb27e172fb515f8e944f47">&#9670;&nbsp;</a></span>GenericSchedRegistry</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> GenericSchedRegistry(&quot;converge&quot;, &quot;Standard converging scheduler.&quot;, <a class="el" href="MachineScheduler_8cpp.html#aadee33c7165d281e6cdee22f1b4c89ae">createConveringSched</a>) </td>
          <td>(</td>
          <td class="paramtype">&quot;converge&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Standard converging scheduler.&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MachineScheduler_8cpp.html#aadee33c7165d281e6cdee22f1b4c89ae">createConveringSched</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c63cc9aec9e7f21b6c9fc9ad6abf545" name="a0c63cc9aec9e7f21b6c9fc9ad6abf545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c63cc9aec9e7f21b6c9fc9ad6abf545">&#9670;&nbsp;</a></span>ILPMaxRegistry</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ILPMaxRegistry(&quot;ilpmax&quot;, &quot;Schedule bottom-up <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> max ILP&quot;, <a class="el" href="MachineScheduler_8cpp.html#aea7e1660e87235378f5cc48ccb4ae84d">createILPMaxScheduler</a>) </td>
          <td>(</td>
          <td class="paramtype">&quot;ilpmax&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Schedule bottom-up <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> max ILP&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MachineScheduler_8cpp.html#aea7e1660e87235378f5cc48ccb4ae84d">createILPMaxScheduler</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afcd0814798a2d0868cec352f25fc932c" name="afcd0814798a2d0868cec352f25fc932c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd0814798a2d0868cec352f25fc932c">&#9670;&nbsp;</a></span>ILPMinRegistry</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ILPMinRegistry(&quot;ilpmin&quot;, &quot;Schedule bottom-up <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> min ILP&quot;, <a class="el" href="MachineScheduler_8cpp.html#af4d9ddf767f3d44d93ad376a247dabe4">createILPMinScheduler</a>) </td>
          <td>(</td>
          <td class="paramtype">&quot;ilpmin&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Schedule bottom-up <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ab425c63346dc1b312c1f40f408d098c3">for</a> min ILP&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MachineScheduler_8cpp.html#af4d9ddf767f3d44d93ad376a247dabe4">createILPMinScheduler</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2876d288bd148637a0e8d79ce3f0f3fb" name="a2876d288bd148637a0e8d79ce3f0f3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2876d288bd148637a0e8d79ce3f0f3fb">&#9670;&nbsp;</a></span>InvalidCycle</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> InvalidCycle = ~0U</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l01834">1834</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01960">llvm::SchedBoundary::getNextResourceCycle()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01944">llvm::SchedBoundary::getNextResourceCycleByInstance()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01905">llvm::SchedBoundary::init()</a>.</p>

</div>
</div>
<a id="a46878327214ad358989afa9f97d835f6" name="a46878327214ad358989afa9f97d835f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46878327214ad358989afa9f97d835f6">&#9670;&nbsp;</a></span>MachineSchedOpt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">MachineSchedRegistry::ScheduleDAGCtor</a>, false, <a class="el" href="classllvm_1_1RegisterPassParser.html">RegisterPassParser</a>&lt; <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> &gt; &gt; MachineSchedOpt(&quot;misched&quot;, cl::init(&amp;<a class="el" href="MachineScheduler_8cpp.html#a7c2f26bf8531d7774d205e720a71d616">useDefaultMachineSched</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Machine instruction scheduler to use&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;misched&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init &amp;&#160;</td>
          <td class="paramname"><em>useDefaultMachineSched</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Machine instruction scheduler to use&quot;)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>MachineSchedOpt allows command line selection of the scheduler. </p>

</div>
</div>
<a id="a20646b5e577c00ae6fc2912a4081f9d5" name="a20646b5e577c00ae6fc2912a4081f9d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20646b5e577c00ae6fc2912a4081f9d5">&#9670;&nbsp;</a></span>MinSubtreeSize</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> MinSubtreeSize = 8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00129">129</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01277">llvm::ScheduleDAGMILive::computeDFSResult()</a>.</p>

</div>
</div>
<a id="a533a172b0f7e2e6d667464a68c6f30ea" name="a533a172b0f7e2e6d667464a68c6f30ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533a172b0f7e2e6d667464a68c6f30ea">&#9670;&nbsp;</a></span>MISchedCutoff</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; MISchedCutoff(&quot;misched-cutoff&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Stop scheduling after <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> instructions&quot;), cl::init(~0U)) </td>
          <td>(</td>
          <td class="paramtype">&quot;misched-cutoff&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Stop scheduling after <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> instructions&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(~0U)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00729">llvm::ScheduleDAGMI::checkSchedLimit()</a>.</p>

</div>
</div>
<a id="aa9da557a0cd0b5857abecb25f56d3154" name="aa9da557a0cd0b5857abecb25f56d3154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9da557a0cd0b5857abecb25f56d3154">&#9670;&nbsp;</a></span>PrintDAGs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; PrintDAGs(&quot;misched-<a class="el" href="ArchiveWriter_8cpp.html#aa9f638c7ae7fdd206a6c60e26bef9751">print</a>-dags&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Print schedule DAGs&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;misched-<a class="el" href="ArchiveWriter_8cpp.html#aa9f638c7ae7fdd206a6c60e26bef9751">print</a>-dags&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Print schedule DAGs&quot;)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00744">llvm::ScheduleDAGMI::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01194">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a id="af040ecdbfbf801186c7941597cc793a6" name="af040ecdbfbf801186c7941597cc793a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af040ecdbfbf801186c7941597cc793a6">&#9670;&nbsp;</a></span>ReadyListLimit</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; ReadyListLimit(&quot;misched-limit&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Limit ready list to <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> instructions&quot;), cl::init(256)) </td>
          <td>(</td>
          <td class="paramtype">&quot;misched-limit&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Limit ready list to <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> instructions&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(256)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Avoid quadratic complexity in unusually large basic blocks by limiting the size of the ready lists. </p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02086">llvm::SchedBoundary::releaseNode()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02340">llvm::SchedBoundary::releasePending()</a>.</p>

</div>
</div>
<a id="a55fc025b3f9710787dfefd7a551c2568" name="a55fc025b3f9710787dfefd7a551c2568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55fc025b3f9710787dfefd7a551c2568">&#9670;&nbsp;</a></span>SchedOnlyBlock</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; SchedOnlyBlock(&quot;misched-<a class="el" href="RegionPrinter_8cpp.html#a5782a8740ff1e91516b41b3726a3168c">only</a>-block&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this MBB#&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;misched-<a class="el" href="RegionPrinter_8cpp.html#a5782a8740ff1e91516b41b3726a3168c">only</a>-block&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this MBB#&quot;)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9e9eecb42c6e825c279845f69f28aa2" name="aa9e9eecb42c6e825c279845f69f28aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9e9eecb42c6e825c279845f69f28aa2">&#9670;&nbsp;</a></span>SchedOnlyFunc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; std::string &gt; SchedOnlyFunc(&quot;misched-<a class="el" href="RegionPrinter_8cpp.html#a5782a8740ff1e91516b41b3726a3168c">only</a>-func&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this function&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;misched-<a class="el" href="RegionPrinter_8cpp.html#a5782a8740ff1e91516b41b3726a3168c">only</a>-func&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Only schedule this function&quot;)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a127ed1a56215acb4c76dcbb1e8aad935" name="a127ed1a56215acb4c76dcbb1e8aad935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a127ed1a56215acb4c76dcbb1e8aad935">&#9670;&nbsp;</a></span>Scheduler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Machine <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> Scheduler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00205">205</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineScheduler_8cpp_source.html#l01928">llvm::SIScheduleDAGMI::schedule()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01779">llvm::SIScheduler::scheduleVariant()</a>, and <a class="el" href="TaskQueue_8h_source.html#l00069">llvm::TaskQueue::TaskQueue()</a>.</p>

</div>
</div>
<a id="ac68c4196407c59fdf134079a44647f81" name="ac68c4196407c59fdf134079a44647f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac68c4196407c59fdf134079a44647f81">&#9670;&nbsp;</a></span>ShufflerRegistry</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> ShufflerRegistry(&quot;shuffle&quot;, &quot;Shuffle <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> alternating directions&quot;, <a class="el" href="MachineScheduler_8cpp.html#a781e910364813dd3c1677ab7852630a6">createInstructionShuffler</a>) </td>
          <td>(</td>
          <td class="paramtype">&quot;shuffle&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Shuffle <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> alternating directions&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MachineScheduler_8cpp.html#a781e910364813dd3c1677ab7852630a6">createInstructionShuffler</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a25019a8e8ed36f0e84124be6b15e0918" name="a25019a8e8ed36f0e84124be6b15e0918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25019a8e8ed36f0e84124be6b15e0918">&#9670;&nbsp;</a></span>VerifyScheduling</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; VerifyScheduling(&quot;verify-misched&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> instrs before and after <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> scheduling&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;verify-misched&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Verify <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> instrs before and after <a class="el" href="CoroSplit_8cpp.html#aae6ba3400a4a2f4de9f2f3091fc6bbe9">machine</a> scheduling&quot;)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02948">llvm::GenericScheduler::initCandidate()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l03129">llvm::GenericScheduler::pickNodeBidirectional()</a>.</p>

</div>
</div>
<a id="ac2b8a3811867143546f43d3adc8cd2f6" name="ac2b8a3811867143546f43d3adc8cd2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b8a3811867143546f43d3adc8cd2f6">&#9670;&nbsp;</a></span>ViewMISchedCutoff</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; ViewMISchedCutoff(&quot;view-misched-cutoff&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Hide <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> with more predecessor/successor than cutoff&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;view-misched-cutoff&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Hide <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> with more predecessor/successor than cutoff&quot;)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>In some situations a few uninteresting nodes depend on nearly all other nodes in the graph, provide a cutoff to hide them. </p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l03691">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::isNodeHidden()</a>.</p>

</div>
</div>
<a id="a1fe79e032772af3d9c90a7bbcb29f434" name="a1fe79e032772af3d9c90a7bbcb29f434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe79e032772af3d9c90a7bbcb29f434">&#9670;&nbsp;</a></span>ViewMISchedDAGs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; ViewMISchedDAGs(&quot;view-misched-dags&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Pop up a window to show MISched dags after they are processed&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;view-misched-dags&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Pop up a window to show MISched dags after they are processed&quot;)&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00744">llvm::ScheduleDAGMI::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01194">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:25:13 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
