

================================================================
== Vivado HLS Report for 'Block_preheader39_p'
================================================================
* Date:           Sun Mar 15 19:01:26 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      4.77|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 4.77ns
ST_1: p_p2_mul1_stencil_str (6)  [1/1] 0.00ns  loc: hls_target.cpp:173
newFuncRoot:2  %p_p2_mul1_stencil_str = alloca i32, align 4

ST_1: tmp_value_V (11)  [1/1] 2.45ns  loc: hls_target.cpp:186
newFuncRoot:7  %tmp_value_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %p_mul_stencil_stream_V_value_V)

ST_1: p_s (12)  [1/1] 0.00ns  loc: hls_target.cpp:197
newFuncRoot:8  %p_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_value_V, i32 4, i32 11)

ST_1: p_315_cast (13)  [1/1] 0.00ns  loc: hls_target.cpp:205
newFuncRoot:9  %p_315_cast = zext i8 %p_s to i9

ST_1: tmp_6 (14)  [1/1] 0.00ns  loc: hls_target.cpp:186
newFuncRoot:10  %tmp_6 = call i6 @_ssdm_op_PartSelect.i6.i128.i32.i32(i128 %tmp_value_V, i32 36, i32 41)

ST_1: p_8 (15)  [1/1] 0.00ns  loc: hls_target.cpp:206
newFuncRoot:11  %p_8 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_6, i2 0)

ST_1: p_323_cast (16)  [1/1] 0.00ns  loc: hls_target.cpp:208
newFuncRoot:12  %p_323_cast = zext i8 %p_8 to i9

ST_1: p_9 (17)  [1/1] 2.32ns  loc: hls_target.cpp:208
newFuncRoot:13  %p_9 = add i9 %p_323_cast, %p_315_cast

ST_1: tmp_7 (19)  [1/1] 0.00ns  loc: hls_target.cpp:186
newFuncRoot:15  %tmp_7 = call i7 @_ssdm_op_PartSelect.i7.i128.i32.i32(i128 %tmp_value_V, i32 68, i32 74)

ST_1: p_10 (20)  [1/1] 0.00ns  loc: hls_target.cpp:215
newFuncRoot:16  %p_10 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_7, i1 false)

ST_1: p_331_cast_cast (21)  [1/1] 0.00ns  loc: hls_target.cpp:221
newFuncRoot:17  %p_331_cast_cast = zext i8 %p_10 to i9

ST_1: p_11 (22)  [1/1] 0.00ns  loc: hls_target.cpp:224
newFuncRoot:18  %p_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_value_V, i32 100, i32 107)

ST_1: p_339_cast_cast (23)  [1/1] 0.00ns  loc: hls_target.cpp:226
newFuncRoot:19  %p_339_cast_cast = zext i8 %p_11 to i9

ST_1: tmp (24)  [1/1] 2.32ns  loc: hls_target.cpp:226
newFuncRoot:20  %tmp = add i9 %p_339_cast_cast, %p_331_cast_cast


 <State 2>: 4.77ns
ST_2: p_324_cast (18)  [1/1] 0.00ns  loc: hls_target.cpp:208
newFuncRoot:14  %p_324_cast = zext i9 %p_9 to i10

ST_2: tmp_cast (25)  [1/1] 0.00ns  loc: hls_target.cpp:226
newFuncRoot:21  %tmp_cast = zext i9 %tmp to i10

ST_2: tmp_value_V_6 (26)  [1/1] 2.32ns  loc: hls_target.cpp:226
newFuncRoot:22  %tmp_value_V_6 = add i10 %p_324_cast, %tmp_cast

ST_2: tmp_value_V_7 (27)  [1/1] 0.00ns  loc: hls_target.cpp:226
newFuncRoot:23  %tmp_value_V_7 = zext i10 %tmp_value_V_6 to i32

ST_2: StgValue_22 (28)  [1/1] 2.45ns  loc: hls_target.cpp:228
newFuncRoot:24  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %p_p2_mul1_stencil_str, i32 %tmp_value_V_7)


 <State 3>: 2.45ns
ST_3: StgValue_23 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i128* %p_mul_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: StgValue_24 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i128* %p_mul_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: empty (7)  [1/1] 0.00ns
newFuncRoot:3  %empty = call i32 (...)* @_ssdm_op_SpecChannel([35 x i8]* @p_p2_mul1_stencil_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i32* %p_p2_mul1_stencil_str, i32* %p_p2_mul1_stencil_str)

ST_3: StgValue_26 (8)  [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i32* %p_p2_mul1_stencil_str, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: StgValue_27 (9)  [1/1] 0.00ns  loc: hls_target.cpp:175
newFuncRoot:5  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_p2_mul1_stencil_str, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: empty_99 (10)  [1/1] 0.00ns
newFuncRoot:6  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_3: empty_100 (29)  [1/1] 0.00ns
newFuncRoot:25  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_3: empty_101 (30)  [1/1] 0.00ns
newFuncRoot:26  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_3: tmp_value_V_8 (31)  [1/1] 2.45ns  loc: hls_target.cpp:245
newFuncRoot:27  %tmp_value_V_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_p2_mul1_stencil_str)

ST_3: tmp_value_V_9 (32)  [1/1] 0.00ns  loc: hls_target.cpp:252
newFuncRoot:28  %tmp_value_V_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_value_V_8, i32 3, i32 10)

ST_3: StgValue_33 (33)  [1/1] 0.00ns  loc: hls_target.cpp:260
newFuncRoot:29  call void @_ssdm_op_Write.ap_auto.volatile.i8P.i1P(i8* %hw_output_V_value_V, i1* %hw_output_V_last_V, i8 %tmp_value_V_9, i1 true)

ST_3: empty_102 (34)  [1/1] 0.00ns
newFuncRoot:30  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_3: StgValue_35 (35)  [1/1] 0.00ns
newFuncRoot:31  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_mul_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_p2_mul1_stencil_str (alloca           ) [ 0011]
tmp_value_V           (read             ) [ 0000]
p_s                   (partselect       ) [ 0000]
p_315_cast            (zext             ) [ 0000]
tmp_6                 (partselect       ) [ 0000]
p_8                   (bitconcatenate   ) [ 0000]
p_323_cast            (zext             ) [ 0000]
p_9                   (add              ) [ 0010]
tmp_7                 (partselect       ) [ 0000]
p_10                  (bitconcatenate   ) [ 0000]
p_331_cast_cast       (zext             ) [ 0000]
p_11                  (partselect       ) [ 0000]
p_339_cast_cast       (zext             ) [ 0000]
tmp                   (add              ) [ 0010]
p_324_cast            (zext             ) [ 0000]
tmp_cast              (zext             ) [ 0000]
tmp_value_V_6         (add              ) [ 0000]
tmp_value_V_7         (zext             ) [ 0000]
StgValue_22           (write            ) [ 0000]
StgValue_23           (specmemcore      ) [ 0000]
StgValue_24           (specinterface    ) [ 0000]
empty                 (specchannel      ) [ 0000]
StgValue_26           (specinterface    ) [ 0000]
StgValue_27           (specmemcore      ) [ 0000]
empty_99              (speclooptripcount) [ 0000]
empty_100             (speclooptripcount) [ 0000]
empty_101             (speclooptripcount) [ 0000]
tmp_value_V_8         (read             ) [ 0000]
tmp_value_V_9         (partselect       ) [ 0000]
StgValue_33           (write            ) [ 0000]
empty_102             (speclooptripcount) [ 0000]
StgValue_35           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_mul_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mul_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_p2_mul1_stencil_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="p_p2_mul1_stencil_str_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_p2_mul1_stencil_str/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_value_V_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="128" slack="0"/>
<pin id="86" dir="0" index="1" bw="128" slack="0"/>
<pin id="87" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_22_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="1"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_value_V_8_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_8/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="StgValue_33_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="0" index="3" bw="8" slack="0"/>
<pin id="106" dir="0" index="4" bw="1" slack="0"/>
<pin id="107" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="5" slack="0"/>
<pin id="117" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_315_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_315_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_6_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="0" index="3" bw="7" slack="0"/>
<pin id="131" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_8_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_8/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_323_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_323_cast/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_9_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_9/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_7_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="128" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="0" index="3" bw="8" slack="0"/>
<pin id="159" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_10_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_10/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_331_cast_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_331_cast_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_11_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="128" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="0" index="3" bw="8" slack="0"/>
<pin id="181" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_11/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_339_cast_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_339_cast_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_324_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="1"/>
<pin id="198" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_324_cast/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="1"/>
<pin id="201" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_value_V_6_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="0" index="1" bw="9" slack="0"/>
<pin id="205" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_value_V_6/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_value_V_7_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_value_V_7/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_value_V_9_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="0" index="3" bw="5" slack="0"/>
<pin id="218" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_value_V_9/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="p_p2_mul1_stencil_str_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_p2_mul1_stencil_str "/>
</bind>
</comp>

<comp id="230" class="1005" name="p_9_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="1"/>
<pin id="232" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="1"/>
<pin id="237" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="76" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="78" pin="0"/><net_sink comp="101" pin=4"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="84" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="125"><net_src comp="112" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="84" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="126" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="122" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="84" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="154" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="84" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="189"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="172" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="219"><net_src comp="70" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="96" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="72" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="74" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="223"><net_src comp="213" pin="4"/><net_sink comp="101" pin=3"/></net>

<net id="227"><net_src comp="80" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="233"><net_src comp="148" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="238"><net_src comp="190" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {3 }
	Port: hw_output_V_last_V | {3 }
 - Input state : 
	Port: Block_.preheader39.p : p_mul_stencil_stream_V_value_V | {1 }
  - Chain level:
	State 1
		p_315_cast : 1
		p_8 : 1
		p_323_cast : 2
		p_9 : 3
		p_10 : 1
		p_331_cast_cast : 2
		p_339_cast_cast : 1
		tmp : 3
	State 2
		tmp_value_V_6 : 1
		tmp_value_V_7 : 2
		StgValue_22 : 3
	State 3
		StgValue_33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        p_9_fu_148        |    29   |    13   |
|    add   |        tmp_fu_190        |    29   |    13   |
|          |   tmp_value_V_6_fu_202   |    32   |    14   |
|----------|--------------------------|---------|---------|
|   read   |  tmp_value_V_read_fu_84  |    0    |    0    |
|          | tmp_value_V_8_read_fu_96 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  StgValue_22_write_fu_90 |    0    |    0    |
|          | StgValue_33_write_fu_101 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        p_s_fu_112        |    0    |    0    |
|          |       tmp_6_fu_126       |    0    |    0    |
|partselect|       tmp_7_fu_154       |    0    |    0    |
|          |        p_11_fu_176       |    0    |    0    |
|          |   tmp_value_V_9_fu_213   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_315_cast_fu_122    |    0    |    0    |
|          |     p_323_cast_fu_144    |    0    |    0    |
|          |  p_331_cast_cast_fu_172  |    0    |    0    |
|   zext   |  p_339_cast_cast_fu_186  |    0    |    0    |
|          |     p_324_cast_fu_196    |    0    |    0    |
|          |      tmp_cast_fu_199     |    0    |    0    |
|          |   tmp_value_V_7_fu_208   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|        p_8_fu_136        |    0    |    0    |
|          |        p_10_fu_164       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    90   |    40   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         p_9_reg_230         |    9   |
|p_p2_mul1_stencil_str_reg_224|   32   |
|         tmp_reg_235         |    9   |
+-----------------------------+--------+
|            Total            |   50   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   90   |   40   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   50   |    -   |
+-----------+--------+--------+
|   Total   |   140  |   40   |
+-----------+--------+--------+
