--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Feb 06 16:00:09 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets lo_pll_out]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \clock_phase_shifter_inst/o_clk_q_10  (from lo_pll_out +)
   Destination:    FD1S3AX    D              \clock_phase_shifter_inst/o_clk_q_10  (to lo_pll_out -)

   Delay:                   2.807ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      2.807ns data_path \clock_phase_shifter_inst/o_clk_q_10 to \clock_phase_shifter_inst/o_clk_q_10 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.047ns

 Path Details: \clock_phase_shifter_inst/o_clk_q_10 to \clock_phase_shifter_inst/o_clk_q_10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \clock_phase_shifter_inst/o_clk_q_10 (from lo_pll_out)
Route         2   e 1.002                                  q_clk_p_c
LUT4        ---     0.448              A to Z              o_clk_q_I_0_1_lut
Route         2   e 0.954                                  q_clk_n_c
                  --------
                    2.807  (30.3% logic, 69.7% route), 2 logic levels.


Passed:  The following path meets requirements by 2.047ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \clock_phase_shifter_inst/o_clk_i_9  (from lo_pll_out +)
   Destination:    FD1S3AX    D              \clock_phase_shifter_inst/o_clk_i_9  (to lo_pll_out +)

   Delay:                   2.807ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      2.807ns data_path \clock_phase_shifter_inst/o_clk_i_9 to \clock_phase_shifter_inst/o_clk_i_9 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.047ns

 Path Details: \clock_phase_shifter_inst/o_clk_i_9 to \clock_phase_shifter_inst/o_clk_i_9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \clock_phase_shifter_inst/o_clk_i_9 (from lo_pll_out)
Route         2   e 1.002                                  i_clk_p_c
LUT4        ---     0.448              A to Z              o_clk_i_I_0_1_lut
Route         2   e 0.954                                  i_clk_n_c
                  --------
                    2.807  (30.3% logic, 69.7% route), 2 logic levels.

Report: 2.953 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets dac_clk_p_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \genbus/packxi/o_pck_stb_24  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_546__i29  (to dac_clk_p_c +)

   Delay:                  10.713ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     10.713ns data_path \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_546__i29 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.859ns

 Path Details: \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_546__i29

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_stb_24 (from dac_clk_p_c)
Route         7   e 1.303                                  \genbus/packxi/iw_stb
LUT4        ---     0.448              B to Z              \genbus/packxi/i1_2_lut_rep_756
Route         2   e 0.954                                  \genbus/n26716
LUT4        ---     0.448              B to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i15409_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n17205
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_546_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n17451
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n17452
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n17453
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n17454
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n17455
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n17456
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n17457
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n17458
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n17459
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n17460
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n17461
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n17462
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n17463
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n17464
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_546_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n126
                  --------
                   10.713  (45.8% logic, 54.2% route), 19 logic levels.


Error:  The following path violates requirements by 5.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \genbus/packxi/o_pck_stb_24  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_546__i28  (to dac_clk_p_c +)

   Delay:                  10.713ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     10.713ns data_path \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_546__i28 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.859ns

 Path Details: \genbus/packxi/o_pck_stb_24 to \genbus/wbexec/o_wb_addr_546__i28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_stb_24 (from dac_clk_p_c)
Route         7   e 1.303                                  \genbus/packxi/iw_stb
LUT4        ---     0.448              B to Z              \genbus/packxi/i1_2_lut_rep_756
Route         2   e 0.954                                  \genbus/n26716
LUT4        ---     0.448              B to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i15409_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n17205
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_546_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n17451
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n17452
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n17453
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n17454
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n17455
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n17456
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n17457
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n17458
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n17459
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n17460
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n17461
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n17462
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n17463
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n17464
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_546_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n127
                  --------
                   10.713  (45.8% logic, 54.2% route), 19 logic levels.


Error:  The following path violates requirements by 5.859ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \genbus/packxi/o_pck_word__i33  (from dac_clk_p_c +)
   Destination:    FD1P3AX    D              \genbus/wbexec/o_wb_addr_546__i29  (to dac_clk_p_c +)

   Delay:                  10.713ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     10.713ns data_path \genbus/packxi/o_pck_word__i33 to \genbus/wbexec/o_wb_addr_546__i29 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.859ns

 Path Details: \genbus/packxi/o_pck_word__i33 to \genbus/wbexec/o_wb_addr_546__i29

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \genbus/packxi/o_pck_word__i33 (from dac_clk_p_c)
Route         7   e 1.303                                  \genbus/packxi/iw_word[33]
LUT4        ---     0.448              A to Z              \genbus/packxi/i1_2_lut_rep_756
Route         2   e 0.954                                  \genbus/n26716
LUT4        ---     0.448              B to Z              \genbus/wbexec/i1_4_lut
Route        29   e 1.698                                  \genbus/wbexec/n3
LUT4        ---     0.448              B to Z              \genbus/wbexec/i15409_2_lut
Route         1   e 0.788                                  \genbus/wbexec/n17205
A1_TO_FCO   ---     0.752           A[2] to COUT           \genbus/wbexec/o_wb_addr_546_add_4_3
Route         1   e 0.020                                  \genbus/wbexec/n17451
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_5
Route         1   e 0.020                                  \genbus/wbexec/n17452
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_7
Route         1   e 0.020                                  \genbus/wbexec/n17453
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_9
Route         1   e 0.020                                  \genbus/wbexec/n17454
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_11
Route         1   e 0.020                                  \genbus/wbexec/n17455
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_13
Route         1   e 0.020                                  \genbus/wbexec/n17456
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_15
Route         1   e 0.020                                  \genbus/wbexec/n17457
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_17
Route         1   e 0.020                                  \genbus/wbexec/n17458
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_19
Route         1   e 0.020                                  \genbus/wbexec/n17459
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_21
Route         1   e 0.020                                  \genbus/wbexec/n17460
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_23
Route         1   e 0.020                                  \genbus/wbexec/n17461
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_25
Route         1   e 0.020                                  \genbus/wbexec/n17462
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_27
Route         1   e 0.020                                  \genbus/wbexec/n17463
FCI_TO_FCO  ---     0.143            CIN to COUT           \genbus/wbexec/o_wb_addr_546_add_4_29
Route         1   e 0.020                                  \genbus/wbexec/n17464
FCI_TO_F    ---     0.544            CIN to S[2]           \genbus/wbexec/o_wb_addr_546_add_4_31
Route         1   e 0.788                                  \genbus/wbexec/n126
                  --------
                   10.713  (45.8% logic, 54.2% route), 19 logic levels.

Warning: 10.859 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets lo_pll_out]              |     5.000 ns|     2.953 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets dac_clk_p_c]             |     5.000 ns|    10.859 ns|    19 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\o_dac_a_9__I_0/n14347                  |      31|    2144|     52.34%
                                        |        |        |
\o_dac_a_9__I_0/n20362                  |       1|    1712|     41.80%
                                        |        |        |
\o_dac_a_9__I_0/n17370                  |       1|    1520|     37.11%
                                        |        |        |
\o_dac_a_9__I_0/n17371                  |       1|    1512|     36.91%
                                        |        |        |
\o_dac_a_9__I_0/n17369                  |       1|    1496|     36.52%
                                        |        |        |
\o_dac_a_9__I_0/n17372                  |       1|    1472|     35.94%
                                        |        |        |
\o_dac_a_9__I_0/n17368                  |       1|    1440|     35.16%
                                        |        |        |
\o_dac_a_9__I_0/n17373                  |       1|    1384|     33.79%
                                        |        |        |
\o_dac_a_9__I_0/n17367                  |       1|    1320|     32.23%
                                        |        |        |
\o_dac_a_9__I_0/n17374                  |       1|    1232|     30.08%
                                        |        |        |
\genbus/wbexec/n3                       |      29|    1180|     28.81%
                                        |        |        |
\o_dac_a_9__I_0/n17366                  |       1|    1136|     27.73%
                                        |        |        |
\o_dac_a_9__I_0/n17375                  |       1|    1016|     24.80%
                                        |        |        |
\o_dac_a_9__I_0/n17365                  |       1|     888|     21.68%
                                        |        |        |
\genbus/wbexec/n17458                   |       1|     800|     19.53%
                                        |        |        |
\genbus/wbexec/n17457                   |       1|     792|     19.34%
                                        |        |        |
\genbus/n26716                          |       2|     784|     19.14%
                                        |        |        |
\o_dac_a_9__I_0/n20346                  |       1|     784|     19.14%
                                        |        |        |
\o_dac_a_9__I_0/n20350                  |       1|     784|     19.14%
                                        |        |        |
\genbus/wbexec/n17459                   |       1|     776|     18.95%
                                        |        |        |
\genbus/wbexec/n17456                   |       1|     752|     18.36%
                                        |        |        |
\o_dac_a_9__I_0/n17376                  |       1|     736|     17.97%
                                        |        |        |
\genbus/wbexec/n17460                   |       1|     718|     17.53%
                                        |        |        |
\genbus/wbexec/n17455                   |       1|     680|     16.60%
                                        |        |        |
\genbus/wbexec/n17461                   |       1|     632|     15.43%
                                        |        |        |
\genbus/wbexec/n17454                   |       1|     580|     14.16%
                                        |        |        |
\o_dac_a_9__I_0/n17364                  |       1|     576|     14.06%
                                        |        |        |
\genbus/wbexec/n17462                   |       1|     518|     12.65%
                                        |        |        |
\genbus/wbexec/n17453                   |       1|     452|     11.04%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 17134725

Constraints cover  40935 paths, 6042 nets, and 17188 connections (90.5% coverage)


Peak memory: 183009280 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
