-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\test_delay_compensation\hdlsrc\parallel_delay_compensation_6phase\test2_parallel_delay_compensation_6Phase_dut.vhd
-- Created: 2022-10-10 12:10:32
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: test2_parallel_delay_compensation_6Phase_dut
-- Source Path: test2_parallel_delay_compensation_6Phase/test2_parallel_delay_compensation_6Phase_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY test2_parallel_delay_compensation_6Phase_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        id_measured                       :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_measured                       :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_measured                       :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_measured                       :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        psiPM_AXI                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Lq_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Ld_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Rs_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Ld_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Lq_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Lx_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Ly_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        last_applied_optimal_voltages_in_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        last_applied_optimal_voltages_in_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        last_applied_optimal_voltages_in_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        last_applied_optimal_voltages_in_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        pole_pairs_AXI                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        omega_m_measured                  :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        valid_in_ADC                      :   IN    std_logic;  -- ufix1
        valid_in                          :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        id_k_1                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_k_1                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_k_1                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_k_1                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        done                              :   OUT   std_logic;  -- ufix1
        id_k_1_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_k_1_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_k_1_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_k_1_AXI                        :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En11
        );
END test2_parallel_delay_compensation_6Phase_dut;


ARCHITECTURE rtl OF test2_parallel_delay_compensation_6Phase_dut IS

  -- Component Declarations
  COMPONENT test2_parallel_delay_compensation_6Phase_src_HDL_DUT
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          id_measured                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_measured                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_measured                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_measured                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          psiPM_AXI                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Lq_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Ld_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Rs_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ld_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lq_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lx_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ly_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          last_applied_optimal_voltages_in_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          last_applied_optimal_voltages_in_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          last_applied_optimal_voltages_in_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          last_applied_optimal_voltages_in_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          pole_pairs_AXI                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          omega_m_measured                :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          valid_in_ADC                    :   IN    std_logic;  -- ufix1
          valid_in                        :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          id_k_1                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_k_1                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_k_1                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_k_1                          :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          done                            :   OUT   std_logic;  -- ufix1
          id_k_1_AXI                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_k_1_AXI                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_k_1_AXI                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_k_1_AXI                      :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : test2_parallel_delay_compensation_6Phase_src_HDL_DUT
    USE ENTITY work.test2_parallel_delay_compensation_6Phase_src_HDL_DUT(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL id_k_1_sig                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL iq_k_1_sig                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL ix_k_1_sig                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL iy_k_1_sig                       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL done_sig                         : std_logic;  -- ufix1
  SIGNAL id_k_1_AXI_sig                   : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL iq_k_1_AXI_sig                   : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL ix_k_1_AXI_sig                   : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL iy_k_1_AXI_sig                   : std_logic_vector(17 DOWNTO 0);  -- ufix18

BEGIN
  u_test2_parallel_delay_compensation_6Phase_src_HDL_DUT : test2_parallel_delay_compensation_6Phase_src_HDL_DUT
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              id_measured => id_measured,  -- sfix18_En11
              iq_measured => iq_measured,  -- sfix18_En11
              ix_measured => ix_measured,  -- sfix18_En11
              iy_measured => iy_measured,  -- sfix18_En11
              psiPM_AXI => psiPM_AXI,  -- ufix32
              Lq_AXI => Lq_AXI,  -- ufix32
              Ld_AXI => Ld_AXI,  -- ufix32
              Rs_AXI => Rs_AXI,  -- ufix32
              SampleTime_div_Ld_AXI => SampleTime_div_Ld_AXI,  -- ufix32
              SampleTime_div_Lq_AXI => SampleTime_div_Lq_AXI,  -- ufix32
              SampleTime_div_Lx_AXI => SampleTime_div_Lx_AXI,  -- ufix32
              SampleTime_div_Ly_AXI => SampleTime_div_Ly_AXI,  -- ufix32
              last_applied_optimal_voltages_in_0 => last_applied_optimal_voltages_in_0,  -- sfix24_En11
              last_applied_optimal_voltages_in_1 => last_applied_optimal_voltages_in_1,  -- sfix24_En11
              last_applied_optimal_voltages_in_2 => last_applied_optimal_voltages_in_2,  -- sfix24_En11
              last_applied_optimal_voltages_in_3 => last_applied_optimal_voltages_in_3,  -- sfix24_En11
              pole_pairs_AXI => pole_pairs_AXI,  -- ufix32
              omega_m_measured => omega_m_measured,  -- sfix24_En11
              valid_in_ADC => valid_in_ADC,  -- ufix1
              valid_in => valid_in,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              id_k_1 => id_k_1_sig,  -- sfix18_En11
              iq_k_1 => iq_k_1_sig,  -- sfix18_En11
              ix_k_1 => ix_k_1_sig,  -- sfix18_En11
              iy_k_1 => iy_k_1_sig,  -- sfix18_En11
              done => done_sig,  -- ufix1
              id_k_1_AXI => id_k_1_AXI_sig,  -- sfix18_En11
              iq_k_1_AXI => iq_k_1_AXI_sig,  -- sfix18_En11
              ix_k_1_AXI => ix_k_1_AXI_sig,  -- sfix18_En11
              iy_k_1_AXI => iy_k_1_AXI_sig  -- sfix18_En11
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  done <= done_sig;

  id_k_1 <= id_k_1_sig;

  iq_k_1 <= iq_k_1_sig;

  ix_k_1 <= ix_k_1_sig;

  iy_k_1 <= iy_k_1_sig;

  id_k_1_AXI <= id_k_1_AXI_sig;

  iq_k_1_AXI <= iq_k_1_AXI_sig;

  ix_k_1_AXI <= ix_k_1_AXI_sig;

  iy_k_1_AXI <= iy_k_1_AXI_sig;

END rtl;

