Analysis & Synthesis report for ARM
Fri Jun 03 15:56:17 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: IF_Stage:if_stage|Register:PC_reg
 16. Parameter Settings for User Entity Instance: IF_Stage:if_stage|Mux2to1:mux32b
 17. Parameter Settings for User Entity Instance: ID_Stage:id_stage|Mux2to1:mux4b
 18. Parameter Settings for User Entity Instance: ID_Stage:id_stage|Mux2to1:mux9b
 19. Parameter Settings for User Entity Instance: EXE_Stage:exe_stage|Mux4to1:mux_rn
 20. Parameter Settings for User Entity Instance: EXE_Stage:exe_stage|Mux4to1:mux_rm
 21. Parameter Settings for User Entity Instance: Mux2to1:mux_wb_en
 22. Parameter Settings for User Entity Instance: WB_Stage:wb_stage|Mux2to1:mux32b
 23. Parameter Settings for Inferred Entity Instance: EXE_Stage:exe_stage|ALU:alu_unit|lpm_add_sub:Add2
 24. Port Connectivity Checks: "Mux2to1:mux_wb_en"
 25. Port Connectivity Checks: "EXE_Stage:exe_stage|Mux4to1:mux_rm"
 26. Port Connectivity Checks: "EXE_Stage:exe_stage|Mux4to1:mux_rn"
 27. Port Connectivity Checks: "ID_Stage:id_stage|Mux2to1:mux9b"
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 03 15:56:16 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ARM                                             ;
; Top-level Entity Name              ; ARM_cpu                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 31,130                                          ;
;     Total combinational functions  ; 14,249                                          ;
;     Dedicated logic registers      ; 17,273                                          ;
; Total registers                    ; 17273                                           ;
; Total pins                         ; 424                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ARM_cpu            ; ARM                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+-----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                 ; Library ;
+-----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; ../Codes/WB_Stage.v               ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v               ;         ;
; ../Codes/Val2_Ganerator.v         ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v         ;         ;
; ../Codes/Status_Reg.v             ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v             ;         ;
; ../Codes/SRAM_Controller.v        ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v        ;         ;
; ../Codes/SRAM.v                   ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v                   ;         ;
; ../Codes/RegisterFile.v           ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v           ;         ;
; ../Codes/Register.v               ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v               ;         ;
; ../Codes/Mux4to1.v                ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v                ;         ;
; ../Codes/Mux2to1.v                ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v                ;         ;
; ../Codes/MEM_Stage_Reg.v          ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v          ;         ;
; ../Codes/InstMemory.v             ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v             ;         ;
; ../Codes/IF_Stage_Reg.v           ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v           ;         ;
; ../Codes/IF_Stage.v               ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v               ;         ;
; ../Codes/ID_Stage_Reg.v           ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v           ;         ;
; ../Codes/ID_Stage.v               ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v               ;         ;
; ../Codes/Hazard_Detection_Unit2.v ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v ;         ;
; ../Codes/Hazard_Detection_Unit.v  ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v  ;         ;
; ../Codes/Fowarding_Unit.v         ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v         ;         ;
; ../Codes/EXE_Stage_Reg.v          ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v          ;         ;
; ../Codes/EXE_Stage.v              ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v              ;         ;
; ../Codes/ControlUnit.v            ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v            ;         ;
; ../Codes/ConditionCheck.v         ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v         ;         ;
; ../Codes/ARM_cpu.v                ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v                ;         ;
; ../Codes/ALU.v                    ; yes             ; User Verilog HDL File        ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v                    ;         ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                            ;         ;
; addcore.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                ;         ;
; look_add.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                               ;         ;
; bypassff.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; alt_stratix_add_sub.inc           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                    ;         ;
; aglobal130.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                             ;         ;
; db/add_sub_8ri.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/add_sub_8ri.tdf     ;         ;
+-----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 31,130 ;
;                                             ;        ;
; Total combinational functions               ; 14249  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 13077  ;
;     -- 3 input functions                    ; 866    ;
;     -- <=2 input functions                  ; 306    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 14058  ;
;     -- arithmetic mode                      ; 191    ;
;                                             ;        ;
; Total registers                             ; 17273  ;
;     -- Dedicated logic registers            ; 17273  ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 424    ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 17273  ;
; Total fan-out                               ; 108621 ;
; Average fan-out                             ; 3.40   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers  ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Library Name ;
+------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; |ARM_cpu                                 ; 14249 (28)        ; 17273 (1)     ; 0           ; 0            ; 0       ; 0         ; 424  ; 0            ; |ARM_cpu                                                                              ; work         ;
;    |EXE_Stage:exe_stage|                 ; 1102 (70)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage                                                          ; work         ;
;       |ALU:alu_unit|                     ; 386 (320)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit                                             ; work         ;
;          |lpm_add_sub:Add2|              ; 66 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit|lpm_add_sub:Add2                            ; work         ;
;             |add_sub_8ri:auto_generated| ; 66 (66)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit|lpm_add_sub:Add2|add_sub_8ri:auto_generated ; work         ;
;       |Mux4to1:mux_rm|                   ; 64 (64)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage|Mux4to1:mux_rm                                           ; work         ;
;       |Mux4to1:mux_rn|                   ; 64 (64)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage|Mux4to1:mux_rn                                           ; work         ;
;       |Val2_Generator:val2_gen|          ; 518 (518)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen                                  ; work         ;
;    |EXE_Stage_Reg:exe_stage_reg|         ; 0 (0)             ; 71 (71)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|EXE_Stage_Reg:exe_stage_reg                                                  ; work         ;
;    |Forwarding_Unit:forwarding_unit|     ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|Forwarding_Unit:forwarding_unit                                              ; work         ;
;    |Hazard_Detection_Unit:hazard_unit1|  ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|Hazard_Detection_Unit:hazard_unit1                                           ; work         ;
;    |ID_Stage:id_stage|                   ; 76 (2)            ; 512 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage                                                            ; work         ;
;       |ControlUnit:control_unit|         ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage|ControlUnit:control_unit                                   ; work         ;
;       |Mux2to1:mux4b|                    ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage|Mux2to1:mux4b                                              ; work         ;
;       |Mux2to1:mux9b|                    ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage|Mux2to1:mux9b                                              ; work         ;
;       |RegisterFile:reg_file|            ; 60 (60)           ; 512 (512)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage:id_stage|RegisterFile:reg_file                                      ; work         ;
;    |ID_Stage_Reg:id_stage_reg|           ; 703 (703)         ; 127 (127)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|ID_Stage_Reg:id_stage_reg                                                    ; work         ;
;    |IF_Stage:if_stage|                   ; 99 (0)            ; 30 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|IF_Stage:if_stage                                                            ; work         ;
;       |InstMemory:InstMem|               ; 69 (69)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem                                         ; work         ;
;       |Register:PC_reg|                  ; 30 (30)           ; 30 (30)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|IF_Stage:if_stage|Register:PC_reg                                            ; work         ;
;    |IF_Stage_Reg:if_stage_reg|           ; 58 (58)           ; 57 (57)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|IF_Stage_Reg:if_stage_reg                                                    ; work         ;
;    |MEM_Stage_Reg:memory_stage_reg|      ; 0 (0)             ; 70 (70)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|MEM_Stage_Reg:memory_stage_reg                                               ; work         ;
;    |SRAM:sram|                           ; 12025 (12025)     ; 16400 (16400) ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|SRAM:sram                                                                    ; work         ;
;    |SRAM_Controller:sram_controller|     ; 116 (116)         ; 3 (3)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|SRAM_Controller:sram_controller                                              ; work         ;
;    |Status_Reg:st_reg|                   ; 0 (0)             ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|Status_Reg:st_reg                                                            ; work         ;
;    |WB_Stage:wb_stage|                   ; 32 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|WB_Stage:wb_stage                                                            ; work         ;
;       |Mux2to1:mux32b|                   ; 32 (32)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_cpu|WB_Stage:wb_stage|Mux2to1:mux32b                                             ; work         ;
+------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
; SRAM_Controller:sram_controller|SRAM_ADDR[0]         ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[1]         ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[2]         ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[3]         ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[4]         ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[5]         ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[6]         ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[7]         ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[8]         ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[9]         ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[10]        ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[11]        ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[12]        ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[13]        ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[14]        ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[15]        ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[16]        ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|SRAM_ADDR[17]        ; SRAM_Controller:sram_controller|ready                ; yes                    ;
; SRAM_Controller:sram_controller|low_data[0]          ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[1]          ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[2]          ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[3]          ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[4]          ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[5]          ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[6]          ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[7]          ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[8]          ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[9]          ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[10]         ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[11]         ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[12]         ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[13]         ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[14]         ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|low_data[15]         ; SRAM_Controller:sram_controller|always1              ; yes                    ;
; SRAM_Controller:sram_controller|high_data[0]         ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[1]         ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[2]         ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[3]         ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[4]         ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[5]         ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[6]         ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[7]         ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[8]         ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[9]         ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[10]        ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[11]        ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[12]        ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[13]        ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[14]        ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; SRAM_Controller:sram_controller|high_data[15]        ; SRAM_Controller:sram_controller|high_data[15]        ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9]  ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] ; EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ; yes                    ;
; Number of user-specified and inferred latches = 82   ;                                                      ;                        ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; hazard~0                                               ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                        ;
+-----------------------------------------------------------------+---------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                      ;
+-----------------------------------------------------------------+---------------------------------------------------------+
; ID_Stage_Reg:id_stage_reg|signed_imm_24[9,11,13,15,17,19,21,23] ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[7]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[6]                      ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[6]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[5]                      ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[5]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[4]                      ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[4]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[3]                      ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[3]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[2]                      ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[2]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[1]                      ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[1]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[7,8,10,12,14,16,18,20]  ; Merged with ID_Stage_Reg:id_stage_reg|signed_imm_24[22] ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[22]                     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[7]  ;
; ID_Stage_Reg:id_stage_reg|signed_imm_24[0]                      ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[0]  ;
; ID_Stage_Reg:id_stage_reg|pc[1]                                 ; Merged with ID_Stage_Reg:id_stage_reg|pc[0]             ;
; IF_Stage_Reg:if_stage_reg|PC[1]                                 ; Merged with IF_Stage_Reg:if_stage_reg|PC[0]             ;
; IF_Stage:if_stage|Register:PC_reg|d_out[1]                      ; Merged with IF_Stage:if_stage|Register:PC_reg|d_out[0]  ;
; IF_Stage_Reg:if_stage_reg|PC[0]                                 ; Stuck at GND due to stuck port data_in                  ;
; ID_Stage_Reg:id_stage_reg|pc[0]                                 ; Stuck at GND due to stuck port data_in                  ;
; IF_Stage:if_stage|Register:PC_reg|d_out[0]                      ; Stuck at GND due to stuck port data_in                  ;
; IF_Stage_Reg:if_stage_reg|Inst[10]                              ; Merged with IF_Stage_Reg:if_stage_reg|Inst[27]          ;
; IF_Stage_Reg:if_stage_reg|Inst[29,30]                           ; Merged with IF_Stage_Reg:if_stage_reg|Inst[31]          ;
; IF_Stage_Reg:if_stage_reg|Inst[7]                               ; Merged with IF_Stage_Reg:if_stage_reg|Inst[5]           ;
; IF_Stage_Reg:if_stage_reg|Inst[11]                              ; Merged with IF_Stage_Reg:if_stage_reg|Inst[9]           ;
; ID_Stage_Reg:id_stage_reg|shift_operand[7]                      ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[5]  ;
; ID_Stage_Reg:id_stage_reg|shift_operand[11]                     ; Merged with ID_Stage_Reg:id_stage_reg|shift_operand[9]  ;
; Status_Reg:st_reg|d_out[0,3]                                    ; Lost fanout                                             ;
; Total Number of Removed Registers = 39                          ;                                                         ;
+-----------------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                                      ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------------+
; IF_Stage_Reg:if_stage_reg|PC[0] ; Stuck at GND              ; ID_Stage_Reg:id_stage_reg|pc[0], IF_Stage:if_stage|Register:PC_reg|d_out[0] ;
;                                 ; due to stuck port data_in ;                                                                             ;
+---------------------------------+---------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17273 ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 841   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17268 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[1][0]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[2][1]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[3][0]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[3][1]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[4][2]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[5][0]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[5][2]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[6][1]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[6][2]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[7][0]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[7][1]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[7][2]  ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[10][1] ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[10][3] ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[11][0] ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[11][1] ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[11][3] ; 3       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[9][0]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[13][0] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[14][1] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[14][2] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[13][2] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[12][2] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[9][3]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[13][3] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[14][3] ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[8][3]  ; 2       ;
; ID_Stage:id_stage|RegisterFile:reg_file|register_file[12][3] ; 2       ;
; Total number of inverted registers = 28                      ;         ;
+--------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ARM_cpu|SRAM_Controller:sram_controller|state[0]             ;
; 3:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; Yes        ; |ARM_cpu|IF_Stage_Reg:if_stage_reg|PC[7]                      ;
; 3:1                ; 58 bits   ; 116 LEs       ; 58 LEs               ; 58 LEs                 ; Yes        ; |ARM_cpu|ID_Stage_Reg:id_stage_reg|pc[20]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ARM_cpu|ID_Stage_Reg:id_stage_reg|mem_r_en                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ARM_cpu|ID_Stage_Reg:id_stage_reg|exe_cmd[1]                 ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |ARM_cpu|ID_Stage_Reg:id_stage_reg|val_rn[0]                  ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |ARM_cpu|ID_Stage_Reg:id_stage_reg|val_rm[4]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Mux4to1:mux_rn|Mux25             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Mux4to1:mux_rm|Mux11             ;
; 13:1               ; 30 bits   ; 240 LEs       ; 150 LEs              ; 90 LEs                 ; No         ; |ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit|Mux13               ;
; 9:1                ; 14 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_Stage:if_stage|Register:PC_reg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_Stage:if_stage|Mux2to1:mux32b ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_Stage:id_stage|Mux2to1:mux4b ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_Stage:id_stage|Mux2to1:mux9b ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 9     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXE_Stage:exe_stage|Mux4to1:mux_rn ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXE_Stage:exe_stage|Mux4to1:mux_rm ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2to1:mux_wb_en ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WB_Stage:wb_stage|Mux2to1:mux32b ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: EXE_Stage:exe_stage|ALU:alu_unit|lpm_add_sub:Add2 ;
+------------------------+-------------+-------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                        ;
+------------------------+-------------+-------------------------------------------------------------+
; LPM_WIDTH              ; 33          ; Untyped                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                          ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                     ;
; STYLE                  ; FAST        ; Untyped                                                     ;
; CBXI_PARAMETER         ; add_sub_8ri ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                              ;
+------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------+
; Port Connectivity Checks: "Mux2to1:mux_wb_en" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; i1   ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "EXE_Stage:exe_stage|Mux4to1:mux_rm" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; i3   ; Input ; Info     ; Explicitly unconnected               ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "EXE_Stage:exe_stage|Mux4to1:mux_rn" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; i3   ; Input ; Info     ; Explicitly unconnected               ;
+------+-------+----------+--------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ID_Stage:id_stage|Mux2to1:mux9b" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; i1   ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 03 15:50:21 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/wb_stage.v
    Info (12023): Found entity 1: WB_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v
    Info (12023): Found entity 1: Val2_Generator
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/status_reg.v
    Info (12023): Found entity 1: Status_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/sram_controller.v
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/sram.v
    Info (12023): Found entity 1: SRAM
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mux4to1.v
    Info (12023): Found entity 1: Mux4to1
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mux2to1.v
    Info (12023): Found entity 1: Mux2to1
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v
    Info (12023): Found entity 1: MEM_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/instmemory.v
    Info (12023): Found entity 1: InstMemory
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v
    Info (12023): Found entity 1: IF_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/if_stage.v
    Info (12023): Found entity 1: IF_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v
    Info (12023): Found entity 1: ID_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/id_stage.v
    Info (12023): Found entity 1: ID_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v
    Info (12023): Found entity 1: Hazard_Detection_Unit2
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v
    Info (12023): Found entity 1: Hazard_Detection_Unit
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v
    Info (12023): Found entity 1: Forwarding_Unit
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v
    Info (12023): Found entity 1: EXE_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/exe_stage.v
    Info (12023): Found entity 1: EXE_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/controlunit.v
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/conditioncheck.v
    Info (12023): Found entity 1: ConditionCheck
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/arm_cpu.v
    Info (12023): Found entity 1: ARM_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/alu.v
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "ARM_cpu" for the top level hierarchy
Info (12128): Elaborating entity "IF_Stage" for hierarchy "IF_Stage:if_stage"
Info (12128): Elaborating entity "Register" for hierarchy "IF_Stage:if_stage|Register:PC_reg"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "IF_Stage:if_stage|Mux2to1:mux32b"
Info (12128): Elaborating entity "InstMemory" for hierarchy "IF_Stage:if_stage|InstMemory:InstMem"
Warning (10030): Net "mem.data_a" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "IF_Stage_Reg" for hierarchy "IF_Stage_Reg:if_stage_reg"
Info (12128): Elaborating entity "ID_Stage" for hierarchy "ID_Stage:id_stage"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "ID_Stage:id_stage|Mux2to1:mux4b"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "ID_Stage:id_stage|Mux2to1:mux9b"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ID_Stage:id_stage|ControlUnit:control_unit"
Info (12128): Elaborating entity "ConditionCheck" for hierarchy "ID_Stage:id_stage|ConditionCheck:condition_check"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "ID_Stage:id_stage|RegisterFile:reg_file"
Warning (10240): Verilog HDL Always Construct warning at RegisterFile.v(22): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "Hazard_Detection_Unit:hazard_unit1"
Info (12128): Elaborating entity "Hazard_Detection_Unit2" for hierarchy "Hazard_Detection_Unit2:hazard_unit2"
Info (12128): Elaborating entity "ID_Stage_Reg" for hierarchy "ID_Stage_Reg:id_stage_reg"
Info (12128): Elaborating entity "EXE_Stage" for hierarchy "EXE_Stage:exe_stage"
Info (12128): Elaborating entity "ALU" for hierarchy "EXE_Stage:exe_stage|ALU:alu_unit"
Warning (10235): Verilog HDL Always Construct warning at ALU.v(20): variable "x1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(21): variable "x2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(22): variable "x3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(23): variable "x4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(24): variable "x5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(25): variable "x6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(26): variable "x7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(27): variable "x8" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(28): variable "x9" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "Val2_Generator" for hierarchy "EXE_Stage:exe_stage|Val2_Generator:val2_gen"
Warning (10235): Verilog HDL Always Construct warning at Val2_Ganerator.v(30): variable "rotate_wire" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at Val2_Ganerator.v(30): truncated value with size 64 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable "immd" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable "rotate_im" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at Val2_Ganerator.v(34): truncated value with size 64 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at Val2_Ganerator.v(21): inferring latch(es) for variable "val2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "val2[0]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[1]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[2]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[3]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[4]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[5]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[6]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[7]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[8]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[9]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[10]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[11]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[12]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[13]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[14]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[15]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[16]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[17]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[18]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[19]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[20]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[21]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[22]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[23]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[24]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[25]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[26]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[27]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[28]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[29]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[30]" at Val2_Ganerator.v(21)
Info (10041): Inferred latch for "val2[31]" at Val2_Ganerator.v(21)
Info (12128): Elaborating entity "Mux4to1" for hierarchy "EXE_Stage:exe_stage|Mux4to1:mux_rn"
Info (12128): Elaborating entity "EXE_Stage_Reg" for hierarchy "EXE_Stage_Reg:exe_stage_reg"
Info (12128): Elaborating entity "Status_Reg" for hierarchy "Status_Reg:st_reg"
Info (12128): Elaborating entity "Forwarding_Unit" for hierarchy "Forwarding_Unit:forwarding_unit"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "Mux2to1:mux_wb_en"
Info (12128): Elaborating entity "SRAM_Controller" for hierarchy "SRAM_Controller:sram_controller"
Warning (10235): Verilog HDL Always Construct warning at SRAM_Controller.v(37): variable "SRAM_DQ" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SRAM_Controller.v(39): variable "SRAM_DQ" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SRAM_Controller.v(43): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at SRAM_Controller.v(45): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable "low_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable "high_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable "SRAM_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "high_data[0]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[1]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[2]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[3]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[4]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[5]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[6]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[7]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[8]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[9]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[10]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[11]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[12]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[13]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[14]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "high_data[15]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[0]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[1]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[2]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[3]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[4]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[5]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[6]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[7]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[8]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[9]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[10]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[11]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[12]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[13]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[14]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "low_data[15]" at SRAM_Controller.v(35)
Info (10041): Inferred latch for "SRAM_ADDR[0]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[1]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[2]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[3]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[4]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[5]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[6]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[7]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[8]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[9]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[10]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[11]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[12]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[13]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[14]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[15]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[16]" at SRAM_Controller.v(41)
Info (10041): Inferred latch for "SRAM_ADDR[17]" at SRAM_Controller.v(41)
Info (12128): Elaborating entity "SRAM" for hierarchy "SRAM:sram"
Info (12128): Elaborating entity "MEM_Stage_Reg" for hierarchy "MEM_Stage_Reg:memory_stage_reg"
Info (12128): Elaborating entity "WB_Stage" for hierarchy "WB_Stage:wb_stage"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "SRAM:sram|mem" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "EXE_Stage:exe_stage|ALU:alu_unit|Add2"
Info (12130): Elaborated megafunction instantiation "EXE_Stage:exe_stage|ALU:alu_unit|lpm_add_sub:Add2"
Info (12133): Instantiated megafunction "EXE_Stage:exe_stage|ALU:alu_unit|lpm_add_sub:Add2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf
    Info (12023): Found entity 1: add_sub_8ri
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|SRAM_DQ_REG[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_WE_N" to the node "SRAM:sram|mem" into an OR gate
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[0]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[1]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[2]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[3]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[4]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[5]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[6]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[7]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[8]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[9]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[10]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[11]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[12]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[13]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[14]" to the node "SRAM:sram|mem" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "SRAM_Controller:sram_controller|SRAM_DQ[15]" to the node "SRAM:sram|mem" into an OR gate
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|low_data[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch SRAM_Controller:sram_controller|high_data[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller|state[2]
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_Stage_Reg:id_stage_reg|shift_operand[4]
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Warning (13012): Latch EXE_Stage:exe_stage|Val2_Generator:val2_gen|val2[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage|control_input
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[0]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[1]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[2]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[3]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[4]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[5]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[6]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[7]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[8]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[9]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[10]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[11]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[12]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[13]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[14]~synth"
    Warning (13010): Node "SRAM_Controller:sram_controller|SRAM_DQ[15]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc_if[0]" is stuck at GND
    Warning (13410): Pin "pc_if[1]" is stuck at GND
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 31693 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 421 output pins
    Info (21061): Implemented 31269 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 210 warnings
    Info: Peak virtual memory: 4922 megabytes
    Info: Processing ended: Fri Jun 03 15:56:17 2022
    Info: Elapsed time: 00:05:56
    Info: Total CPU time (on all processors): 00:05:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg.


