# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 10943
attribute \dynports 1
attribute \hdlname "\\rr_arb_tree"
attribute \src "rr_arb_tree.v:1.1-154.10"
module $paramod$403322652aa953b3123790a0ef58100329b3cba9\rr_arb_tree
  parameter \NumIn 8
  parameter \DataWidth 86
  parameter \ExtPrio 1'0
  parameter \AxiVldRdy 1'0
  parameter \LockIn 1'1
  attribute \src "rr_arb_tree.v:92.97-92.108"
  wire width 3 $add$rr_arb_tree.v:92$1916_Y
  attribute \src "rr_arb_tree.v:113.38-113.88"
  wire $and$rr_arb_tree.v:113$1974_Y
  attribute \src "rr_arb_tree.v:113.38-113.88"
  wire $and$rr_arb_tree.v:113$1990_Y
  attribute \src "rr_arb_tree.v:113.38-113.88"
  wire $and$rr_arb_tree.v:113$2006_Y
  attribute \src "rr_arb_tree.v:113.38-113.88"
  wire $and$rr_arb_tree.v:113$2022_Y
  attribute \src "rr_arb_tree.v:120.31-120.75"
  wire $and$rr_arb_tree.v:120$1982_Y
  attribute \src "rr_arb_tree.v:120.31-120.75"
  wire $and$rr_arb_tree.v:120$1998_Y
  attribute \src "rr_arb_tree.v:120.31-120.75"
  wire $and$rr_arb_tree.v:120$2014_Y
  attribute \src "rr_arb_tree.v:120.31-120.75"
  wire $and$rr_arb_tree.v:120$2030_Y
  attribute \src "rr_arb_tree.v:121.37-121.87"
  wire $and$rr_arb_tree.v:121$1986_Y
  attribute \src "rr_arb_tree.v:121.37-121.87"
  wire $and$rr_arb_tree.v:121$2002_Y
  attribute \src "rr_arb_tree.v:121.37-121.87"
  wire $and$rr_arb_tree.v:121$2018_Y
  attribute \src "rr_arb_tree.v:121.37-121.87"
  wire $and$rr_arb_tree.v:121$2034_Y
  attribute \src "rr_arb_tree.v:137.40-137.91"
  wire $and$rr_arb_tree.v:137$1923_Y
  attribute \src "rr_arb_tree.v:137.40-137.91"
  wire $and$rr_arb_tree.v:137$1940_Y
  attribute \src "rr_arb_tree.v:137.40-137.91"
  wire $and$rr_arb_tree.v:137$1957_Y
  wire width 3 $auto$async2sync.cc:140:execute$10188
  wire width 8 $auto$async2sync.cc:140:execute$10190
  wire $auto$async2sync.cc:140:execute$10192
  wire $auto$opt_dff.cc:276:combine_resets$10514
  wire $auto$rtlil.cc:2127:Not$10513
  attribute \src "rr_arb_tree.v:92.38-92.72"
  wire $eq$rr_arb_tree.v:92$1915_Y
  attribute \src "rr_arb_tree.v:92.20-92.34"
  wire $logic_and$rr_arb_tree.v:92$1914_Y
  attribute \src "rr_arb_tree.v:113.21-113.34"
  wire $not$rr_arb_tree.v:113$1973_Y
  attribute \src "rr_arb_tree.v:113.21-113.34"
  wire $not$rr_arb_tree.v:113$1989_Y
  attribute \src "rr_arb_tree.v:113.21-113.34"
  wire $not$rr_arb_tree.v:113$2005_Y
  attribute \src "rr_arb_tree.v:113.21-113.34"
  wire $not$rr_arb_tree.v:113$2021_Y
  attribute \src "rr_arb_tree.v:120.79-120.83"
  wire $not$rr_arb_tree.v:120$1983_Y
  attribute \src "rr_arb_tree.v:120.79-120.83"
  wire $not$rr_arb_tree.v:120$1999_Y
  attribute \src "rr_arb_tree.v:120.79-120.83"
  wire $not$rr_arb_tree.v:120$2015_Y
  attribute \src "rr_arb_tree.v:120.79-120.83"
  wire $not$rr_arb_tree.v:120$2031_Y
  attribute \src "rr_arb_tree.v:137.20-137.36"
  wire $not$rr_arb_tree.v:137$1922_Y
  attribute \src "rr_arb_tree.v:137.20-137.36"
  wire $not$rr_arb_tree.v:137$1939_Y
  attribute \src "rr_arb_tree.v:137.20-137.36"
  wire $not$rr_arb_tree.v:137$1956_Y
  attribute \src "rr_arb_tree.v:144.50-144.54"
  wire $not$rr_arb_tree.v:144$1935_Y
  attribute \src "rr_arb_tree.v:144.50-144.54"
  wire $not$rr_arb_tree.v:144$1952_Y
  attribute \src "rr_arb_tree.v:144.50-144.54"
  wire $not$rr_arb_tree.v:144$1969_Y
  attribute \src "rr_arb_tree.v:64.30-64.36"
  wire $not$rr_arb_tree.v:64$1906_Y
  attribute \src "rr_arb_tree.v:92.38-92.108"
  wire width 3 $ternary$rr_arb_tree.v:92$1917_Y
  attribute \src "rr_arb_tree.v:19.13-19.18"
  wire input 1 \clk_i
  attribute \src "rr_arb_tree.v:25.41-25.47"
  wire width 688 input 7 \data_i
  attribute \src "rr_arb_tree.v:28.32-28.38"
  wire width 86 output 10 \data_o
  attribute \src "rr_arb_tree.v:21.13-21.20"
  wire input 3 \flush_i
  attribute \src "rr_arb_tree.v:44.239-44.249"
  wire width 602 \genblk1.data_nodes
  attribute \src "rr_arb_tree.v:61.11-61.17"
  wire \genblk1.gen_int_rr.gen_lock.lock_d
  attribute \src "rr_arb_tree.v:62.10-62.16"
  wire \genblk1.gen_int_rr.gen_lock.lock_q
  attribute \src "rr_arb_tree.v:63.24-63.29"
  wire width 8 \genblk1.gen_int_rr.gen_lock.req_q
  attribute \src "rr_arb_tree.v:59.28-59.32"
  wire width 3 \genblk1.gen_int_rr.rr_d
  wire width 2 \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1886.$result
  wire width 2 \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1887.$result
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[0].gen_level[0].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[1].gen_level[0].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[1].gen_level[1].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[2].gen_level[0].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[2].gen_level[1].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[2].gen_level[2].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[2].gen_level[3].sel
  attribute \src "rr_arb_tree.v:45.34-45.43"
  wire width 7 \genblk1.gnt_nodes
  attribute \unused_bits "5 8"
  wire width 19 \genblk1.index_nodes
  attribute \src "rr_arb_tree.v:48.23-48.28"
  wire width 8 \genblk1.req_d
  attribute \src "rr_arb_tree.v:46.34-46.43"
  wire width 7 \genblk1.req_nodes
  attribute \src "rr_arb_tree.v:47.26-47.30"
  wire width 3 \genblk1.rr_q
  attribute \src "rr_arb_tree.v:26.13-26.18"
  wire input 8 \gnt_i
  attribute \src "rr_arb_tree.v:24.28-24.33"
  wire width 8 output 6 \gnt_o
  attribute \src "rr_arb_tree.v:29.36-29.41"
  wire width 3 output 11 \idx_o
  attribute \src "rr_arb_tree.v:23.27-23.32"
  wire width 8 input 5 \req_i
  attribute \src "rr_arb_tree.v:27.14-27.19"
  wire output 9 \req_o
  attribute \src "rr_arb_tree.v:22.35-22.39"
  wire width 3 input 4 \rr_i
  attribute \src "rr_arb_tree.v:20.13-20.19"
  wire input 2 \rst_ni
  attribute \src "rr_arb_tree.v:92.97-92.108"
  cell $add $add$rr_arb_tree.v:92$1916
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \genblk1.rr_q
    connect \B 1'1
    connect \Y $add$rr_arb_tree.v:92$1916_Y
  end
  attribute \src "rr_arb_tree.v:113.38-113.88"
  cell $and $and$rr_arb_tree.v:113$1974
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [1]
    connect \B \genblk1.rr_q [0]
    connect \Y $and$rr_arb_tree.v:113$1974_Y
  end
  attribute \src "rr_arb_tree.v:113.38-113.88"
  cell $and $and$rr_arb_tree.v:113$1990
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [3]
    connect \B \genblk1.rr_q [0]
    connect \Y $and$rr_arb_tree.v:113$1990_Y
  end
  attribute \src "rr_arb_tree.v:113.38-113.88"
  cell $and $and$rr_arb_tree.v:113$2006
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [5]
    connect \B \genblk1.rr_q [0]
    connect \Y $and$rr_arb_tree.v:113$2006_Y
  end
  attribute \src "rr_arb_tree.v:113.38-113.88"
  cell $and $and$rr_arb_tree.v:113$2022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [7]
    connect \B \genblk1.rr_q [0]
    connect \Y $and$rr_arb_tree.v:113$2022_Y
  end
  attribute \src "rr_arb_tree.v:120.31-120.75"
  cell $and $and$rr_arb_tree.v:120$1982
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [3]
    connect \B \genblk1.req_d [0]
    connect \Y $and$rr_arb_tree.v:120$1982_Y
  end
  attribute \src "rr_arb_tree.v:120.30-120.83"
  cell $and $and$rr_arb_tree.v:120$1984
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:120$1982_Y
    connect \B $not$rr_arb_tree.v:120$1983_Y
    connect \Y \gnt_o [0]
  end
  attribute \src "rr_arb_tree.v:120.31-120.75"
  cell $and $and$rr_arb_tree.v:120$1998
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [4]
    connect \B \genblk1.req_d [2]
    connect \Y $and$rr_arb_tree.v:120$1998_Y
  end
  attribute \src "rr_arb_tree.v:120.30-120.83"
  cell $and $and$rr_arb_tree.v:120$2000
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:120$1998_Y
    connect \B $not$rr_arb_tree.v:120$1999_Y
    connect \Y \gnt_o [2]
  end
  attribute \src "rr_arb_tree.v:120.31-120.75"
  cell $and $and$rr_arb_tree.v:120$2014
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [5]
    connect \B \genblk1.req_d [4]
    connect \Y $and$rr_arb_tree.v:120$2014_Y
  end
  attribute \src "rr_arb_tree.v:120.30-120.83"
  cell $and $and$rr_arb_tree.v:120$2016
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:120$2014_Y
    connect \B $not$rr_arb_tree.v:120$2015_Y
    connect \Y \gnt_o [4]
  end
  attribute \src "rr_arb_tree.v:120.31-120.75"
  cell $and $and$rr_arb_tree.v:120$2030
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [6]
    connect \B \genblk1.req_d [6]
    connect \Y $and$rr_arb_tree.v:120$2030_Y
  end
  attribute \src "rr_arb_tree.v:120.30-120.83"
  cell $and $and$rr_arb_tree.v:120$2032
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:120$2030_Y
    connect \B $not$rr_arb_tree.v:120$2031_Y
    connect \Y \gnt_o [6]
  end
  attribute \src "rr_arb_tree.v:121.37-121.87"
  cell $and $and$rr_arb_tree.v:121$1986
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [3]
    connect \B \genblk1.req_d [1]
    connect \Y $and$rr_arb_tree.v:121$1986_Y
  end
  attribute \src "rr_arb_tree.v:121.36-121.94"
  cell $and $and$rr_arb_tree.v:121$1987
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:121$1986_Y
    connect \B \genblk1.gen_levels[2].gen_level[0].sel
    connect \Y \gnt_o [1]
  end
  attribute \src "rr_arb_tree.v:121.37-121.87"
  cell $and $and$rr_arb_tree.v:121$2002
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [4]
    connect \B \genblk1.req_d [3]
    connect \Y $and$rr_arb_tree.v:121$2002_Y
  end
  attribute \src "rr_arb_tree.v:121.36-121.94"
  cell $and $and$rr_arb_tree.v:121$2003
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:121$2002_Y
    connect \B \genblk1.gen_levels[2].gen_level[1].sel
    connect \Y \gnt_o [3]
  end
  attribute \src "rr_arb_tree.v:121.37-121.87"
  cell $and $and$rr_arb_tree.v:121$2018
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [5]
    connect \B \genblk1.req_d [5]
    connect \Y $and$rr_arb_tree.v:121$2018_Y
  end
  attribute \src "rr_arb_tree.v:121.36-121.94"
  cell $and $and$rr_arb_tree.v:121$2019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:121$2018_Y
    connect \B \genblk1.gen_levels[2].gen_level[2].sel
    connect \Y \gnt_o [5]
  end
  attribute \src "rr_arb_tree.v:121.37-121.87"
  cell $and $and$rr_arb_tree.v:121$2034
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [6]
    connect \B \genblk1.req_d [7]
    connect \Y $and$rr_arb_tree.v:121$2034_Y
  end
  attribute \src "rr_arb_tree.v:121.36-121.94"
  cell $and $and$rr_arb_tree.v:121$2035
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:121$2034_Y
    connect \B \genblk1.gen_levels[2].gen_level[3].sel
    connect \Y \gnt_o [7]
  end
  attribute \src "rr_arb_tree.v:137.40-137.91"
  cell $and $and$rr_arb_tree.v:137$1923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [2]
    connect \B \genblk1.rr_q [2]
    connect \Y $and$rr_arb_tree.v:137$1923_Y
  end
  attribute \src "rr_arb_tree.v:137.40-137.91"
  cell $and $and$rr_arb_tree.v:137$1940
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [4]
    connect \B \genblk1.rr_q [1]
    connect \Y $and$rr_arb_tree.v:137$1940_Y
  end
  attribute \src "rr_arb_tree.v:137.40-137.91"
  cell $and $and$rr_arb_tree.v:137$1957
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [6]
    connect \B \genblk1.rr_q [1]
    connect \Y $and$rr_arb_tree.v:137$1957_Y
  end
  attribute \src "rr_arb_tree.v:144.32-144.54"
  cell $and $and$rr_arb_tree.v:144$1936
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \B $not$rr_arb_tree.v:144$1935_Y
    connect \Y \genblk1.gnt_nodes [1]
  end
  attribute \src "rr_arb_tree.v:144.32-144.54"
  cell $and $and$rr_arb_tree.v:144$1953
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [1]
    connect \B $not$rr_arb_tree.v:144$1952_Y
    connect \Y \genblk1.gnt_nodes [3]
  end
  attribute \src "rr_arb_tree.v:144.32-144.54"
  cell $and $and$rr_arb_tree.v:144$1970
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [2]
    connect \B $not$rr_arb_tree.v:144$1969_Y
    connect \Y \genblk1.gnt_nodes [5]
  end
  attribute \src "rr_arb_tree.v:145.36-145.57"
  cell $and $and$rr_arb_tree.v:145$1937
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \B \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y \genblk1.gnt_nodes [2]
  end
  attribute \src "rr_arb_tree.v:145.36-145.57"
  cell $and $and$rr_arb_tree.v:145$1954
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [1]
    connect \B \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y \genblk1.gnt_nodes [4]
  end
  attribute \src "rr_arb_tree.v:145.36-145.57"
  cell $and $and$rr_arb_tree.v:145$1971
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [2]
    connect \B \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y \genblk1.gnt_nodes [6]
  end
  attribute \src "rr_arb_tree.v:64.22-64.36"
  cell $and $and$rr_arb_tree.v:64$1907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_o
    connect \B $not$rr_arb_tree.v:64$1906_Y
    connect \Y \genblk1.gen_int_rr.gen_lock.lock_d
  end
  cell $mux $auto$async2sync.cc:149:execute$10189
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$10188
    connect \S \rst_ni
    connect \Y \genblk1.rr_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10191
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10190
    connect \S \rst_ni
    connect \Y \genblk1.gen_int_rr.gen_lock.req_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10193
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10192
    connect \S \rst_ni
    connect \Y \genblk1.gen_int_rr.gen_lock.lock_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$10512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$10513
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$10515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$10513 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$10514
  end
  attribute \src "rr_arb_tree.v:66.6-73.9"
  cell $sdff $auto$opt_dff.cc:702:run$10516
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \genblk1.gen_int_rr.gen_lock.lock_d
    connect \Q $auto$async2sync.cc:140:execute$10192
    connect \SRST $auto$opt_dff.cc:276:combine_resets$10514
  end
  attribute \src "rr_arb_tree.v:76.6-83.9"
  cell $sdff $auto$opt_dff.cc:702:run$10521
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D \genblk1.req_d
    connect \Q $auto$async2sync.cc:140:execute$10190
    connect \SRST $auto$opt_dff.cc:276:combine_resets$10514
  end
  attribute \src "rr_arb_tree.v:93.5-100.8"
  cell $sdff $auto$opt_dff.cc:702:run$10526
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \genblk1.gen_int_rr.rr_d
    connect \Q $auto$async2sync.cc:140:execute$10188
    connect \SRST $auto$opt_dff.cc:276:combine_resets$10514
  end
  attribute \src "rr_arb_tree.v:92.38-92.72"
  cell $eq $eq$rr_arb_tree.v:92$1915
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \genblk1.rr_q
    connect \B 3'111
    connect \Y $eq$rr_arb_tree.v:92$1915_Y
  end
  attribute \src "rr_arb_tree.v:92.20-92.34"
  cell $logic_and $logic_and$rr_arb_tree.v:92$1914
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \B \req_o
    connect \Y $logic_and$rr_arb_tree.v:92$1914_Y
  end
  attribute \src "rr_arb_tree.v:113.21-113.34"
  cell $not $not$rr_arb_tree.v:113$1973
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [0]
    connect \Y $not$rr_arb_tree.v:113$1973_Y
  end
  attribute \src "rr_arb_tree.v:113.21-113.34"
  cell $not $not$rr_arb_tree.v:113$1989
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [2]
    connect \Y $not$rr_arb_tree.v:113$1989_Y
  end
  attribute \src "rr_arb_tree.v:113.21-113.34"
  cell $not $not$rr_arb_tree.v:113$2005
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [4]
    connect \Y $not$rr_arb_tree.v:113$2005_Y
  end
  attribute \src "rr_arb_tree.v:113.21-113.34"
  cell $not $not$rr_arb_tree.v:113$2021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [6]
    connect \Y $not$rr_arb_tree.v:113$2021_Y
  end
  attribute \src "rr_arb_tree.v:120.79-120.83"
  cell $not $not$rr_arb_tree.v:120$1983
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[2].gen_level[0].sel
    connect \Y $not$rr_arb_tree.v:120$1983_Y
  end
  attribute \src "rr_arb_tree.v:120.79-120.83"
  cell $not $not$rr_arb_tree.v:120$1999
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[2].gen_level[1].sel
    connect \Y $not$rr_arb_tree.v:120$1999_Y
  end
  attribute \src "rr_arb_tree.v:120.79-120.83"
  cell $not $not$rr_arb_tree.v:120$2015
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[2].gen_level[2].sel
    connect \Y $not$rr_arb_tree.v:120$2015_Y
  end
  attribute \src "rr_arb_tree.v:120.79-120.83"
  cell $not $not$rr_arb_tree.v:120$2031
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[2].gen_level[3].sel
    connect \Y $not$rr_arb_tree.v:120$2031_Y
  end
  attribute \src "rr_arb_tree.v:137.20-137.36"
  cell $not $not$rr_arb_tree.v:137$1922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [1]
    connect \Y $not$rr_arb_tree.v:137$1922_Y
  end
  attribute \src "rr_arb_tree.v:137.20-137.36"
  cell $not $not$rr_arb_tree.v:137$1939
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [3]
    connect \Y $not$rr_arb_tree.v:137$1939_Y
  end
  attribute \src "rr_arb_tree.v:137.20-137.36"
  cell $not $not$rr_arb_tree.v:137$1956
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [5]
    connect \Y $not$rr_arb_tree.v:137$1956_Y
  end
  attribute \src "rr_arb_tree.v:144.50-144.54"
  cell $not $not$rr_arb_tree.v:144$1935
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y $not$rr_arb_tree.v:144$1935_Y
  end
  attribute \src "rr_arb_tree.v:144.50-144.54"
  cell $not $not$rr_arb_tree.v:144$1952
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y $not$rr_arb_tree.v:144$1952_Y
  end
  attribute \src "rr_arb_tree.v:144.50-144.54"
  cell $not $not$rr_arb_tree.v:144$1969
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y $not$rr_arb_tree.v:144$1969_Y
  end
  attribute \src "rr_arb_tree.v:64.30-64.36"
  cell $not $not$rr_arb_tree.v:64$1906
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \Y $not$rr_arb_tree.v:64$1906_Y
  end
  attribute \src "rr_arb_tree.v:112.33-112.66"
  cell $or $or$rr_arb_tree.v:112$1972
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [0]
    connect \B \genblk1.req_d [1]
    connect \Y \genblk1.req_nodes [3]
  end
  attribute \src "rr_arb_tree.v:112.33-112.66"
  cell $or $or$rr_arb_tree.v:112$1988
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [2]
    connect \B \genblk1.req_d [3]
    connect \Y \genblk1.req_nodes [4]
  end
  attribute \src "rr_arb_tree.v:112.33-112.66"
  cell $or $or$rr_arb_tree.v:112$2004
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [4]
    connect \B \genblk1.req_d [5]
    connect \Y \genblk1.req_nodes [5]
  end
  attribute \src "rr_arb_tree.v:112.33-112.66"
  cell $or $or$rr_arb_tree.v:112$2020
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [6]
    connect \B \genblk1.req_d [7]
    connect \Y \genblk1.req_nodes [6]
  end
  attribute \src "rr_arb_tree.v:113.21-113.89"
  cell $or $or$rr_arb_tree.v:113$1975
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:113$1973_Y
    connect \B $and$rr_arb_tree.v:113$1974_Y
    connect \Y \genblk1.gen_levels[2].gen_level[0].sel
  end
  attribute \src "rr_arb_tree.v:113.21-113.89"
  cell $or $or$rr_arb_tree.v:113$1991
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:113$1989_Y
    connect \B $and$rr_arb_tree.v:113$1990_Y
    connect \Y \genblk1.gen_levels[2].gen_level[1].sel
  end
  attribute \src "rr_arb_tree.v:113.21-113.89"
  cell $or $or$rr_arb_tree.v:113$2007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:113$2005_Y
    connect \B $and$rr_arb_tree.v:113$2006_Y
    connect \Y \genblk1.gen_levels[2].gen_level[2].sel
  end
  attribute \src "rr_arb_tree.v:113.21-113.89"
  cell $or $or$rr_arb_tree.v:113$2023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:113$2021_Y
    connect \B $and$rr_arb_tree.v:113$2022_Y
    connect \Y \genblk1.gen_levels[2].gen_level[3].sel
  end
  attribute \src "rr_arb_tree.v:136.32-136.69"
  cell $or $or$rr_arb_tree.v:136$1921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [1]
    connect \B \genblk1.req_nodes [2]
    connect \Y \req_o
  end
  attribute \src "rr_arb_tree.v:136.32-136.69"
  cell $or $or$rr_arb_tree.v:136$1938
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [3]
    connect \B \genblk1.req_nodes [4]
    connect \Y \genblk1.req_nodes [1]
  end
  attribute \src "rr_arb_tree.v:136.32-136.69"
  cell $or $or$rr_arb_tree.v:136$1955
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [5]
    connect \B \genblk1.req_nodes [6]
    connect \Y \genblk1.req_nodes [2]
  end
  attribute \src "rr_arb_tree.v:137.20-137.92"
  cell $or $or$rr_arb_tree.v:137$1924
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:137$1922_Y
    connect \B $and$rr_arb_tree.v:137$1923_Y
    connect \Y \genblk1.gen_levels[0].gen_level[0].sel
  end
  attribute \src "rr_arb_tree.v:137.20-137.92"
  cell $or $or$rr_arb_tree.v:137$1941
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:137$1939_Y
    connect \B $and$rr_arb_tree.v:137$1940_Y
    connect \Y \genblk1.gen_levels[1].gen_level[0].sel
  end
  attribute \src "rr_arb_tree.v:137.20-137.92"
  cell $or $or$rr_arb_tree.v:137$1958
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:137$1956_Y
    connect \B $and$rr_arb_tree.v:137$1957_Y
    connect \Y \genblk1.gen_levels[1].gen_level[1].sel
  end
  attribute \src "rr_arb_tree.v:119.122-119.213"
  cell $mux $ternary$rr_arb_tree.v:119$1980
    parameter \WIDTH 86
    connect \A \data_i [85:0]
    connect \B \data_i [171:86]
    connect \S \genblk1.gen_levels[2].gen_level[0].sel
    connect \Y \genblk1.data_nodes [343:258]
  end
  attribute \src "rr_arb_tree.v:119.122-119.213"
  cell $mux $ternary$rr_arb_tree.v:119$1996
    parameter \WIDTH 86
    connect \A \data_i [257:172]
    connect \B \data_i [343:258]
    connect \S \genblk1.gen_levels[2].gen_level[1].sel
    connect \Y \genblk1.data_nodes [429:344]
  end
  attribute \src "rr_arb_tree.v:119.122-119.213"
  cell $mux $ternary$rr_arb_tree.v:119$2012
    parameter \WIDTH 86
    connect \A \data_i [429:344]
    connect \B \data_i [515:430]
    connect \S \genblk1.gen_levels[2].gen_level[2].sel
    connect \Y \genblk1.data_nodes [515:430]
  end
  attribute \src "rr_arb_tree.v:119.122-119.213"
  cell $mux $ternary$rr_arb_tree.v:119$2028
    parameter \WIDTH 86
    connect \A \data_i [601:516]
    connect \B \data_i [687:602]
    connect \S \genblk1.gen_levels[2].gen_level[3].sel
    connect \Y \genblk1.data_nodes [601:516]
  end
  attribute \src "rr_arb_tree.v:142.122-142.1115"
  cell $mux $ternary$rr_arb_tree.v:142$1933
    parameter \WIDTH 3
    connect \A { 1'0 \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1887.$result }
    connect \B { 1'1 \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1886.$result }
    connect \S \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y \idx_o
  end
  attribute \src "rr_arb_tree.v:142.122-142.1115"
  cell $mux $ternary$rr_arb_tree.v:142$1950
    parameter \WIDTH 2
    connect \A { 1'0 \genblk1.gen_levels[2].gen_level[0].sel }
    connect \B { 1'1 \genblk1.gen_levels[2].gen_level[1].sel }
    connect \S \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1887.$result
  end
  attribute \src "rr_arb_tree.v:142.122-142.1115"
  cell $mux $ternary$rr_arb_tree.v:142$1967
    parameter \WIDTH 2
    connect \A { 1'0 \genblk1.gen_levels[2].gen_level[2].sel }
    connect \B { 1'1 \genblk1.gen_levels[2].gen_level[3].sel }
    connect \S \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1886.$result
  end
  attribute \src "rr_arb_tree.v:143.121-143.346"
  cell $mux $ternary$rr_arb_tree.v:143$1934
    parameter \WIDTH 86
    connect \A \genblk1.data_nodes [171:86]
    connect \B \genblk1.data_nodes [257:172]
    connect \S \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y \data_o
  end
  attribute \src "rr_arb_tree.v:143.121-143.346"
  cell $mux $ternary$rr_arb_tree.v:143$1951
    parameter \WIDTH 86
    connect \A \genblk1.data_nodes [343:258]
    connect \B \genblk1.data_nodes [429:344]
    connect \S \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y \genblk1.data_nodes [171:86]
  end
  attribute \src "rr_arb_tree.v:143.121-143.346"
  cell $mux $ternary$rr_arb_tree.v:143$1968
    parameter \WIDTH 86
    connect \A \genblk1.data_nodes [515:430]
    connect \B \genblk1.data_nodes [601:516]
    connect \S \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y \genblk1.data_nodes [257:172]
  end
  attribute \src "rr_arb_tree.v:65.22-65.44"
  cell $mux $ternary$rr_arb_tree.v:65$1908
    parameter \WIDTH 8
    connect \A \req_i
    connect \B \genblk1.gen_int_rr.gen_lock.req_q
    connect \S \genblk1.gen_int_rr.gen_lock.lock_q
    connect \Y \genblk1.req_d
  end
  attribute \src "rr_arb_tree.v:92.38-92.108"
  cell $mux $ternary$rr_arb_tree.v:92$1917
    parameter \WIDTH 3
    connect \A $add$rr_arb_tree.v:92$1916_Y
    connect \B 3'000
    connect \S $eq$rr_arb_tree.v:92$1915_Y
    connect \Y $ternary$rr_arb_tree.v:92$1917_Y
  end
  attribute \src "rr_arb_tree.v:92.20-92.116"
  cell $mux $ternary$rr_arb_tree.v:92$1918
    parameter \WIDTH 3
    connect \A \genblk1.rr_q
    connect \B $ternary$rr_arb_tree.v:92$1917_Y
    connect \S $logic_and$rr_arb_tree.v:92$1914_Y
    connect \Y \genblk1.gen_int_rr.rr_d
  end
  connect \genblk1.data_nodes [85:0] \data_o
  connect \genblk1.gnt_nodes [0] \gnt_i
  connect { \genblk1.index_nodes [18:9] \genblk1.index_nodes [7:6] \genblk1.index_nodes [4:0] } { \genblk1.gen_levels[2].gen_level[3].sel 2'00 \genblk1.gen_levels[2].gen_level[2].sel 2'00 \genblk1.gen_levels[2].gen_level[1].sel 2'00 \genblk1.gen_levels[2].gen_level[0].sel \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1886.$result \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1887.$result \idx_o }
  connect \genblk1.req_nodes [0] \req_o
end
attribute \dynports 1
attribute \hdlname "\\rr_arb_tree"
attribute \src "rr_arb_tree.v:1.1-154.10"
module $paramod$6d7d5c2242fc4f8fca711d815be835ec07646acc\rr_arb_tree
  parameter \NumIn 4
  parameter \DataWidth 1
  parameter \ExtPrio 1'0
  parameter \AxiVldRdy 1'0
  parameter \LockIn 1'1
  attribute \src "rr_arb_tree.v:92.97-92.108"
  wire width 2 $add$rr_arb_tree.v:92$2088_Y
  attribute \src "rr_arb_tree.v:113.38-113.88"
  wire $and$rr_arb_tree.v:113$2112_Y
  attribute \src "rr_arb_tree.v:113.38-113.88"
  wire $and$rr_arb_tree.v:113$2128_Y
  attribute \src "rr_arb_tree.v:120.31-120.75"
  wire $and$rr_arb_tree.v:120$2120_Y
  attribute \src "rr_arb_tree.v:120.31-120.75"
  wire $and$rr_arb_tree.v:120$2136_Y
  attribute \src "rr_arb_tree.v:121.37-121.87"
  wire $and$rr_arb_tree.v:121$2124_Y
  attribute \src "rr_arb_tree.v:121.37-121.87"
  wire $and$rr_arb_tree.v:121$2140_Y
  attribute \src "rr_arb_tree.v:137.40-137.91"
  wire $and$rr_arb_tree.v:137$2095_Y
  wire width 2 $auto$async2sync.cc:140:execute$10194
  wire width 4 $auto$async2sync.cc:140:execute$10196
  wire $auto$async2sync.cc:140:execute$10198
  wire $auto$opt_dff.cc:276:combine_resets$10529
  wire $auto$rtlil.cc:2127:Not$10528
  attribute \src "rr_arb_tree.v:92.38-92.72"
  wire $eq$rr_arb_tree.v:92$2087_Y
  attribute \src "rr_arb_tree.v:92.20-92.34"
  wire $logic_and$rr_arb_tree.v:92$2086_Y
  attribute \src "rr_arb_tree.v:113.21-113.34"
  wire $not$rr_arb_tree.v:113$2111_Y
  attribute \src "rr_arb_tree.v:113.21-113.34"
  wire $not$rr_arb_tree.v:113$2127_Y
  attribute \src "rr_arb_tree.v:120.79-120.83"
  wire $not$rr_arb_tree.v:120$2121_Y
  attribute \src "rr_arb_tree.v:120.79-120.83"
  wire $not$rr_arb_tree.v:120$2137_Y
  attribute \src "rr_arb_tree.v:137.20-137.36"
  wire $not$rr_arb_tree.v:137$2094_Y
  attribute \src "rr_arb_tree.v:144.50-144.54"
  wire $not$rr_arb_tree.v:144$2107_Y
  attribute \src "rr_arb_tree.v:64.30-64.36"
  wire $not$rr_arb_tree.v:64$2078_Y
  attribute \src "rr_arb_tree.v:92.38-92.108"
  wire width 2 $ternary$rr_arb_tree.v:92$2089_Y
  attribute \src "rr_arb_tree.v:19.13-19.18"
  wire input 1 \clk_i
  attribute \src "rr_arb_tree.v:25.41-25.47"
  wire width 4 input 7 \data_i
  attribute \src "rr_arb_tree.v:28.32-28.38"
  wire output 10 \data_o
  attribute \src "rr_arb_tree.v:21.13-21.20"
  wire input 3 \flush_i
  attribute \src "rr_arb_tree.v:44.239-44.249"
  wire width 3 \genblk1.data_nodes
  attribute \src "rr_arb_tree.v:61.11-61.17"
  wire \genblk1.gen_int_rr.gen_lock.lock_d
  attribute \src "rr_arb_tree.v:62.10-62.16"
  wire \genblk1.gen_int_rr.gen_lock.lock_q
  attribute \src "rr_arb_tree.v:63.24-63.29"
  wire width 4 \genblk1.gen_int_rr.gen_lock.req_q
  attribute \src "rr_arb_tree.v:59.28-59.32"
  wire width 2 \genblk1.gen_int_rr.rr_d
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[0].gen_level[0].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[1].gen_level[0].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[1].gen_level[1].sel
  attribute \src "rr_arb_tree.v:45.34-45.43"
  wire width 3 \genblk1.gnt_nodes
  wire width 5 \genblk1.index_nodes
  attribute \src "rr_arb_tree.v:48.23-48.28"
  wire width 4 \genblk1.req_d
  attribute \src "rr_arb_tree.v:46.34-46.43"
  wire width 3 \genblk1.req_nodes
  attribute \src "rr_arb_tree.v:47.26-47.30"
  wire width 2 \genblk1.rr_q
  attribute \src "rr_arb_tree.v:26.13-26.18"
  wire input 8 \gnt_i
  attribute \src "rr_arb_tree.v:24.28-24.33"
  wire width 4 output 6 \gnt_o
  attribute \src "rr_arb_tree.v:29.36-29.41"
  wire width 2 output 11 \idx_o
  attribute \src "rr_arb_tree.v:23.27-23.32"
  wire width 4 input 5 \req_i
  attribute \src "rr_arb_tree.v:27.14-27.19"
  wire output 9 \req_o
  attribute \src "rr_arb_tree.v:22.35-22.39"
  wire width 2 input 4 \rr_i
  attribute \src "rr_arb_tree.v:20.13-20.19"
  wire input 2 \rst_ni
  attribute \src "rr_arb_tree.v:92.97-92.108"
  cell $add $add$rr_arb_tree.v:92$2088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \genblk1.rr_q
    connect \B 1'1
    connect \Y $add$rr_arb_tree.v:92$2088_Y
  end
  attribute \src "rr_arb_tree.v:113.38-113.88"
  cell $and $and$rr_arb_tree.v:113$2112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [1]
    connect \B \genblk1.rr_q [0]
    connect \Y $and$rr_arb_tree.v:113$2112_Y
  end
  attribute \src "rr_arb_tree.v:113.38-113.88"
  cell $and $and$rr_arb_tree.v:113$2128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [3]
    connect \B \genblk1.rr_q [0]
    connect \Y $and$rr_arb_tree.v:113$2128_Y
  end
  attribute \src "rr_arb_tree.v:120.31-120.75"
  cell $and $and$rr_arb_tree.v:120$2120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [1]
    connect \B \genblk1.req_d [0]
    connect \Y $and$rr_arb_tree.v:120$2120_Y
  end
  attribute \src "rr_arb_tree.v:120.30-120.83"
  cell $and $and$rr_arb_tree.v:120$2122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:120$2120_Y
    connect \B $not$rr_arb_tree.v:120$2121_Y
    connect \Y \gnt_o [0]
  end
  attribute \src "rr_arb_tree.v:120.31-120.75"
  cell $and $and$rr_arb_tree.v:120$2136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [2]
    connect \B \genblk1.req_d [2]
    connect \Y $and$rr_arb_tree.v:120$2136_Y
  end
  attribute \src "rr_arb_tree.v:120.30-120.83"
  cell $and $and$rr_arb_tree.v:120$2138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:120$2136_Y
    connect \B $not$rr_arb_tree.v:120$2137_Y
    connect \Y \gnt_o [2]
  end
  attribute \src "rr_arb_tree.v:121.37-121.87"
  cell $and $and$rr_arb_tree.v:121$2124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [1]
    connect \B \genblk1.req_d [1]
    connect \Y $and$rr_arb_tree.v:121$2124_Y
  end
  attribute \src "rr_arb_tree.v:121.36-121.94"
  cell $and $and$rr_arb_tree.v:121$2125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:121$2124_Y
    connect \B \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y \gnt_o [1]
  end
  attribute \src "rr_arb_tree.v:121.37-121.87"
  cell $and $and$rr_arb_tree.v:121$2140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [2]
    connect \B \genblk1.req_d [3]
    connect \Y $and$rr_arb_tree.v:121$2140_Y
  end
  attribute \src "rr_arb_tree.v:121.36-121.94"
  cell $and $and$rr_arb_tree.v:121$2141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:121$2140_Y
    connect \B \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y \gnt_o [3]
  end
  attribute \src "rr_arb_tree.v:137.40-137.91"
  cell $and $and$rr_arb_tree.v:137$2095
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [2]
    connect \B \genblk1.rr_q [1]
    connect \Y $and$rr_arb_tree.v:137$2095_Y
  end
  attribute \src "rr_arb_tree.v:144.32-144.54"
  cell $and $and$rr_arb_tree.v:144$2108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \B $not$rr_arb_tree.v:144$2107_Y
    connect \Y \genblk1.gnt_nodes [1]
  end
  attribute \src "rr_arb_tree.v:145.36-145.57"
  cell $and $and$rr_arb_tree.v:145$2109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \B \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y \genblk1.gnt_nodes [2]
  end
  attribute \src "rr_arb_tree.v:64.22-64.36"
  cell $and $and$rr_arb_tree.v:64$2079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_o
    connect \B $not$rr_arb_tree.v:64$2078_Y
    connect \Y \genblk1.gen_int_rr.gen_lock.lock_d
  end
  cell $mux $auto$async2sync.cc:149:execute$10195
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10194
    connect \S \rst_ni
    connect \Y \genblk1.rr_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10197
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$10196
    connect \S \rst_ni
    connect \Y \genblk1.gen_int_rr.gen_lock.req_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10199
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10198
    connect \S \rst_ni
    connect \Y \genblk1.gen_int_rr.gen_lock.lock_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$10527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$10528
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$10530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$10528 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$10529
  end
  attribute \src "rr_arb_tree.v:66.6-73.9"
  cell $sdff $auto$opt_dff.cc:702:run$10531
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \genblk1.gen_int_rr.gen_lock.lock_d
    connect \Q $auto$async2sync.cc:140:execute$10198
    connect \SRST $auto$opt_dff.cc:276:combine_resets$10529
  end
  attribute \src "rr_arb_tree.v:76.6-83.9"
  cell $sdff $auto$opt_dff.cc:702:run$10536
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \genblk1.req_d
    connect \Q $auto$async2sync.cc:140:execute$10196
    connect \SRST $auto$opt_dff.cc:276:combine_resets$10529
  end
  attribute \src "rr_arb_tree.v:93.5-100.8"
  cell $sdff $auto$opt_dff.cc:702:run$10541
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \genblk1.gen_int_rr.rr_d
    connect \Q $auto$async2sync.cc:140:execute$10194
    connect \SRST $auto$opt_dff.cc:276:combine_resets$10529
  end
  attribute \src "rr_arb_tree.v:92.38-92.72"
  cell $eq $eq$rr_arb_tree.v:92$2087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \genblk1.rr_q
    connect \B 2'11
    connect \Y $eq$rr_arb_tree.v:92$2087_Y
  end
  attribute \src "rr_arb_tree.v:92.20-92.34"
  cell $logic_and $logic_and$rr_arb_tree.v:92$2086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \B \req_o
    connect \Y $logic_and$rr_arb_tree.v:92$2086_Y
  end
  attribute \src "rr_arb_tree.v:113.21-113.34"
  cell $not $not$rr_arb_tree.v:113$2111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [0]
    connect \Y $not$rr_arb_tree.v:113$2111_Y
  end
  attribute \src "rr_arb_tree.v:113.21-113.34"
  cell $not $not$rr_arb_tree.v:113$2127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [2]
    connect \Y $not$rr_arb_tree.v:113$2127_Y
  end
  attribute \src "rr_arb_tree.v:120.79-120.83"
  cell $not $not$rr_arb_tree.v:120$2121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y $not$rr_arb_tree.v:120$2121_Y
  end
  attribute \src "rr_arb_tree.v:120.79-120.83"
  cell $not $not$rr_arb_tree.v:120$2137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y $not$rr_arb_tree.v:120$2137_Y
  end
  attribute \src "rr_arb_tree.v:137.20-137.36"
  cell $not $not$rr_arb_tree.v:137$2094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [1]
    connect \Y $not$rr_arb_tree.v:137$2094_Y
  end
  attribute \src "rr_arb_tree.v:144.50-144.54"
  cell $not $not$rr_arb_tree.v:144$2107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y $not$rr_arb_tree.v:144$2107_Y
  end
  attribute \src "rr_arb_tree.v:64.30-64.36"
  cell $not $not$rr_arb_tree.v:64$2078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \Y $not$rr_arb_tree.v:64$2078_Y
  end
  attribute \src "rr_arb_tree.v:112.33-112.66"
  cell $or $or$rr_arb_tree.v:112$2110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [0]
    connect \B \genblk1.req_d [1]
    connect \Y \genblk1.req_nodes [1]
  end
  attribute \src "rr_arb_tree.v:112.33-112.66"
  cell $or $or$rr_arb_tree.v:112$2126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_d [2]
    connect \B \genblk1.req_d [3]
    connect \Y \genblk1.req_nodes [2]
  end
  attribute \src "rr_arb_tree.v:113.21-113.89"
  cell $or $or$rr_arb_tree.v:113$2113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:113$2111_Y
    connect \B $and$rr_arb_tree.v:113$2112_Y
    connect \Y \genblk1.gen_levels[1].gen_level[0].sel
  end
  attribute \src "rr_arb_tree.v:113.21-113.89"
  cell $or $or$rr_arb_tree.v:113$2129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:113$2127_Y
    connect \B $and$rr_arb_tree.v:113$2128_Y
    connect \Y \genblk1.gen_levels[1].gen_level[1].sel
  end
  attribute \src "rr_arb_tree.v:136.32-136.69"
  cell $or $or$rr_arb_tree.v:136$2093
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [1]
    connect \B \genblk1.req_nodes [2]
    connect \Y \req_o
  end
  attribute \src "rr_arb_tree.v:137.20-137.92"
  cell $or $or$rr_arb_tree.v:137$2096
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:137$2094_Y
    connect \B $and$rr_arb_tree.v:137$2095_Y
    connect \Y \genblk1.gen_levels[0].gen_level[0].sel
  end
  attribute \src "rr_arb_tree.v:119.122-119.213"
  cell $mux $ternary$rr_arb_tree.v:119$2118
    parameter \WIDTH 1
    connect \A \data_i [0]
    connect \B \data_i [1]
    connect \S \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y \genblk1.data_nodes [1]
  end
  attribute \src "rr_arb_tree.v:119.122-119.213"
  cell $mux $ternary$rr_arb_tree.v:119$2134
    parameter \WIDTH 1
    connect \A \data_i [2]
    connect \B \data_i [3]
    connect \S \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y \genblk1.data_nodes [2]
  end
  attribute \src "rr_arb_tree.v:142.122-142.1115"
  cell $mux $ternary$rr_arb_tree.v:142$2105
    parameter \WIDTH 2
    connect \A { 1'0 \genblk1.gen_levels[1].gen_level[0].sel }
    connect \B { 1'1 \genblk1.gen_levels[1].gen_level[1].sel }
    connect \S \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y \idx_o
  end
  attribute \src "rr_arb_tree.v:143.121-143.346"
  cell $mux $ternary$rr_arb_tree.v:143$2106
    parameter \WIDTH 1
    connect \A \genblk1.data_nodes [1]
    connect \B \genblk1.data_nodes [2]
    connect \S \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y \data_o
  end
  attribute \src "rr_arb_tree.v:65.22-65.44"
  cell $mux $ternary$rr_arb_tree.v:65$2080
    parameter \WIDTH 4
    connect \A \req_i
    connect \B \genblk1.gen_int_rr.gen_lock.req_q
    connect \S \genblk1.gen_int_rr.gen_lock.lock_q
    connect \Y \genblk1.req_d
  end
  attribute \src "rr_arb_tree.v:92.38-92.108"
  cell $mux $ternary$rr_arb_tree.v:92$2089
    parameter \WIDTH 2
    connect \A $add$rr_arb_tree.v:92$2088_Y
    connect \B 2'00
    connect \S $eq$rr_arb_tree.v:92$2087_Y
    connect \Y $ternary$rr_arb_tree.v:92$2089_Y
  end
  attribute \src "rr_arb_tree.v:92.20-92.116"
  cell $mux $ternary$rr_arb_tree.v:92$2090
    parameter \WIDTH 2
    connect \A \genblk1.rr_q
    connect \B $ternary$rr_arb_tree.v:92$2089_Y
    connect \S $logic_and$rr_arb_tree.v:92$2086_Y
    connect \Y \genblk1.gen_int_rr.rr_d
  end
  connect \genblk1.data_nodes [0] \data_o
  connect \genblk1.gnt_nodes [0] \gnt_i
  connect \genblk1.index_nodes { \genblk1.gen_levels[1].gen_level[1].sel 1'0 \genblk1.gen_levels[1].gen_level[0].sel \idx_o }
  connect \genblk1.req_nodes [0] \req_o
end
attribute \dynports 1
attribute \hdlname "\\rr_arb_tree"
attribute \src "rr_arb_tree.v:1.1-154.10"
module $paramod$6ea0d0692d78520b26f719c4acb7668f98cf99d5\rr_arb_tree
  parameter \NumIn 8
  parameter \DataWidth 86
  parameter \ExtPrio 1'0
  parameter \AxiVldRdy 1'0
  parameter \LockIn 1'0
  attribute \src "rr_arb_tree.v:92.97-92.108"
  wire width 3 $add$rr_arb_tree.v:92$1764_Y
  attribute \src "rr_arb_tree.v:113.38-113.88"
  wire $and$rr_arb_tree.v:113$1822_Y
  attribute \src "rr_arb_tree.v:113.38-113.88"
  wire $and$rr_arb_tree.v:113$1838_Y
  attribute \src "rr_arb_tree.v:113.38-113.88"
  wire $and$rr_arb_tree.v:113$1854_Y
  attribute \src "rr_arb_tree.v:113.38-113.88"
  wire $and$rr_arb_tree.v:113$1870_Y
  attribute \src "rr_arb_tree.v:120.31-120.75"
  wire $and$rr_arb_tree.v:120$1830_Y
  attribute \src "rr_arb_tree.v:120.31-120.75"
  wire $and$rr_arb_tree.v:120$1846_Y
  attribute \src "rr_arb_tree.v:120.31-120.75"
  wire $and$rr_arb_tree.v:120$1862_Y
  attribute \src "rr_arb_tree.v:120.31-120.75"
  wire $and$rr_arb_tree.v:120$1878_Y
  attribute \src "rr_arb_tree.v:121.37-121.87"
  wire $and$rr_arb_tree.v:121$1834_Y
  attribute \src "rr_arb_tree.v:121.37-121.87"
  wire $and$rr_arb_tree.v:121$1850_Y
  attribute \src "rr_arb_tree.v:121.37-121.87"
  wire $and$rr_arb_tree.v:121$1866_Y
  attribute \src "rr_arb_tree.v:121.37-121.87"
  wire $and$rr_arb_tree.v:121$1882_Y
  attribute \src "rr_arb_tree.v:137.40-137.91"
  wire $and$rr_arb_tree.v:137$1771_Y
  attribute \src "rr_arb_tree.v:137.40-137.91"
  wire $and$rr_arb_tree.v:137$1788_Y
  attribute \src "rr_arb_tree.v:137.40-137.91"
  wire $and$rr_arb_tree.v:137$1805_Y
  wire width 3 $auto$async2sync.cc:140:execute$10200
  wire $auto$opt_dff.cc:276:combine_resets$10544
  wire $auto$rtlil.cc:2127:Not$10543
  attribute \src "rr_arb_tree.v:92.38-92.72"
  wire $eq$rr_arb_tree.v:92$1763_Y
  attribute \src "rr_arb_tree.v:92.20-92.34"
  wire $logic_and$rr_arb_tree.v:92$1762_Y
  attribute \src "rr_arb_tree.v:113.21-113.34"
  wire $not$rr_arb_tree.v:113$1821_Y
  attribute \src "rr_arb_tree.v:113.21-113.34"
  wire $not$rr_arb_tree.v:113$1837_Y
  attribute \src "rr_arb_tree.v:113.21-113.34"
  wire $not$rr_arb_tree.v:113$1853_Y
  attribute \src "rr_arb_tree.v:113.21-113.34"
  wire $not$rr_arb_tree.v:113$1869_Y
  attribute \src "rr_arb_tree.v:120.79-120.83"
  wire $not$rr_arb_tree.v:120$1831_Y
  attribute \src "rr_arb_tree.v:120.79-120.83"
  wire $not$rr_arb_tree.v:120$1847_Y
  attribute \src "rr_arb_tree.v:120.79-120.83"
  wire $not$rr_arb_tree.v:120$1863_Y
  attribute \src "rr_arb_tree.v:120.79-120.83"
  wire $not$rr_arb_tree.v:120$1879_Y
  attribute \src "rr_arb_tree.v:137.20-137.36"
  wire $not$rr_arb_tree.v:137$1770_Y
  attribute \src "rr_arb_tree.v:137.20-137.36"
  wire $not$rr_arb_tree.v:137$1787_Y
  attribute \src "rr_arb_tree.v:137.20-137.36"
  wire $not$rr_arb_tree.v:137$1804_Y
  attribute \src "rr_arb_tree.v:144.50-144.54"
  wire $not$rr_arb_tree.v:144$1783_Y
  attribute \src "rr_arb_tree.v:144.50-144.54"
  wire $not$rr_arb_tree.v:144$1800_Y
  attribute \src "rr_arb_tree.v:144.50-144.54"
  wire $not$rr_arb_tree.v:144$1817_Y
  attribute \src "rr_arb_tree.v:92.38-92.108"
  wire width 3 $ternary$rr_arb_tree.v:92$1765_Y
  attribute \src "rr_arb_tree.v:19.13-19.18"
  wire input 1 \clk_i
  attribute \src "rr_arb_tree.v:25.41-25.47"
  wire width 688 input 7 \data_i
  attribute \src "rr_arb_tree.v:28.32-28.38"
  wire width 86 output 10 \data_o
  attribute \src "rr_arb_tree.v:21.13-21.20"
  wire input 3 \flush_i
  attribute \src "rr_arb_tree.v:44.239-44.249"
  wire width 602 \genblk1.data_nodes
  attribute \src "rr_arb_tree.v:59.28-59.32"
  wire width 3 \genblk1.gen_int_rr.rr_d
  wire width 2 \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1742.$result
  wire width 2 \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1743.$result
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[0].gen_level[0].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[1].gen_level[0].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[1].gen_level[1].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[2].gen_level[0].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[2].gen_level[1].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[2].gen_level[2].sel
  attribute \src "rr_arb_tree.v:107.11-107.14"
  wire \genblk1.gen_levels[2].gen_level[3].sel
  attribute \src "rr_arb_tree.v:45.34-45.43"
  wire width 7 \genblk1.gnt_nodes
  attribute \unused_bits "5 8"
  wire width 19 \genblk1.index_nodes
  attribute \src "rr_arb_tree.v:48.23-48.28"
  wire width 8 \genblk1.req_d
  attribute \src "rr_arb_tree.v:46.34-46.43"
  wire width 7 \genblk1.req_nodes
  attribute \src "rr_arb_tree.v:47.26-47.30"
  wire width 3 \genblk1.rr_q
  attribute \src "rr_arb_tree.v:26.13-26.18"
  wire input 8 \gnt_i
  attribute \src "rr_arb_tree.v:24.28-24.33"
  wire width 8 output 6 \gnt_o
  attribute \src "rr_arb_tree.v:29.36-29.41"
  wire width 3 output 11 \idx_o
  attribute \src "rr_arb_tree.v:23.27-23.32"
  wire width 8 input 5 \req_i
  attribute \src "rr_arb_tree.v:27.14-27.19"
  wire output 9 \req_o
  attribute \src "rr_arb_tree.v:22.35-22.39"
  wire width 3 input 4 \rr_i
  attribute \src "rr_arb_tree.v:20.13-20.19"
  wire input 2 \rst_ni
  attribute \src "rr_arb_tree.v:92.97-92.108"
  cell $add $add$rr_arb_tree.v:92$1764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \genblk1.rr_q
    connect \B 1'1
    connect \Y $add$rr_arb_tree.v:92$1764_Y
  end
  attribute \src "rr_arb_tree.v:113.38-113.88"
  cell $and $and$rr_arb_tree.v:113$1822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [1]
    connect \B \genblk1.rr_q [0]
    connect \Y $and$rr_arb_tree.v:113$1822_Y
  end
  attribute \src "rr_arb_tree.v:113.38-113.88"
  cell $and $and$rr_arb_tree.v:113$1838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [3]
    connect \B \genblk1.rr_q [0]
    connect \Y $and$rr_arb_tree.v:113$1838_Y
  end
  attribute \src "rr_arb_tree.v:113.38-113.88"
  cell $and $and$rr_arb_tree.v:113$1854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [5]
    connect \B \genblk1.rr_q [0]
    connect \Y $and$rr_arb_tree.v:113$1854_Y
  end
  attribute \src "rr_arb_tree.v:113.38-113.88"
  cell $and $and$rr_arb_tree.v:113$1870
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [7]
    connect \B \genblk1.rr_q [0]
    connect \Y $and$rr_arb_tree.v:113$1870_Y
  end
  attribute \src "rr_arb_tree.v:120.31-120.75"
  cell $and $and$rr_arb_tree.v:120$1830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [3]
    connect \B \req_i [0]
    connect \Y $and$rr_arb_tree.v:120$1830_Y
  end
  attribute \src "rr_arb_tree.v:120.30-120.83"
  cell $and $and$rr_arb_tree.v:120$1832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:120$1830_Y
    connect \B $not$rr_arb_tree.v:120$1831_Y
    connect \Y \gnt_o [0]
  end
  attribute \src "rr_arb_tree.v:120.31-120.75"
  cell $and $and$rr_arb_tree.v:120$1846
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [4]
    connect \B \req_i [2]
    connect \Y $and$rr_arb_tree.v:120$1846_Y
  end
  attribute \src "rr_arb_tree.v:120.30-120.83"
  cell $and $and$rr_arb_tree.v:120$1848
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:120$1846_Y
    connect \B $not$rr_arb_tree.v:120$1847_Y
    connect \Y \gnt_o [2]
  end
  attribute \src "rr_arb_tree.v:120.31-120.75"
  cell $and $and$rr_arb_tree.v:120$1862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [5]
    connect \B \req_i [4]
    connect \Y $and$rr_arb_tree.v:120$1862_Y
  end
  attribute \src "rr_arb_tree.v:120.30-120.83"
  cell $and $and$rr_arb_tree.v:120$1864
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:120$1862_Y
    connect \B $not$rr_arb_tree.v:120$1863_Y
    connect \Y \gnt_o [4]
  end
  attribute \src "rr_arb_tree.v:120.31-120.75"
  cell $and $and$rr_arb_tree.v:120$1878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [6]
    connect \B \req_i [6]
    connect \Y $and$rr_arb_tree.v:120$1878_Y
  end
  attribute \src "rr_arb_tree.v:120.30-120.83"
  cell $and $and$rr_arb_tree.v:120$1880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:120$1878_Y
    connect \B $not$rr_arb_tree.v:120$1879_Y
    connect \Y \gnt_o [6]
  end
  attribute \src "rr_arb_tree.v:121.37-121.87"
  cell $and $and$rr_arb_tree.v:121$1834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [3]
    connect \B \req_i [1]
    connect \Y $and$rr_arb_tree.v:121$1834_Y
  end
  attribute \src "rr_arb_tree.v:121.36-121.94"
  cell $and $and$rr_arb_tree.v:121$1835
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:121$1834_Y
    connect \B \genblk1.gen_levels[2].gen_level[0].sel
    connect \Y \gnt_o [1]
  end
  attribute \src "rr_arb_tree.v:121.37-121.87"
  cell $and $and$rr_arb_tree.v:121$1850
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [4]
    connect \B \req_i [3]
    connect \Y $and$rr_arb_tree.v:121$1850_Y
  end
  attribute \src "rr_arb_tree.v:121.36-121.94"
  cell $and $and$rr_arb_tree.v:121$1851
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:121$1850_Y
    connect \B \genblk1.gen_levels[2].gen_level[1].sel
    connect \Y \gnt_o [3]
  end
  attribute \src "rr_arb_tree.v:121.37-121.87"
  cell $and $and$rr_arb_tree.v:121$1866
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [5]
    connect \B \req_i [5]
    connect \Y $and$rr_arb_tree.v:121$1866_Y
  end
  attribute \src "rr_arb_tree.v:121.36-121.94"
  cell $and $and$rr_arb_tree.v:121$1867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:121$1866_Y
    connect \B \genblk1.gen_levels[2].gen_level[2].sel
    connect \Y \gnt_o [5]
  end
  attribute \src "rr_arb_tree.v:121.37-121.87"
  cell $and $and$rr_arb_tree.v:121$1882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [6]
    connect \B \req_i [7]
    connect \Y $and$rr_arb_tree.v:121$1882_Y
  end
  attribute \src "rr_arb_tree.v:121.36-121.94"
  cell $and $and$rr_arb_tree.v:121$1883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$rr_arb_tree.v:121$1882_Y
    connect \B \genblk1.gen_levels[2].gen_level[3].sel
    connect \Y \gnt_o [7]
  end
  attribute \src "rr_arb_tree.v:137.40-137.91"
  cell $and $and$rr_arb_tree.v:137$1771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [2]
    connect \B \genblk1.rr_q [2]
    connect \Y $and$rr_arb_tree.v:137$1771_Y
  end
  attribute \src "rr_arb_tree.v:137.40-137.91"
  cell $and $and$rr_arb_tree.v:137$1788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [4]
    connect \B \genblk1.rr_q [1]
    connect \Y $and$rr_arb_tree.v:137$1788_Y
  end
  attribute \src "rr_arb_tree.v:137.40-137.91"
  cell $and $and$rr_arb_tree.v:137$1805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [6]
    connect \B \genblk1.rr_q [1]
    connect \Y $and$rr_arb_tree.v:137$1805_Y
  end
  attribute \src "rr_arb_tree.v:144.32-144.54"
  cell $and $and$rr_arb_tree.v:144$1784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \B $not$rr_arb_tree.v:144$1783_Y
    connect \Y \genblk1.gnt_nodes [1]
  end
  attribute \src "rr_arb_tree.v:144.32-144.54"
  cell $and $and$rr_arb_tree.v:144$1801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [1]
    connect \B $not$rr_arb_tree.v:144$1800_Y
    connect \Y \genblk1.gnt_nodes [3]
  end
  attribute \src "rr_arb_tree.v:144.32-144.54"
  cell $and $and$rr_arb_tree.v:144$1818
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [2]
    connect \B $not$rr_arb_tree.v:144$1817_Y
    connect \Y \genblk1.gnt_nodes [5]
  end
  attribute \src "rr_arb_tree.v:145.36-145.57"
  cell $and $and$rr_arb_tree.v:145$1785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \B \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y \genblk1.gnt_nodes [2]
  end
  attribute \src "rr_arb_tree.v:145.36-145.57"
  cell $and $and$rr_arb_tree.v:145$1802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [1]
    connect \B \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y \genblk1.gnt_nodes [4]
  end
  attribute \src "rr_arb_tree.v:145.36-145.57"
  cell $and $and$rr_arb_tree.v:145$1819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gnt_nodes [2]
    connect \B \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y \genblk1.gnt_nodes [6]
  end
  cell $mux $auto$async2sync.cc:149:execute$10201
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$10200
    connect \S \rst_ni
    connect \Y \genblk1.rr_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$10542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$10543
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$10545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$10543 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$10544
  end
  attribute \src "rr_arb_tree.v:93.5-100.8"
  cell $sdff $auto$opt_dff.cc:702:run$10546
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \genblk1.gen_int_rr.rr_d
    connect \Q $auto$async2sync.cc:140:execute$10200
    connect \SRST $auto$opt_dff.cc:276:combine_resets$10544
  end
  attribute \src "rr_arb_tree.v:92.38-92.72"
  cell $eq $eq$rr_arb_tree.v:92$1763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \genblk1.rr_q
    connect \B 3'111
    connect \Y $eq$rr_arb_tree.v:92$1763_Y
  end
  attribute \src "rr_arb_tree.v:92.20-92.34"
  cell $logic_and $logic_and$rr_arb_tree.v:92$1762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_i
    connect \B \req_o
    connect \Y $logic_and$rr_arb_tree.v:92$1762_Y
  end
  attribute \src "rr_arb_tree.v:113.21-113.34"
  cell $not $not$rr_arb_tree.v:113$1821
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [0]
    connect \Y $not$rr_arb_tree.v:113$1821_Y
  end
  attribute \src "rr_arb_tree.v:113.21-113.34"
  cell $not $not$rr_arb_tree.v:113$1837
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [2]
    connect \Y $not$rr_arb_tree.v:113$1837_Y
  end
  attribute \src "rr_arb_tree.v:113.21-113.34"
  cell $not $not$rr_arb_tree.v:113$1853
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [4]
    connect \Y $not$rr_arb_tree.v:113$1853_Y
  end
  attribute \src "rr_arb_tree.v:113.21-113.34"
  cell $not $not$rr_arb_tree.v:113$1869
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [6]
    connect \Y $not$rr_arb_tree.v:113$1869_Y
  end
  attribute \src "rr_arb_tree.v:120.79-120.83"
  cell $not $not$rr_arb_tree.v:120$1831
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[2].gen_level[0].sel
    connect \Y $not$rr_arb_tree.v:120$1831_Y
  end
  attribute \src "rr_arb_tree.v:120.79-120.83"
  cell $not $not$rr_arb_tree.v:120$1847
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[2].gen_level[1].sel
    connect \Y $not$rr_arb_tree.v:120$1847_Y
  end
  attribute \src "rr_arb_tree.v:120.79-120.83"
  cell $not $not$rr_arb_tree.v:120$1863
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[2].gen_level[2].sel
    connect \Y $not$rr_arb_tree.v:120$1863_Y
  end
  attribute \src "rr_arb_tree.v:120.79-120.83"
  cell $not $not$rr_arb_tree.v:120$1879
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[2].gen_level[3].sel
    connect \Y $not$rr_arb_tree.v:120$1879_Y
  end
  attribute \src "rr_arb_tree.v:137.20-137.36"
  cell $not $not$rr_arb_tree.v:137$1770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [1]
    connect \Y $not$rr_arb_tree.v:137$1770_Y
  end
  attribute \src "rr_arb_tree.v:137.20-137.36"
  cell $not $not$rr_arb_tree.v:137$1787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [3]
    connect \Y $not$rr_arb_tree.v:137$1787_Y
  end
  attribute \src "rr_arb_tree.v:137.20-137.36"
  cell $not $not$rr_arb_tree.v:137$1804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [5]
    connect \Y $not$rr_arb_tree.v:137$1804_Y
  end
  attribute \src "rr_arb_tree.v:144.50-144.54"
  cell $not $not$rr_arb_tree.v:144$1783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y $not$rr_arb_tree.v:144$1783_Y
  end
  attribute \src "rr_arb_tree.v:144.50-144.54"
  cell $not $not$rr_arb_tree.v:144$1800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y $not$rr_arb_tree.v:144$1800_Y
  end
  attribute \src "rr_arb_tree.v:144.50-144.54"
  cell $not $not$rr_arb_tree.v:144$1817
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y $not$rr_arb_tree.v:144$1817_Y
  end
  attribute \src "rr_arb_tree.v:112.33-112.66"
  cell $or $or$rr_arb_tree.v:112$1820
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [0]
    connect \B \req_i [1]
    connect \Y \genblk1.req_nodes [3]
  end
  attribute \src "rr_arb_tree.v:112.33-112.66"
  cell $or $or$rr_arb_tree.v:112$1836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [2]
    connect \B \req_i [3]
    connect \Y \genblk1.req_nodes [4]
  end
  attribute \src "rr_arb_tree.v:112.33-112.66"
  cell $or $or$rr_arb_tree.v:112$1852
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [4]
    connect \B \req_i [5]
    connect \Y \genblk1.req_nodes [5]
  end
  attribute \src "rr_arb_tree.v:112.33-112.66"
  cell $or $or$rr_arb_tree.v:112$1868
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_i [6]
    connect \B \req_i [7]
    connect \Y \genblk1.req_nodes [6]
  end
  attribute \src "rr_arb_tree.v:113.21-113.89"
  cell $or $or$rr_arb_tree.v:113$1823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:113$1821_Y
    connect \B $and$rr_arb_tree.v:113$1822_Y
    connect \Y \genblk1.gen_levels[2].gen_level[0].sel
  end
  attribute \src "rr_arb_tree.v:113.21-113.89"
  cell $or $or$rr_arb_tree.v:113$1839
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:113$1837_Y
    connect \B $and$rr_arb_tree.v:113$1838_Y
    connect \Y \genblk1.gen_levels[2].gen_level[1].sel
  end
  attribute \src "rr_arb_tree.v:113.21-113.89"
  cell $or $or$rr_arb_tree.v:113$1855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:113$1853_Y
    connect \B $and$rr_arb_tree.v:113$1854_Y
    connect \Y \genblk1.gen_levels[2].gen_level[2].sel
  end
  attribute \src "rr_arb_tree.v:113.21-113.89"
  cell $or $or$rr_arb_tree.v:113$1871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:113$1869_Y
    connect \B $and$rr_arb_tree.v:113$1870_Y
    connect \Y \genblk1.gen_levels[2].gen_level[3].sel
  end
  attribute \src "rr_arb_tree.v:136.32-136.69"
  cell $or $or$rr_arb_tree.v:136$1769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [1]
    connect \B \genblk1.req_nodes [2]
    connect \Y \req_o
  end
  attribute \src "rr_arb_tree.v:136.32-136.69"
  cell $or $or$rr_arb_tree.v:136$1786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [3]
    connect \B \genblk1.req_nodes [4]
    connect \Y \genblk1.req_nodes [1]
  end
  attribute \src "rr_arb_tree.v:136.32-136.69"
  cell $or $or$rr_arb_tree.v:136$1803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \genblk1.req_nodes [5]
    connect \B \genblk1.req_nodes [6]
    connect \Y \genblk1.req_nodes [2]
  end
  attribute \src "rr_arb_tree.v:137.20-137.92"
  cell $or $or$rr_arb_tree.v:137$1772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:137$1770_Y
    connect \B $and$rr_arb_tree.v:137$1771_Y
    connect \Y \genblk1.gen_levels[0].gen_level[0].sel
  end
  attribute \src "rr_arb_tree.v:137.20-137.92"
  cell $or $or$rr_arb_tree.v:137$1789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:137$1787_Y
    connect \B $and$rr_arb_tree.v:137$1788_Y
    connect \Y \genblk1.gen_levels[1].gen_level[0].sel
  end
  attribute \src "rr_arb_tree.v:137.20-137.92"
  cell $or $or$rr_arb_tree.v:137$1806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$rr_arb_tree.v:137$1804_Y
    connect \B $and$rr_arb_tree.v:137$1805_Y
    connect \Y \genblk1.gen_levels[1].gen_level[1].sel
  end
  attribute \src "rr_arb_tree.v:119.122-119.213"
  cell $mux $ternary$rr_arb_tree.v:119$1828
    parameter \WIDTH 86
    connect \A \data_i [85:0]
    connect \B \data_i [171:86]
    connect \S \genblk1.gen_levels[2].gen_level[0].sel
    connect \Y \genblk1.data_nodes [343:258]
  end
  attribute \src "rr_arb_tree.v:119.122-119.213"
  cell $mux $ternary$rr_arb_tree.v:119$1844
    parameter \WIDTH 86
    connect \A \data_i [257:172]
    connect \B \data_i [343:258]
    connect \S \genblk1.gen_levels[2].gen_level[1].sel
    connect \Y \genblk1.data_nodes [429:344]
  end
  attribute \src "rr_arb_tree.v:119.122-119.213"
  cell $mux $ternary$rr_arb_tree.v:119$1860
    parameter \WIDTH 86
    connect \A \data_i [429:344]
    connect \B \data_i [515:430]
    connect \S \genblk1.gen_levels[2].gen_level[2].sel
    connect \Y \genblk1.data_nodes [515:430]
  end
  attribute \src "rr_arb_tree.v:119.122-119.213"
  cell $mux $ternary$rr_arb_tree.v:119$1876
    parameter \WIDTH 86
    connect \A \data_i [601:516]
    connect \B \data_i [687:602]
    connect \S \genblk1.gen_levels[2].gen_level[3].sel
    connect \Y \genblk1.data_nodes [601:516]
  end
  attribute \src "rr_arb_tree.v:142.122-142.1115"
  cell $mux $ternary$rr_arb_tree.v:142$1781
    parameter \WIDTH 3
    connect \A { 1'0 \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1743.$result }
    connect \B { 1'1 \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1742.$result }
    connect \S \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y \idx_o
  end
  attribute \src "rr_arb_tree.v:142.122-142.1115"
  cell $mux $ternary$rr_arb_tree.v:142$1798
    parameter \WIDTH 2
    connect \A { 1'0 \genblk1.gen_levels[2].gen_level[0].sel }
    connect \B { 1'1 \genblk1.gen_levels[2].gen_level[1].sel }
    connect \S \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1743.$result
  end
  attribute \src "rr_arb_tree.v:142.122-142.1115"
  cell $mux $ternary$rr_arb_tree.v:142$1815
    parameter \WIDTH 2
    connect \A { 1'0 \genblk1.gen_levels[2].gen_level[2].sel }
    connect \B { 1'1 \genblk1.gen_levels[2].gen_level[3].sel }
    connect \S \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1742.$result
  end
  attribute \src "rr_arb_tree.v:143.121-143.346"
  cell $mux $ternary$rr_arb_tree.v:143$1782
    parameter \WIDTH 86
    connect \A \genblk1.data_nodes [171:86]
    connect \B \genblk1.data_nodes [257:172]
    connect \S \genblk1.gen_levels[0].gen_level[0].sel
    connect \Y \data_o
  end
  attribute \src "rr_arb_tree.v:143.121-143.346"
  cell $mux $ternary$rr_arb_tree.v:143$1799
    parameter \WIDTH 86
    connect \A \genblk1.data_nodes [343:258]
    connect \B \genblk1.data_nodes [429:344]
    connect \S \genblk1.gen_levels[1].gen_level[0].sel
    connect \Y \genblk1.data_nodes [171:86]
  end
  attribute \src "rr_arb_tree.v:143.121-143.346"
  cell $mux $ternary$rr_arb_tree.v:143$1816
    parameter \WIDTH 86
    connect \A \genblk1.data_nodes [515:430]
    connect \B \genblk1.data_nodes [601:516]
    connect \S \genblk1.gen_levels[1].gen_level[1].sel
    connect \Y \genblk1.data_nodes [257:172]
  end
  attribute \src "rr_arb_tree.v:92.38-92.108"
  cell $mux $ternary$rr_arb_tree.v:92$1765
    parameter \WIDTH 3
    connect \A $add$rr_arb_tree.v:92$1764_Y
    connect \B 3'000
    connect \S $eq$rr_arb_tree.v:92$1763_Y
    connect \Y $ternary$rr_arb_tree.v:92$1765_Y
  end
  attribute \src "rr_arb_tree.v:92.20-92.116"
  cell $mux $ternary$rr_arb_tree.v:92$1766
    parameter \WIDTH 3
    connect \A \genblk1.rr_q
    connect \B $ternary$rr_arb_tree.v:92$1765_Y
    connect \S $logic_and$rr_arb_tree.v:92$1762_Y
    connect \Y \genblk1.gen_int_rr.rr_d
  end
  connect \genblk1.data_nodes [85:0] \data_o
  connect \genblk1.gnt_nodes [0] \gnt_i
  connect { \genblk1.index_nodes [18:9] \genblk1.index_nodes [7:6] \genblk1.index_nodes [4:0] } { \genblk1.gen_levels[2].gen_level[3].sel 2'00 \genblk1.gen_levels[2].gen_level[2].sel 2'00 \genblk1.gen_levels[2].gen_level[1].sel 2'00 \genblk1.gen_levels[2].gen_level[0].sel \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1742.$result \genblk1.gen_levels[0].gen_level[0].gen_other_levels.sv2v_cast_5699A$func$rr_arb_tree.v:142$1743.$result \idx_o }
  connect \genblk1.req_d \req_i
  connect \genblk1.req_nodes [0] \req_o
end
attribute \dynports 1
attribute \hdlname "\\fifo_v3"
attribute \src "fifo_v3.v:1.1-105.10"
module $paramod$e71a5fbde02405e87db1d440f268200c760af56e\fifo_v3
  parameter \FALL_THROUGH 1'0
  parameter \DATA_WIDTH 2
  parameter \DEPTH 4
  parameter \ADDR_DEPTH 2
  attribute \src "fifo_v3.v:100.2-104.19"
  wire width 8 $0\mem_q[7:0]
  attribute \src "fifo_v3.v:50.2-83.5"
  wire width 3 $1\status_cnt_n[2:0]
  attribute \src "fifo_v3.v:50.2-83.5"
  wire width 2 $2\read_pointer_n[1:0]
  attribute \src "fifo_v3.v:50.2-83.5"
  wire width 3 $2\status_cnt_n[2:0]
  attribute \src "fifo_v3.v:50.2-83.5"
  wire width 2 $2\write_pointer_n[1:0]
  wire width 5 $add$fifo_v3.v:0$2149_Y
  wire width 5 $add$fifo_v3.v:0$2156_Y
  wire width 3 $add$fifo_v3.v:64$2167_Y
  wire width 2 $and$fifo_v3.v:0$2158_Y
  attribute \src "fifo_v3.v:0.0-0.0"
  wire width 8 $and$fifo_v3.v:0$2163_Y
  wire width 8 $auto$async2sync.cc:140:execute$10202
  wire width 2 $auto$async2sync.cc:140:execute$10204
  wire width 2 $auto$async2sync.cc:140:execute$10206
  wire width 3 $auto$async2sync.cc:140:execute$10208
  wire $auto$opt_dff.cc:276:combine_resets$10549
  wire $auto$rtlil.cc:2127:Not$10548
  attribute \src "fifo_v3.v:54.41-54.68"
  wire width 32 $auto$wreduce.cc:454:run$10080
  attribute \src "fifo_v3.v:58.10-58.38"
  wire width 32 $auto$wreduce.cc:454:run$10081
  attribute \src "fifo_v3.v:71.19-71.35"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$10082
  attribute \src "fifo_v3.v:57.7-57.24"
  wire $logic_and$fifo_v3.v:57$2152_Y
  attribute \src "fifo_v3.v:66.7-66.24"
  wire $logic_and$fifo_v3.v:66$2169_Y
  attribute \src "fifo_v3.v:73.9-73.24"
  wire $logic_and$fifo_v3.v:73$2173_Y
  attribute \src "fifo_v3.v:73.8-73.36"
  wire $logic_and$fifo_v3.v:73$2175_Y
  attribute \src "fifo_v3.v:73.7-73.49"
  wire $logic_and$fifo_v3.v:73$2177_Y
  attribute \src "fifo_v3.v:0.0-0.0"
  wire width 8 $not$fifo_v3.v:0$2162_Y
  attribute \src "fifo_v3.v:57.17-57.24"
  wire $not$fifo_v3.v:57$2151_Y
  attribute \src "fifo_v3.v:66.16-66.24"
  wire $not$fifo_v3.v:66$2168_Y
  attribute \src "fifo_v3.v:0.0-0.0"
  wire width 8 $shl$fifo_v3.v:0$2157_Y
  attribute \src "fifo_v3.v:0.0-0.0"
  wire width 8 $shl$fifo_v3.v:0$2161_Y
  attribute \src "fifo_v3.v:18.13-18.18"
  wire input 1 \clk_i
  attribute \src "fifo_v3.v:25.32-25.38"
  wire width 2 input 8 \data_i
  attribute \src "fifo_v3.v:27.32-27.38"
  wire width 2 output 10 \data_o
  attribute \src "fifo_v3.v:23.14-23.21"
  wire output 6 \empty_o
  attribute \src "fifo_v3.v:20.13-20.20"
  wire input 3 \flush_i
  attribute \src "fifo_v3.v:22.14-22.20"
  wire output 5 \full_o
  attribute \src "fifo_v3.v:37.40-37.45"
  wire width 8 \mem_n
  attribute \src "fifo_v3.v:38.40-38.45"
  wire width 8 \mem_q
  attribute \src "fifo_v3.v:28.13-28.18"
  wire input 11 \pop_i
  attribute \src "fifo_v3.v:26.13-26.19"
  wire input 9 \push_i
  attribute \src "fifo_v3.v:31.25-31.39"
  wire width 2 \read_pointer_n
  attribute \src "fifo_v3.v:32.25-32.39"
  wire width 2 \read_pointer_q
  attribute \src "fifo_v3.v:19.13-19.19"
  wire input 2 \rst_ni
  attribute \src "fifo_v3.v:35.21-35.33"
  wire width 3 \status_cnt_n
  attribute \src "fifo_v3.v:36.21-36.33"
  wire width 3 \status_cnt_q
  attribute \src "fifo_v3.v:21.13-21.23"
  wire input 4 \testmode_i
  attribute \src "fifo_v3.v:24.33-24.40"
  wire width 2 output 7 \usage_o
  attribute \src "fifo_v3.v:33.25-33.40"
  wire width 2 \write_pointer_n
  attribute \src "fifo_v3.v:34.25-34.40"
  wire width 2 \write_pointer_q
  attribute \src "fifo_v3.v:0.0-0.0"
  cell $add $add$fifo_v3.v:0$2149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A $auto$wreduce.cc:454:run$10080 [3:0]
    connect \B 1'0
    connect \Y $add$fifo_v3.v:0$2149_Y
  end
  attribute \src "fifo_v3.v:0.0-0.0"
  cell $add $add$fifo_v3.v:0$2156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A $auto$wreduce.cc:454:run$10081 [3:0]
    connect \B 1'0
    connect \Y $add$fifo_v3.v:0$2156_Y
  end
  attribute \src "fifo_v3.v:63.23-63.42"
  cell $add $add$fifo_v3.v:63$2166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \write_pointer_q
    connect \B 1'1
    connect \Y $2\write_pointer_n[1:0]
  end
  attribute \src "fifo_v3.v:64.19-64.35"
  cell $add $add$fifo_v3.v:64$2167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \status_cnt_q
    connect \B 1'1
    connect \Y $add$fifo_v3.v:64$2167_Y
  end
  attribute \src "fifo_v3.v:70.22-70.40"
  cell $add $add$fifo_v3.v:70$2171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \read_pointer_q
    connect \B 1'1
    connect \Y $2\read_pointer_n[1:0]
  end
  attribute \src "fifo_v3.v:0.0-0.0"
  cell $and $and$fifo_v3.v:0$2158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A 2'11
    connect \B \data_i
    connect \Y $and$fifo_v3.v:0$2158_Y
  end
  attribute \src "fifo_v3.v:0.0-0.0"
  cell $and $and$fifo_v3.v:0$2163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \mem_q
    connect \B $not$fifo_v3.v:0$2162_Y
    connect \Y $and$fifo_v3.v:0$2163_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$10203
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10202
    connect \S \rst_ni
    connect \Y \mem_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10205
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10204
    connect \S \rst_ni
    connect \Y \read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10207
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10206
    connect \S \rst_ni
    connect \Y \write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10209
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$10208
    connect \S \rst_ni
    connect \Y \status_cnt_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$10547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$10548
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$10550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$10548 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$10549
  end
  attribute \src "fifo_v3.v:84.2-99.6"
  cell $sdff $auto$opt_dff.cc:702:run$10551
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \status_cnt_n
    connect \Q $auto$async2sync.cc:140:execute$10208
    connect \SRST $auto$opt_dff.cc:276:combine_resets$10549
  end
  attribute \src "fifo_v3.v:84.2-99.6"
  cell $sdff $auto$opt_dff.cc:702:run$10556
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$10206
    connect \SRST $auto$opt_dff.cc:276:combine_resets$10549
  end
  attribute \src "fifo_v3.v:84.2-99.6"
  cell $sdff $auto$opt_dff.cc:702:run$10561
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$10204
    connect \SRST $auto$opt_dff.cc:276:combine_resets$10549
  end
  attribute \src "fifo_v3.v:46.20-46.60"
  cell $eq $eq$fifo_v3.v:46$2186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \status_cnt_q
    connect \B 3'100
    connect \Y \full_o
  end
  attribute \src "fifo_v3.v:47.22-47.39"
  cell $logic_not $eq$fifo_v3.v:47$2187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \status_cnt_q
    connect \Y \empty_o
  end
  attribute \src "fifo_v3.v:57.7-57.24"
  cell $logic_and $logic_and$fifo_v3.v:57$2152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \push_i
    connect \B $not$fifo_v3.v:57$2151_Y
    connect \Y $logic_and$fifo_v3.v:57$2152_Y
  end
  attribute \src "fifo_v3.v:66.7-66.24"
  cell $logic_and $logic_and$fifo_v3.v:66$2169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_i
    connect \B $not$fifo_v3.v:66$2168_Y
    connect \Y $logic_and$fifo_v3.v:66$2169_Y
  end
  attribute \src "fifo_v3.v:73.9-73.24"
  cell $logic_and $logic_and$fifo_v3.v:73$2173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \push_i
    connect \B \pop_i
    connect \Y $logic_and$fifo_v3.v:73$2173_Y
  end
  attribute \src "fifo_v3.v:73.8-73.36"
  cell $logic_and $logic_and$fifo_v3.v:73$2175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_v3.v:73$2173_Y
    connect \B $not$fifo_v3.v:57$2151_Y
    connect \Y $logic_and$fifo_v3.v:73$2175_Y
  end
  attribute \src "fifo_v3.v:73.7-73.49"
  cell $logic_and $logic_and$fifo_v3.v:73$2177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$fifo_v3.v:73$2175_Y
    connect \B $not$fifo_v3.v:66$2168_Y
    connect \Y $logic_and$fifo_v3.v:73$2177_Y
  end
  attribute \src "fifo_v3.v:54.41-54.68"
  cell $mul $mul$fifo_v3.v:54$2148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A \read_pointer_q
    connect \B 2'10
    connect \Y $auto$wreduce.cc:454:run$10080 [3:0]
  end
  attribute \src "fifo_v3.v:58.10-58.38"
  cell $mul $mul$fifo_v3.v:58$2155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A \write_pointer_q
    connect \B 2'10
    connect \Y $auto$wreduce.cc:454:run$10081 [3:0]
  end
  attribute \src "fifo_v3.v:0.0-0.0"
  cell $not $not$fifo_v3.v:0$2162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $shl$fifo_v3.v:0$2157_Y
    connect \Y $not$fifo_v3.v:0$2162_Y
  end
  attribute \src "fifo_v3.v:57.17-57.24"
  cell $not $not$fifo_v3.v:57$2151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full_o
    connect \Y $not$fifo_v3.v:57$2151_Y
  end
  attribute \src "fifo_v3.v:66.16-66.24"
  cell $not $not$fifo_v3.v:66$2168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty_o
    connect \Y $not$fifo_v3.v:66$2168_Y
  end
  attribute \src "fifo_v3.v:0.0-0.0"
  cell $or $or$fifo_v3.v:0$2164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $and$fifo_v3.v:0$2163_Y
    connect \B $shl$fifo_v3.v:0$2161_Y
    connect \Y \mem_n
  end
  attribute \src "fifo_v3.v:100.2-104.19"
  cell $sdff $procdff$9962
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\mem_q[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10202
    connect \SRST \rst_ni
  end
  attribute \src "fifo_v3.v:103.12-103.23|fifo_v3.v:103.8-104.19"
  cell $mux $procmux$9595
    parameter \WIDTH 8
    connect \A \mem_q
    connect \B \mem_n
    connect \S $logic_and$fifo_v3.v:57$2152_Y
    connect \Y $0\mem_q[7:0]
  end
  attribute \full_case 1
  attribute \src "fifo_v3.v:73.7-73.49|fifo_v3.v:73.3-74.32"
  cell $mux $procmux$9637
    parameter \WIDTH 3
    connect \A $2\status_cnt_n[2:0]
    connect \B \status_cnt_q
    connect \S $logic_and$fifo_v3.v:73$2177_Y
    connect \Y \status_cnt_n
  end
  attribute \full_case 1
  attribute \src "fifo_v3.v:66.7-66.24|fifo_v3.v:66.3-72.6"
  cell $mux $procmux$9646
    parameter \WIDTH 3
    connect \A $1\status_cnt_n[2:0]
    connect \B $auto$wreduce.cc:454:run$10082 [2:0]
    connect \S $logic_and$fifo_v3.v:66$2169_Y
    connect \Y $2\status_cnt_n[2:0]
  end
  attribute \full_case 1
  attribute \src "fifo_v3.v:66.7-66.24|fifo_v3.v:66.3-72.6"
  cell $mux $procmux$9649
    parameter \WIDTH 2
    connect \A \read_pointer_q
    connect \B $2\read_pointer_n[1:0]
    connect \S $logic_and$fifo_v3.v:66$2169_Y
    connect \Y \read_pointer_n
  end
  attribute \full_case 1
  attribute \src "fifo_v3.v:57.7-57.24|fifo_v3.v:57.3-65.6"
  cell $mux $procmux$9658
    parameter \WIDTH 3
    connect \A \status_cnt_q
    connect \B $add$fifo_v3.v:64$2167_Y
    connect \S $logic_and$fifo_v3.v:57$2152_Y
    connect \Y $1\status_cnt_n[2:0]
  end
  attribute \full_case 1
  attribute \src "fifo_v3.v:57.7-57.24|fifo_v3.v:57.3-65.6"
  cell $mux $procmux$9661
    parameter \WIDTH 2
    connect \A \write_pointer_q
    connect \B $2\write_pointer_n[1:0]
    connect \S $logic_and$fifo_v3.v:57$2152_Y
    connect \Y \write_pointer_n
  end
  attribute \src "fifo_v3.v:0.0-0.0"
  cell $shiftx $shiftx$fifo_v3.v:0$2150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 2
    connect \A \mem_q
    connect \B { 1'0 $add$fifo_v3.v:0$2149_Y }
    connect \Y \data_o
  end
  attribute \src "fifo_v3.v:0.0-0.0"
  cell $shl $shl$fifo_v3.v:0$2157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 8
    connect \A 2'11
    connect \B $add$fifo_v3.v:0$2156_Y
    connect \Y $shl$fifo_v3.v:0$2157_Y
  end
  attribute \src "fifo_v3.v:0.0-0.0"
  cell $shl $shl$fifo_v3.v:0$2161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 8
    connect \A $and$fifo_v3.v:0$2158_Y
    connect \B $add$fifo_v3.v:0$2156_Y
    connect \Y $shl$fifo_v3.v:0$2161_Y
  end
  attribute \src "fifo_v3.v:71.19-71.35"
  cell $sub $sub$fifo_v3.v:71$2172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \status_cnt_q
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$10082 [2:0]
  end
  connect $auto$wreduce.cc:454:run$10080 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10081 [31:4] 28'0000000000000000000000000000
  connect \usage_o \status_cnt_q [1:0]
end
attribute \dynports 1
attribute \hdlname "\\lzc"
attribute \src "lzc.v:1.1-68.10"
module $paramod\lzc\WIDTH=s32'00000000000000000000000000000100
  parameter \WIDTH 4
  parameter \MODE 1'0
  attribute \src "lzc.v:9.36-9.41"
  wire width 2 output 2 \cnt_o
  attribute \src "lzc.v:10.14-10.21"
  wire output 3 \empty_o
  attribute \src "lzc.v:18.15-18.16"
  wire width 32 \flip_vector.sv2v_autoblock_1.i
  attribute \src "lzc.v:8.27-8.31"
  wire width 4 input 1 \in_i
  attribute \src "lzc.v:15.20-15.26"
  wire width 4 \in_tmp
  attribute \src "lzc.v:12.36-12.45"
  wire width 8 \index_lut
  wire width 5 \index_nodes
  wire width 3 \sel_nodes
  attribute \src "lzc.v:67.48-67.61"
  cell $not $not$lzc.v:67$2197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sel_nodes [0]
    connect \Y \empty_o
  end
  attribute \src "lzc.v:40.50-40.85"
  cell $or $or$lzc.v:40$2201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_i [0]
    connect \B \in_i [1]
    connect \Y \sel_nodes [1]
  end
  attribute \src "lzc.v:40.50-40.85"
  cell $or $or$lzc.v:40$2204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_i [2]
    connect \B \in_i [3]
    connect \Y \sel_nodes [2]
  end
  attribute \src "lzc.v:56.49-56.148"
  cell $or $or$lzc.v:56$2198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sel_nodes [1]
    connect \B \sel_nodes [2]
    connect \Y \sel_nodes [0]
  end
  attribute \src "lzc.v:41.80-41.199"
  cell $mux $ternary$lzc.v:41$2203
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \in_i [0]
    connect \Y \index_nodes [2]
  end
  attribute \src "lzc.v:41.80-41.199"
  cell $mux $ternary$lzc.v:41$2206
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \in_i [2]
    connect \Y \index_nodes [4]
  end
  attribute \src "lzc.v:57.79-57.292"
  cell $mux $ternary$lzc.v:57$2200
    parameter \WIDTH 2
    connect \A { 1'1 \index_nodes [4] }
    connect \B { 1'0 \index_nodes [2] }
    connect \S \sel_nodes [1]
    connect \Y \cnt_o
  end
  connect \flip_vector.sv2v_autoblock_1.i 4
  connect \in_tmp \in_i
  connect \index_lut 8'11100100
  connect { \index_nodes [3] \index_nodes [1:0] } { 1'0 \cnt_o }
end
attribute \dynports 1
attribute \hdlname "\\lzc"
attribute \src "lzc.v:1.1-68.10"
module $paramod\lzc\WIDTH=s32'00000000000000000000000000001000
  parameter \WIDTH 8
  parameter \MODE 1'0
  attribute \src "lzc.v:9.36-9.41"
  wire width 3 output 2 \cnt_o
  attribute \src "lzc.v:10.14-10.21"
  wire output 3 \empty_o
  attribute \src "lzc.v:18.15-18.16"
  wire width 32 \flip_vector.sv2v_autoblock_1.i
  attribute \src "lzc.v:8.27-8.31"
  wire width 8 input 1 \in_i
  attribute \src "lzc.v:15.20-15.26"
  wire width 8 \in_tmp
  attribute \src "lzc.v:12.36-12.45"
  wire width 24 \index_lut
  wire width 19 \index_nodes
  wire width 7 \sel_nodes
  attribute \src "lzc.v:67.48-67.61"
  cell $not $not$lzc.v:67$2047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sel_nodes [0]
    connect \Y \empty_o
  end
  attribute \src "lzc.v:40.50-40.85"
  cell $or $or$lzc.v:40$2057
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_i [0]
    connect \B \in_i [1]
    connect \Y \sel_nodes [3]
  end
  attribute \src "lzc.v:40.50-40.85"
  cell $or $or$lzc.v:40$2060
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_i [2]
    connect \B \in_i [3]
    connect \Y \sel_nodes [4]
  end
  attribute \src "lzc.v:40.50-40.85"
  cell $or $or$lzc.v:40$2063
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_i [4]
    connect \B \in_i [5]
    connect \Y \sel_nodes [5]
  end
  attribute \src "lzc.v:40.50-40.85"
  cell $or $or$lzc.v:40$2066
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_i [6]
    connect \B \in_i [7]
    connect \Y \sel_nodes [6]
  end
  attribute \src "lzc.v:56.49-56.148"
  cell $or $or$lzc.v:56$2048
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sel_nodes [1]
    connect \B \sel_nodes [2]
    connect \Y \sel_nodes [0]
  end
  attribute \src "lzc.v:56.49-56.148"
  cell $or $or$lzc.v:56$2051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sel_nodes [3]
    connect \B \sel_nodes [4]
    connect \Y \sel_nodes [1]
  end
  attribute \src "lzc.v:56.49-56.148"
  cell $or $or$lzc.v:56$2054
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sel_nodes [5]
    connect \B \sel_nodes [6]
    connect \Y \sel_nodes [2]
  end
  attribute \src "lzc.v:41.80-41.199"
  cell $mux $ternary$lzc.v:41$2059
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \in_i [0]
    connect \Y \index_nodes [9]
  end
  attribute \src "lzc.v:41.80-41.199"
  cell $mux $ternary$lzc.v:41$2062
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \in_i [2]
    connect \Y \index_nodes [12]
  end
  attribute \src "lzc.v:41.80-41.199"
  cell $mux $ternary$lzc.v:41$2065
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \in_i [4]
    connect \Y \index_nodes [15]
  end
  attribute \src "lzc.v:41.80-41.199"
  cell $mux $ternary$lzc.v:41$2068
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \in_i [6]
    connect \Y \index_nodes [18]
  end
  attribute \src "lzc.v:57.79-57.292"
  cell $mux $ternary$lzc.v:57$2050
    parameter \WIDTH 3
    connect \A \index_nodes [8:6]
    connect \B \index_nodes [5:3]
    connect \S \sel_nodes [1]
    connect \Y \cnt_o
  end
  attribute \src "lzc.v:57.79-57.292"
  cell $mux $ternary$lzc.v:57$2053
    parameter \WIDTH 3
    connect \A { 2'01 \index_nodes [12] }
    connect \B { 2'00 \index_nodes [9] }
    connect \S \sel_nodes [3]
    connect \Y \index_nodes [5:3]
  end
  attribute \src "lzc.v:57.79-57.292"
  cell $mux $ternary$lzc.v:57$2056
    parameter \WIDTH 3
    connect \A { 2'11 \index_nodes [18] }
    connect \B { 2'10 \index_nodes [15] }
    connect \S \sel_nodes [5]
    connect \Y \index_nodes [8:6]
  end
  connect \flip_vector.sv2v_autoblock_1.i 8
  connect \in_tmp \in_i
  connect \index_lut 24'111110101100011010001000
  connect { \index_nodes [17:16] \index_nodes [14:13] \index_nodes [11:10] \index_nodes [2:0] } { 6'100100 \cnt_o }
end
attribute \dynports 1
attribute \hdlname "\\cva6_wbuffer_model"
attribute \src "cva6_wbuffer_model.v:6.1-248.10"
module \cva6_wbuffer_model
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $10\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $10\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $10\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $10\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $10\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $10\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $10\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $10\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $11\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $11\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $11\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $11\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $11\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $11\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $11\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $11\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $12\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $12\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $12\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $12\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $12\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $12\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $12\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $12\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $13\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $13\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $13\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $13\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $13\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $13\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $13\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $13\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $14\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $14\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $14\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $14\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $14\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $14\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $14\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $14\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $15\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $15\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $15\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $15\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $15\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $15\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $15\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $15\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $2\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $2\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $2\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $2\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $2\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $2\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $2\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $2\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:214$203_DATA[2:0]$357
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:218$205_DATA[2:0]$365
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:222$207_DATA[2:0]$373
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:226$209_DATA[2:0]$385
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $3\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $4$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:228$211_DATA[2:0]$393
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $4\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $4\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $4\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $4\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $4\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $4\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $4\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $4\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $5\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $5\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $5\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $5\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $5\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $5\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $5\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $5\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $6\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $6\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $6\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $6\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $6\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $6\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $6\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $6\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $7\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $7\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $7\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $7\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $7\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $7\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $7\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $7\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $8\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $8\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $8\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $8\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $8\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $8\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $8\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $8\wbuffer_summary_q[7][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $9\wbuffer_summary_q[0][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $9\wbuffer_summary_q[1][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $9\wbuffer_summary_q[2][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $9\wbuffer_summary_q[3][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $9\wbuffer_summary_q[4][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $9\wbuffer_summary_q[5][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $9\wbuffer_summary_q[6][2:0]
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  wire width 3 $9\wbuffer_summary_q[7][2:0]
  wire $auto$opt_dff.cc:242:make_patterns_logic$10573
  wire $auto$opt_dff.cc:242:make_patterns_logic$10584
  wire $auto$opt_dff.cc:242:make_patterns_logic$10607
  wire $auto$opt_dff.cc:242:make_patterns_logic$10618
  wire $auto$opt_dff.cc:242:make_patterns_logic$10639
  wire $auto$opt_dff.cc:242:make_patterns_logic$10650
  wire $auto$opt_dff.cc:242:make_patterns_logic$10669
  wire $auto$opt_dff.cc:242:make_patterns_logic$10680
  wire $auto$opt_reduce.cc:134:opt_mux$10000
  wire $auto$opt_reduce.cc:134:opt_mux$10002
  wire $auto$opt_reduce.cc:134:opt_mux$10004
  wire $auto$opt_reduce.cc:134:opt_mux$10006
  wire $auto$opt_reduce.cc:134:opt_mux$10008
  wire $auto$opt_reduce.cc:134:opt_mux$10010
  wire $auto$opt_reduce.cc:134:opt_mux$10014
  wire $auto$opt_reduce.cc:134:opt_mux$10016
  wire $auto$opt_reduce.cc:134:opt_mux$10020
  wire $auto$opt_reduce.cc:134:opt_mux$10022
  wire $auto$opt_reduce.cc:134:opt_mux$10024
  wire $auto$opt_reduce.cc:134:opt_mux$10028
  wire $auto$opt_reduce.cc:134:opt_mux$10030
  wire $auto$opt_reduce.cc:134:opt_mux$10032
  wire $auto$opt_reduce.cc:134:opt_mux$10036
  wire $auto$opt_reduce.cc:134:opt_mux$10038
  wire $auto$opt_reduce.cc:134:opt_mux$10040
  wire $auto$opt_reduce.cc:134:opt_mux$10042
  wire $auto$opt_reduce.cc:134:opt_mux$10044
  wire $auto$opt_reduce.cc:134:opt_mux$10046
  wire $auto$opt_reduce.cc:134:opt_mux$10048
  wire $auto$opt_reduce.cc:134:opt_mux$10050
  wire $auto$opt_reduce.cc:134:opt_mux$9974
  wire $auto$opt_reduce.cc:134:opt_mux$9976
  wire $auto$opt_reduce.cc:134:opt_mux$9980
  wire $auto$opt_reduce.cc:134:opt_mux$9982
  wire $auto$opt_reduce.cc:134:opt_mux$9984
  wire $auto$opt_reduce.cc:134:opt_mux$9986
  wire $auto$opt_reduce.cc:134:opt_mux$9988
  wire $auto$opt_reduce.cc:134:opt_mux$9990
  wire $auto$opt_reduce.cc:134:opt_mux$9996
  wire $auto$opt_reduce.cc:134:opt_mux$9998
  wire $auto$rtlil.cc:2127:Not$10564
  wire $auto$rtlil.cc:2127:Not$10566
  wire $auto$rtlil.cc:2127:Not$10568
  wire $auto$rtlil.cc:2127:Not$10570
  wire $auto$rtlil.cc:2127:Not$10572
  wire $auto$rtlil.cc:2127:Not$10598
  wire $auto$rtlil.cc:2127:Not$10630
  wire $auto$rtlil.cc:2127:Not$10660
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10289
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10291
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10293
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10295
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10297
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10299
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10301
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10303
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10305
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10307
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10309
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10311
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10313
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10315
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10317
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10319
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10321
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10323
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10325
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10327
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10329
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10331
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10333
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10335
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10337
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10339
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10341
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10343
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10345
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10347
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10349
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10351
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10353
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10355
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10357
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10359
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10361
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10363
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10365
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10367
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10369
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10371
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10373
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10375
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10377
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10379
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10381
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10383
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10385
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10387
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10389
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10391
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10393
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10395
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10397
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10399
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10401
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10403
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10405
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10407
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10409
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10411
  wire width 3 $auto$rtlil.cc:2817:Anyseq$10413
  attribute \src "cva6_wbuffer_model.v:135.22-135.60"
  wire $eq$cva6_wbuffer_model.v:135$213_Y
  attribute \src "cva6_wbuffer_model.v:136.10-136.48"
  wire $eq$cva6_wbuffer_model.v:136$215_Y
  attribute \src "cva6_wbuffer_model.v:137.10-137.48"
  wire $eq$cva6_wbuffer_model.v:137$218_Y
  attribute \src "cva6_wbuffer_model.v:138.10-138.48"
  wire $eq$cva6_wbuffer_model.v:138$221_Y
  attribute \src "cva6_wbuffer_model.v:166.40-166.78"
  wire $eq$cva6_wbuffer_model.v:166$265_Y
  attribute \src "cva6_wbuffer_model.v:168.45-168.83"
  wire $eq$cva6_wbuffer_model.v:168$277_Y
  attribute \src "cva6_wbuffer_model.v:170.45-170.83"
  wire $eq$cva6_wbuffer_model.v:170$287_Y
  attribute \src "cva6_wbuffer_model.v:172.45-172.83"
  wire $eq$cva6_wbuffer_model.v:172$295_Y
  attribute \src "cva6_wbuffer_model.v:214.21-214.59"
  wire $eq$cva6_wbuffer_model.v:214$358_Y
  attribute \src "cva6_wbuffer_model.v:218.21-218.61"
  wire $eq$cva6_wbuffer_model.v:218$366_Y
  attribute \src "cva6_wbuffer_model.v:222.21-222.58"
  wire $eq$cva6_wbuffer_model.v:222$374_Y
  attribute \src "cva6_wbuffer_model.v:226.21-226.62"
  wire $eq$cva6_wbuffer_model.v:226$386_Y
  attribute \src "cva6_wbuffer_model.v:228.26-228.67"
  wire $eq$cva6_wbuffer_model.v:228$394_Y
  attribute \src "cva6_wbuffer_model.v:135.22-135.79"
  wire $logic_and$cva6_wbuffer_model.v:135$214_Y
  attribute \src "cva6_wbuffer_model.v:136.10-136.67"
  wire $logic_and$cva6_wbuffer_model.v:136$216_Y
  attribute \src "cva6_wbuffer_model.v:137.10-137.67"
  wire $logic_and$cva6_wbuffer_model.v:137$219_Y
  attribute \src "cva6_wbuffer_model.v:138.10-138.67"
  wire $logic_and$cva6_wbuffer_model.v:138$222_Y
  attribute \src "cva6_wbuffer_model.v:166.21-166.78"
  wire $logic_and$cva6_wbuffer_model.v:166$266_Y
  attribute \src "cva6_wbuffer_model.v:168.26-168.83"
  wire $logic_and$cva6_wbuffer_model.v:168$278_Y
  attribute \src "cva6_wbuffer_model.v:170.26-170.83"
  wire $logic_and$cva6_wbuffer_model.v:170$288_Y
  attribute \src "cva6_wbuffer_model.v:172.26-172.83"
  wire $logic_and$cva6_wbuffer_model.v:172$296_Y
  attribute \src "cva6_wbuffer_model.v:141.51-141.58"
  wire $logic_not$cva6_wbuffer_model.v:141$224_Y
  attribute \src "cva6_wbuffer_model.v:135.21-136.68"
  wire $logic_or$cva6_wbuffer_model.v:135$217_Y
  attribute \src "cva6_wbuffer_model.v:135.21-137.68"
  wire $logic_or$cva6_wbuffer_model.v:135$220_Y
  wire $procmux$3681_CMP
  wire $procmux$3682_CMP
  wire $procmux$3683_CMP
  wire $procmux$3684_CMP
  wire $procmux$3685_CMP
  wire $procmux$3686_CMP
  wire $procmux$3687_CMP
  wire $procmux$3688_CMP
  wire width 3 $procmux$3967_Y
  wire width 3 $procmux$3977_Y
  wire width 3 $procmux$3979_Y
  wire width 3 $procmux$4264_Y
  wire $procmux$4368_CMP
  wire $procmux$4369_CMP
  wire $procmux$4370_CMP
  wire $procmux$4371_CMP
  wire $procmux$4372_CMP
  wire $procmux$4373_CMP
  wire $procmux$4374_CMP
  wire $procmux$4375_CMP
  wire width 3 $procmux$4600_Y
  wire width 3 $procmux$4609_Y
  wire $procmux$4689_CMP
  wire $procmux$4690_CMP
  wire $procmux$4691_CMP
  wire $procmux$4692_CMP
  wire $procmux$4693_CMP
  wire $procmux$4694_CMP
  wire $procmux$4695_CMP
  wire $procmux$4696_CMP
  wire width 3 $procmux$4921_Y
  wire width 3 $procmux$4930_Y
  wire $procmux$5010_CMP
  wire $procmux$5011_CMP
  wire $procmux$5012_CMP
  wire $procmux$5013_CMP
  wire $procmux$5014_CMP
  wire $procmux$5015_CMP
  wire $procmux$5016_CMP
  wire $procmux$5017_CMP
  wire width 3 $procmux$5242_Y
  wire width 3 $procmux$5251_Y
  wire width 3 $procmux$5269_Y
  wire width 3 $procmux$5275_Y
  wire width 3 $procmux$5281_Y
  wire width 3 $procmux$5287_Y
  wire width 3 $procmux$5293_Y
  wire width 3 $procmux$5299_Y
  wire width 3 $procmux$5305_Y
  wire width 3 $procmux$5311_Y
  attribute \src "cva6_wbuffer_model.v:9.16-9.26"
  wire input 3 \cache_en_i
  attribute \src "cva6_wbuffer_model.v:7.16-7.21"
  wire input 1 \clk_i
  attribute \src "cva6_wbuffer_model.v:10.17-10.24"
  wire output 4 \empty_o
  attribute \src "cva6_wbuffer_model.v:102.9-102.30"
  wire \inner_miss_rtrn_vld_i
  attribute \src "cva6_wbuffer_model.v:123.18-123.29"
  wire width 3 \mem_ack_ptr
  attribute \src "cva6_wbuffer_model.v:53.21-53.34"
  wire width 3 input 45 \mem_ack_ptr_i
  attribute \src "cva6_wbuffer_model.v:127.18-127.30"
  wire width 3 \mem_resp_ptr
  attribute \src "cva6_wbuffer_model.v:54.21-54.35"
  wire width 3 input 46 \mem_resp_ptr_i
  attribute \src "cva6_wbuffer_model.v:14.16-14.26"
  wire input 8 \miss_ack_i
  attribute \src "cva6_wbuffer_model.v:23.23-23.32"
  wire width 2 output 17 \miss_id_o
  attribute \src "cva6_wbuffer_model.v:21.17-21.26"
  wire output 15 \miss_nc_o
  attribute \src "cva6_wbuffer_model.v:15.24-15.36"
  wire width 34 output 9 \miss_paddr_o
  attribute \src "cva6_wbuffer_model.v:16.17-16.27"
  wire output 10 \miss_req_o
  attribute \src "cva6_wbuffer_model.v:25.22-25.36"
  wire width 2 input 19 \miss_rtrn_id_i
  attribute \src "cva6_wbuffer_model.v:24.16-24.31"
  wire input 18 \miss_rtrn_vld_i
  attribute \src "cva6_wbuffer_model.v:22.23-22.34"
  wire width 3 output 16 \miss_size_o
  attribute \src "cva6_wbuffer_model.v:20.23-20.38"
  wire width 8 output 14 \miss_vld_bits_o
  attribute \src "cva6_wbuffer_model.v:18.24-18.36"
  wire width 32 output 12 \miss_wdata_o
  attribute \src "cva6_wbuffer_model.v:17.17-17.26"
  wire output 11 \miss_we_o
  attribute \src "cva6_wbuffer_model.v:19.23-19.35"
  wire output 13 \miss_wuser_o
  attribute \src "cva6_wbuffer_model.v:11.17-11.25"
  wire output 5 \not_ni_o
  attribute \src "cva6_wbuffer_model.v:48.204-48.221"
  wire width 688 output 41 \port_io_wbuffer_q
  attribute \src "cva6_wbuffer_model.v:49.24-49.49"
  wire width 24 output 42 \port_io_wbuffer_summary_q
  attribute \src "cva6_wbuffer_model.v:150.16-150.24"
  attribute \unused_bits "13"
  wire width 14 \prev_req[0]
  attribute \src "cva6_wbuffer_model.v:150.16-150.24"
  attribute \unused_bits "13"
  wire width 14 \prev_req[1]
  attribute \src "cva6_wbuffer_model.v:150.16-150.24"
  attribute \unused_bits "13"
  wire width 14 \prev_req[2]
  attribute \src "cva6_wbuffer_model.v:150.16-150.24"
  attribute \unused_bits "13"
  wire width 14 \prev_req[3]
  attribute \src "cva6_wbuffer_model.v:31.16-31.24"
  wire input 25 \rd_ack_i
  attribute \src "cva6_wbuffer_model.v:32.23-32.32"
  wire width 32 input 26 \rd_data_i
  attribute \src "cva6_wbuffer_model.v:34.22-34.33"
  wire width 8 input 28 \rd_hit_oh_i
  attribute \src "cva6_wbuffer_model.v:27.58-27.66"
  wire width 8 output 21 \rd_idx_o
  attribute \src "cva6_wbuffer_model.v:28.23-28.31"
  wire width 4 output 22 \rd_off_o
  attribute \src "cva6_wbuffer_model.v:29.17-29.25"
  wire output 23 \rd_req_o
  attribute \src "cva6_wbuffer_model.v:26.53-26.61"
  wire width 22 output 20 \rd_tag_o
  attribute \src "cva6_wbuffer_model.v:30.17-30.30"
  wire output 24 \rd_tag_only_o
  attribute \src "cva6_wbuffer_model.v:33.22-33.35"
  wire width 8 input 27 \rd_vld_bits_i
  attribute \src "cva6_wbuffer_model.v:125.18-125.26"
  wire width 3 \redo_ptr
  attribute \src "cva6_wbuffer_model.v:52.21-52.31"
  wire width 3 input 44 \redo_ptr_i
  attribute \src "cva6_wbuffer_model.v:134.10-134.16"
  wire \replay
  attribute \src "cva6_wbuffer_model.v:12.134-12.144"
  wire width 77 input 6 \req_port_i
  attribute \src "cva6_wbuffer_model.v:13.23-13.33"
  wire width 35 output 7 \req_port_o
  attribute \src "cva6_wbuffer_model.v:8.16-8.22"
  wire input 2 \rst_ni
  attribute \src "cva6_wbuffer_model.v:116.10-116.30"
  wire \synth__txn_ack_write
  attribute \src "cva6_wbuffer_model.v:118.10-118.30"
  wire \synth__txn_clr_write
  attribute \src "cva6_wbuffer_model.v:117.10-117.31"
  wire \synth__txn_prop_write
  attribute \src "cva6_wbuffer_model.v:115.10-115.30"
  wire \synth__txn_rcv_write
  attribute \src "cva6_wbuffer_model.v:45.25-45.35"
  wire width 136 output 39 \tx_paddr_o
  attribute \src "cva6_wbuffer_model.v:46.23-46.31"
  wire width 4 output 40 \tx_vld_o
  attribute \src "cva6_wbuffer_model.v:44.207-44.221"
  wire width 688 output 38 \wbuffer_data_o
  attribute \src "cva6_wbuffer_model.v:89.15-89.32"
  wire width 3 \wbuffer_summary_q[0]
  attribute \src "cva6_wbuffer_model.v:89.15-89.32"
  wire width 3 \wbuffer_summary_q[1]
  attribute \src "cva6_wbuffer_model.v:89.15-89.32"
  wire width 3 \wbuffer_summary_q[2]
  attribute \src "cva6_wbuffer_model.v:89.15-89.32"
  wire width 3 \wbuffer_summary_q[3]
  attribute \src "cva6_wbuffer_model.v:89.15-89.32"
  wire width 3 \wbuffer_summary_q[4]
  attribute \src "cva6_wbuffer_model.v:89.15-89.32"
  wire width 3 \wbuffer_summary_q[5]
  attribute \src "cva6_wbuffer_model.v:89.15-89.32"
  wire width 3 \wbuffer_summary_q[6]
  attribute \src "cva6_wbuffer_model.v:89.15-89.32"
  wire width 3 \wbuffer_summary_q[7]
  attribute \src "cva6_wbuffer_model.v:38.16-38.24"
  wire input 32 \wr_ack_i
  attribute \src "cva6_wbuffer_model.v:36.57-36.68"
  wire width 8 input 30 \wr_cl_idx_i
  attribute \src "cva6_wbuffer_model.v:35.16-35.27"
  wire input 29 \wr_cl_vld_i
  attribute \src "cva6_wbuffer_model.v:42.23-42.35"
  wire width 4 output 36 \wr_data_be_o
  attribute \src "cva6_wbuffer_model.v:41.24-41.33"
  wire width 32 output 35 \wr_data_o
  attribute \src "cva6_wbuffer_model.v:39.58-39.66"
  wire width 8 output 33 \wr_idx_o
  attribute \src "cva6_wbuffer_model.v:40.23-40.31"
  wire width 4 output 34 \wr_off_o
  attribute \src "cva6_wbuffer_model.v:37.22-37.30"
  wire width 8 output 31 \wr_req_o
  attribute \src "cva6_wbuffer_model.v:43.23-43.32"
  wire output 37 \wr_user_o
  attribute \src "cva6_wbuffer_model.v:121.18-121.27"
  wire width 3 \write_ptr
  attribute \src "cva6_wbuffer_model.v:51.21-51.32"
  wire width 3 input 43 \write_ptr_i
  attribute \src "cva6_wbuffer_model.v:141.35-141.58"
  cell $and $and$cva6_wbuffer_model.v:141$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [9]
    connect \B $logic_not$cva6_wbuffer_model.v:141$224_Y
    connect \Y \synth__txn_rcv_write
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_req[3] [12]
    connect \Y $auto$rtlil.cc:2127:Not$10564
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_wbuffer_model.v:166$266_Y
    connect \Y $auto$rtlil.cc:2127:Not$10566
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_wbuffer_model.v:168$278_Y
    connect \Y $auto$rtlil.cc:2127:Not$10568
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_wbuffer_model.v:170$288_Y
    connect \Y $auto$rtlil.cc:2127:Not$10570
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_wbuffer_model.v:172$296_Y
    connect \Y $auto$rtlil.cc:2127:Not$10572
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_req[2] [12]
    connect \Y $auto$rtlil.cc:2127:Not$10598
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_req[1] [12]
    connect \Y $auto$rtlil.cc:2127:Not$10630
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_req[0] [12]
    connect \Y $auto$rtlil.cc:2127:Not$10660
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10572 $auto$rtlil.cc:2127:Not$10570 $auto$rtlil.cc:2127:Not$10568 $auto$rtlil.cc:2127:Not$10566 $auto$rtlil.cc:2127:Not$10564 \prev_req[2] [12] \prev_req[1] [12] \prev_req[0] [12] \req_port_i [9] }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10573
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10572 $auto$rtlil.cc:2127:Not$10570 $auto$rtlil.cc:2127:Not$10568 $auto$rtlil.cc:2127:Not$10566 \prev_req[2] [12] \prev_req[1] [12] \prev_req[0] [12] \req_port_i [9] }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10584
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10572 $auto$rtlil.cc:2127:Not$10570 $auto$rtlil.cc:2127:Not$10568 $auto$rtlil.cc:2127:Not$10566 $auto$rtlil.cc:2127:Not$10598 \prev_req[1] [12] \prev_req[0] [12] \req_port_i [9] }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10607
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10572 $auto$rtlil.cc:2127:Not$10570 $auto$rtlil.cc:2127:Not$10568 $auto$rtlil.cc:2127:Not$10566 \prev_req[1] [12] \prev_req[0] [12] \req_port_i [9] }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10618
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10572 $auto$rtlil.cc:2127:Not$10570 $auto$rtlil.cc:2127:Not$10568 $auto$rtlil.cc:2127:Not$10566 $auto$rtlil.cc:2127:Not$10630 \prev_req[0] [12] \req_port_i [9] }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10639
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10572 $auto$rtlil.cc:2127:Not$10570 $auto$rtlil.cc:2127:Not$10568 $auto$rtlil.cc:2127:Not$10566 \prev_req[0] [12] \req_port_i [9] }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10650
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10572 $auto$rtlil.cc:2127:Not$10570 $auto$rtlil.cc:2127:Not$10568 $auto$rtlil.cc:2127:Not$10566 $auto$rtlil.cc:2127:Not$10660 \req_port_i [9] }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10669
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10572 $auto$rtlil.cc:2127:Not$10570 $auto$rtlil.cc:2127:Not$10568 $auto$rtlil.cc:2127:Not$10566 \req_port_i [9] }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10680
  end
  attribute \src "cva6_wbuffer_model.v:156.5-188.8"
  cell $sdff $auto$opt_dff.cc:702:run$10686
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \miss_rtrn_vld_i
    connect \Q \inner_miss_rtrn_vld_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  cell $sdff $auto$opt_dff.cc:702:run$10687
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $11\wbuffer_summary_q[7][2:0]
    connect \Q \wbuffer_summary_q[7]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  cell $sdff $auto$opt_dff.cc:702:run$10688
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $11\wbuffer_summary_q[6][2:0]
    connect \Q \wbuffer_summary_q[6]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  cell $sdff $auto$opt_dff.cc:702:run$10689
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $11\wbuffer_summary_q[5][2:0]
    connect \Q \wbuffer_summary_q[5]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  cell $sdff $auto$opt_dff.cc:702:run$10690
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $11\wbuffer_summary_q[4][2:0]
    connect \Q \wbuffer_summary_q[4]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  cell $sdff $auto$opt_dff.cc:702:run$10691
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $11\wbuffer_summary_q[3][2:0]
    connect \Q \wbuffer_summary_q[3]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  cell $sdff $auto$opt_dff.cc:702:run$10692
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $11\wbuffer_summary_q[2][2:0]
    connect \Q \wbuffer_summary_q[2]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  cell $sdff $auto$opt_dff.cc:702:run$10693
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $11\wbuffer_summary_q[1][2:0]
    connect \Q \wbuffer_summary_q[1]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:190.2-246.5"
  cell $sdff $auto$opt_dff.cc:702:run$10694
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $11\wbuffer_summary_q[0][2:0]
    connect \Q \wbuffer_summary_q[0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:156.5-188.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10575
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 12'000000000000
    parameter \WIDTH 12
    connect \CLK \clk_i
    connect \D \req_port_i [76:65]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10573
    connect \Q \prev_req[3] [11:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:156.5-188.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10586
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10584
    connect \Q \prev_req[3] [12]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:156.5-188.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10609
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 12'000000000000
    parameter \WIDTH 12
    connect \CLK \clk_i
    connect \D \req_port_i [76:65]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10607
    connect \Q \prev_req[2] [11:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:156.5-188.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10620
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10618
    connect \Q \prev_req[2] [12]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:156.5-188.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10641
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 12'000000000000
    parameter \WIDTH 12
    connect \CLK \clk_i
    connect \D \req_port_i [76:65]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10639
    connect \Q \prev_req[1] [11:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:156.5-188.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10652
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10650
    connect \Q \prev_req[1] [12]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:156.5-188.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10671
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 12'000000000000
    parameter \WIDTH 12
    connect \CLK \clk_i
    connect \D \req_port_i [76:65]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10669
    connect \Q \prev_req[0] [11:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_wbuffer_model.v:156.5-188.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10682
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10680
    connect \Q \prev_req[0] [12]
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10001
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4696_CMP $procmux$4695_CMP $procmux$4694_CMP $procmux$4693_CMP $procmux$4692_CMP $procmux$4691_CMP $procmux$4689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10002
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10005
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$3688_CMP $procmux$3687_CMP $procmux$3686_CMP $procmux$3685_CMP $procmux$3684_CMP $procmux$3683_CMP $procmux$3681_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10006
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4696_CMP $procmux$4695_CMP $procmux$4694_CMP $procmux$4693_CMP $procmux$4692_CMP $procmux$4690_CMP $procmux$4689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10008
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10009
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4696_CMP $procmux$4695_CMP $procmux$4694_CMP $procmux$4693_CMP $procmux$4691_CMP $procmux$4690_CMP $procmux$4689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10010
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10011
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$3688_CMP $procmux$3687_CMP $procmux$3686_CMP $procmux$3685_CMP $procmux$3684_CMP $procmux$3682_CMP $procmux$3681_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10004
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10015
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4696_CMP $procmux$4695_CMP $procmux$4694_CMP $procmux$4692_CMP $procmux$4691_CMP $procmux$4690_CMP $procmux$4689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10016
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10017
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$3688_CMP $procmux$3687_CMP $procmux$3686_CMP $procmux$3685_CMP $procmux$3683_CMP $procmux$3682_CMP $procmux$3681_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10014
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4696_CMP $procmux$4695_CMP $procmux$4693_CMP $procmux$4692_CMP $procmux$4691_CMP $procmux$4690_CMP $procmux$4689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10020
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4696_CMP $procmux$4694_CMP $procmux$4693_CMP $procmux$4692_CMP $procmux$4691_CMP $procmux$4690_CMP $procmux$4689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10022
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$3688_CMP $procmux$3687_CMP $procmux$3686_CMP $procmux$3684_CMP $procmux$3683_CMP $procmux$3682_CMP $procmux$3681_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10024
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10029
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$5016_CMP $procmux$5015_CMP $procmux$5014_CMP $procmux$5013_CMP $procmux$5012_CMP $procmux$5011_CMP $procmux$5010_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10030
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10031
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$5017_CMP $procmux$5016_CMP $procmux$5015_CMP $procmux$5014_CMP $procmux$5013_CMP $procmux$5012_CMP $procmux$5011_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10032
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10033
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$3688_CMP $procmux$3687_CMP $procmux$3685_CMP $procmux$3684_CMP $procmux$3683_CMP $procmux$3682_CMP $procmux$3681_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10028
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10035
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$3687_CMP $procmux$3686_CMP $procmux$3685_CMP $procmux$3684_CMP $procmux$3683_CMP $procmux$3682_CMP $procmux$3681_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10036
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10037
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$5017_CMP $procmux$5016_CMP $procmux$5015_CMP $procmux$5014_CMP $procmux$5013_CMP $procmux$5012_CMP $procmux$5010_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10038
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10041
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$5017_CMP $procmux$5016_CMP $procmux$5015_CMP $procmux$5014_CMP $procmux$5013_CMP $procmux$5011_CMP $procmux$5010_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10042
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10043
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$5017_CMP $procmux$5016_CMP $procmux$5015_CMP $procmux$5014_CMP $procmux$5012_CMP $procmux$5011_CMP $procmux$5010_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10044
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10045
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$5017_CMP $procmux$5016_CMP $procmux$5015_CMP $procmux$5013_CMP $procmux$5012_CMP $procmux$5011_CMP $procmux$5010_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10046
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$5017_CMP $procmux$5016_CMP $procmux$5014_CMP $procmux$5013_CMP $procmux$5012_CMP $procmux$5011_CMP $procmux$5010_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10048
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10049
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$5017_CMP $procmux$5015_CMP $procmux$5014_CMP $procmux$5013_CMP $procmux$5012_CMP $procmux$5011_CMP $procmux$5010_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10050
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$3688_CMP $procmux$3686_CMP $procmux$3685_CMP $procmux$3684_CMP $procmux$3683_CMP $procmux$3682_CMP $procmux$3681_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10040
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9973
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4374_CMP $procmux$4373_CMP $procmux$4372_CMP $procmux$4371_CMP $procmux$4370_CMP $procmux$4369_CMP $procmux$4368_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$9974
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9975
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4375_CMP $procmux$4374_CMP $procmux$4373_CMP $procmux$4372_CMP $procmux$4371_CMP $procmux$4370_CMP $procmux$4369_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$9976
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9979
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4375_CMP $procmux$4374_CMP $procmux$4373_CMP $procmux$4372_CMP $procmux$4371_CMP $procmux$4370_CMP $procmux$4368_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$9980
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9981
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4375_CMP $procmux$4374_CMP $procmux$4373_CMP $procmux$4372_CMP $procmux$4371_CMP $procmux$4369_CMP $procmux$4368_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$9982
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9983
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4375_CMP $procmux$4374_CMP $procmux$4373_CMP $procmux$4372_CMP $procmux$4370_CMP $procmux$4369_CMP $procmux$4368_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$9984
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9985
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4375_CMP $procmux$4374_CMP $procmux$4373_CMP $procmux$4371_CMP $procmux$4370_CMP $procmux$4369_CMP $procmux$4368_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$9986
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9987
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4375_CMP $procmux$4374_CMP $procmux$4372_CMP $procmux$4371_CMP $procmux$4370_CMP $procmux$4369_CMP $procmux$4368_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$9988
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9989
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4375_CMP $procmux$4373_CMP $procmux$4372_CMP $procmux$4371_CMP $procmux$4370_CMP $procmux$4369_CMP $procmux$4368_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$9990
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9995
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4695_CMP $procmux$4694_CMP $procmux$4693_CMP $procmux$4692_CMP $procmux$4691_CMP $procmux$4690_CMP $procmux$4689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$9996
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9997
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$4696_CMP $procmux$4695_CMP $procmux$4694_CMP $procmux$4693_CMP $procmux$4692_CMP $procmux$4691_CMP $procmux$4690_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$9998
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$9999
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $procmux$3688_CMP $procmux$3687_CMP $procmux$3686_CMP $procmux$3685_CMP $procmux$3684_CMP $procmux$3683_CMP $procmux$3682_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10000
  end
  cell $anyseq $auto$setundef.cc:501:execute$10288
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10289
  end
  cell $anyseq $auto$setundef.cc:501:execute$10290
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10291
  end
  cell $anyseq $auto$setundef.cc:501:execute$10292
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10293
  end
  cell $anyseq $auto$setundef.cc:501:execute$10294
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10295
  end
  cell $anyseq $auto$setundef.cc:501:execute$10296
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10297
  end
  cell $anyseq $auto$setundef.cc:501:execute$10298
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10299
  end
  cell $anyseq $auto$setundef.cc:501:execute$10300
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10301
  end
  cell $anyseq $auto$setundef.cc:501:execute$10302
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10303
  end
  cell $anyseq $auto$setundef.cc:501:execute$10304
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10305
  end
  cell $anyseq $auto$setundef.cc:501:execute$10306
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10307
  end
  cell $anyseq $auto$setundef.cc:501:execute$10308
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10309
  end
  cell $anyseq $auto$setundef.cc:501:execute$10310
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10311
  end
  cell $anyseq $auto$setundef.cc:501:execute$10312
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10313
  end
  cell $anyseq $auto$setundef.cc:501:execute$10314
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10315
  end
  cell $anyseq $auto$setundef.cc:501:execute$10316
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10317
  end
  cell $anyseq $auto$setundef.cc:501:execute$10318
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10319
  end
  cell $anyseq $auto$setundef.cc:501:execute$10320
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10321
  end
  cell $anyseq $auto$setundef.cc:501:execute$10322
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10323
  end
  cell $anyseq $auto$setundef.cc:501:execute$10324
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10325
  end
  cell $anyseq $auto$setundef.cc:501:execute$10326
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10327
  end
  cell $anyseq $auto$setundef.cc:501:execute$10328
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10329
  end
  cell $anyseq $auto$setundef.cc:501:execute$10330
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10331
  end
  cell $anyseq $auto$setundef.cc:501:execute$10332
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10333
  end
  cell $anyseq $auto$setundef.cc:501:execute$10334
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10335
  end
  cell $anyseq $auto$setundef.cc:501:execute$10336
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10337
  end
  cell $anyseq $auto$setundef.cc:501:execute$10338
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10339
  end
  cell $anyseq $auto$setundef.cc:501:execute$10340
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10341
  end
  cell $anyseq $auto$setundef.cc:501:execute$10342
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10343
  end
  cell $anyseq $auto$setundef.cc:501:execute$10344
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10345
  end
  cell $anyseq $auto$setundef.cc:501:execute$10346
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10347
  end
  cell $anyseq $auto$setundef.cc:501:execute$10348
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10349
  end
  cell $anyseq $auto$setundef.cc:501:execute$10350
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10351
  end
  cell $anyseq $auto$setundef.cc:501:execute$10352
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10353
  end
  cell $anyseq $auto$setundef.cc:501:execute$10354
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10355
  end
  cell $anyseq $auto$setundef.cc:501:execute$10356
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10357
  end
  cell $anyseq $auto$setundef.cc:501:execute$10358
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10359
  end
  cell $anyseq $auto$setundef.cc:501:execute$10360
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10361
  end
  cell $anyseq $auto$setundef.cc:501:execute$10362
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10363
  end
  cell $anyseq $auto$setundef.cc:501:execute$10364
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10365
  end
  cell $anyseq $auto$setundef.cc:501:execute$10366
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10367
  end
  cell $anyseq $auto$setundef.cc:501:execute$10368
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10369
  end
  cell $anyseq $auto$setundef.cc:501:execute$10370
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10371
  end
  cell $anyseq $auto$setundef.cc:501:execute$10372
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10373
  end
  cell $anyseq $auto$setundef.cc:501:execute$10374
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10375
  end
  cell $anyseq $auto$setundef.cc:501:execute$10376
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10377
  end
  cell $anyseq $auto$setundef.cc:501:execute$10378
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10379
  end
  cell $anyseq $auto$setundef.cc:501:execute$10380
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10381
  end
  cell $anyseq $auto$setundef.cc:501:execute$10382
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10383
  end
  cell $anyseq $auto$setundef.cc:501:execute$10384
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10385
  end
  cell $anyseq $auto$setundef.cc:501:execute$10386
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10387
  end
  cell $anyseq $auto$setundef.cc:501:execute$10388
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10389
  end
  cell $anyseq $auto$setundef.cc:501:execute$10390
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10391
  end
  cell $anyseq $auto$setundef.cc:501:execute$10392
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10393
  end
  cell $anyseq $auto$setundef.cc:501:execute$10394
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10395
  end
  cell $anyseq $auto$setundef.cc:501:execute$10396
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10397
  end
  cell $anyseq $auto$setundef.cc:501:execute$10398
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10399
  end
  cell $anyseq $auto$setundef.cc:501:execute$10400
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10401
  end
  cell $anyseq $auto$setundef.cc:501:execute$10402
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10403
  end
  cell $anyseq $auto$setundef.cc:501:execute$10404
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10405
  end
  cell $anyseq $auto$setundef.cc:501:execute$10406
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10407
  end
  cell $anyseq $auto$setundef.cc:501:execute$10408
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10409
  end
  cell $anyseq $auto$setundef.cc:501:execute$10410
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10411
  end
  cell $anyseq $auto$setundef.cc:501:execute$10412
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$10413
  end
  attribute \src "cva6_wbuffer_model.v:135.22-135.60"
  cell $eq $eq$cva6_wbuffer_model.v:135$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \req_port_i [76:65]
    connect \B \prev_req[0] [11:0]
    connect \Y $eq$cva6_wbuffer_model.v:135$213_Y
  end
  attribute \src "cva6_wbuffer_model.v:136.10-136.48"
  cell $eq $eq$cva6_wbuffer_model.v:136$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \req_port_i [76:65]
    connect \B \prev_req[1] [11:0]
    connect \Y $eq$cva6_wbuffer_model.v:136$215_Y
  end
  attribute \src "cva6_wbuffer_model.v:137.10-137.48"
  cell $eq $eq$cva6_wbuffer_model.v:137$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \req_port_i [76:65]
    connect \B \prev_req[2] [11:0]
    connect \Y $eq$cva6_wbuffer_model.v:137$218_Y
  end
  attribute \src "cva6_wbuffer_model.v:138.10-138.48"
  cell $eq $eq$cva6_wbuffer_model.v:138$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \req_port_i [76:65]
    connect \B \prev_req[3] [11:0]
    connect \Y $eq$cva6_wbuffer_model.v:138$221_Y
  end
  attribute \src "cva6_wbuffer_model.v:166.40-166.78"
  cell $eq $eq$cva6_wbuffer_model.v:166$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \prev_req[0] [11:0]
    connect \B \req_port_i [76:65]
    connect \Y $eq$cva6_wbuffer_model.v:166$265_Y
  end
  attribute \src "cva6_wbuffer_model.v:168.45-168.83"
  cell $eq $eq$cva6_wbuffer_model.v:168$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \prev_req[1] [11:0]
    connect \B \req_port_i [76:65]
    connect \Y $eq$cva6_wbuffer_model.v:168$277_Y
  end
  attribute \src "cva6_wbuffer_model.v:170.45-170.83"
  cell $eq $eq$cva6_wbuffer_model.v:170$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \prev_req[2] [11:0]
    connect \B \req_port_i [76:65]
    connect \Y $eq$cva6_wbuffer_model.v:170$287_Y
  end
  attribute \src "cva6_wbuffer_model.v:172.45-172.83"
  cell $eq $eq$cva6_wbuffer_model.v:172$295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \prev_req[3] [11:0]
    connect \B \req_port_i [76:65]
    connect \Y $eq$cva6_wbuffer_model.v:172$295_Y
  end
  attribute \src "cva6_wbuffer_model.v:214.21-214.59"
  cell $logic_not $eq$cva6_wbuffer_model.v:214$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:214$203_DATA[2:0]$357
    connect \Y $eq$cva6_wbuffer_model.v:214$358_Y
  end
  attribute \src "cva6_wbuffer_model.v:218.21-218.61"
  cell $eq $eq$cva6_wbuffer_model.v:218$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:218$205_DATA[2:0]$365
    connect \B 3'110
    connect \Y $eq$cva6_wbuffer_model.v:218$366_Y
  end
  attribute \src "cva6_wbuffer_model.v:222.21-222.58"
  cell $eq $eq$cva6_wbuffer_model.v:222$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:222$207_DATA[2:0]$373
    connect \B 2'11
    connect \Y $eq$cva6_wbuffer_model.v:222$374_Y
  end
  attribute \src "cva6_wbuffer_model.v:226.21-226.62"
  cell $eq $eq$cva6_wbuffer_model.v:226$386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:226$209_DATA[2:0]$385
    connect \B 2'11
    connect \Y $eq$cva6_wbuffer_model.v:226$386_Y
  end
  attribute \src "cva6_wbuffer_model.v:228.26-228.67"
  cell $eq $eq$cva6_wbuffer_model.v:228$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:228$211_DATA[2:0]$393
    connect \B 3'111
    connect \Y $eq$cva6_wbuffer_model.v:228$394_Y
  end
  attribute \src "cva6_wbuffer_model.v:135.22-135.79"
  cell $logic_and $logic_and$cva6_wbuffer_model.v:135$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_wbuffer_model.v:135$213_Y
    connect \B \prev_req[0] [12]
    connect \Y $logic_and$cva6_wbuffer_model.v:135$214_Y
  end
  attribute \src "cva6_wbuffer_model.v:136.10-136.67"
  cell $logic_and $logic_and$cva6_wbuffer_model.v:136$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_wbuffer_model.v:136$215_Y
    connect \B \prev_req[1] [12]
    connect \Y $logic_and$cva6_wbuffer_model.v:136$216_Y
  end
  attribute \src "cva6_wbuffer_model.v:137.10-137.67"
  cell $logic_and $logic_and$cva6_wbuffer_model.v:137$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_wbuffer_model.v:137$218_Y
    connect \B \prev_req[2] [12]
    connect \Y $logic_and$cva6_wbuffer_model.v:137$219_Y
  end
  attribute \src "cva6_wbuffer_model.v:138.10-138.67"
  cell $logic_and $logic_and$cva6_wbuffer_model.v:138$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_wbuffer_model.v:138$221_Y
    connect \B \prev_req[3] [12]
    connect \Y $logic_and$cva6_wbuffer_model.v:138$222_Y
  end
  attribute \src "cva6_wbuffer_model.v:145.36-145.59"
  cell $logic_and $logic_and$cva6_wbuffer_model.v:145$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [9]
    connect \B \replay
    connect \Y \synth__txn_prop_write
  end
  attribute \src "cva6_wbuffer_model.v:166.21-166.78"
  cell $logic_and $logic_and$cva6_wbuffer_model.v:166$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_req[0] [12]
    connect \B $eq$cva6_wbuffer_model.v:166$265_Y
    connect \Y $logic_and$cva6_wbuffer_model.v:166$266_Y
  end
  attribute \src "cva6_wbuffer_model.v:168.26-168.83"
  cell $logic_and $logic_and$cva6_wbuffer_model.v:168$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_req[1] [12]
    connect \B $eq$cva6_wbuffer_model.v:168$277_Y
    connect \Y $logic_and$cva6_wbuffer_model.v:168$278_Y
  end
  attribute \src "cva6_wbuffer_model.v:170.26-170.83"
  cell $logic_and $logic_and$cva6_wbuffer_model.v:170$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_req[2] [12]
    connect \B $eq$cva6_wbuffer_model.v:170$287_Y
    connect \Y $logic_and$cva6_wbuffer_model.v:170$288_Y
  end
  attribute \src "cva6_wbuffer_model.v:172.26-172.83"
  cell $logic_and $logic_and$cva6_wbuffer_model.v:172$296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_req[3] [12]
    connect \B $eq$cva6_wbuffer_model.v:172$295_Y
    connect \Y $logic_and$cva6_wbuffer_model.v:172$296_Y
  end
  attribute \src "cva6_wbuffer_model.v:141.51-141.58"
  cell $logic_not $logic_not$cva6_wbuffer_model.v:141$224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \replay
    connect \Y $logic_not$cva6_wbuffer_model.v:141$224_Y
  end
  attribute \src "cva6_wbuffer_model.v:135.21-136.68"
  cell $logic_or $logic_or$cva6_wbuffer_model.v:135$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_wbuffer_model.v:135$214_Y
    connect \B $logic_and$cva6_wbuffer_model.v:136$216_Y
    connect \Y $logic_or$cva6_wbuffer_model.v:135$217_Y
  end
  attribute \src "cva6_wbuffer_model.v:135.21-137.68"
  cell $logic_or $logic_or$cva6_wbuffer_model.v:135$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_wbuffer_model.v:135$217_Y
    connect \B $logic_and$cva6_wbuffer_model.v:137$219_Y
    connect \Y $logic_or$cva6_wbuffer_model.v:135$220_Y
  end
  attribute \src "cva6_wbuffer_model.v:135.21-138.68"
  cell $logic_or $logic_or$cva6_wbuffer_model.v:135$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_wbuffer_model.v:135$220_Y
    connect \B $logic_and$cva6_wbuffer_model.v:138$222_Y
    connect \Y \replay
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$3680
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10289
    connect \B { 3'110 $8\wbuffer_summary_q[0][2:0] }
    connect \S { $procmux$3688_CMP $auto$opt_reduce.cc:134:opt_mux$10036 }
    connect \Y $15\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$3681_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_resp_ptr_i
    connect \B 3'111
    connect \Y $procmux$3681_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$3682_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_resp_ptr_i
    connect \B 3'110
    connect \Y $procmux$3682_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$3683_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_resp_ptr_i
    connect \B 3'101
    connect \Y $procmux$3683_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$3684_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_resp_ptr_i
    connect \B 3'100
    connect \Y $procmux$3684_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$3685_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_resp_ptr_i
    connect \B 2'11
    connect \Y $procmux$3685_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$3686_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_resp_ptr_i
    connect \B 2'10
    connect \Y $procmux$3686_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$3687_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_resp_ptr_i
    connect \B 1'1
    connect \Y $procmux$3687_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $logic_not $procmux$3688_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_resp_ptr_i
    connect \Y $procmux$3688_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$3701
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10291
    connect \B { $8\wbuffer_summary_q[7][2:0] 3'110 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10000 $procmux$3681_CMP }
    connect \Y $15\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$3722
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10293
    connect \B { 3'110 $8\wbuffer_summary_q[6][2:0] }
    connect \S { $procmux$3682_CMP $auto$opt_reduce.cc:134:opt_mux$10006 }
    connect \Y $15\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$3743
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10295
    connect \B { 3'110 $8\wbuffer_summary_q[5][2:0] }
    connect \S { $procmux$3683_CMP $auto$opt_reduce.cc:134:opt_mux$10004 }
    connect \Y $15\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$3764
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10297
    connect \B { 3'110 $8\wbuffer_summary_q[4][2:0] }
    connect \S { $procmux$3684_CMP $auto$opt_reduce.cc:134:opt_mux$10014 }
    connect \Y $15\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$3785
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10299
    connect \B { 3'110 $8\wbuffer_summary_q[3][2:0] }
    connect \S { $procmux$3685_CMP $auto$opt_reduce.cc:134:opt_mux$10024 }
    connect \Y $15\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$3806
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10301
    connect \B { 3'110 $8\wbuffer_summary_q[2][2:0] }
    connect \S { $procmux$3686_CMP $auto$opt_reduce.cc:134:opt_mux$10028 }
    connect \Y $15\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$3827
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10303
    connect \B { 3'110 $8\wbuffer_summary_q[1][2:0] }
    connect \S { $procmux$3687_CMP $auto$opt_reduce.cc:134:opt_mux$10040 }
    connect \Y $15\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:228.26-228.67|cva6_wbuffer_model.v:228.22-229.62"
  cell $mux $procmux$3848
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[7][2:0]
    connect \B $15\wbuffer_summary_q[7][2:0]
    connect \S $eq$cva6_wbuffer_model.v:228$394_Y
    connect \Y $14\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:228.26-228.67|cva6_wbuffer_model.v:228.22-229.62"
  cell $mux $procmux$3860
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[6][2:0]
    connect \B $15\wbuffer_summary_q[6][2:0]
    connect \S $eq$cva6_wbuffer_model.v:228$394_Y
    connect \Y $14\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:228.26-228.67|cva6_wbuffer_model.v:228.22-229.62"
  cell $mux $procmux$3872
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[5][2:0]
    connect \B $15\wbuffer_summary_q[5][2:0]
    connect \S $eq$cva6_wbuffer_model.v:228$394_Y
    connect \Y $14\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:228.26-228.67|cva6_wbuffer_model.v:228.22-229.62"
  cell $mux $procmux$3884
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[4][2:0]
    connect \B $15\wbuffer_summary_q[4][2:0]
    connect \S $eq$cva6_wbuffer_model.v:228$394_Y
    connect \Y $14\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:228.26-228.67|cva6_wbuffer_model.v:228.22-229.62"
  cell $mux $procmux$3896
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[3][2:0]
    connect \B $15\wbuffer_summary_q[3][2:0]
    connect \S $eq$cva6_wbuffer_model.v:228$394_Y
    connect \Y $14\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:228.26-228.67|cva6_wbuffer_model.v:228.22-229.62"
  cell $mux $procmux$3908
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[2][2:0]
    connect \B $15\wbuffer_summary_q[2][2:0]
    connect \S $eq$cva6_wbuffer_model.v:228$394_Y
    connect \Y $14\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:228.26-228.67|cva6_wbuffer_model.v:228.22-229.62"
  cell $mux $procmux$3920
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[1][2:0]
    connect \B $15\wbuffer_summary_q[1][2:0]
    connect \S $eq$cva6_wbuffer_model.v:228$394_Y
    connect \Y $14\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:228.26-228.67|cva6_wbuffer_model.v:228.22-229.62"
  cell $mux $procmux$3932
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[0][2:0]
    connect \B $15\wbuffer_summary_q[0][2:0]
    connect \S $eq$cva6_wbuffer_model.v:228$394_Y
    connect \Y $14\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$3967
    parameter \S_WIDTH 8
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10305
    connect \B { $8\wbuffer_summary_q[0][2:0] $8\wbuffer_summary_q[1][2:0] $8\wbuffer_summary_q[2][2:0] $8\wbuffer_summary_q[3][2:0] $8\wbuffer_summary_q[4][2:0] $8\wbuffer_summary_q[5][2:0] $8\wbuffer_summary_q[6][2:0] $8\wbuffer_summary_q[7][2:0] }
    connect \S { $procmux$3688_CMP $procmux$3687_CMP $procmux$3686_CMP $procmux$3685_CMP $procmux$3684_CMP $procmux$3683_CMP $procmux$3682_CMP $procmux$3681_CMP }
    connect \Y $procmux$3967_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:226.21-226.62|cva6_wbuffer_model.v:226.17-229.62"
  cell $mux $procmux$3977
    parameter \WIDTH 3
    connect \A $procmux$3967_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10307
    connect \S $eq$cva6_wbuffer_model.v:226$386_Y
    connect \Y $procmux$3977_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:225.17-225.37|cva6_wbuffer_model.v:225.13-230.16"
  cell $mux $procmux$3979
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10309
    connect \B $procmux$3977_Y
    connect \S \inner_miss_rtrn_vld_i
    connect \Y $procmux$3979_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$3982
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10311
    connect \B $procmux$3979_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:228$211_DATA[2:0]$393
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$3986
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10313
    connect \B { 3'000 $8\wbuffer_summary_q[0][2:0] }
    connect \S { $procmux$3688_CMP $auto$opt_reduce.cc:134:opt_mux$10036 }
    connect \Y $13\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4004
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10315
    connect \B { $8\wbuffer_summary_q[7][2:0] 3'000 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10000 $procmux$3681_CMP }
    connect \Y $13\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4022
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10317
    connect \B { 3'000 $8\wbuffer_summary_q[6][2:0] }
    connect \S { $procmux$3682_CMP $auto$opt_reduce.cc:134:opt_mux$10006 }
    connect \Y $13\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4040
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10319
    connect \B { 3'000 $8\wbuffer_summary_q[5][2:0] }
    connect \S { $procmux$3683_CMP $auto$opt_reduce.cc:134:opt_mux$10004 }
    connect \Y $13\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4058
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10321
    connect \B { 3'000 $8\wbuffer_summary_q[4][2:0] }
    connect \S { $procmux$3684_CMP $auto$opt_reduce.cc:134:opt_mux$10014 }
    connect \Y $13\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4076
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10323
    connect \B { 3'000 $8\wbuffer_summary_q[3][2:0] }
    connect \S { $procmux$3685_CMP $auto$opt_reduce.cc:134:opt_mux$10024 }
    connect \Y $13\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4094
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10325
    connect \B { 3'000 $8\wbuffer_summary_q[2][2:0] }
    connect \S { $procmux$3686_CMP $auto$opt_reduce.cc:134:opt_mux$10028 }
    connect \Y $13\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4112
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10327
    connect \B { 3'000 $8\wbuffer_summary_q[1][2:0] }
    connect \S { $procmux$3687_CMP $auto$opt_reduce.cc:134:opt_mux$10040 }
    connect \Y $13\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:226.21-226.62|cva6_wbuffer_model.v:226.17-229.62"
  cell $mux $procmux$4130
    parameter \WIDTH 3
    connect \A $14\wbuffer_summary_q[7][2:0]
    connect \B $13\wbuffer_summary_q[7][2:0]
    connect \S $eq$cva6_wbuffer_model.v:226$386_Y
    connect \Y $12\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:226.21-226.62|cva6_wbuffer_model.v:226.17-229.62"
  cell $mux $procmux$4139
    parameter \WIDTH 3
    connect \A $14\wbuffer_summary_q[6][2:0]
    connect \B $13\wbuffer_summary_q[6][2:0]
    connect \S $eq$cva6_wbuffer_model.v:226$386_Y
    connect \Y $12\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:226.21-226.62|cva6_wbuffer_model.v:226.17-229.62"
  cell $mux $procmux$4148
    parameter \WIDTH 3
    connect \A $14\wbuffer_summary_q[5][2:0]
    connect \B $13\wbuffer_summary_q[5][2:0]
    connect \S $eq$cva6_wbuffer_model.v:226$386_Y
    connect \Y $12\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:226.21-226.62|cva6_wbuffer_model.v:226.17-229.62"
  cell $mux $procmux$4157
    parameter \WIDTH 3
    connect \A $14\wbuffer_summary_q[4][2:0]
    connect \B $13\wbuffer_summary_q[4][2:0]
    connect \S $eq$cva6_wbuffer_model.v:226$386_Y
    connect \Y $12\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:226.21-226.62|cva6_wbuffer_model.v:226.17-229.62"
  cell $mux $procmux$4166
    parameter \WIDTH 3
    connect \A $14\wbuffer_summary_q[3][2:0]
    connect \B $13\wbuffer_summary_q[3][2:0]
    connect \S $eq$cva6_wbuffer_model.v:226$386_Y
    connect \Y $12\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:226.21-226.62|cva6_wbuffer_model.v:226.17-229.62"
  cell $mux $procmux$4175
    parameter \WIDTH 3
    connect \A $14\wbuffer_summary_q[2][2:0]
    connect \B $13\wbuffer_summary_q[2][2:0]
    connect \S $eq$cva6_wbuffer_model.v:226$386_Y
    connect \Y $12\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:226.21-226.62|cva6_wbuffer_model.v:226.17-229.62"
  cell $mux $procmux$4184
    parameter \WIDTH 3
    connect \A $14\wbuffer_summary_q[1][2:0]
    connect \B $13\wbuffer_summary_q[1][2:0]
    connect \S $eq$cva6_wbuffer_model.v:226$386_Y
    connect \Y $12\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:226.21-226.62|cva6_wbuffer_model.v:226.17-229.62"
  cell $mux $procmux$4193
    parameter \WIDTH 3
    connect \A $14\wbuffer_summary_q[0][2:0]
    connect \B $13\wbuffer_summary_q[0][2:0]
    connect \S $eq$cva6_wbuffer_model.v:226$386_Y
    connect \Y $12\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:225.17-225.37|cva6_wbuffer_model.v:225.13-230.16"
  cell $mux $procmux$4264
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10329
    connect \B $procmux$3967_Y
    connect \S \inner_miss_rtrn_vld_i
    connect \Y $procmux$4264_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$4267
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10331
    connect \B $procmux$4264_Y
    connect \S \rst_ni
    connect \Y $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:226$209_DATA[2:0]$385
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:225.17-225.37|cva6_wbuffer_model.v:225.13-230.16"
  cell $mux $procmux$4306
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[7][2:0]
    connect \B $12\wbuffer_summary_q[7][2:0]
    connect \S \inner_miss_rtrn_vld_i
    connect \Y $11\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:225.17-225.37|cva6_wbuffer_model.v:225.13-230.16"
  cell $mux $procmux$4312
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[6][2:0]
    connect \B $12\wbuffer_summary_q[6][2:0]
    connect \S \inner_miss_rtrn_vld_i
    connect \Y $11\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:225.17-225.37|cva6_wbuffer_model.v:225.13-230.16"
  cell $mux $procmux$4318
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[5][2:0]
    connect \B $12\wbuffer_summary_q[5][2:0]
    connect \S \inner_miss_rtrn_vld_i
    connect \Y $11\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:225.17-225.37|cva6_wbuffer_model.v:225.13-230.16"
  cell $mux $procmux$4324
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[4][2:0]
    connect \B $12\wbuffer_summary_q[4][2:0]
    connect \S \inner_miss_rtrn_vld_i
    connect \Y $11\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:225.17-225.37|cva6_wbuffer_model.v:225.13-230.16"
  cell $mux $procmux$4330
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[3][2:0]
    connect \B $12\wbuffer_summary_q[3][2:0]
    connect \S \inner_miss_rtrn_vld_i
    connect \Y $11\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:225.17-225.37|cva6_wbuffer_model.v:225.13-230.16"
  cell $mux $procmux$4336
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[2][2:0]
    connect \B $12\wbuffer_summary_q[2][2:0]
    connect \S \inner_miss_rtrn_vld_i
    connect \Y $11\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:225.17-225.37|cva6_wbuffer_model.v:225.13-230.16"
  cell $mux $procmux$4342
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[1][2:0]
    connect \B $12\wbuffer_summary_q[1][2:0]
    connect \S \inner_miss_rtrn_vld_i
    connect \Y $11\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:225.17-225.37|cva6_wbuffer_model.v:225.13-230.16"
  cell $mux $procmux$4348
    parameter \WIDTH 3
    connect \A $8\wbuffer_summary_q[0][2:0]
    connect \B $12\wbuffer_summary_q[0][2:0]
    connect \S \inner_miss_rtrn_vld_i
    connect \Y $11\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4367
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10333
    connect \B { 3'111 $5\wbuffer_summary_q[0][2:0] }
    connect \S { $procmux$4375_CMP $auto$opt_reduce.cc:134:opt_mux$9974 }
    connect \Y $10\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4368_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \redo_ptr_i
    connect \B 3'111
    connect \Y $procmux$4368_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4369_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \redo_ptr_i
    connect \B 3'110
    connect \Y $procmux$4369_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4370_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \redo_ptr_i
    connect \B 3'101
    connect \Y $procmux$4370_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4371_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \redo_ptr_i
    connect \B 3'100
    connect \Y $procmux$4371_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4372_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \redo_ptr_i
    connect \B 2'11
    connect \Y $procmux$4372_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4373_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \redo_ptr_i
    connect \B 2'10
    connect \Y $procmux$4373_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4374_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \redo_ptr_i
    connect \B 1'1
    connect \Y $procmux$4374_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $logic_not $procmux$4375_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \redo_ptr_i
    connect \Y $procmux$4375_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4385
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10335
    connect \B { $5\wbuffer_summary_q[7][2:0] 3'111 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$9976 $procmux$4368_CMP }
    connect \Y $10\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4403
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10337
    connect \B { 3'111 $5\wbuffer_summary_q[6][2:0] }
    connect \S { $procmux$4369_CMP $auto$opt_reduce.cc:134:opt_mux$9980 }
    connect \Y $10\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4421
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10339
    connect \B { 3'111 $5\wbuffer_summary_q[5][2:0] }
    connect \S { $procmux$4370_CMP $auto$opt_reduce.cc:134:opt_mux$9982 }
    connect \Y $10\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4439
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10341
    connect \B { 3'111 $5\wbuffer_summary_q[4][2:0] }
    connect \S { $procmux$4371_CMP $auto$opt_reduce.cc:134:opt_mux$9984 }
    connect \Y $10\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4457
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10343
    connect \B { 3'111 $5\wbuffer_summary_q[3][2:0] }
    connect \S { $procmux$4372_CMP $auto$opt_reduce.cc:134:opt_mux$9986 }
    connect \Y $10\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4475
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10345
    connect \B { 3'111 $5\wbuffer_summary_q[2][2:0] }
    connect \S { $procmux$4373_CMP $auto$opt_reduce.cc:134:opt_mux$9988 }
    connect \Y $10\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4493
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10347
    connect \B { 3'111 $5\wbuffer_summary_q[1][2:0] }
    connect \S { $procmux$4374_CMP $auto$opt_reduce.cc:134:opt_mux$9990 }
    connect \Y $10\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:222.21-222.58|cva6_wbuffer_model.v:222.17-223.58"
  cell $mux $procmux$4511
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[7][2:0]
    connect \B $10\wbuffer_summary_q[7][2:0]
    connect \S $eq$cva6_wbuffer_model.v:222$374_Y
    connect \Y $9\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:222.21-222.58|cva6_wbuffer_model.v:222.17-223.58"
  cell $mux $procmux$4520
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[6][2:0]
    connect \B $10\wbuffer_summary_q[6][2:0]
    connect \S $eq$cva6_wbuffer_model.v:222$374_Y
    connect \Y $9\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:222.21-222.58|cva6_wbuffer_model.v:222.17-223.58"
  cell $mux $procmux$4529
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[5][2:0]
    connect \B $10\wbuffer_summary_q[5][2:0]
    connect \S $eq$cva6_wbuffer_model.v:222$374_Y
    connect \Y $9\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:222.21-222.58|cva6_wbuffer_model.v:222.17-223.58"
  cell $mux $procmux$4538
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[4][2:0]
    connect \B $10\wbuffer_summary_q[4][2:0]
    connect \S $eq$cva6_wbuffer_model.v:222$374_Y
    connect \Y $9\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:222.21-222.58|cva6_wbuffer_model.v:222.17-223.58"
  cell $mux $procmux$4547
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[3][2:0]
    connect \B $10\wbuffer_summary_q[3][2:0]
    connect \S $eq$cva6_wbuffer_model.v:222$374_Y
    connect \Y $9\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:222.21-222.58|cva6_wbuffer_model.v:222.17-223.58"
  cell $mux $procmux$4556
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[2][2:0]
    connect \B $10\wbuffer_summary_q[2][2:0]
    connect \S $eq$cva6_wbuffer_model.v:222$374_Y
    connect \Y $9\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:222.21-222.58|cva6_wbuffer_model.v:222.17-223.58"
  cell $mux $procmux$4565
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[1][2:0]
    connect \B $10\wbuffer_summary_q[1][2:0]
    connect \S $eq$cva6_wbuffer_model.v:222$374_Y
    connect \Y $9\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:222.21-222.58|cva6_wbuffer_model.v:222.17-223.58"
  cell $mux $procmux$4574
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[0][2:0]
    connect \B $10\wbuffer_summary_q[0][2:0]
    connect \S $eq$cva6_wbuffer_model.v:222$374_Y
    connect \Y $9\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4600
    parameter \S_WIDTH 8
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10349
    connect \B { $5\wbuffer_summary_q[0][2:0] $5\wbuffer_summary_q[1][2:0] $5\wbuffer_summary_q[2][2:0] $5\wbuffer_summary_q[3][2:0] $5\wbuffer_summary_q[4][2:0] $5\wbuffer_summary_q[5][2:0] $5\wbuffer_summary_q[6][2:0] $5\wbuffer_summary_q[7][2:0] }
    connect \S { $procmux$4375_CMP $procmux$4374_CMP $procmux$4373_CMP $procmux$4372_CMP $procmux$4371_CMP $procmux$4370_CMP $procmux$4369_CMP $procmux$4368_CMP }
    connect \Y $procmux$4600_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:221.17-221.38|cva6_wbuffer_model.v:221.13-224.16"
  cell $mux $procmux$4609
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10351
    connect \B $procmux$4600_Y
    connect \S \synth__txn_prop_write
    connect \Y $procmux$4609_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$4612
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10353
    connect \B $procmux$4609_Y
    connect \S \rst_ni
    connect \Y $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:222$207_DATA[2:0]$373
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:221.17-221.38|cva6_wbuffer_model.v:221.13-224.16"
  cell $mux $procmux$4627
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[7][2:0]
    connect \B $9\wbuffer_summary_q[7][2:0]
    connect \S \synth__txn_prop_write
    connect \Y $8\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:221.17-221.38|cva6_wbuffer_model.v:221.13-224.16"
  cell $mux $procmux$4633
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[6][2:0]
    connect \B $9\wbuffer_summary_q[6][2:0]
    connect \S \synth__txn_prop_write
    connect \Y $8\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:221.17-221.38|cva6_wbuffer_model.v:221.13-224.16"
  cell $mux $procmux$4639
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[5][2:0]
    connect \B $9\wbuffer_summary_q[5][2:0]
    connect \S \synth__txn_prop_write
    connect \Y $8\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:221.17-221.38|cva6_wbuffer_model.v:221.13-224.16"
  cell $mux $procmux$4645
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[4][2:0]
    connect \B $9\wbuffer_summary_q[4][2:0]
    connect \S \synth__txn_prop_write
    connect \Y $8\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:221.17-221.38|cva6_wbuffer_model.v:221.13-224.16"
  cell $mux $procmux$4651
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[3][2:0]
    connect \B $9\wbuffer_summary_q[3][2:0]
    connect \S \synth__txn_prop_write
    connect \Y $8\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:221.17-221.38|cva6_wbuffer_model.v:221.13-224.16"
  cell $mux $procmux$4657
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[2][2:0]
    connect \B $9\wbuffer_summary_q[2][2:0]
    connect \S \synth__txn_prop_write
    connect \Y $8\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:221.17-221.38|cva6_wbuffer_model.v:221.13-224.16"
  cell $mux $procmux$4663
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[1][2:0]
    connect \B $9\wbuffer_summary_q[1][2:0]
    connect \S \synth__txn_prop_write
    connect \Y $8\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:221.17-221.38|cva6_wbuffer_model.v:221.13-224.16"
  cell $mux $procmux$4669
    parameter \WIDTH 3
    connect \A $5\wbuffer_summary_q[0][2:0]
    connect \B $9\wbuffer_summary_q[0][2:0]
    connect \S \synth__txn_prop_write
    connect \Y $8\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4688
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10355
    connect \B { 3'011 $2\wbuffer_summary_q[0][2:0] }
    connect \S { $procmux$4696_CMP $auto$opt_reduce.cc:134:opt_mux$9996 }
    connect \Y $7\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4689_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_ack_ptr_i
    connect \B 3'111
    connect \Y $procmux$4689_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4690_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_ack_ptr_i
    connect \B 3'110
    connect \Y $procmux$4690_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4691_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_ack_ptr_i
    connect \B 3'101
    connect \Y $procmux$4691_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4692_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_ack_ptr_i
    connect \B 3'100
    connect \Y $procmux$4692_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4693_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_ack_ptr_i
    connect \B 2'11
    connect \Y $procmux$4693_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4694_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \mem_ack_ptr_i
    connect \B 2'10
    connect \Y $procmux$4694_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$4695_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mem_ack_ptr_i
    connect \B 1'1
    connect \Y $procmux$4695_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $logic_not $procmux$4696_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \mem_ack_ptr_i
    connect \Y $procmux$4696_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4706
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10357
    connect \B { $2\wbuffer_summary_q[7][2:0] 3'011 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$9998 $procmux$4689_CMP }
    connect \Y $7\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4724
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10359
    connect \B { 3'011 $2\wbuffer_summary_q[6][2:0] }
    connect \S { $procmux$4690_CMP $auto$opt_reduce.cc:134:opt_mux$10002 }
    connect \Y $7\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4742
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10361
    connect \B { 3'011 $2\wbuffer_summary_q[5][2:0] }
    connect \S { $procmux$4691_CMP $auto$opt_reduce.cc:134:opt_mux$10008 }
    connect \Y $7\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4760
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10363
    connect \B { 3'011 $2\wbuffer_summary_q[4][2:0] }
    connect \S { $procmux$4692_CMP $auto$opt_reduce.cc:134:opt_mux$10010 }
    connect \Y $7\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4778
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10365
    connect \B { 3'011 $2\wbuffer_summary_q[3][2:0] }
    connect \S { $procmux$4693_CMP $auto$opt_reduce.cc:134:opt_mux$10016 }
    connect \Y $7\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4796
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10367
    connect \B { 3'011 $2\wbuffer_summary_q[2][2:0] }
    connect \S { $procmux$4694_CMP $auto$opt_reduce.cc:134:opt_mux$10020 }
    connect \Y $7\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4814
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10369
    connect \B { 3'011 $2\wbuffer_summary_q[1][2:0] }
    connect \S { $procmux$4695_CMP $auto$opt_reduce.cc:134:opt_mux$10022 }
    connect \Y $7\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:218.21-218.61|cva6_wbuffer_model.v:218.17-219.61"
  cell $mux $procmux$4832
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[7][2:0]
    connect \B $7\wbuffer_summary_q[7][2:0]
    connect \S $eq$cva6_wbuffer_model.v:218$366_Y
    connect \Y $6\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:218.21-218.61|cva6_wbuffer_model.v:218.17-219.61"
  cell $mux $procmux$4841
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[6][2:0]
    connect \B $7\wbuffer_summary_q[6][2:0]
    connect \S $eq$cva6_wbuffer_model.v:218$366_Y
    connect \Y $6\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:218.21-218.61|cva6_wbuffer_model.v:218.17-219.61"
  cell $mux $procmux$4850
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[5][2:0]
    connect \B $7\wbuffer_summary_q[5][2:0]
    connect \S $eq$cva6_wbuffer_model.v:218$366_Y
    connect \Y $6\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:218.21-218.61|cva6_wbuffer_model.v:218.17-219.61"
  cell $mux $procmux$4859
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[4][2:0]
    connect \B $7\wbuffer_summary_q[4][2:0]
    connect \S $eq$cva6_wbuffer_model.v:218$366_Y
    connect \Y $6\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:218.21-218.61|cva6_wbuffer_model.v:218.17-219.61"
  cell $mux $procmux$4868
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[3][2:0]
    connect \B $7\wbuffer_summary_q[3][2:0]
    connect \S $eq$cva6_wbuffer_model.v:218$366_Y
    connect \Y $6\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:218.21-218.61|cva6_wbuffer_model.v:218.17-219.61"
  cell $mux $procmux$4877
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[2][2:0]
    connect \B $7\wbuffer_summary_q[2][2:0]
    connect \S $eq$cva6_wbuffer_model.v:218$366_Y
    connect \Y $6\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:218.21-218.61|cva6_wbuffer_model.v:218.17-219.61"
  cell $mux $procmux$4886
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[1][2:0]
    connect \B $7\wbuffer_summary_q[1][2:0]
    connect \S $eq$cva6_wbuffer_model.v:218$366_Y
    connect \Y $6\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:218.21-218.61|cva6_wbuffer_model.v:218.17-219.61"
  cell $mux $procmux$4895
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[0][2:0]
    connect \B $7\wbuffer_summary_q[0][2:0]
    connect \S $eq$cva6_wbuffer_model.v:218$366_Y
    connect \Y $6\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$4921
    parameter \S_WIDTH 8
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10371
    connect \B { $2\wbuffer_summary_q[0][2:0] $2\wbuffer_summary_q[1][2:0] $2\wbuffer_summary_q[2][2:0] $2\wbuffer_summary_q[3][2:0] $2\wbuffer_summary_q[4][2:0] $2\wbuffer_summary_q[5][2:0] $2\wbuffer_summary_q[6][2:0] $2\wbuffer_summary_q[7][2:0] }
    connect \S { $procmux$4696_CMP $procmux$4695_CMP $procmux$4694_CMP $procmux$4693_CMP $procmux$4692_CMP $procmux$4691_CMP $procmux$4690_CMP $procmux$4689_CMP }
    connect \Y $procmux$4921_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:217.17-217.37|cva6_wbuffer_model.v:217.13-220.16"
  cell $mux $procmux$4930
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10373
    connect \B $procmux$4921_Y
    connect \S \miss_ack_i
    connect \Y $procmux$4930_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$4933
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10375
    connect \B $procmux$4930_Y
    connect \S \rst_ni
    connect \Y $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:218$205_DATA[2:0]$365
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:217.17-217.37|cva6_wbuffer_model.v:217.13-220.16"
  cell $mux $procmux$4948
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[7][2:0]
    connect \B $6\wbuffer_summary_q[7][2:0]
    connect \S \miss_ack_i
    connect \Y $5\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:217.17-217.37|cva6_wbuffer_model.v:217.13-220.16"
  cell $mux $procmux$4954
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[6][2:0]
    connect \B $6\wbuffer_summary_q[6][2:0]
    connect \S \miss_ack_i
    connect \Y $5\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:217.17-217.37|cva6_wbuffer_model.v:217.13-220.16"
  cell $mux $procmux$4960
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[5][2:0]
    connect \B $6\wbuffer_summary_q[5][2:0]
    connect \S \miss_ack_i
    connect \Y $5\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:217.17-217.37|cva6_wbuffer_model.v:217.13-220.16"
  cell $mux $procmux$4966
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[4][2:0]
    connect \B $6\wbuffer_summary_q[4][2:0]
    connect \S \miss_ack_i
    connect \Y $5\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:217.17-217.37|cva6_wbuffer_model.v:217.13-220.16"
  cell $mux $procmux$4972
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[3][2:0]
    connect \B $6\wbuffer_summary_q[3][2:0]
    connect \S \miss_ack_i
    connect \Y $5\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:217.17-217.37|cva6_wbuffer_model.v:217.13-220.16"
  cell $mux $procmux$4978
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[2][2:0]
    connect \B $6\wbuffer_summary_q[2][2:0]
    connect \S \miss_ack_i
    connect \Y $5\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:217.17-217.37|cva6_wbuffer_model.v:217.13-220.16"
  cell $mux $procmux$4984
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[1][2:0]
    connect \B $6\wbuffer_summary_q[1][2:0]
    connect \S \miss_ack_i
    connect \Y $5\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:217.17-217.37|cva6_wbuffer_model.v:217.13-220.16"
  cell $mux $procmux$4990
    parameter \WIDTH 3
    connect \A $2\wbuffer_summary_q[0][2:0]
    connect \B $6\wbuffer_summary_q[0][2:0]
    connect \S \miss_ack_i
    connect \Y $5\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$5009
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10377
    connect \B { 3'110 \wbuffer_summary_q[0] }
    connect \S { $procmux$5017_CMP $auto$opt_reduce.cc:134:opt_mux$10030 }
    connect \Y $4\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$5010_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \write_ptr_i
    connect \B 3'111
    connect \Y $procmux$5010_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$5011_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \write_ptr_i
    connect \B 3'110
    connect \Y $procmux$5011_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$5012_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \write_ptr_i
    connect \B 3'101
    connect \Y $procmux$5012_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$5013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \write_ptr_i
    connect \B 3'100
    connect \Y $procmux$5013_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$5014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \write_ptr_i
    connect \B 2'11
    connect \Y $procmux$5014_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$5015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \write_ptr_i
    connect \B 2'10
    connect \Y $procmux$5015_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $eq $procmux$5016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \write_ptr_i
    connect \B 1'1
    connect \Y $procmux$5016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $logic_not $procmux$5017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \write_ptr_i
    connect \Y $procmux$5017_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$5027
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10379
    connect \B { \wbuffer_summary_q[7] 3'110 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10032 $procmux$5010_CMP }
    connect \Y $4\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$5045
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10381
    connect \B { 3'110 \wbuffer_summary_q[6] }
    connect \S { $procmux$5011_CMP $auto$opt_reduce.cc:134:opt_mux$10038 }
    connect \Y $4\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$5063
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10383
    connect \B { 3'110 \wbuffer_summary_q[5] }
    connect \S { $procmux$5012_CMP $auto$opt_reduce.cc:134:opt_mux$10042 }
    connect \Y $4\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$5081
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10385
    connect \B { 3'110 \wbuffer_summary_q[4] }
    connect \S { $procmux$5013_CMP $auto$opt_reduce.cc:134:opt_mux$10044 }
    connect \Y $4\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$5099
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10387
    connect \B { 3'110 \wbuffer_summary_q[3] }
    connect \S { $procmux$5014_CMP $auto$opt_reduce.cc:134:opt_mux$10046 }
    connect \Y $4\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$5117
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10389
    connect \B { 3'110 \wbuffer_summary_q[2] }
    connect \S { $procmux$5015_CMP $auto$opt_reduce.cc:134:opt_mux$10048 }
    connect \Y $4\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$5135
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10391
    connect \B { 3'110 \wbuffer_summary_q[1] }
    connect \S { $procmux$5016_CMP $auto$opt_reduce.cc:134:opt_mux$10050 }
    connect \Y $4\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:214.21-214.59|cva6_wbuffer_model.v:214.17-215.59"
  cell $mux $procmux$5153
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[7]
    connect \B $4\wbuffer_summary_q[7][2:0]
    connect \S $eq$cva6_wbuffer_model.v:214$358_Y
    connect \Y $3\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:214.21-214.59|cva6_wbuffer_model.v:214.17-215.59"
  cell $mux $procmux$5162
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[6]
    connect \B $4\wbuffer_summary_q[6][2:0]
    connect \S $eq$cva6_wbuffer_model.v:214$358_Y
    connect \Y $3\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:214.21-214.59|cva6_wbuffer_model.v:214.17-215.59"
  cell $mux $procmux$5171
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[5]
    connect \B $4\wbuffer_summary_q[5][2:0]
    connect \S $eq$cva6_wbuffer_model.v:214$358_Y
    connect \Y $3\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:214.21-214.59|cva6_wbuffer_model.v:214.17-215.59"
  cell $mux $procmux$5180
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[4]
    connect \B $4\wbuffer_summary_q[4][2:0]
    connect \S $eq$cva6_wbuffer_model.v:214$358_Y
    connect \Y $3\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:214.21-214.59|cva6_wbuffer_model.v:214.17-215.59"
  cell $mux $procmux$5189
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[3]
    connect \B $4\wbuffer_summary_q[3][2:0]
    connect \S $eq$cva6_wbuffer_model.v:214$358_Y
    connect \Y $3\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:214.21-214.59|cva6_wbuffer_model.v:214.17-215.59"
  cell $mux $procmux$5198
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[2]
    connect \B $4\wbuffer_summary_q[2][2:0]
    connect \S $eq$cva6_wbuffer_model.v:214$358_Y
    connect \Y $3\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:214.21-214.59|cva6_wbuffer_model.v:214.17-215.59"
  cell $mux $procmux$5207
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[1]
    connect \B $4\wbuffer_summary_q[1][2:0]
    connect \S $eq$cva6_wbuffer_model.v:214$358_Y
    connect \Y $3\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:214.21-214.59|cva6_wbuffer_model.v:214.17-215.59"
  cell $mux $procmux$5216
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[0]
    connect \B $4\wbuffer_summary_q[0][2:0]
    connect \S $eq$cva6_wbuffer_model.v:214$358_Y
    connect \Y $3\wbuffer_summary_q[0][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:0.0-0.0"
  cell $pmux $procmux$5242
    parameter \S_WIDTH 8
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10393
    connect \B { \wbuffer_summary_q[0] \wbuffer_summary_q[1] \wbuffer_summary_q[2] \wbuffer_summary_q[3] \wbuffer_summary_q[4] \wbuffer_summary_q[5] \wbuffer_summary_q[6] \wbuffer_summary_q[7] }
    connect \S { $procmux$5017_CMP $procmux$5016_CMP $procmux$5015_CMP $procmux$5014_CMP $procmux$5013_CMP $procmux$5012_CMP $procmux$5011_CMP $procmux$5010_CMP }
    connect \Y $procmux$5242_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:213.17-213.37|cva6_wbuffer_model.v:213.13-216.16"
  cell $mux $procmux$5251
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10395
    connect \B $procmux$5242_Y
    connect \S \synth__txn_rcv_write
    connect \Y $procmux$5251_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$5254
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10397
    connect \B $procmux$5251_Y
    connect \S \rst_ni
    connect \Y $3$mem2reg_rd$\wbuffer_summary_q$cva6_wbuffer_model.v:214$203_DATA[2:0]$357
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:213.17-213.37|cva6_wbuffer_model.v:213.13-216.16"
  cell $mux $procmux$5269
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[7]
    connect \B $3\wbuffer_summary_q[7][2:0]
    connect \S \synth__txn_rcv_write
    connect \Y $procmux$5269_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$5272
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10399
    connect \B $procmux$5269_Y
    connect \S \rst_ni
    connect \Y $2\wbuffer_summary_q[7][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:213.17-213.37|cva6_wbuffer_model.v:213.13-216.16"
  cell $mux $procmux$5275
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[6]
    connect \B $3\wbuffer_summary_q[6][2:0]
    connect \S \synth__txn_rcv_write
    connect \Y $procmux$5275_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$5278
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10401
    connect \B $procmux$5275_Y
    connect \S \rst_ni
    connect \Y $2\wbuffer_summary_q[6][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:213.17-213.37|cva6_wbuffer_model.v:213.13-216.16"
  cell $mux $procmux$5281
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[5]
    connect \B $3\wbuffer_summary_q[5][2:0]
    connect \S \synth__txn_rcv_write
    connect \Y $procmux$5281_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$5284
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10403
    connect \B $procmux$5281_Y
    connect \S \rst_ni
    connect \Y $2\wbuffer_summary_q[5][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:213.17-213.37|cva6_wbuffer_model.v:213.13-216.16"
  cell $mux $procmux$5287
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[4]
    connect \B $3\wbuffer_summary_q[4][2:0]
    connect \S \synth__txn_rcv_write
    connect \Y $procmux$5287_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$5290
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10405
    connect \B $procmux$5287_Y
    connect \S \rst_ni
    connect \Y $2\wbuffer_summary_q[4][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:213.17-213.37|cva6_wbuffer_model.v:213.13-216.16"
  cell $mux $procmux$5293
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[3]
    connect \B $3\wbuffer_summary_q[3][2:0]
    connect \S \synth__txn_rcv_write
    connect \Y $procmux$5293_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$5296
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10407
    connect \B $procmux$5293_Y
    connect \S \rst_ni
    connect \Y $2\wbuffer_summary_q[3][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:213.17-213.37|cva6_wbuffer_model.v:213.13-216.16"
  cell $mux $procmux$5299
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[2]
    connect \B $3\wbuffer_summary_q[2][2:0]
    connect \S \synth__txn_rcv_write
    connect \Y $procmux$5299_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$5302
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10409
    connect \B $procmux$5299_Y
    connect \S \rst_ni
    connect \Y $2\wbuffer_summary_q[2][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:213.17-213.37|cva6_wbuffer_model.v:213.13-216.16"
  cell $mux $procmux$5305
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[1]
    connect \B $3\wbuffer_summary_q[1][2:0]
    connect \S \synth__txn_rcv_write
    connect \Y $procmux$5305_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$5308
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10411
    connect \B $procmux$5305_Y
    connect \S \rst_ni
    connect \Y $2\wbuffer_summary_q[1][2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:213.17-213.37|cva6_wbuffer_model.v:213.13-216.16"
  cell $mux $procmux$5311
    parameter \WIDTH 3
    connect \A \wbuffer_summary_q[0]
    connect \B $3\wbuffer_summary_q[0][2:0]
    connect \S \synth__txn_rcv_write
    connect \Y $procmux$5311_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_model.v:191.7-191.14|cva6_wbuffer_model.v:191.3-231.6"
  cell $mux $procmux$5314
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$10413
    connect \B $procmux$5311_Y
    connect \S \rst_ni
    connect \Y $2\wbuffer_summary_q[0][2:0]
  end
  connect \mem_ack_ptr \mem_ack_ptr_i
  connect \mem_resp_ptr \mem_resp_ptr_i
  connect \port_io_wbuffer_summary_q { \wbuffer_summary_q[7] \wbuffer_summary_q[6] \wbuffer_summary_q[5] \wbuffer_summary_q[4] \wbuffer_summary_q[3] \wbuffer_summary_q[2] \wbuffer_summary_q[1] \wbuffer_summary_q[0] }
  connect \redo_ptr \redo_ptr_i
  connect \synth__txn_ack_write \miss_ack_i
  connect \synth__txn_clr_write \inner_miss_rtrn_vld_i
  connect \write_ptr \write_ptr_i
end
attribute \keep 1
attribute \hdlname "\\wbuffer_tb"
attribute \dynports 1
attribute \top 1
attribute \src "cva6_wbuffer_equiv.v:3.5-571.14"
module \wbuffer_tb
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire $0$formal$cva6_wbuffer_equiv.v:551$33_CHECK[0:0]$58
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire $0$formal$cva6_wbuffer_equiv.v:551$33_EN[0:0]$59
  attribute \src "cva6_wbuffer_equiv.v:441.5-449.8"
  wire width 8 $0\counter[7:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $10\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $10\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $10\txn_ctrs[0][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $10\txn_ctrs[1][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $10\txn_ctrs[2][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $10\txn_ctrs[3][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $11\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $11\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $11\txn_ctrs[0][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $11\txn_ctrs[1][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $11\txn_ctrs[2][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $11\txn_ctrs[3][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $12\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $12\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $13\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $13\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $14\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $14\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $15\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $15\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $16\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $16\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire $2\occupied[0:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $3\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire $3\occupied[0:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $3\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $3\txn_ctr[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $3\txn_ctrs[0][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $3\txn_ctrs[1][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $3\txn_ctrs[2][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $3\txn_ctrs[3][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $4\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $4\txn_ctr[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $4\txn_ctrs[0][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $4\txn_ctrs[1][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $4\txn_ctrs[2][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $4\txn_ctrs[3][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $5\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $5\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $5\txn_ctr[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $5\txn_ctrs[0][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $5\txn_ctrs[1][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $5\txn_ctrs[2][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $5\txn_ctrs[3][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $6\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $6\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $6\txn_ctr[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $6\txn_ctrs[0][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $6\txn_ctrs[1][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $6\txn_ctrs[2][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $6\txn_ctrs[3][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $7\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $7\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $7\txn_ctr[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $7\txn_ctrs[0][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $7\txn_ctrs[1][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $7\txn_ctrs[2][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $7\txn_ctrs[3][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $8\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $8\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $8\txn_ctr[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $8\txn_ctrs[0][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $8\txn_ctrs[1][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $8\txn_ctrs[2][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $8\txn_ctrs[3][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $9$mem2reg_rd$\txn_ctrs$cva6_wbuffer_equiv.v:534$30_DATA[1:0]$172
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $9\action[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 3 $9\state[2:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $9\txn_ctr[1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $9\txn_ctrs[0][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $9\txn_ctrs[1][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $9\txn_ctrs[2][1:0]
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  wire width 2 $9\txn_ctrs[3][1:0]
  wire width 2 $add$cva6_wbuffer_equiv.v:494$120_Y
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  wire width 4 $and$cva6_wbuffer_equiv.v:0$124_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$10698
  wire $auto$opt_dff.cc:217:make_patterns_logic$10700
  wire $auto$opt_dff.cc:217:make_patterns_logic$10702
  wire $auto$opt_dff.cc:217:make_patterns_logic$10704
  wire $auto$opt_dff.cc:217:make_patterns_logic$10706
  wire $auto$opt_dff.cc:217:make_patterns_logic$10708
  wire $auto$opt_dff.cc:217:make_patterns_logic$10710
  wire $auto$opt_dff.cc:217:make_patterns_logic$10712
  wire $auto$opt_dff.cc:217:make_patterns_logic$10722
  wire $auto$opt_dff.cc:217:make_patterns_logic$10732
  wire $auto$opt_dff.cc:217:make_patterns_logic$10744
  wire $auto$opt_dff.cc:217:make_patterns_logic$10754
  wire $auto$opt_dff.cc:217:make_patterns_logic$10766
  wire $auto$opt_dff.cc:217:make_patterns_logic$10776
  wire $auto$opt_dff.cc:217:make_patterns_logic$10818
  wire $auto$opt_dff.cc:217:make_patterns_logic$10822
  wire $auto$opt_dff.cc:217:make_patterns_logic$10832
  wire $auto$opt_dff.cc:217:make_patterns_logic$10834
  wire $auto$opt_dff.cc:217:make_patterns_logic$10836
  wire $auto$opt_dff.cc:217:make_patterns_logic$10846
  wire $auto$opt_dff.cc:217:make_patterns_logic$10848
  wire $auto$opt_dff.cc:217:make_patterns_logic$10850
  wire $auto$opt_dff.cc:217:make_patterns_logic$10858
  wire $auto$opt_dff.cc:217:make_patterns_logic$10892
  wire $auto$opt_dff.cc:217:make_patterns_logic$10908
  wire $auto$opt_dff.cc:217:make_patterns_logic$10910
  wire $auto$opt_dff.cc:217:make_patterns_logic$10912
  wire $auto$opt_dff.cc:217:make_patterns_logic$10914
  wire $auto$opt_dff.cc:217:make_patterns_logic$10916
  wire $auto$opt_dff.cc:217:make_patterns_logic$10920
  wire $auto$opt_dff.cc:217:make_patterns_logic$10922
  wire $auto$opt_dff.cc:217:make_patterns_logic$10924
  wire $auto$opt_dff.cc:242:make_patterns_logic$10716
  wire $auto$opt_dff.cc:242:make_patterns_logic$10738
  wire $auto$opt_dff.cc:242:make_patterns_logic$10760
  wire $auto$opt_dff.cc:242:make_patterns_logic$10782
  wire $auto$opt_dff.cc:242:make_patterns_logic$10787
  wire $auto$opt_dff.cc:242:make_patterns_logic$10795
  wire $auto$opt_dff.cc:242:make_patterns_logic$10813
  wire $auto$opt_dff.cc:242:make_patterns_logic$10826
  wire $auto$opt_dff.cc:242:make_patterns_logic$10854
  wire $auto$opt_dff.cc:242:make_patterns_logic$10864
  wire $auto$opt_dff.cc:242:make_patterns_logic$10888
  wire $auto$opt_dff.cc:242:make_patterns_logic$10904
  wire $auto$opt_dff.cc:242:make_patterns_logic$10930
  wire $auto$opt_dff.cc:242:make_patterns_logic$10938
  wire $auto$opt_reduce.cc:134:opt_mux$10054
  wire $auto$opt_reduce.cc:134:opt_mux$10056
  wire $auto$opt_reduce.cc:134:opt_mux$10058
  wire $auto$opt_reduce.cc:134:opt_mux$10060
  wire $auto$opt_reduce.cc:134:opt_mux$10062
  wire $auto$opt_reduce.cc:134:opt_mux$10064
  wire $auto$opt_reduce.cc:134:opt_mux$10066
  wire $auto$opt_reduce.cc:134:opt_mux$10068
  wire $auto$rtlil.cc:2127:Not$10715
  wire $auto$rtlil.cc:2127:Not$10794
  wire $auto$rtlil.cc:2127:Not$10863
  wire $auto$rtlil.cc:2127:Not$10883
  wire $auto$rtlil.cc:2127:Not$10885
  wire $auto$rtlil.cc:2127:Not$10887
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10415
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10417
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10419
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10421
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10423
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10425
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10427
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10429
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10431
  wire $auto$rtlil.cc:2817:Anyseq$10433
  attribute \src "cva6_wbuffer_equiv.v:446.21-446.33"
  wire $eq$cva6_wbuffer_equiv.v:446$38_Y
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32"
  wire $eq$cva6_wbuffer_equiv.v:508$128_Y
  attribute \src "cva6_wbuffer_equiv.v:509.25-509.35"
  wire $eq$cva6_wbuffer_equiv.v:509$136_Y
  attribute \src "cva6_wbuffer_equiv.v:513.34-513.44"
  wire $eq$cva6_wbuffer_equiv.v:513$137_Y
  attribute \src "cva6_wbuffer_equiv.v:516.34-516.44"
  wire $eq$cva6_wbuffer_equiv.v:516$138_Y
  attribute \src "cva6_wbuffer_equiv.v:519.34-519.44"
  wire $eq$cva6_wbuffer_equiv.v:519$139_Y
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41"
  wire $eq$cva6_wbuffer_equiv.v:525$140_Y
  attribute \src "cva6_wbuffer_equiv.v:541.34-541.44"
  wire $eq$cva6_wbuffer_equiv.v:541$176_Y
  attribute \src "cva6_wbuffer_equiv.v:544.34-544.44"
  wire $eq$cva6_wbuffer_equiv.v:544$177_Y
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  wire $formal$cva6_wbuffer_equiv.v:551$33_CHECK
  attribute \init 1'0
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  wire $formal$cva6_wbuffer_equiv.v:551$33_EN
  attribute \src "cva6_wbuffer_equiv.v:443.21-443.32"
  wire $gt$cva6_wbuffer_equiv.v:443$36_Y
  attribute \src "cva6_wbuffer_equiv.v:443.13-443.32"
  wire $logic_and$cva6_wbuffer_equiv.v:443$37_Y
  attribute \src "cva6_wbuffer_equiv.v:446.13-446.33"
  wire $logic_and$cva6_wbuffer_equiv.v:446$39_Y
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32"
  wire $ne$cva6_wbuffer_equiv.v:490$92_Y
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  wire width 4 $not$cva6_wbuffer_equiv.v:0$123_Y
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  wire width 4 $or$cva6_wbuffer_equiv.v:0$125_Y
  wire $procmux$6931_CMP
  wire $procmux$6932_CMP
  wire $procmux$6933_CMP
  wire $procmux$6934_CMP
  wire $procmux$8689_CMP
  wire $procmux$8690_CMP
  wire $procmux$8691_CMP
  wire $procmux$8692_CMP
  wire width 8 $procmux$9426_Y
  wire width 8 $procmux$9428_Y
  wire width 8 $procmux$9434_Y
  wire $procmux$9447_Y
  wire $procmux$9450_Y
  wire $procmux$9452_Y
  wire $procmux$9461_Y
  wire $procmux$9498_Y
  wire $procmux$9501_Y
  wire $procmux$9525_Y
  wire $procmux$9528_Y
  wire $procmux$9531_Y
  wire $procmux$9534_Y
  wire $procmux$9537_Y
  wire $procmux$9540_Y
  wire $procmux$9542_Y
  wire $procmux$9552_Y
  wire $procmux$9555_Y
  wire $procmux$9557_Y
  wire width 77 $procmux$9570_Y
  wire width 77 $procmux$9572_Y
  wire width 77 $procmux$9578_Y
  wire width 77 $procmux$9584_Y
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  wire $shiftx$cva6_wbuffer_equiv.v:0$108_Y
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  wire width 4 $shl$cva6_wbuffer_equiv.v:0$121_Y
  attribute \src "cva6_wbuffer_equiv.v:452.11-452.17"
  wire width 2 \action
  attribute \src "cva6_wbuffer_equiv.v:461.6-461.15"
  wire \all_equal
  attribute \src "cva6_wbuffer_equiv.v:468.24-468.30"
  wire width 2 \choice
  attribute \src "cva6_wbuffer_equiv.v:4.15-4.18"
  wire input 1 \clk
  attribute \init 8'00000000
  attribute \src "cva6_wbuffer_equiv.v:8.19-8.26"
  wire width 8 \counter
  attribute \src "cva6_wbuffer_equiv.v:92.6-92.22"
  wire \de_io_cache_en_i
  attribute \src "cva6_wbuffer_equiv.v:98.6-98.19"
  attribute \unused_bits "0"
  wire \de_io_empty_o
  attribute \src "cva6_wbuffer_equiv.v:325.12-325.31"
  wire width 3 \de_io_mem_ack_ptr_o
  attribute \src "cva6_wbuffer_equiv.v:326.12-326.32"
  wire width 3 \de_io_mem_resp_ptr_o
  attribute \src "cva6_wbuffer_equiv.v:112.6-112.22"
  wire \de_io_miss_ack_i
  attribute \src "cva6_wbuffer_equiv.v:134.12-134.27"
  attribute \unused_bits "0 1"
  wire width 2 \de_io_miss_id_o
  attribute \src "cva6_wbuffer_equiv.v:130.6-130.21"
  attribute \unused_bits "0"
  wire \de_io_miss_nc_o
  attribute \src "cva6_wbuffer_equiv.v:118.13-118.31"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33"
  wire width 34 \de_io_miss_paddr_o
  attribute \src "cva6_wbuffer_equiv.v:120.6-120.22"
  attribute \unused_bits "0"
  wire \de_io_miss_req_o
  attribute \src "cva6_wbuffer_equiv.v:142.12-142.32"
  wire width 2 \de_io_miss_rtrn_id_i
  attribute \src "cva6_wbuffer_equiv.v:137.6-137.27"
  wire \de_io_miss_rtrn_vld_i
  attribute \src "cva6_wbuffer_equiv.v:132.12-132.29"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_miss_size_o
  attribute \src "cva6_wbuffer_equiv.v:128.12-128.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \de_io_miss_vld_bits_o
  attribute \src "cva6_wbuffer_equiv.v:124.13-124.31"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_miss_wdata_o
  attribute \src "cva6_wbuffer_equiv.v:122.6-122.21"
  attribute \unused_bits "0"
  wire \de_io_miss_we_o
  attribute \src "cva6_wbuffer_equiv.v:126.12-126.30"
  attribute \unused_bits "0"
  wire \de_io_miss_wuser_o
  attribute \src "cva6_wbuffer_equiv.v:100.6-100.20"
  attribute \unused_bits "0"
  wire \de_io_not_ni_o
  attribute \src "cva6_wbuffer_equiv.v:159.6-159.20"
  wire \de_io_rd_ack_i
  attribute \src "cva6_wbuffer_equiv.v:165.13-165.28"
  wire width 32 \de_io_rd_data_i
  attribute \src "cva6_wbuffer_equiv.v:178.12-178.29"
  wire width 8 \de_io_rd_hit_oh_i
  attribute \src "cva6_wbuffer_equiv.v:150.47-150.61"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \de_io_rd_idx_o
  attribute \src "cva6_wbuffer_equiv.v:152.12-152.26"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \de_io_rd_off_o
  attribute \src "cva6_wbuffer_equiv.v:154.6-154.20"
  attribute \unused_bits "0"
  wire \de_io_rd_req_o
  attribute \src "cva6_wbuffer_equiv.v:148.42-148.56"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21"
  wire width 22 \de_io_rd_tag_o
  attribute \src "cva6_wbuffer_equiv.v:156.6-156.25"
  attribute \unused_bits "0"
  wire \de_io_rd_tag_only_o
  attribute \src "cva6_wbuffer_equiv.v:172.12-172.31"
  wire width 8 \de_io_rd_vld_bits_i
  attribute \src "cva6_wbuffer_equiv.v:324.12-324.28"
  wire width 3 \de_io_redo_ptr_o
  attribute \src "cva6_wbuffer_equiv.v:103.124-103.140"
  wire width 77 \de_io_req_port_i
  attribute \src "cva6_wbuffer_equiv.v:109.12-109.28"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34"
  wire width 35 \de_io_req_port_o
  attribute \src "cva6_wbuffer_equiv.v:220.14-220.30"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135"
  wire width 136 \de_io_tx_paddr_o
  attribute \src "cva6_wbuffer_equiv.v:227.13-227.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_tx_stat_data_o
  attribute \src "cva6_wbuffer_equiv.v:222.12-222.26"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \de_io_tx_vld_o
  attribute \src "cva6_wbuffer_equiv.v:218.196-218.216"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 10 11 12 14 15 16 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 96 97 98 100 101 102 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 182 183 184 186 187 188 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 268 269 270 272 273 274 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 354 355 356 358 359 360 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 440 441 442 444 445 446 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 526 527 528 530 531 532 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 612 613 614 616 617 618 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687"
  wire width 688 \de_io_wbuffer_data_o
  attribute \src "cva6_wbuffer_equiv.v:202.6-202.20"
  wire \de_io_wr_ack_i
  attribute \src "cva6_wbuffer_equiv.v:192.47-192.64"
  wire width 8 \de_io_wr_cl_idx_i
  attribute \src "cva6_wbuffer_equiv.v:185.6-185.23"
  wire \de_io_wr_cl_vld_i
  attribute \src "cva6_wbuffer_equiv.v:214.12-214.30"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \de_io_wr_data_be_o
  attribute \src "cva6_wbuffer_equiv.v:212.13-212.28"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_wr_data_o
  attribute \src "cva6_wbuffer_equiv.v:208.47-208.61"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \de_io_wr_idx_o
  attribute \src "cva6_wbuffer_equiv.v:210.12-210.26"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \de_io_wr_off_o
  attribute \src "cva6_wbuffer_equiv.v:198.11-198.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \de_io_wr_req_o
  attribute \src "cva6_wbuffer_equiv.v:216.12-216.27"
  attribute \unused_bits "0"
  wire \de_io_wr_user_o
  attribute \src "cva6_wbuffer_equiv.v:323.12-323.29"
  wire width 3 \de_io_write_ptr_o
  attribute \src "cva6_wbuffer_equiv.v:458.11-458.23"
  wire width 4 \done_choices
  attribute \init 1'1
  attribute \src "cva6_wbuffer_equiv.v:9.13-9.17"
  wire \init
  attribute \src "cva6_wbuffer_equiv.v:93.6-93.22"
  wire \mo_io_cache_en_i
  attribute \src "cva6_wbuffer_equiv.v:99.6-99.19"
  attribute \unused_bits "0"
  wire \mo_io_empty_o
  attribute \src "cva6_wbuffer_equiv.v:113.6-113.22"
  wire \mo_io_miss_ack_i
  attribute \src "cva6_wbuffer_equiv.v:135.12-135.27"
  attribute \unused_bits "0 1"
  wire width 2 \mo_io_miss_id_o
  attribute \src "cva6_wbuffer_equiv.v:131.6-131.21"
  attribute \unused_bits "0"
  wire \mo_io_miss_nc_o
  attribute \src "cva6_wbuffer_equiv.v:119.13-119.31"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33"
  wire width 34 \mo_io_miss_paddr_o
  attribute \src "cva6_wbuffer_equiv.v:121.6-121.22"
  attribute \unused_bits "0"
  wire \mo_io_miss_req_o
  attribute \src "cva6_wbuffer_equiv.v:143.12-143.32"
  wire width 2 \mo_io_miss_rtrn_id_i
  attribute \src "cva6_wbuffer_equiv.v:138.6-138.27"
  wire \mo_io_miss_rtrn_vld_i
  attribute \src "cva6_wbuffer_equiv.v:133.12-133.29"
  attribute \unused_bits "0 1 2"
  wire width 3 \mo_io_miss_size_o
  attribute \src "cva6_wbuffer_equiv.v:129.12-129.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \mo_io_miss_vld_bits_o
  attribute \src "cva6_wbuffer_equiv.v:125.13-125.31"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \mo_io_miss_wdata_o
  attribute \src "cva6_wbuffer_equiv.v:123.6-123.21"
  attribute \unused_bits "0"
  wire \mo_io_miss_we_o
  attribute \src "cva6_wbuffer_equiv.v:127.12-127.30"
  attribute \unused_bits "0"
  wire \mo_io_miss_wuser_o
  attribute \src "cva6_wbuffer_equiv.v:101.6-101.20"
  attribute \unused_bits "0"
  wire \mo_io_not_ni_o
  wire width 24 \mo_io_port_io_wbuffer_summary_q
  attribute \src "cva6_wbuffer_equiv.v:160.6-160.20"
  wire \mo_io_rd_ack_i
  attribute \src "cva6_wbuffer_equiv.v:166.13-166.28"
  wire width 32 \mo_io_rd_data_i
  attribute \src "cva6_wbuffer_equiv.v:179.12-179.29"
  wire width 8 \mo_io_rd_hit_oh_i
  attribute \src "cva6_wbuffer_equiv.v:151.47-151.61"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \mo_io_rd_idx_o
  attribute \src "cva6_wbuffer_equiv.v:153.12-153.26"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \mo_io_rd_off_o
  attribute \src "cva6_wbuffer_equiv.v:155.6-155.20"
  attribute \unused_bits "0"
  wire \mo_io_rd_req_o
  attribute \src "cva6_wbuffer_equiv.v:149.42-149.56"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21"
  wire width 22 \mo_io_rd_tag_o
  attribute \src "cva6_wbuffer_equiv.v:157.6-157.25"
  attribute \unused_bits "0"
  wire \mo_io_rd_tag_only_o
  attribute \src "cva6_wbuffer_equiv.v:173.12-173.31"
  wire width 8 \mo_io_rd_vld_bits_i
  attribute \src "cva6_wbuffer_equiv.v:104.124-104.140"
  wire width 77 \mo_io_req_port_i
  attribute \src "cva6_wbuffer_equiv.v:110.12-110.28"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34"
  wire width 35 \mo_io_req_port_o
  attribute \src "cva6_wbuffer_equiv.v:221.14-221.30"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135"
  wire width 136 \mo_io_tx_paddr_o
  attribute \src "cva6_wbuffer_equiv.v:223.12-223.26"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \mo_io_tx_vld_o
  attribute \src "cva6_wbuffer_equiv.v:219.196-219.216"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687"
  wire width 688 \mo_io_wbuffer_data_o
  attribute \src "cva6_wbuffer_equiv.v:203.6-203.20"
  wire \mo_io_wr_ack_i
  attribute \src "cva6_wbuffer_equiv.v:193.47-193.64"
  wire width 8 \mo_io_wr_cl_idx_i
  attribute \src "cva6_wbuffer_equiv.v:186.6-186.23"
  wire \mo_io_wr_cl_vld_i
  attribute \src "cva6_wbuffer_equiv.v:215.12-215.30"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \mo_io_wr_data_be_o
  attribute \src "cva6_wbuffer_equiv.v:213.13-213.28"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \mo_io_wr_data_o
  attribute \src "cva6_wbuffer_equiv.v:209.47-209.61"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \mo_io_wr_idx_o
  attribute \src "cva6_wbuffer_equiv.v:211.12-211.26"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \mo_io_wr_off_o
  attribute \src "cva6_wbuffer_equiv.v:199.11-199.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \mo_io_wr_req_o
  attribute \src "cva6_wbuffer_equiv.v:217.12-217.27"
  attribute \unused_bits "0"
  wire \mo_io_wr_user_o
  attribute \src "cva6_wbuffer_equiv.v:454.5-454.13"
  wire \occupied
  attribute \src "cva6_wbuffer_equiv.v:459.11-459.22"
  wire width 2 \prev_choice
  attribute \init 1'0
  attribute \src "cva6_wbuffer_equiv.v:7.13-7.18"
  wire \reset
  attribute \src "cva6_wbuffer_equiv.v:453.11-453.16"
  wire width 3 \state
  attribute \src "cva6_wbuffer_equiv.v:114.5-114.21"
  wire \tb_io_miss_ack_i
  attribute \src "cva6_wbuffer_equiv.v:144.11-144.31"
  wire width 2 \tb_io_miss_rtrn_id_i
  attribute \src "cva6_wbuffer_equiv.v:139.5-139.26"
  wire \tb_io_miss_rtrn_vld_i
  attribute \src "cva6_wbuffer_equiv.v:161.5-161.19"
  wire \tb_io_rd_ack_i
  attribute \src "cva6_wbuffer_equiv.v:180.11-180.28"
  wire width 8 \tb_io_rd_hit_oh_i
  attribute \src "cva6_wbuffer_equiv.v:105.123-105.139"
  wire width 77 \tb_io_req_port_i
  attribute \src "cva6_wbuffer_equiv.v:457.11-457.18"
  wire width 2 \txn_ctr
  attribute \src "cva6_wbuffer_equiv.v:456.11-456.19"
  wire width 2 \txn_ctrs[0]
  attribute \src "cva6_wbuffer_equiv.v:456.11-456.19"
  wire width 2 \txn_ctrs[1]
  attribute \src "cva6_wbuffer_equiv.v:456.11-456.19"
  wire width 2 \txn_ctrs[2]
  attribute \src "cva6_wbuffer_equiv.v:456.11-456.19"
  wire width 2 \txn_ctrs[3]
  attribute \src "cva6_wbuffer_equiv.v:432.11-432.27"
  wire width 3 \wbuffer_data_o_0
  attribute \src "cva6_wbuffer_equiv.v:433.11-433.27"
  wire width 3 \wbuffer_data_o_1
  attribute \src "cva6_wbuffer_equiv.v:434.11-434.27"
  wire width 3 \wbuffer_data_o_2
  attribute \src "cva6_wbuffer_equiv.v:435.11-435.27"
  wire width 3 \wbuffer_data_o_3
  attribute \src "cva6_wbuffer_equiv.v:436.11-436.27"
  wire width 3 \wbuffer_data_o_4
  attribute \src "cva6_wbuffer_equiv.v:437.11-437.27"
  wire width 3 \wbuffer_data_o_5
  attribute \src "cva6_wbuffer_equiv.v:438.11-438.27"
  wire width 3 \wbuffer_data_o_6
  attribute \src "cva6_wbuffer_equiv.v:439.11-439.27"
  wire width 3 \wbuffer_data_o_7
  attribute \src "cva6_wbuffer_equiv.v:442.20-442.31"
  cell $add $add$cva6_wbuffer_equiv.v:442$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[7:0]
  end
  attribute \src "cva6_wbuffer_equiv.v:494.35-494.46"
  cell $add $add$cva6_wbuffer_equiv.v:494$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \txn_ctr
    connect \B 1'1
    connect \Y $add$cva6_wbuffer_equiv.v:494$120_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $and $and$cva6_wbuffer_equiv.v:0$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \done_choices
    connect \B $not$cva6_wbuffer_equiv.v:0$123_Y
    connect \Y $and$cva6_wbuffer_equiv.v:0$124_Y
  end
  attribute \reg "choice"
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $anyseq $anyseq$41
    parameter \WIDTH 2
    connect \Y \choice
  end
  attribute \src "cva6_wbuffer_equiv.v:551.16-553.30"
  cell $assert $assert$cva6_wbuffer_equiv.v:551$179
    connect \A $formal$cva6_wbuffer_equiv.v:551$33_CHECK
    connect \EN $formal$cva6_wbuffer_equiv.v:551$33_EN
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10699
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 6'100000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10698
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10068 $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 7'1110000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10700
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 5'11000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10702
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 4'1100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10704
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$10707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10706
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10708
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10058 $shiftx$cva6_wbuffer_equiv.v:0$108_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 3'101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10710
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $shiftx$cva6_wbuffer_equiv.v:0$108_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10712
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10054 $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 7'1110000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10722
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10060 $shiftx$cva6_wbuffer_equiv.v:0$108_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 3'101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10732
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10066 $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 7'1110000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10744
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10062 $shiftx$cva6_wbuffer_equiv.v:0$108_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 3'101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10754
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10064 $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 7'1110000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10766
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10056 $shiftx$cva6_wbuffer_equiv.v:0$108_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 3'101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10776
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:544$177_Y $eq$cva6_wbuffer_equiv.v:541$176_Y $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:519$139_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 9'001000000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10818
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:519$139_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 6'000010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10822
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:541$176_Y $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:519$139_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 8'11000000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10832
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10835
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:519$139_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 7'1100000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10834
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10837
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 6'110000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10836
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10847
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 5'10010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10846
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10849
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 4'1010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10848
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10851
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y $ne$cva6_wbuffer_equiv.v:490$92_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10850
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$10859
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:508$128_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10858
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$10893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:519$139_Y $eq$cva6_wbuffer_equiv.v:516$138_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10892
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10909
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:544$177_Y $eq$cva6_wbuffer_equiv.v:541$176_Y $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:519$139_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y }
    connect \B 8'00100000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10908
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:519$139_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y }
    connect \B 6'110000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10910
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y }
    connect \B 5'11000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10912
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10915
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y }
    connect \B 4'1100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10914
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10917
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10916
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:519$139_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y }
    connect \B 5'00001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10920
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:513$137_Y $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y }
    connect \B 3'101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10922
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$10925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:509$136_Y $eq$cva6_wbuffer_equiv.v:508$128_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$10924
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \occupied
    connect \Y $auto$rtlil.cc:2127:Not$10715
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $shiftx$cva6_wbuffer_equiv.v:0$108_Y
    connect \Y $auto$rtlil.cc:2127:Not$10794
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_wbuffer_equiv.v:490$92_Y
    connect \Y $auto$rtlil.cc:2127:Not$10863
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $auto$rtlil.cc:2127:Not$10883
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $auto$rtlil.cc:2127:Not$10885
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$10886
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $auto$rtlil.cc:2127:Not$10887
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10712 $auto$opt_dff.cc:217:make_patterns_logic$10710 $auto$opt_dff.cc:217:make_patterns_logic$10708 $auto$opt_dff.cc:217:make_patterns_logic$10706 $auto$opt_dff.cc:217:make_patterns_logic$10704 $auto$opt_dff.cc:217:make_patterns_logic$10702 $auto$opt_dff.cc:217:make_patterns_logic$10700 $auto$opt_dff.cc:217:make_patterns_logic$10698 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10716
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10712 $auto$opt_dff.cc:217:make_patterns_logic$10732 $auto$opt_dff.cc:217:make_patterns_logic$10708 $auto$opt_dff.cc:217:make_patterns_logic$10706 $auto$opt_dff.cc:217:make_patterns_logic$10704 $auto$opt_dff.cc:217:make_patterns_logic$10702 $auto$opt_dff.cc:217:make_patterns_logic$10722 $auto$opt_dff.cc:217:make_patterns_logic$10698 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10738
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10712 $auto$opt_dff.cc:217:make_patterns_logic$10754 $auto$opt_dff.cc:217:make_patterns_logic$10708 $auto$opt_dff.cc:217:make_patterns_logic$10706 $auto$opt_dff.cc:217:make_patterns_logic$10704 $auto$opt_dff.cc:217:make_patterns_logic$10702 $auto$opt_dff.cc:217:make_patterns_logic$10744 $auto$opt_dff.cc:217:make_patterns_logic$10698 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10760
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10712 $auto$opt_dff.cc:217:make_patterns_logic$10776 $auto$opt_dff.cc:217:make_patterns_logic$10708 $auto$opt_dff.cc:217:make_patterns_logic$10706 $auto$opt_dff.cc:217:make_patterns_logic$10704 $auto$opt_dff.cc:217:make_patterns_logic$10702 $auto$opt_dff.cc:217:make_patterns_logic$10766 $auto$opt_dff.cc:217:make_patterns_logic$10698 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10782
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $shiftx$cva6_wbuffer_equiv.v:0$108_Y $ne$cva6_wbuffer_equiv.v:490$92_Y $auto$rtlil.cc:2127:Not$10715 \reset }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10787
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10794 $ne$cva6_wbuffer_equiv.v:490$92_Y $auto$rtlil.cc:2127:Not$10715 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10795
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10814
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10712 $auto$opt_dff.cc:217:make_patterns_logic$10708 $auto$opt_dff.cc:217:make_patterns_logic$10706 $auto$opt_dff.cc:217:make_patterns_logic$10704 $auto$opt_dff.cc:217:make_patterns_logic$10702 $auto$opt_dff.cc:217:make_patterns_logic$10698 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10813
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10827
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10822 $auto$opt_dff.cc:217:make_patterns_logic$10706 $auto$opt_dff.cc:217:make_patterns_logic$10818 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10826
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10850 $auto$opt_dff.cc:217:make_patterns_logic$10848 $auto$opt_dff.cc:217:make_patterns_logic$10846 $auto$opt_dff.cc:217:make_patterns_logic$10822 $auto$opt_dff.cc:217:make_patterns_logic$10706 $auto$opt_dff.cc:217:make_patterns_logic$10704 $auto$opt_dff.cc:217:make_patterns_logic$10702 $auto$opt_dff.cc:217:make_patterns_logic$10836 $auto$opt_dff.cc:217:make_patterns_logic$10834 $auto$opt_dff.cc:217:make_patterns_logic$10832 $auto$opt_dff.cc:217:make_patterns_logic$10818 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10854
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10865
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10863 $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10858 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10864
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $eq$cva6_wbuffer_equiv.v:516$138_Y $auto$rtlil.cc:2127:Not$10887 $auto$rtlil.cc:2127:Not$10885 $auto$rtlil.cc:2127:Not$10883 $auto$rtlil.cc:2127:Not$10863 $auto$rtlil.cc:2127:Not$10715 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10888
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_wbuffer_equiv.v:525$140_Y $auto$rtlil.cc:2127:Not$10887 $auto$rtlil.cc:2127:Not$10885 $auto$rtlil.cc:2127:Not$10883 $auto$rtlil.cc:2127:Not$10863 $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10892 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10904
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10863 $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10924 $auto$opt_dff.cc:217:make_patterns_logic$10922 $auto$opt_dff.cc:217:make_patterns_logic$10920 $auto$opt_dff.cc:217:make_patterns_logic$10858 $auto$opt_dff.cc:217:make_patterns_logic$10916 $auto$opt_dff.cc:217:make_patterns_logic$10914 $auto$opt_dff.cc:217:make_patterns_logic$10912 $auto$opt_dff.cc:217:make_patterns_logic$10910 $auto$opt_dff.cc:217:make_patterns_logic$10908 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10930
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$10939
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$10715 $auto$opt_dff.cc:217:make_patterns_logic$10706 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$10938
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdff $auto$opt_dff.cc:702:run$10816
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $2\occupied[0:0]
    connect \Q \occupied
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:441.5-449.8"
  cell $dffe $auto$opt_dff.cc:764:run$10695
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN $logic_and$cva6_wbuffer_equiv.v:443$37_Y
    connect \Q \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:441.5-449.8"
  cell $dffe $auto$opt_dff.cc:764:run$10696
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_wbuffer_equiv.v:446$39_Y
    connect \Q \init
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10718
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $3\txn_ctrs[3][1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10716
    connect \Q \txn_ctrs[3]
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10740
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $3\txn_ctrs[2][1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10738
    connect \Q \txn_ctrs[2]
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10762
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $3\txn_ctrs[1][1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10760
    connect \Q \txn_ctrs[1]
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10784
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $3\txn_ctrs[0][1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10782
    connect \Q \txn_ctrs[0]
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $dffe $auto$opt_dff.cc:764:run$10789
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \choice
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10787
    connect \Q \prev_choice
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10797
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D $or$cva6_wbuffer_equiv.v:0$125_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10795
    connect \Q \done_choices
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10815
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $3\txn_ctr[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10813
    connect \Q \txn_ctr
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10828
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $3\state[2:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10826
    connect \Q \state
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10856
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $3\action[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10854
    connect \Q \action
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10866
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $procmux$9434_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10864
    connect \Q \tb_io_rd_hit_oh_i
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10876
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$9461_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10864
    connect \Q \tb_io_rd_ack_i
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10890
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $9$mem2reg_rd$\txn_ctrs$cva6_wbuffer_equiv.v:534$30_DATA[1:0]$172
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10888
    connect \Q \tb_io_miss_rtrn_id_i
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10906
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$9501_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10904
    connect \Q \tb_io_miss_rtrn_vld_i
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10932
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$9557_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10930
    connect \Q \tb_io_miss_ack_i
    connect \SRST \reset
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $sdffe $auto$opt_dff.cc:764:run$10940
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 77'00000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 77
    connect \CLK \clk
    connect \D $procmux$9584_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$10938
    connect \Q \tb_io_req_port_i
    connect \SRST \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$6934_CMP $procmux$6933_CMP $procmux$6931_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10054
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10055
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$8691_CMP $procmux$8690_CMP $procmux$8689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10056
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10057
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$8692_CMP $procmux$8691_CMP $procmux$8690_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10058
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10059
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$8692_CMP $procmux$8691_CMP $procmux$8689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10060
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10061
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$8692_CMP $procmux$8690_CMP $procmux$8689_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10062
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10063
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$6933_CMP $procmux$6932_CMP $procmux$6931_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10064
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10065
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$6934_CMP $procmux$6932_CMP $procmux$6931_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10066
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10067
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$6934_CMP $procmux$6933_CMP $procmux$6932_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10068
  end
  cell $anyseq $auto$setundef.cc:501:execute$10414
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10415
  end
  cell $anyseq $auto$setundef.cc:501:execute$10416
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10417
  end
  cell $anyseq $auto$setundef.cc:501:execute$10418
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10419
  end
  cell $anyseq $auto$setundef.cc:501:execute$10420
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10421
  end
  cell $anyseq $auto$setundef.cc:501:execute$10422
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10423
  end
  cell $anyseq $auto$setundef.cc:501:execute$10424
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10425
  end
  cell $anyseq $auto$setundef.cc:501:execute$10426
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10427
  end
  cell $anyseq $auto$setundef.cc:501:execute$10428
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10429
  end
  cell $anyseq $auto$setundef.cc:501:execute$10430
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10431
  end
  cell $anyseq $auto$setundef.cc:501:execute$10432
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10433
  end
  attribute \src "cva6_wbuffer_equiv.v:446.21-446.33"
  cell $eq $eq$cva6_wbuffer_equiv.v:446$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'11
    connect \Y $eq$cva6_wbuffer_equiv.v:446$38_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:462.21-465.6"
  cell $eq $eq$cva6_wbuffer_equiv.v:462$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_SIGNED 0
    parameter \B_WIDTH 24
    parameter \Y_WIDTH 1
    connect \A \mo_io_port_io_wbuffer_summary_q
    connect \B { \de_io_wbuffer_data_o [619] \de_io_wbuffer_data_o [615] \de_io_wbuffer_data_o [611] \de_io_wbuffer_data_o [533] \de_io_wbuffer_data_o [529] \de_io_wbuffer_data_o [525] \de_io_wbuffer_data_o [447] \de_io_wbuffer_data_o [443] \de_io_wbuffer_data_o [439] \de_io_wbuffer_data_o [361] \de_io_wbuffer_data_o [357] \de_io_wbuffer_data_o [353] \de_io_wbuffer_data_o [275] \de_io_wbuffer_data_o [271] \de_io_wbuffer_data_o [267] \de_io_wbuffer_data_o [189] \de_io_wbuffer_data_o [185] \de_io_wbuffer_data_o [181] \de_io_wbuffer_data_o [103] \de_io_wbuffer_data_o [99] \de_io_wbuffer_data_o [95] \de_io_wbuffer_data_o [17] \de_io_wbuffer_data_o [13] \de_io_wbuffer_data_o [9] }
    connect \Y \all_equal
  end
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32"
  cell $eq $eq$cva6_wbuffer_equiv.v:508$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \action
    connect \B 1'1
    connect \Y $eq$cva6_wbuffer_equiv.v:508$128_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:509.25-509.35"
  cell $eq $eq$cva6_wbuffer_equiv.v:509$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 1'1
    connect \Y $eq$cva6_wbuffer_equiv.v:509$136_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:513.34-513.44"
  cell $eq $eq$cva6_wbuffer_equiv.v:513$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'10
    connect \Y $eq$cva6_wbuffer_equiv.v:513$137_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:516.34-516.44"
  cell $eq $eq$cva6_wbuffer_equiv.v:516$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'11
    connect \Y $eq$cva6_wbuffer_equiv.v:516$138_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:519.34-519.44"
  cell $eq $eq$cva6_wbuffer_equiv.v:519$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'100
    connect \Y $eq$cva6_wbuffer_equiv.v:519$139_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41"
  cell $eq $eq$cva6_wbuffer_equiv.v:525$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \action
    connect \B 2'10
    connect \Y $eq$cva6_wbuffer_equiv.v:525$140_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:541.34-541.44"
  cell $eq $eq$cva6_wbuffer_equiv.v:541$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'101
    connect \Y $eq$cva6_wbuffer_equiv.v:541$176_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:544.34-544.44"
  cell $eq $eq$cva6_wbuffer_equiv.v:544$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'110
    connect \Y $eq$cva6_wbuffer_equiv.v:544$177_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:443.21-443.32"
  cell $gt $gt$cva6_wbuffer_equiv.v:443$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 1'1
    connect \Y $gt$cva6_wbuffer_equiv.v:443$36_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:443.13-443.32"
  cell $logic_and $logic_and$cva6_wbuffer_equiv.v:443$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $gt$cva6_wbuffer_equiv.v:443$36_Y
    connect \Y $logic_and$cva6_wbuffer_equiv.v:443$37_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:446.13-446.33"
  cell $logic_and $logic_and$cva6_wbuffer_equiv.v:446$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $eq$cva6_wbuffer_equiv.v:446$38_Y
    connect \Y $logic_and$cva6_wbuffer_equiv.v:446$39_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32"
  cell $reduce_bool $ne$cva6_wbuffer_equiv.v:490$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \choice
    connect \Y $ne$cva6_wbuffer_equiv.v:490$92_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $not $not$cva6_wbuffer_equiv.v:0$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $shl$cva6_wbuffer_equiv.v:0$121_Y
    connect \Y $not$cva6_wbuffer_equiv.v:0$123_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $or $or$cva6_wbuffer_equiv.v:0$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $and$cva6_wbuffer_equiv.v:0$124_Y
    connect \B $shl$cva6_wbuffer_equiv.v:0$121_Y
    connect \Y $or$cva6_wbuffer_equiv.v:0$125_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $dff $procdff$9957
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_wbuffer_equiv.v:551$33_CHECK[0:0]$58
    connect \Q $formal$cva6_wbuffer_equiv.v:551$33_CHECK
  end
  attribute \src "cva6_wbuffer_equiv.v:470.5-555.8"
  cell $dff $procdff$9958
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_wbuffer_equiv.v:551$33_EN[0:0]$59
    connect \Q $formal$cva6_wbuffer_equiv.v:551$33_EN
  end
  attribute \src "cva6_wbuffer_equiv.v:441.5-449.8"
  cell $dff $procdff$9961
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\counter[7:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:544.34-544.44|cva6_wbuffer_equiv.v:544.30-549.24"
  cell $mux $procmux$6660
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_wbuffer_equiv.v:544$177_Y
    connect \Y $16\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:544.34-544.44|cva6_wbuffer_equiv.v:544.30-549.24"
  cell $mux $procmux$6726
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$cva6_wbuffer_equiv.v:544$177_Y
    connect \Y $16\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:541.34-541.44|cva6_wbuffer_equiv.v:541.30-549.24"
  cell $mux $procmux$6759
    parameter \WIDTH 3
    connect \A $16\state[2:0]
    connect \B 3'110
    connect \S $eq$cva6_wbuffer_equiv.v:541$176_Y
    connect \Y $15\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:541.34-541.44|cva6_wbuffer_equiv.v:541.30-549.24"
  cell $mux $procmux$6819
    parameter \WIDTH 2
    connect \A $16\action[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:541$176_Y
    connect \Y $15\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:538.34-538.44|cva6_wbuffer_equiv.v:538.30-549.24"
  cell $mux $procmux$6849
    parameter \WIDTH 3
    connect \A $15\state[2:0]
    connect \B 3'101
    connect \S $eq$cva6_wbuffer_equiv.v:519$139_Y
    connect \Y $14\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:538.34-538.44|cva6_wbuffer_equiv.v:538.30-549.24"
  cell $mux $procmux$6903
    parameter \WIDTH 2
    connect \A $15\action[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:519$139_Y
    connect \Y $14\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $pmux $procmux$6930
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10415
    connect \B { \txn_ctr 2'xx }
    connect \S { $procmux$6934_CMP $auto$opt_reduce.cc:134:opt_mux$10064 }
    connect \Y $11\txn_ctrs[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $eq $procmux$6931_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \prev_choice
    connect \B 2'11
    connect \Y $procmux$6931_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $eq $procmux$6932_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \prev_choice
    connect \B 2'10
    connect \Y $procmux$6932_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $eq $procmux$6933_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_choice
    connect \B 1'1
    connect \Y $procmux$6933_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $logic_not $procmux$6934_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \prev_choice
    connect \Y $procmux$6934_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $pmux $procmux$6959
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10417
    connect \B { 2'xx \txn_ctr }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10068 $procmux$6931_CMP }
    connect \Y $11\txn_ctrs[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $pmux $procmux$6988
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10419
    connect \B { \txn_ctr 2'xx }
    connect \S { $procmux$6932_CMP $auto$opt_reduce.cc:134:opt_mux$10054 }
    connect \Y $11\txn_ctrs[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $pmux $procmux$7017
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10421
    connect \B { \txn_ctr 2'xx }
    connect \S { $procmux$6933_CMP $auto$opt_reduce.cc:134:opt_mux$10066 }
    connect \Y $11\txn_ctrs[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $pmux $procmux$7075
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10423
    connect \B { \txn_ctrs[0] \txn_ctrs[1] \txn_ctrs[2] \txn_ctrs[3] }
    connect \S { $procmux$6934_CMP $procmux$6933_CMP $procmux$6932_CMP $procmux$6931_CMP }
    connect \Y $9$mem2reg_rd$\txn_ctrs$cva6_wbuffer_equiv.v:534$30_DATA[1:0]$172
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:533.34-533.44|cva6_wbuffer_equiv.v:533.30-549.24"
  cell $mux $procmux$7104
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $add$cva6_wbuffer_equiv.v:494$120_Y
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $9\txn_ctr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:533.34-533.44|cva6_wbuffer_equiv.v:533.30-549.24"
  cell $mux $procmux$7128
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $11\txn_ctrs[3][1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $10\txn_ctrs[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:533.34-533.44|cva6_wbuffer_equiv.v:533.30-549.24"
  cell $mux $procmux$7152
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $11\txn_ctrs[2][1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $10\txn_ctrs[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:533.34-533.44|cva6_wbuffer_equiv.v:533.30-549.24"
  cell $mux $procmux$7176
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $11\txn_ctrs[1][1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $10\txn_ctrs[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:533.34-533.44|cva6_wbuffer_equiv.v:533.30-549.24"
  cell $mux $procmux$7200
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $11\txn_ctrs[0][1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $10\txn_ctrs[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:533.34-533.44|cva6_wbuffer_equiv.v:533.30-549.24"
  cell $mux $procmux$7272
    parameter \WIDTH 3
    connect \A $14\state[2:0]
    connect \B 3'100
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $13\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:533.34-533.44|cva6_wbuffer_equiv.v:533.30-549.24"
  cell $mux $procmux$7440
    parameter \WIDTH 2
    connect \A $14\action[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $13\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:530.34-530.44|cva6_wbuffer_equiv.v:530.30-549.24"
  cell $mux $procmux$7464
    parameter \WIDTH 3
    connect \A $13\state[2:0]
    connect \B 3'011
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $12\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:530.34-530.44|cva6_wbuffer_equiv.v:530.30-549.24"
  cell $mux $procmux$7611
    parameter \WIDTH 2
    connect \A $10\txn_ctrs[3][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $9\txn_ctrs[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:530.34-530.44|cva6_wbuffer_equiv.v:530.30-549.24"
  cell $mux $procmux$7632
    parameter \WIDTH 2
    connect \A $10\txn_ctrs[2][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $9\txn_ctrs[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:530.34-530.44|cva6_wbuffer_equiv.v:530.30-549.24"
  cell $mux $procmux$7653
    parameter \WIDTH 2
    connect \A $10\txn_ctrs[1][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $9\txn_ctrs[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:530.34-530.44|cva6_wbuffer_equiv.v:530.30-549.24"
  cell $mux $procmux$7674
    parameter \WIDTH 2
    connect \A $10\txn_ctrs[0][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $9\txn_ctrs[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:530.34-530.44|cva6_wbuffer_equiv.v:530.30-549.24"
  cell $mux $procmux$7716
    parameter \WIDTH 2
    connect \A $9\txn_ctr[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $8\txn_ctr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:530.34-530.44|cva6_wbuffer_equiv.v:530.30-549.24"
  cell $mux $procmux$7758
    parameter \WIDTH 2
    connect \A $13\action[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $12\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$7779
    parameter \WIDTH 3
    connect \A $12\state[2:0]
    connect \B 3'010
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $11\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$7905
    parameter \WIDTH 2
    connect \A $9\txn_ctrs[3][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $8\txn_ctrs[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$7923
    parameter \WIDTH 2
    connect \A $9\txn_ctrs[2][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $8\txn_ctrs[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$7941
    parameter \WIDTH 2
    connect \A $9\txn_ctrs[1][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $8\txn_ctrs[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$7959
    parameter \WIDTH 2
    connect \A $9\txn_ctrs[0][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $8\txn_ctrs[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$7995
    parameter \WIDTH 2
    connect \A $8\txn_ctr[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $7\txn_ctr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$8031
    parameter \WIDTH 2
    connect \A $12\action[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $11\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$8138
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $8\txn_ctrs[3][1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $7\txn_ctrs[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$8153
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $8\txn_ctrs[2][1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $7\txn_ctrs[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$8168
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $8\txn_ctrs[1][1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $7\txn_ctrs[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$8183
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $8\txn_ctrs[0][1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $7\txn_ctrs[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$8213
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $7\txn_ctr[1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $6\txn_ctr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$8243
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B $11\state[2:0]
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $10\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$8258
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B $11\action[1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $10\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:519.34-519.44|cva6_wbuffer_equiv.v:519.30-524.24"
  cell $mux $procmux$8274
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_wbuffer_equiv.v:519$139_Y
    connect \Y $9\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:519.34-519.44|cva6_wbuffer_equiv.v:519.30-524.24"
  cell $mux $procmux$8322
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$cva6_wbuffer_equiv.v:519$139_Y
    connect \Y $9\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:516.34-516.44|cva6_wbuffer_equiv.v:516.30-524.24"
  cell $mux $procmux$8346
    parameter \WIDTH 3
    connect \A $9\state[2:0]
    connect \B 3'100
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $8\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:516.34-516.44|cva6_wbuffer_equiv.v:516.30-524.24"
  cell $mux $procmux$8388
    parameter \WIDTH 2
    connect \A $9\action[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $8\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:513.34-513.44|cva6_wbuffer_equiv.v:513.30-524.24"
  cell $mux $procmux$8409
    parameter \WIDTH 3
    connect \A $8\state[2:0]
    connect \B 3'011
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $7\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:513.34-513.44|cva6_wbuffer_equiv.v:513.30-524.24"
  cell $mux $procmux$8445
    parameter \WIDTH 2
    connect \A $8\action[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $7\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:509.25-509.35|cva6_wbuffer_equiv.v:509.21-524.24"
  cell $mux $procmux$8463
    parameter \WIDTH 3
    connect \A $7\state[2:0]
    connect \B 3'010
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $6\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:509.25-509.35|cva6_wbuffer_equiv.v:509.21-524.24"
  cell $mux $procmux$8493
    parameter \WIDTH 2
    connect \A $7\action[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $6\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$8519
    parameter \WIDTH 3
    connect \A $10\state[2:0]
    connect \B $6\state[2:0]
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $5\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$8531
    parameter \WIDTH 2
    connect \A $10\action[1:0]
    connect \B $6\action[1:0]
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $5\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$8615
    parameter \WIDTH 2
    connect \A $7\txn_ctrs[3][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $6\txn_ctrs[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$8627
    parameter \WIDTH 2
    connect \A $7\txn_ctrs[2][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $6\txn_ctrs[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$8639
    parameter \WIDTH 2
    connect \A $7\txn_ctrs[1][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $6\txn_ctrs[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$8651
    parameter \WIDTH 2
    connect \A $7\txn_ctrs[0][1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $6\txn_ctrs[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$8675
    parameter \WIDTH 2
    connect \A $6\txn_ctr[1:0]
    connect \B 2'xx
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $5\txn_ctr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $pmux $procmux$8688
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10425
    connect \B { \txn_ctr 2'xx }
    connect \S { $procmux$8692_CMP $auto$opt_reduce.cc:134:opt_mux$10056 }
    connect \Y $5\txn_ctrs[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $eq $procmux$8689_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \choice
    connect \B 2'11
    connect \Y $procmux$8689_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $eq $procmux$8690_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \choice
    connect \B 2'10
    connect \Y $procmux$8690_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $eq $procmux$8691_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \choice
    connect \B 1'1
    connect \Y $procmux$8691_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $logic_not $procmux$8692_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \choice
    connect \Y $procmux$8692_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $pmux $procmux$8705
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10427
    connect \B { 2'xx \txn_ctr }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10058 $procmux$8689_CMP }
    connect \Y $5\txn_ctrs[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $pmux $procmux$8722
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10429
    connect \B { \txn_ctr 2'xx }
    connect \S { $procmux$8690_CMP $auto$opt_reduce.cc:134:opt_mux$10060 }
    connect \Y $5\txn_ctrs[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $pmux $procmux$8739
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10431
    connect \B { \txn_ctr 2'xx }
    connect \S { $procmux$8691_CMP $auto$opt_reduce.cc:134:opt_mux$10062 }
    connect \Y $5\txn_ctrs[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:491.25-491.46|cva6_wbuffer_equiv.v:491.21-505.24"
  cell $mux $procmux$8803
    parameter \WIDTH 2
    connect \A 2'01
    connect \B 2'10
    connect \S $shiftx$cva6_wbuffer_equiv.v:0$108_Y
    connect \Y $4\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:491.25-491.46|cva6_wbuffer_equiv.v:491.21-505.24"
  cell $mux $procmux$8826
    parameter \WIDTH 2
    connect \A $add$cva6_wbuffer_equiv.v:494$120_Y
    connect \B 2'xx
    connect \S $shiftx$cva6_wbuffer_equiv.v:0$108_Y
    connect \Y $4\txn_ctr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:491.25-491.46|cva6_wbuffer_equiv.v:491.21-505.24"
  cell $mux $procmux$8838
    parameter \WIDTH 2
    connect \A $5\txn_ctrs[3][1:0]
    connect \B 2'xx
    connect \S $shiftx$cva6_wbuffer_equiv.v:0$108_Y
    connect \Y $4\txn_ctrs[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:491.25-491.46|cva6_wbuffer_equiv.v:491.21-505.24"
  cell $mux $procmux$8850
    parameter \WIDTH 2
    connect \A $5\txn_ctrs[2][1:0]
    connect \B 2'xx
    connect \S $shiftx$cva6_wbuffer_equiv.v:0$108_Y
    connect \Y $4\txn_ctrs[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:491.25-491.46|cva6_wbuffer_equiv.v:491.21-505.24"
  cell $mux $procmux$8862
    parameter \WIDTH 2
    connect \A $5\txn_ctrs[1][1:0]
    connect \B 2'xx
    connect \S $shiftx$cva6_wbuffer_equiv.v:0$108_Y
    connect \Y $4\txn_ctrs[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:491.25-491.46|cva6_wbuffer_equiv.v:491.21-505.24"
  cell $mux $procmux$8874
    parameter \WIDTH 2
    connect \A $5\txn_ctrs[0][1:0]
    connect \B 2'xx
    connect \S $shiftx$cva6_wbuffer_equiv.v:0$108_Y
    connect \Y $4\txn_ctrs[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32|cva6_wbuffer_equiv.v:490.17-551.16"
  cell $mux $procmux$8987
    parameter \WIDTH 2
    connect \A $6\txn_ctrs[3][1:0]
    connect \B $4\txn_ctrs[3][1:0]
    connect \S $ne$cva6_wbuffer_equiv.v:490$92_Y
    connect \Y $3\txn_ctrs[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32|cva6_wbuffer_equiv.v:490.17-551.16"
  cell $mux $procmux$8996
    parameter \WIDTH 2
    connect \A $6\txn_ctrs[2][1:0]
    connect \B $4\txn_ctrs[2][1:0]
    connect \S $ne$cva6_wbuffer_equiv.v:490$92_Y
    connect \Y $3\txn_ctrs[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32|cva6_wbuffer_equiv.v:490.17-551.16"
  cell $mux $procmux$9005
    parameter \WIDTH 2
    connect \A $6\txn_ctrs[1][1:0]
    connect \B $4\txn_ctrs[1][1:0]
    connect \S $ne$cva6_wbuffer_equiv.v:490$92_Y
    connect \Y $3\txn_ctrs[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32|cva6_wbuffer_equiv.v:490.17-551.16"
  cell $mux $procmux$9014
    parameter \WIDTH 2
    connect \A $6\txn_ctrs[0][1:0]
    connect \B $4\txn_ctrs[0][1:0]
    connect \S $ne$cva6_wbuffer_equiv.v:490$92_Y
    connect \Y $3\txn_ctrs[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32|cva6_wbuffer_equiv.v:490.17-551.16"
  cell $mux $procmux$9095
    parameter \WIDTH 2
    connect \A $5\txn_ctr[1:0]
    connect \B $4\txn_ctr[1:0]
    connect \S $ne$cva6_wbuffer_equiv.v:490$92_Y
    connect \Y $3\txn_ctr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32|cva6_wbuffer_equiv.v:490.17-551.16"
  cell $mux $procmux$9104
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$cva6_wbuffer_equiv.v:490$92_Y
    connect \Y $3\occupied[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32|cva6_wbuffer_equiv.v:490.17-551.16"
  cell $mux $procmux$9113
    parameter \WIDTH 3
    connect \A $5\state[2:0]
    connect \B 3'001
    connect \S $ne$cva6_wbuffer_equiv.v:490$92_Y
    connect \Y $3\state[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32|cva6_wbuffer_equiv.v:490.17-551.16"
  cell $mux $procmux$9122
    parameter \WIDTH 2
    connect \A $5\action[1:0]
    connect \B $4\action[1:0]
    connect \S $ne$cva6_wbuffer_equiv.v:490$92_Y
    connect \Y $3\action[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:489.17-489.26|cva6_wbuffer_equiv.v:489.13-551.16"
  cell $mux $procmux$9325
    parameter \WIDTH 1
    connect \A $3\occupied[0:0]
    connect \B 1'1
    connect \S \occupied
    connect \Y $2\occupied[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:471.13-471.19|cva6_wbuffer_equiv.v:471.9-554.12"
  cell $mux $procmux$9418
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \reset
    connect \Y $0$formal$cva6_wbuffer_equiv.v:551$33_EN[0:0]$59
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:471.13-471.19|cva6_wbuffer_equiv.v:471.9-554.12"
  cell $mux $procmux$9421
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10433
    connect \B \all_equal
    connect \S \reset
    connect \Y $0$formal$cva6_wbuffer_equiv.v:551$33_CHECK[0:0]$58
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$9426
    parameter \WIDTH 8
    connect \A \tb_io_rd_hit_oh_i
    connect \B 8'00000100
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $procmux$9426_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$9428
    parameter \WIDTH 8
    connect \A 8'xxxxxxxx
    connect \B $procmux$9426_Y
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $procmux$9428_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$9434
    parameter \WIDTH 8
    connect \A $procmux$9428_Y
    connect \B $procmux$9426_Y
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $procmux$9434_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:530.34-530.44|cva6_wbuffer_equiv.v:530.30-549.24"
  cell $mux $procmux$9447
    parameter \WIDTH 1
    connect \A \tb_io_rd_ack_i
    connect \B 1'0
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $procmux$9447_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$9450
    parameter \WIDTH 1
    connect \A $procmux$9447_Y
    connect \B 1'1
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $procmux$9450_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$9452
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9450_Y
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $procmux$9452_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$9461
    parameter \WIDTH 1
    connect \A $procmux$9452_Y
    connect \B $procmux$9450_Y
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $procmux$9461_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:538.34-538.44|cva6_wbuffer_equiv.v:538.30-549.24"
  cell $mux $procmux$9498
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_wbuffer_equiv.v:519$139_Y
    connect \Y $procmux$9498_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:533.34-533.44|cva6_wbuffer_equiv.v:533.30-549.24"
  cell $mux $procmux$9501
    parameter \WIDTH 1
    connect \A $procmux$9498_Y
    connect \B 1'1
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $procmux$9501_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:544.34-544.44|cva6_wbuffer_equiv.v:544.30-549.24"
  cell $mux $procmux$9525
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_wbuffer_equiv.v:544$177_Y
    connect \Y $procmux$9525_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:541.34-541.44|cva6_wbuffer_equiv.v:541.30-549.24"
  cell $mux $procmux$9528
    parameter \WIDTH 1
    connect \A $procmux$9525_Y
    connect \B 1'1
    connect \S $eq$cva6_wbuffer_equiv.v:541$176_Y
    connect \Y $procmux$9528_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:538.34-538.44|cva6_wbuffer_equiv.v:538.30-549.24"
  cell $mux $procmux$9531
    parameter \WIDTH 1
    connect \A $procmux$9528_Y
    connect \B 1'x
    connect \S $eq$cva6_wbuffer_equiv.v:519$139_Y
    connect \Y $procmux$9531_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:533.34-533.44|cva6_wbuffer_equiv.v:533.30-549.24"
  cell $mux $procmux$9534
    parameter \WIDTH 1
    connect \A $procmux$9531_Y
    connect \B 1'x
    connect \S $eq$cva6_wbuffer_equiv.v:516$138_Y
    connect \Y $procmux$9534_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:530.34-530.44|cva6_wbuffer_equiv.v:530.30-549.24"
  cell $mux $procmux$9537
    parameter \WIDTH 1
    connect \A $procmux$9534_Y
    connect \B 1'x
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $procmux$9537_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$9540
    parameter \WIDTH 1
    connect \A $procmux$9537_Y
    connect \B 1'x
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $procmux$9540_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$9542
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9540_Y
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $procmux$9542_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:513.34-513.44|cva6_wbuffer_equiv.v:513.30-524.24"
  cell $mux $procmux$9552
    parameter \WIDTH 1
    connect \A $procmux$9501_Y
    connect \B 1'x
    connect \S $eq$cva6_wbuffer_equiv.v:513$137_Y
    connect \Y $procmux$9552_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:509.25-509.35|cva6_wbuffer_equiv.v:509.21-524.24"
  cell $mux $procmux$9555
    parameter \WIDTH 1
    connect \A $procmux$9552_Y
    connect \B 1'x
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $procmux$9555_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$9557
    parameter \WIDTH 1
    connect \A $procmux$9542_Y
    connect \B $procmux$9555_Y
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $procmux$9557_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:526.25-526.35|cva6_wbuffer_equiv.v:526.21-549.24"
  cell $mux $procmux$9570
    parameter \WIDTH 77
    connect \A \tb_io_req_port_i
    connect \B 77'00000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \S $eq$cva6_wbuffer_equiv.v:509$136_Y
    connect \Y $procmux$9570_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:525.30-525.41|cva6_wbuffer_equiv.v:525.26-550.20"
  cell $mux $procmux$9572
    parameter \WIDTH 77
    connect \A 77'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $procmux$9570_Y
    connect \S $eq$cva6_wbuffer_equiv.v:525$140_Y
    connect \Y $procmux$9572_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:508.21-508.32|cva6_wbuffer_equiv.v:508.17-550.20"
  cell $mux $procmux$9578
    parameter \WIDTH 77
    connect \A $procmux$9572_Y
    connect \B $procmux$9570_Y
    connect \S $eq$cva6_wbuffer_equiv.v:508$128_Y
    connect \Y $procmux$9578_Y
  end
  attribute \full_case 1
  attribute \src "cva6_wbuffer_equiv.v:490.21-490.32|cva6_wbuffer_equiv.v:490.17-551.16"
  cell $mux $procmux$9584
    parameter \WIDTH 77
    connect \A $procmux$9578_Y
    connect \B { 5'00000 \choice 20'00000000000000000000 \choice 48'000000000000000000000000001111001101101011110000 }
    connect \S $ne$cva6_wbuffer_equiv.v:490$92_Y
    connect \Y $procmux$9584_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $shiftx $shiftx$cva6_wbuffer_equiv.v:0$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \done_choices
    connect \B \choice
    connect \Y $shiftx$cva6_wbuffer_equiv.v:0$108_Y
  end
  attribute \src "cva6_wbuffer_equiv.v:0.0-0.0"
  cell $shl $shl$cva6_wbuffer_equiv.v:0$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 1'1
    connect \B \choice
    connect \Y $shl$cva6_wbuffer_equiv.v:0$121_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_wbuffer_equiv.v:380.28-429.10"
  cell \cva6_wbuffer_model \model
    connect \cache_en_i 1'0
    connect \clk_i \clk
    connect \empty_o \mo_io_empty_o
    connect \mem_ack_ptr_i \de_io_mem_ack_ptr_o
    connect \mem_resp_ptr_i \de_io_mem_resp_ptr_o
    connect \miss_ack_i \tb_io_miss_ack_i
    connect \miss_id_o \mo_io_miss_id_o
    connect \miss_nc_o \mo_io_miss_nc_o
    connect \miss_paddr_o \mo_io_miss_paddr_o
    connect \miss_req_o \mo_io_miss_req_o
    connect \miss_rtrn_id_i \tb_io_miss_rtrn_id_i
    connect \miss_rtrn_vld_i \tb_io_miss_rtrn_vld_i
    connect \miss_size_o \mo_io_miss_size_o
    connect \miss_vld_bits_o \mo_io_miss_vld_bits_o
    connect \miss_wdata_o \mo_io_miss_wdata_o
    connect \miss_we_o \mo_io_miss_we_o
    connect \miss_wuser_o \mo_io_miss_wuser_o
    connect \not_ni_o \mo_io_not_ni_o
    connect \port_io_wbuffer_summary_q \mo_io_port_io_wbuffer_summary_q
    connect \rd_ack_i \tb_io_rd_ack_i
    connect \rd_data_i 0
    connect \rd_hit_oh_i \tb_io_rd_hit_oh_i
    connect \rd_idx_o \mo_io_rd_idx_o
    connect \rd_off_o \mo_io_rd_off_o
    connect \rd_req_o \mo_io_rd_req_o
    connect \rd_tag_o \mo_io_rd_tag_o
    connect \rd_tag_only_o \mo_io_rd_tag_only_o
    connect \rd_vld_bits_i 8'00000000
    connect \redo_ptr_i \de_io_redo_ptr_o
    connect \req_port_i \tb_io_req_port_i
    connect \req_port_o \mo_io_req_port_o
    connect \rst_ni \reset
    connect \tx_paddr_o \mo_io_tx_paddr_o
    connect \tx_vld_o \mo_io_tx_vld_o
    connect \wbuffer_data_o \mo_io_wbuffer_data_o
    connect \wr_ack_i 1'1
    connect \wr_cl_idx_i 8'00000000
    connect \wr_cl_vld_i 1'0
    connect \wr_data_be_o \mo_io_wr_data_be_o
    connect \wr_data_o \mo_io_wr_data_o
    connect \wr_idx_o \mo_io_wr_idx_o
    connect \wr_off_o \mo_io_wr_off_o
    connect \wr_req_o \mo_io_wr_req_o
    connect \wr_user_o \mo_io_wr_user_o
    connect \write_ptr_i \de_io_write_ptr_o
  end
  attribute \module_not_derived 1
  attribute \src "cva6_wbuffer_equiv.v:329.19-378.10"
  cell \wt_dcache_wbuffer \wbuffer_i
    connect \cache_en_i 1'0
    connect \clk_i \clk
    connect \empty_o \de_io_empty_o
    connect \mem_ack_ptr_o \de_io_mem_ack_ptr_o
    connect \mem_resp_ptr_o \de_io_mem_resp_ptr_o
    connect \miss_ack_i \tb_io_miss_ack_i
    connect \miss_id_o \de_io_miss_id_o
    connect \miss_nc_o \de_io_miss_nc_o
    connect \miss_paddr_o \de_io_miss_paddr_o
    connect \miss_req_o \de_io_miss_req_o
    connect \miss_rtrn_id_i \tb_io_miss_rtrn_id_i
    connect \miss_rtrn_vld_i \tb_io_miss_rtrn_vld_i
    connect \miss_size_o \de_io_miss_size_o
    connect \miss_vld_bits_o \de_io_miss_vld_bits_o
    connect \miss_wdata_o \de_io_miss_wdata_o
    connect \miss_we_o \de_io_miss_we_o
    connect \miss_wuser_o \de_io_miss_wuser_o
    connect \not_ni_o \de_io_not_ni_o
    connect \rd_ack_i \tb_io_rd_ack_i
    connect \rd_data_i 0
    connect \rd_hit_oh_i \tb_io_rd_hit_oh_i
    connect \rd_idx_o \de_io_rd_idx_o
    connect \rd_off_o \de_io_rd_off_o
    connect \rd_req_o \de_io_rd_req_o
    connect \rd_tag_o \de_io_rd_tag_o
    connect \rd_tag_only_o \de_io_rd_tag_only_o
    connect \rd_vld_bits_i 8'00000000
    connect \redo_ptr_o \de_io_redo_ptr_o
    connect \req_port_i \tb_io_req_port_i
    connect \req_port_o \de_io_req_port_o
    connect \rst_ni \reset
    connect \tx_paddr_o \de_io_tx_paddr_o
    connect \tx_stat_data_o \de_io_tx_stat_data_o
    connect \tx_vld_o \de_io_tx_vld_o
    connect \wbuffer_data_o \de_io_wbuffer_data_o
    connect \wr_ack_i 1'1
    connect \wr_cl_idx_i 8'00000000
    connect \wr_cl_vld_i 1'0
    connect \wr_data_be_o \de_io_wr_data_be_o
    connect \wr_data_o \de_io_wr_data_o
    connect \wr_idx_o \de_io_wr_idx_o
    connect \wr_off_o \de_io_wr_off_o
    connect \wr_req_o \de_io_wr_req_o
    connect \wr_user_o \de_io_wr_user_o
    connect \write_ptr_o \de_io_write_ptr_o
  end
  connect \de_io_cache_en_i 1'0
  connect \de_io_miss_ack_i \tb_io_miss_ack_i
  connect \de_io_miss_rtrn_id_i \tb_io_miss_rtrn_id_i
  connect \de_io_miss_rtrn_vld_i \tb_io_miss_rtrn_vld_i
  connect \de_io_rd_ack_i \tb_io_rd_ack_i
  connect \de_io_rd_data_i 0
  connect \de_io_rd_hit_oh_i \tb_io_rd_hit_oh_i
  connect \de_io_rd_vld_bits_i 8'00000000
  connect \de_io_req_port_i \tb_io_req_port_i
  connect \de_io_wr_ack_i 1'1
  connect \de_io_wr_cl_idx_i 8'00000000
  connect \de_io_wr_cl_vld_i 1'0
  connect \mo_io_cache_en_i 1'0
  connect \mo_io_miss_ack_i \tb_io_miss_ack_i
  connect \mo_io_miss_rtrn_id_i \tb_io_miss_rtrn_id_i
  connect \mo_io_miss_rtrn_vld_i \tb_io_miss_rtrn_vld_i
  connect \mo_io_rd_ack_i \tb_io_rd_ack_i
  connect \mo_io_rd_data_i 0
  connect \mo_io_rd_hit_oh_i \tb_io_rd_hit_oh_i
  connect \mo_io_rd_vld_bits_i 8'00000000
  connect \mo_io_req_port_i \tb_io_req_port_i
  connect \mo_io_wr_ack_i 1'1
  connect \mo_io_wr_cl_idx_i 8'00000000
  connect \mo_io_wr_cl_vld_i 1'0
  connect \wbuffer_data_o_0 { \de_io_wbuffer_data_o [17] \de_io_wbuffer_data_o [13] \de_io_wbuffer_data_o [9] }
  connect \wbuffer_data_o_1 { \de_io_wbuffer_data_o [103] \de_io_wbuffer_data_o [99] \de_io_wbuffer_data_o [95] }
  connect \wbuffer_data_o_2 { \de_io_wbuffer_data_o [189] \de_io_wbuffer_data_o [185] \de_io_wbuffer_data_o [181] }
  connect \wbuffer_data_o_3 { \de_io_wbuffer_data_o [275] \de_io_wbuffer_data_o [271] \de_io_wbuffer_data_o [267] }
  connect \wbuffer_data_o_4 { \de_io_wbuffer_data_o [361] \de_io_wbuffer_data_o [357] \de_io_wbuffer_data_o [353] }
  connect \wbuffer_data_o_5 { \de_io_wbuffer_data_o [447] \de_io_wbuffer_data_o [443] \de_io_wbuffer_data_o [439] }
  connect \wbuffer_data_o_6 { \de_io_wbuffer_data_o [533] \de_io_wbuffer_data_o [529] \de_io_wbuffer_data_o [525] }
  connect \wbuffer_data_o_7 { \de_io_wbuffer_data_o [619] \de_io_wbuffer_data_o [615] \de_io_wbuffer_data_o [611] }
end
attribute \dynports 1
attribute \hdlname "\\wt_dcache_wbuffer"
attribute \src "wt_dcache_wbuffer.v:3.1-653.10"
module \wt_dcache_wbuffer
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $0\wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$508.be[3:0]$1361
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire $10\wbuffer_d[610:610]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $11\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $12\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $13\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $14\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $15\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $16\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $17\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $18\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $19\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 8 $1\ni_pending_d[7:0]
  attribute \src "wt_dcache_wbuffer.v:372.2-393.5"
  wire width 32 $1\tx_stat_d[31:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $1\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $20\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $21\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $22\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $23\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $24\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $25\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $27\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $28\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $29\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:372.2-393.5"
  wire $2\evict[0:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 8 $2\ni_pending_d[7:0]
  attribute \src "wt_dcache_wbuffer.v:372.2-393.5"
  wire width 32 $2\tx_stat_d[31:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $2\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:372.2-393.5"
  wire width 8 $2\wr_req_o[7:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 688 $30\wbuffer_d[687:0]
  attribute \src "wt_dcache_wbuffer.v:372.2-393.5"
  wire $3\evict[0:0]
  attribute \src "wt_dcache_wbuffer.v:372.2-393.5"
  wire width 32 $3\tx_stat_d[31:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire $3\wbuffer_d[8:8]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire width 8 $4\ni_pending_d[7:0]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire $4\wbuffer_d[94:94]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire $5\wbuffer_d[180:180]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire $6\wbuffer_d[266:266]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire $7\wbuffer_d[352:352]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire $8\wbuffer_d[438:438]
  attribute \src "wt_dcache_wbuffer.v:518.2-602.5"
  wire $9\wbuffer_d[524:524]
  wire width 12 $add$wt_dcache_wbuffer.v:0$1154_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$1192_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$1228_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$1264_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$1300_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$1327_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$1333_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$1339_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$1345_Y
  wire width 7 $add$wt_dcache_wbuffer.v:0$1364_Y
  wire width 7 $add$wt_dcache_wbuffer.v:0$1436_Y
  wire width 3 $add$wt_dcache_wbuffer.v:0$1597_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$556_Y
  wire width 8 $add$wt_dcache_wbuffer.v:0$607_Y
  wire width 8 $add$wt_dcache_wbuffer.v:0$621_Y
  wire width 8 $add$wt_dcache_wbuffer.v:0$645_Y
  wire width 8 $add$wt_dcache_wbuffer.v:0$650_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$655_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$662_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$668_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$673_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$771_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$790_Y
  wire width 12 $add$wt_dcache_wbuffer.v:0$948_Y
  wire width 11 $add$wt_dcache_wbuffer.v:236$1326_Y
  wire width 11 $add$wt_dcache_wbuffer.v:236$1332_Y
  wire width 11 $add$wt_dcache_wbuffer.v:236$1338_Y
  wire width 11 $add$wt_dcache_wbuffer.v:236$1344_Y
  wire width 11 $add$wt_dcache_wbuffer.v:376$546_Y
  wire width 11 $add$wt_dcache_wbuffer.v:377$555_Y
  wire width 7 $add$wt_dcache_wbuffer.v:381$573_Y
  wire width 7 $add$wt_dcache_wbuffer.v:389$597_Y
  wire width 7 $add$wt_dcache_wbuffer.v:390$606_Y
  wire width 7 $add$wt_dcache_wbuffer.v:391$620_Y
  wire width 7 $add$wt_dcache_wbuffer.v:420$644_Y
  wire width 7 $add$wt_dcache_wbuffer.v:421$649_Y
  wire width 11 $add$wt_dcache_wbuffer.v:421$654_Y
  wire width 11 $add$wt_dcache_wbuffer.v:422$661_Y
  wire width 11 $add$wt_dcache_wbuffer.v:425$667_Y
  wire width 11 $add$wt_dcache_wbuffer.v:426$672_Y
  wire width 11 $add$wt_dcache_wbuffer.v:526$770_Y
  wire width 11 $add$wt_dcache_wbuffer.v:533$780_Y
  wire width 11 $add$wt_dcache_wbuffer.v:534$789_Y
  wire width 7 $add$wt_dcache_wbuffer.v:551$823_Y
  wire width 7 $add$wt_dcache_wbuffer.v:551$854_Y
  wire width 7 $add$wt_dcache_wbuffer.v:551$885_Y
  wire width 11 $add$wt_dcache_wbuffer.v:552$830_Y
  wire width 11 $add$wt_dcache_wbuffer.v:552$861_Y
  wire width 11 $add$wt_dcache_wbuffer.v:552$892_Y
  wire width 11 $add$wt_dcache_wbuffer.v:552$923_Y
  wire width 11 $add$wt_dcache_wbuffer.v:553$839_Y
  wire width 11 $add$wt_dcache_wbuffer.v:553$870_Y
  wire width 11 $add$wt_dcache_wbuffer.v:553$901_Y
  wire width 11 $add$wt_dcache_wbuffer.v:554$845_Y
  wire width 11 $add$wt_dcache_wbuffer.v:554$876_Y
  wire width 11 $add$wt_dcache_wbuffer.v:554$907_Y
  wire width 11 $add$wt_dcache_wbuffer.v:554$938_Y
  wire width 11 $add$wt_dcache_wbuffer.v:573$1014_Y
  wire width 11 $add$wt_dcache_wbuffer.v:573$1036_Y
  wire width 11 $add$wt_dcache_wbuffer.v:573$1058_Y
  attribute \src "wt_dcache_wbuffer.v:573.17-573.217"
  wire width 32 $add$wt_dcache_wbuffer.v:573$992_Y
  attribute \src "wt_dcache_wbuffer.v:574.17-574.216"
  wire width 32 $add$wt_dcache_wbuffer.v:574$1001_Y
  wire width 11 $add$wt_dcache_wbuffer.v:574$1023_Y
  wire width 11 $add$wt_dcache_wbuffer.v:574$1045_Y
  wire width 11 $add$wt_dcache_wbuffer.v:574$1067_Y
  wire width 11 $add$wt_dcache_wbuffer.v:583$1144_Y
  wire width 11 $add$wt_dcache_wbuffer.v:584$1153_Y
  wire width 11 $add$wt_dcache_wbuffer.v:593$1173_Y
  wire width 11 $add$wt_dcache_wbuffer.v:593$1209_Y
  wire width 11 $add$wt_dcache_wbuffer.v:593$1245_Y
  wire width 11 $add$wt_dcache_wbuffer.v:593$1281_Y
  wire width 11 $add$wt_dcache_wbuffer.v:594$1182_Y
  wire width 11 $add$wt_dcache_wbuffer.v:594$1218_Y
  wire width 11 $add$wt_dcache_wbuffer.v:594$1254_Y
  wire width 11 $add$wt_dcache_wbuffer.v:594$1290_Y
  wire width 11 $add$wt_dcache_wbuffer.v:595$1191_Y
  wire width 11 $add$wt_dcache_wbuffer.v:595$1227_Y
  wire width 11 $add$wt_dcache_wbuffer.v:595$1263_Y
  wire width 11 $add$wt_dcache_wbuffer.v:595$1299_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1007_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1020_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1029_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1042_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1051_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1064_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1073_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 8 $and$wt_dcache_wbuffer.v:0$1141_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1150_Y
  wire width 32 $and$wt_dcache_wbuffer.v:0$1157_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1164_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1179_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1188_Y
  wire width 8 $and$wt_dcache_wbuffer.v:0$1194_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1200_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1215_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1224_Y
  wire width 8 $and$wt_dcache_wbuffer.v:0$1230_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1236_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1251_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1260_Y
  wire width 8 $and$wt_dcache_wbuffer.v:0$1266_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1272_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1287_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1296_Y
  wire width 8 $and$wt_dcache_wbuffer.v:0$1302_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$1308_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $and$wt_dcache_wbuffer.v:0$1595_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $and$wt_dcache_wbuffer.v:0$1602_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $and$wt_dcache_wbuffer.v:0$579_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $and$wt_dcache_wbuffer.v:0$603_Y
  wire width 3 $and$wt_dcache_wbuffer.v:0$610_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $and$wt_dcache_wbuffer.v:0$617_Y
  wire width 4 $and$wt_dcache_wbuffer.v:0$624_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $and$wt_dcache_wbuffer.v:0$631_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$786_Y
  wire width 8 $and$wt_dcache_wbuffer.v:0$793_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$800_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$836_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$851_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$867_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$882_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$898_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$913_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$929_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$944_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$963_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 8 $and$wt_dcache_wbuffer.v:0$968_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $and$wt_dcache_wbuffer.v:0$998_Y
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  wire width 4 $and$wt_dcache_wbuffer.v:433$1605_Y
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  wire width 4 $and$wt_dcache_wbuffer.v:433$1621_Y
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  wire width 4 $and$wt_dcache_wbuffer.v:433$1637_Y
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  wire width 4 $and$wt_dcache_wbuffer.v:433$1653_Y
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  wire width 4 $and$wt_dcache_wbuffer.v:433$1669_Y
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  wire width 4 $and$wt_dcache_wbuffer.v:433$1685_Y
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  wire width 4 $and$wt_dcache_wbuffer.v:433$1701_Y
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  wire width 4 $and$wt_dcache_wbuffer.v:433$1717_Y
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  wire $and$wt_dcache_wbuffer.v:438$1611_Y
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  wire $and$wt_dcache_wbuffer.v:438$1613_Y
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  wire $and$wt_dcache_wbuffer.v:438$1614_Y
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  wire $and$wt_dcache_wbuffer.v:438$1616_Y
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  wire $and$wt_dcache_wbuffer.v:438$1627_Y
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  wire $and$wt_dcache_wbuffer.v:438$1629_Y
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  wire $and$wt_dcache_wbuffer.v:438$1630_Y
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  wire $and$wt_dcache_wbuffer.v:438$1632_Y
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  wire $and$wt_dcache_wbuffer.v:438$1643_Y
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  wire $and$wt_dcache_wbuffer.v:438$1645_Y
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  wire $and$wt_dcache_wbuffer.v:438$1646_Y
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  wire $and$wt_dcache_wbuffer.v:438$1648_Y
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  wire $and$wt_dcache_wbuffer.v:438$1659_Y
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  wire $and$wt_dcache_wbuffer.v:438$1661_Y
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  wire $and$wt_dcache_wbuffer.v:438$1662_Y
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  wire $and$wt_dcache_wbuffer.v:438$1664_Y
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  wire $and$wt_dcache_wbuffer.v:438$1675_Y
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  wire $and$wt_dcache_wbuffer.v:438$1677_Y
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  wire $and$wt_dcache_wbuffer.v:438$1678_Y
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  wire $and$wt_dcache_wbuffer.v:438$1680_Y
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  wire $and$wt_dcache_wbuffer.v:438$1691_Y
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  wire $and$wt_dcache_wbuffer.v:438$1693_Y
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  wire $and$wt_dcache_wbuffer.v:438$1694_Y
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  wire $and$wt_dcache_wbuffer.v:438$1696_Y
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  wire $and$wt_dcache_wbuffer.v:438$1707_Y
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  wire $and$wt_dcache_wbuffer.v:438$1709_Y
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  wire $and$wt_dcache_wbuffer.v:438$1710_Y
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  wire $and$wt_dcache_wbuffer.v:438$1712_Y
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  wire $and$wt_dcache_wbuffer.v:438$1723_Y
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  wire $and$wt_dcache_wbuffer.v:438$1725_Y
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  wire $and$wt_dcache_wbuffer.v:438$1726_Y
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  wire $and$wt_dcache_wbuffer.v:438$1728_Y
  wire width 32 $auto$async2sync.cc:140:execute$10210
  wire width 688 $auto$async2sync.cc:140:execute$10212
  wire width 3 $auto$async2sync.cc:140:execute$10214
  wire width 3 $auto$async2sync.cc:140:execute$10216
  wire width 22 $auto$async2sync.cc:140:execute$10218
  wire width 8 $auto$async2sync.cc:140:execute$10220
  wire $auto$async2sync.cc:140:execute$10222
  wire $auto$async2sync.cc:140:execute$10224
  wire width 8 $auto$async2sync.cc:140:execute$10226
  wire $auto$async2sync.cc:140:execute$10228
  wire width 8 $auto$async2sync.cc:140:execute$10230
  wire $auto$rtlil.cc:2127:Not$9827
  wire $auto$rtlil.cc:2127:Not$9856
  wire width 688 $auto$rtlil.cc:2817:Anyseq$10435
  wire width 688 $auto$rtlil.cc:2817:Anyseq$10437
  wire width 688 $auto$rtlil.cc:2817:Anyseq$10439
  wire width 688 $auto$rtlil.cc:2817:Anyseq$10441
  wire width 688 $auto$rtlil.cc:2817:Anyseq$10443
  wire width 688 $auto$rtlil.cc:2817:Anyseq$10445
  wire width 688 $auto$rtlil.cc:2817:Anyseq$10447
  wire width 688 $auto$rtlil.cc:2817:Anyseq$10449
  wire width 688 $auto$rtlil.cc:2817:Anyseq$10451
  wire width 688 $auto$rtlil.cc:2817:Anyseq$10453
  attribute \src "wt_dcache_wbuffer.v:236.47-236.250"
  wire width 32 $auto$wreduce.cc:454:run$10178
  attribute \src "wt_dcache_wbuffer.v:240.16-240.29"
  wire width 32 $auto$wreduce.cc:454:run$10179
  attribute \src "wt_dcache_wbuffer.v:376.33-376.219"
  wire width 32 $auto$wreduce.cc:454:run$10180
  attribute \src "wt_dcache_wbuffer.v:381.17-381.28"
  wire width 32 $auto$wreduce.cc:454:run$10181
  attribute \src "wt_dcache_wbuffer.v:389.15-389.24"
  wire width 32 $auto$wreduce.cc:454:run$10182
  attribute \src "wt_dcache_wbuffer.v:526.19-526.209"
  wire width 32 $auto$wreduce.cc:454:run$10183
  attribute \src "wt_dcache_wbuffer.v:573.18-573.205"
  wire width 32 $auto$wreduce.cc:454:run$10184
  attribute \src "wt_dcache_wbuffer.v:583.16-583.200"
  wire width 32 $auto$wreduce.cc:454:run$10185
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
  wire width 16 $auto$wreduce.cc:454:run$10186
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  wire $eq$wt_dcache_wbuffer.v:436$1609_Y
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  wire $eq$wt_dcache_wbuffer.v:436$1625_Y
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  wire $eq$wt_dcache_wbuffer.v:436$1641_Y
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  wire $eq$wt_dcache_wbuffer.v:436$1657_Y
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  wire $eq$wt_dcache_wbuffer.v:436$1673_Y
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  wire $eq$wt_dcache_wbuffer.v:436$1689_Y
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  wire $eq$wt_dcache_wbuffer.v:436$1705_Y
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  wire $eq$wt_dcache_wbuffer.v:436$1721_Y
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  wire $eq$wt_dcache_wbuffer.v:438$1612_Y
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  wire $eq$wt_dcache_wbuffer.v:438$1615_Y
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  wire $eq$wt_dcache_wbuffer.v:438$1628_Y
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  wire $eq$wt_dcache_wbuffer.v:438$1631_Y
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  wire $eq$wt_dcache_wbuffer.v:438$1644_Y
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  wire $eq$wt_dcache_wbuffer.v:438$1647_Y
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  wire $eq$wt_dcache_wbuffer.v:438$1660_Y
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  wire $eq$wt_dcache_wbuffer.v:438$1663_Y
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  wire $eq$wt_dcache_wbuffer.v:438$1676_Y
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  wire $eq$wt_dcache_wbuffer.v:438$1679_Y
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  wire $eq$wt_dcache_wbuffer.v:438$1692_Y
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  wire $eq$wt_dcache_wbuffer.v:438$1695_Y
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  wire $eq$wt_dcache_wbuffer.v:438$1708_Y
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  wire $eq$wt_dcache_wbuffer.v:438$1711_Y
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  wire $eq$wt_dcache_wbuffer.v:438$1724_Y
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  wire $eq$wt_dcache_wbuffer.v:438$1727_Y
  attribute \src "wt_dcache_wbuffer.v:557.8-557.220"
  wire $eq$wt_dcache_wbuffer.v:557$951_Y
  attribute \src "wt_dcache_wbuffer.v:195.29-195.44"
  wire $ge$wt_dcache_wbuffer.v:195$1321_Y
  attribute \src "wt_dcache_wbuffer.v:376.7-376.225"
  wire $logic_and$wt_dcache_wbuffer.v:376$548_Y
  attribute \src "wt_dcache_wbuffer.v:377.8-377.258"
  wire $logic_and$wt_dcache_wbuffer.v:377$560_Y
  attribute \src "wt_dcache_wbuffer.v:212.21-212.32"
  wire $logic_not$wt_dcache_wbuffer.v:212$526_Y
  attribute \src "wt_dcache_wbuffer.v:376.7-376.18"
  wire $logic_not$wt_dcache_wbuffer.v:376$544_Y
  attribute \src "wt_dcache_wbuffer.v:195.50-195.86"
  wire $lt$wt_dcache_wbuffer.v:195$1322_Y
  attribute \src "wt_dcache_wbuffer.v:236.47-236.250"
  wire width 32 $mul$wt_dcache_wbuffer.v:236$1331_Y
  attribute \src "wt_dcache_wbuffer.v:236.47-236.250"
  wire width 32 $mul$wt_dcache_wbuffer.v:236$1337_Y
  attribute \src "wt_dcache_wbuffer.v:236.47-236.250"
  wire width 32 $mul$wt_dcache_wbuffer.v:236$1343_Y
  attribute \src "wt_dcache_wbuffer.v:284.28-284.38"
  wire width 32 $mul$wt_dcache_wbuffer.v:284$1435_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1006_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1019_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1028_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1041_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1050_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1063_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1072_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 8 $not$wt_dcache_wbuffer.v:0$1140_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1149_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1163_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1178_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1187_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1199_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1214_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1223_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1235_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1250_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1259_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1271_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1286_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1295_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$1307_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $not$wt_dcache_wbuffer.v:0$1594_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $not$wt_dcache_wbuffer.v:0$1601_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $not$wt_dcache_wbuffer.v:0$578_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $not$wt_dcache_wbuffer.v:0$602_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $not$wt_dcache_wbuffer.v:0$616_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $not$wt_dcache_wbuffer.v:0$630_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$785_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$799_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$835_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$850_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$866_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$881_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$897_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$912_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$928_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$943_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$962_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 8 $not$wt_dcache_wbuffer.v:0$967_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $not$wt_dcache_wbuffer.v:0$997_Y
  attribute \src "wt_dcache_wbuffer.v:394.27-394.36"
  wire width 4 $not$wt_dcache_wbuffer.v:394$633_Y
  attribute \src "wt_dcache_wbuffer.v:421.58-421.266"
  wire width 4 $not$wt_dcache_wbuffer.v:421$658_Y
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  wire $not$wt_dcache_wbuffer.v:439$1618_Y
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  wire $not$wt_dcache_wbuffer.v:439$1634_Y
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  wire $not$wt_dcache_wbuffer.v:439$1650_Y
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  wire $not$wt_dcache_wbuffer.v:439$1666_Y
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  wire $not$wt_dcache_wbuffer.v:439$1682_Y
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  wire $not$wt_dcache_wbuffer.v:439$1698_Y
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  wire $not$wt_dcache_wbuffer.v:439$1714_Y
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  wire $not$wt_dcache_wbuffer.v:439$1730_Y
  attribute \src "wt_dcache_wbuffer.v:443.33-443.38"
  wire $not$wt_dcache_wbuffer.v:443$679_Y
  attribute \src "wt_dcache_wbuffer.v:445.9-445.15"
  wire width 8 $not$wt_dcache_wbuffer.v:445$681_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1008_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1021_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1030_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1043_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1052_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1065_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1074_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1151_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1165_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1180_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1189_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1201_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1216_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1225_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1237_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1252_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1261_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1273_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1288_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1297_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$1309_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $or$wt_dcache_wbuffer.v:0$1596_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $or$wt_dcache_wbuffer.v:0$1603_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $or$wt_dcache_wbuffer.v:0$580_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $or$wt_dcache_wbuffer.v:0$604_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $or$wt_dcache_wbuffer.v:0$618_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $or$wt_dcache_wbuffer.v:0$632_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$787_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$801_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$837_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$852_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$868_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$883_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$899_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$914_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$930_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$945_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$964_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 8 $or$wt_dcache_wbuffer.v:0$969_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $or$wt_dcache_wbuffer.v:0$999_Y
  wire $procmux$2209_CMP
  wire $procmux$2210_CMP
  wire width 2 $procmux$2406_CMP
  wire $procmux$2406_CTRL
  wire $procmux$2407_CMP
  wire width 688 $procmux$2478_Y
  wire width 688 $procmux$2541_Y
  wire width 688 $procmux$2604_Y
  wire width 688 $procmux$2822_Y
  wire width 688 $procmux$2828_Y
  wire width 688 $procmux$2834_Y
  wire width 688 $procmux$2840_Y
  wire width 8 $procmux$2852_Y
  wire width 8 $procmux$2858_Y
  wire width 688 $procmux$3011_Y
  wire width 688 $procmux$3041_Y
  wire width 688 $procmux$3071_Y
  wire $procmux$3198_CMP
  wire width 688 $procmux$3233_Y
  wire $procmux$3255_CMP
  wire width 688 $procmux$3290_Y
  wire $procmux$3312_CMP
  wire width 688 $procmux$3347_Y
  wire $procmux$3369_CMP
  wire width 688 $procmux$3404_Y
  wire $procmux$3516_CMP
  attribute \src "wt_dcache_wbuffer.v:246.22-246.28"
  wire $reduce_or$wt_dcache_wbuffer.v:246$531_Y
  attribute \src "wt_dcache_wbuffer.v:377.8-377.21"
  wire $reduce_or$wt_dcache_wbuffer.v:377$553_Y
  attribute \src "wt_dcache_wbuffer.v:377.25-377.258"
  wire $reduce_or$wt_dcache_wbuffer.v:377$559_Y
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  wire $reduce_or$wt_dcache_wbuffer.v:433$1604_Y
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  wire $reduce_or$wt_dcache_wbuffer.v:433$1620_Y
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  wire $reduce_or$wt_dcache_wbuffer.v:433$1636_Y
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  wire $reduce_or$wt_dcache_wbuffer.v:433$1652_Y
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  wire $reduce_or$wt_dcache_wbuffer.v:433$1668_Y
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  wire $reduce_or$wt_dcache_wbuffer.v:433$1684_Y
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  wire $reduce_or$wt_dcache_wbuffer.v:433$1700_Y
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  wire $reduce_or$wt_dcache_wbuffer.v:433$1716_Y
  attribute \src "wt_dcache_wbuffer.v:442.19-442.34"
  wire $reduce_or$wt_dcache_wbuffer.v:442$676_Y
  attribute \src "wt_dcache_wbuffer.v:516.21-516.27"
  wire $reduce_or$wt_dcache_wbuffer.v:516$692_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 8 $shiftx$wt_dcache_wbuffer.v:0$1437_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 16 $shiftx$wt_dcache_wbuffer.v:0$1449_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire $shiftx$wt_dcache_wbuffer.v:0$547_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 8 $shiftx$wt_dcache_wbuffer.v:0$558_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $shiftx$wt_dcache_wbuffer.v:0$652_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $shiftx$wt_dcache_wbuffer.v:0$657_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $shiftx$wt_dcache_wbuffer.v:0$773_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire $shiftx$wt_dcache_wbuffer.v:0$840_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire $shiftx$wt_dcache_wbuffer.v:0$871_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire $shiftx$wt_dcache_wbuffer.v:0$902_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire $shiftx$wt_dcache_wbuffer.v:0$933_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $shiftx$wt_dcache_wbuffer.v:0$950_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1002_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1015_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1018_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1024_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1037_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1040_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1046_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1049_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1059_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1062_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1068_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1174_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1183_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1193_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1198_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1210_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1219_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1229_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1234_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1246_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1255_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1265_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1270_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1282_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1291_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1301_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$1306_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $shl$wt_dcache_wbuffer.v:0$1592_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $shl$wt_dcache_wbuffer.v:0$1598_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 4 $shl$wt_dcache_wbuffer.v:0$1600_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $shl$wt_dcache_wbuffer.v:0$574_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $shl$wt_dcache_wbuffer.v:0$577_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $shl$wt_dcache_wbuffer.v:0$598_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $shl$wt_dcache_wbuffer.v:0$609_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $shl$wt_dcache_wbuffer.v:0$615_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $shl$wt_dcache_wbuffer.v:0$623_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $shl$wt_dcache_wbuffer.v:0$629_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$781_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$792_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$798_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$831_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$834_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$846_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$849_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$862_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$865_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$877_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$880_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$893_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$896_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$908_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$911_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$924_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$927_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$939_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$942_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$958_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$961_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 8 $shl$wt_dcache_wbuffer.v:0$965_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 8 $shl$wt_dcache_wbuffer.v:0$966_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$993_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 688 $shl$wt_dcache_wbuffer.v:0$996_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$1155_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$1328_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$1334_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$1340_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$1346_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$557_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$608_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$622_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$646_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$651_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$656_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$663_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$669_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$674_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$772_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$791_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 32 $sub$wt_dcache_wbuffer.v:0$949_Y
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire \ariane_pkg_is_inside_cacheable_regions$func$wt_dcache_wbuffer.v:211$413.$result
  attribute \src "wt_dcache_wbuffer.v:204.16-204.17"
  wire width 32 \ariane_pkg_is_inside_cacheable_regions$func$wt_dcache_wbuffer.v:211$504.sv2v_autoblock_1.k
  attribute \src "wt_dcache_wbuffer.v:127.14-127.20"
  wire width 32 \bdirty
  attribute \src "wt_dcache_wbuffer.v:138.13-138.23"
  wire width 2 \bdirty_off
  attribute \src "wt_dcache_wbuffer.v:59.13-59.23"
  wire input 3 \cache_en_i
  attribute \src "wt_dcache_wbuffer.v:146.7-146.17"
  wire \check_en_d
  attribute \src "wt_dcache_wbuffer.v:148.6-148.17"
  wire \check_en_q1
  attribute \src "wt_dcache_wbuffer.v:132.13-132.24"
  wire width 3 \check_ptr_d
  attribute \src "wt_dcache_wbuffer.v:134.12-134.24"
  wire width 3 \check_ptr_q1
  attribute \src "wt_dcache_wbuffer.v:57.13-57.18"
  wire input 1 \clk_i
  attribute \src "wt_dcache_wbuffer.v:162.14-162.25"
  wire width 34 \debug_paddr[0]
  attribute \src "wt_dcache_wbuffer.v:162.14-162.25"
  wire width 34 \debug_paddr[1]
  attribute \src "wt_dcache_wbuffer.v:162.14-162.25"
  wire width 34 \debug_paddr[2]
  attribute \src "wt_dcache_wbuffer.v:162.14-162.25"
  wire width 34 \debug_paddr[3]
  attribute \src "wt_dcache_wbuffer.v:162.14-162.25"
  wire width 34 \debug_paddr[4]
  attribute \src "wt_dcache_wbuffer.v:162.14-162.25"
  wire width 34 \debug_paddr[5]
  attribute \src "wt_dcache_wbuffer.v:162.14-162.25"
  wire width 34 \debug_paddr[6]
  attribute \src "wt_dcache_wbuffer.v:162.14-162.25"
  wire width 34 \debug_paddr[7]
  attribute \src "wt_dcache_wbuffer.v:123.13-123.18"
  wire width 8 \dirty
  attribute \src "wt_dcache_wbuffer.v:129.13-129.22"
  wire width 3 \dirty_ptr
  attribute \src "wt_dcache_wbuffer.v:150.6-150.17"
  wire \dirty_rd_en
  attribute \src "wt_dcache_wbuffer.v:60.14-60.21"
  wire output 4 \empty_o
  attribute \src "wt_dcache_wbuffer.v:153.6-153.11"
  wire \evict
  attribute \src "wt_dcache_wbuffer.v:157.7-157.20"
  wire \free_tx_slots
  attribute \src "wt_dcache_wbuffer.v:149.7-149.11"
  wire \full
  attribute \src "wt_dcache_wbuffer.v:130.13-130.20"
  wire width 3 \hit_ptr
  attribute \src "wt_dcache_wbuffer.v:126.13-126.22"
  wire width 8 \inval_hit
  attribute \src "wt_dcache_wbuffer.v:166.7-166.17"
  wire \is_nc_miss
  attribute \src "wt_dcache_wbuffer.v:167.7-167.12"
  wire \is_ni
  attribute \src "wt_dcache_wbuffer.v:176.20-176.33"
  wire width 3 output 45 \mem_ack_ptr_o
  attribute \src "wt_dcache_wbuffer.v:179.20-179.34"
  wire width 3 output 46 \mem_resp_ptr_o
  attribute \src "wt_dcache_wbuffer.v:75.13-75.23"
  wire input 8 \miss_ack_i
  attribute \src "wt_dcache_wbuffer.v:86.20-86.29"
  wire width 2 output 17 \miss_id_o
  attribute \src "wt_dcache_wbuffer.v:82.14-82.23"
  wire output 15 \miss_nc_o
  attribute \src "wt_dcache_wbuffer.v:76.21-76.33"
  wire width 34 output 9 \miss_paddr_o
  attribute \src "wt_dcache_wbuffer.v:77.14-77.24"
  wire output 10 \miss_req_o
  attribute \src "wt_dcache_wbuffer.v:88.19-88.33"
  wire width 2 input 19 \miss_rtrn_id_i
  attribute \src "wt_dcache_wbuffer.v:87.13-87.28"
  wire input 18 \miss_rtrn_vld_i
  attribute \src "wt_dcache_wbuffer.v:83.20-83.31"
  wire width 3 output 16 \miss_size_o
  attribute \src "wt_dcache_wbuffer.v:165.43-165.51"
  wire width 22 \miss_tag
  attribute \src "wt_dcache_wbuffer.v:81.20-81.35"
  wire width 8 output 14 \miss_vld_bits_o
  attribute \src "wt_dcache_wbuffer.v:79.21-79.33"
  wire width 32 output 12 \miss_wdata_o
  attribute \src "wt_dcache_wbuffer.v:78.14-78.23"
  wire output 11 \miss_we_o
  attribute \src "wt_dcache_wbuffer.v:80.20-80.32"
  wire output 13 \miss_wuser_o
  attribute \src "wt_dcache_wbuffer.v:128.13-128.21"
  wire width 3 \next_ptr
  attribute \src "wt_dcache_wbuffer.v:512.7-512.18"
  wire \ni_conflict
  attribute \src "wt_dcache_wbuffer.v:511.7-511.16"
  wire \ni_inside
  attribute \src "wt_dcache_wbuffer.v:154.12-154.24"
  wire width 8 \ni_pending_d
  attribute \src "wt_dcache_wbuffer.v:155.12-155.24"
  wire width 8 \ni_pending_q
  attribute \src "wt_dcache_wbuffer.v:61.14-61.22"
  wire output 5 \not_ni_o
  attribute \src "wt_dcache_wbuffer.v:537.22-537.23"
  wire width 32 signed \p_buffer.sv2v_autoblock_8.k
  attribute \src "wt_dcache_wbuffer.v:183.19-183.35"
  wire width 8 output 42 \port_rd_hit_oh_q
  attribute \src "wt_dcache_wbuffer.v:98.13-98.21"
  wire input 25 \rd_ack_i
  attribute \src "wt_dcache_wbuffer.v:99.20-99.29"
  wire width 32 input 26 \rd_data_i
  attribute \src "wt_dcache_wbuffer.v:144.13-144.24"
  wire width 8 \rd_hit_oh_d
  attribute \src "wt_dcache_wbuffer.v:101.19-101.30"
  wire width 8 input 28 \rd_hit_oh_i
  attribute \src "wt_dcache_wbuffer.v:145.12-145.23"
  wire width 8 \rd_hit_oh_q
  attribute \src "wt_dcache_wbuffer.v:94.55-94.63"
  wire width 8 output 21 \rd_idx_o
  attribute \src "wt_dcache_wbuffer.v:95.20-95.28"
  wire width 4 output 22 \rd_off_o
  attribute \src "wt_dcache_wbuffer.v:141.14-141.22"
  wire width 34 \rd_paddr
  attribute \src "wt_dcache_wbuffer.v:96.14-96.22"
  wire output 23 \rd_req_o
  attribute \src "wt_dcache_wbuffer.v:142.43-142.51"
  wire width 22 \rd_tag_d
  attribute \src "wt_dcache_wbuffer.v:89.50-89.58"
  wire width 22 output 20 \rd_tag_o
  attribute \src "wt_dcache_wbuffer.v:97.14-97.27"
  wire output 24 \rd_tag_only_o
  attribute \src "wt_dcache_wbuffer.v:143.42-143.50"
  wire width 22 \rd_tag_q
  attribute \src "wt_dcache_wbuffer.v:100.19-100.32"
  wire width 8 input 27 \rd_vld_bits_i
  attribute \src "wt_dcache_wbuffer.v:151.7-151.10"
  wire \rdy
  attribute \src "wt_dcache_wbuffer.v:173.20-173.30"
  wire width 3 output 44 \redo_ptr_o
  attribute \src "wt_dcache_wbuffer.v:73.131-73.141"
  wire width 77 input 6 \req_port_i
  attribute \src "wt_dcache_wbuffer.v:74.20-74.30"
  wire width 35 output 7 \req_port_o
  attribute \src "wt_dcache_wbuffer.v:58.13-58.19"
  wire input 2 \rst_ni
  attribute \src "wt_dcache_wbuffer.v:152.7-152.17"
  wire \rtrn_empty
  attribute \src "wt_dcache_wbuffer.v:137.13-137.20"
  wire width 2 \rtrn_id
  attribute \src "wt_dcache_wbuffer.v:135.13-135.21"
  wire width 3 \rtrn_ptr
  attribute \src "wt_dcache_wbuffer.v:507.13-507.27"
  wire offset 1 \sv2v_tmp_3FCC7
  attribute \src "wt_dcache_wbuffer.v:501.13-501.27"
  wire offset 1 \sv2v_tmp_AD78A
  attribute \src "wt_dcache_wbuffer.v:504.14-504.28"
  wire width 32 offset 1 \sv2v_tmp_D43F8
  attribute \src "wt_dcache_wbuffer.v:124.13-124.20"
  wire width 8 \tocheck
  attribute \src "wt_dcache_wbuffer.v:139.13-139.18"
  wire width 4 \tx_be
  attribute \src "wt_dcache_wbuffer.v:136.13-136.18"
  wire width 2 \tx_id
  attribute \src "wt_dcache_wbuffer.v:116.22-116.32"
  wire width 136 output 39 \tx_paddr_o
  attribute \src "wt_dcache_wbuffer.v:118.13-118.22"
  wire width 32 \tx_stat_d
  attribute \src "wt_dcache_wbuffer.v:114.21-114.35"
  wire width 32 output 41 \tx_stat_data_o
  attribute \src "wt_dcache_wbuffer.v:119.13-119.22"
  wire width 32 \tx_stat_q
  attribute \src "wt_dcache_wbuffer.v:117.20-117.28"
  wire width 4 output 40 \tx_vld_o
  attribute \src "wt_dcache_wbuffer.v:122.13-122.18"
  wire width 8 \valid
  attribute \src "wt_dcache_wbuffer.v:163.191-163.208"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53"
  wire width 86 \wbuffer_check_mux
  attribute \src "wt_dcache_wbuffer.v:120.196-120.205"
  wire width 688 \wbuffer_d
  attribute \src "wt_dcache_wbuffer.v:113.204-113.218"
  wire width 688 output 38 \wbuffer_data_o
  attribute \src "wt_dcache_wbuffer.v:164.191-164.208"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20"
  wire width 86 \wbuffer_dirty_mux
  attribute \src "wt_dcache_wbuffer.v:125.13-125.27"
  wire width 8 \wbuffer_hit_oh
  attribute \src "wt_dcache_wbuffer.v:121.196-121.205"
  wire width 688 \wbuffer_q
  attribute \src "wt_dcache_wbuffer.v:105.13-105.21"
  wire input 32 \wr_ack_i
  attribute \src "wt_dcache_wbuffer.v:161.48-161.59"
  wire width 8 \wr_cl_idx_d
  attribute \src "wt_dcache_wbuffer.v:103.54-103.65"
  wire width 8 input 30 \wr_cl_idx_i
  attribute \src "wt_dcache_wbuffer.v:160.47-160.58"
  wire width 8 \wr_cl_idx_q
  attribute \src "wt_dcache_wbuffer.v:159.7-159.18"
  wire \wr_cl_vld_d
  attribute \src "wt_dcache_wbuffer.v:102.13-102.24"
  wire input 29 \wr_cl_vld_i
  attribute \src "wt_dcache_wbuffer.v:158.6-158.17"
  wire \wr_cl_vld_q
  attribute \src "wt_dcache_wbuffer.v:109.20-109.32"
  wire width 4 output 36 \wr_data_be_o
  attribute \src "wt_dcache_wbuffer.v:108.21-108.30"
  wire width 32 output 35 \wr_data_o
  attribute \src "wt_dcache_wbuffer.v:106.55-106.63"
  wire width 8 output 33 \wr_idx_o
  attribute \src "wt_dcache_wbuffer.v:107.20-107.28"
  wire width 4 output 34 \wr_off_o
  wire width 12 \wr_paddr
  attribute \src "wt_dcache_wbuffer.v:131.13-131.19"
  wire width 3 \wr_ptr
  attribute \src "wt_dcache_wbuffer.v:104.19-104.27"
  wire width 8 output 31 \wr_req_o
  attribute \src "wt_dcache_wbuffer.v:110.20-110.29"
  wire output 37 \wr_user_o
  attribute \src "wt_dcache_wbuffer.v:170.20-170.31"
  wire width 3 output 43 \write_ptr_o
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  wire width 2 \wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$415.$result
  attribute \src "wt_dcache_wbuffer.v:427.54-427.63"
  wire width 64 \wtag_comp
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:584$1153_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$1154_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:595$1191_Y
    connect \B 1'0
    connect \Y $add$wt_dcache_wbuffer.v:0$1192_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:595$1227_Y
    connect \B 1'0
    connect \Y $add$wt_dcache_wbuffer.v:0$1228_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:595$1263_Y
    connect \B 1'0
    connect \Y $add$wt_dcache_wbuffer.v:0$1264_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:595$1299_Y
    connect \B 1'0
    connect \Y $add$wt_dcache_wbuffer.v:0$1300_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:236$1326_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$1327_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:236$1332_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$1333_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:236$1338_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$1339_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:236$1344_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$1345_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A $auto$wreduce.cc:454:run$10179 [5:0]
    connect \B 1'0
    connect \Y $add$wt_dcache_wbuffer.v:0$1364_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A $mul$wt_dcache_wbuffer.v:284$1435_Y [5:0]
    connect \B 1'0
    connect \Y $add$wt_dcache_wbuffer.v:0$1436_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$1597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \bdirty_off
    connect \B 1'0
    connect \Y $add$wt_dcache_wbuffer.v:0$1597_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:377$555_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$556_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $add$wt_dcache_wbuffer.v:390$606_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$607_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $add$wt_dcache_wbuffer.v:391$620_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$621_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $add$wt_dcache_wbuffer.v:420$644_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$645_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $add$wt_dcache_wbuffer.v:421$649_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$650_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:421$654_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$655_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:422$661_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$662_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:425$667_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$668_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:426$672_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$673_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:526$770_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$771_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:534$789_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$790_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $add $add$wt_dcache_wbuffer.v:0$948
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A $add$wt_dcache_wbuffer.v:554$938_Y
    connect \B 1'1
    connect \Y $add$wt_dcache_wbuffer.v:0$948_Y
  end
  attribute \src "wt_dcache_wbuffer.v:236.46-236.349"
  cell $add $add$wt_dcache_wbuffer.v:236$1326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10178 [9:0]
    connect \B 7'1010101
    connect \Y $add$wt_dcache_wbuffer.v:236$1326_Y
  end
  attribute \src "wt_dcache_wbuffer.v:236.46-236.349"
  cell $add $add$wt_dcache_wbuffer.v:236$1332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 11
    connect \A $mul$wt_dcache_wbuffer.v:236$1331_Y [9:0]
    connect \B 7'1010101
    connect \Y $add$wt_dcache_wbuffer.v:236$1332_Y
  end
  attribute \src "wt_dcache_wbuffer.v:236.46-236.349"
  cell $add $add$wt_dcache_wbuffer.v:236$1338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 11
    connect \A $mul$wt_dcache_wbuffer.v:236$1337_Y [9:0]
    connect \B 7'1010101
    connect \Y $add$wt_dcache_wbuffer.v:236$1338_Y
  end
  attribute \src "wt_dcache_wbuffer.v:236.46-236.349"
  cell $add $add$wt_dcache_wbuffer.v:236$1344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 11
    connect \A $mul$wt_dcache_wbuffer.v:236$1343_Y [9:0]
    connect \B 7'1010101
    connect \Y $add$wt_dcache_wbuffer.v:236$1344_Y
  end
  attribute \src "wt_dcache_wbuffer.v:376.32-376.224"
  cell $add $add$wt_dcache_wbuffer.v:376$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 4'1000
    connect \Y $add$wt_dcache_wbuffer.v:376$546_Y
  end
  attribute \src "wt_dcache_wbuffer.v:377.36-377.228"
  cell $add $add$wt_dcache_wbuffer.v:377$555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 3'111
    connect \Y $add$wt_dcache_wbuffer.v:377$555_Y
  end
  attribute \src "wt_dcache_wbuffer.v:381.16-381.33"
  cell $add $add$wt_dcache_wbuffer.v:381$573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A $auto$wreduce.cc:454:run$10181 [5:0]
    connect \B 3'111
    connect \Y $add$wt_dcache_wbuffer.v:381$573_Y
  end
  attribute \src "wt_dcache_wbuffer.v:389.14-389.29"
  cell $add $add$wt_dcache_wbuffer.v:389$597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A $auto$wreduce.cc:454:run$10182 [5:0]
    connect \B 3'111
    connect \Y $add$wt_dcache_wbuffer.v:389$597_Y
  end
  attribute \src "wt_dcache_wbuffer.v:390.14-390.29"
  cell $add $add$wt_dcache_wbuffer.v:390$606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 7
    connect \A $auto$wreduce.cc:454:run$10182 [5:0]
    connect \B 2'10
    connect \Y $add$wt_dcache_wbuffer.v:390$606_Y
  end
  attribute \src "wt_dcache_wbuffer.v:391.14-391.29"
  cell $add $add$wt_dcache_wbuffer.v:391$620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A $auto$wreduce.cc:454:run$10182 [5:0]
    connect \B 3'110
    connect \Y $add$wt_dcache_wbuffer.v:391$620_Y
  end
  attribute \src "wt_dcache_wbuffer.v:420.30-420.47"
  cell $add $add$wt_dcache_wbuffer.v:420$644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 7
    connect \A $auto$wreduce.cc:454:run$10181 [5:0]
    connect \B 2'10
    connect \Y $add$wt_dcache_wbuffer.v:420$644_Y
  end
  attribute \src "wt_dcache_wbuffer.v:421.34-421.51"
  cell $add $add$wt_dcache_wbuffer.v:421$649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A $auto$wreduce.cc:454:run$10181 [5:0]
    connect \B 3'110
    connect \Y $add$wt_dcache_wbuffer.v:421$649_Y
  end
  attribute \src "wt_dcache_wbuffer.v:421.69-421.262"
  cell $add $add$wt_dcache_wbuffer.v:421$654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 5'10100
    connect \Y $add$wt_dcache_wbuffer.v:421$654_Y
  end
  attribute \src "wt_dcache_wbuffer.v:422.30-422.316"
  cell $add $add$wt_dcache_wbuffer.v:422$661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 7'1010101
    connect \Y $add$wt_dcache_wbuffer.v:422$661_Y
  end
  attribute \src "wt_dcache_wbuffer.v:425.31-425.224"
  cell $add $add$wt_dcache_wbuffer.v:425$667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 6'110101
    connect \Y $add$wt_dcache_wbuffer.v:425$667_Y
  end
  attribute \src "wt_dcache_wbuffer.v:426.31-426.224"
  cell $add $add$wt_dcache_wbuffer.v:426$672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 5'10101
    connect \Y $add$wt_dcache_wbuffer.v:426$672_Y
  end
  attribute \src "wt_dcache_wbuffer.v:526.18-526.215"
  cell $add $add$wt_dcache_wbuffer.v:526$770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10183 [9:0]
    connect \B 5'10000
    connect \Y $add$wt_dcache_wbuffer.v:526$770_Y
  end
  attribute \src "wt_dcache_wbuffer.v:533.15-533.211"
  cell $add $add$wt_dcache_wbuffer.v:533$780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10183 [9:0]
    connect \B 4'1000
    connect \Y $add$wt_dcache_wbuffer.v:533$780_Y
  end
  attribute \src "wt_dcache_wbuffer.v:534.15-534.211"
  cell $add $add$wt_dcache_wbuffer.v:534$789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10183 [9:0]
    connect \B 3'111
    connect \Y $add$wt_dcache_wbuffer.v:534$789_Y
  end
  attribute \src "wt_dcache_wbuffer.v:551.20-551.43"
  cell $add $add$wt_dcache_wbuffer.v:551$823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 7
    connect \A $auto$wreduce.cc:454:run$10181 [5:0]
    connect \B 2'11
    connect \Y $add$wt_dcache_wbuffer.v:551$823_Y
  end
  attribute \src "wt_dcache_wbuffer.v:551.20-551.43"
  cell $add $add$wt_dcache_wbuffer.v:551$854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A $auto$wreduce.cc:454:run$10181 [5:0]
    connect \B 3'100
    connect \Y $add$wt_dcache_wbuffer.v:551$854_Y
  end
  attribute \src "wt_dcache_wbuffer.v:551.20-551.43"
  cell $add $add$wt_dcache_wbuffer.v:551$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 7
    connect \A $auto$wreduce.cc:454:run$10181 [5:0]
    connect \B 3'101
    connect \Y $add$wt_dcache_wbuffer.v:551$885_Y
  end
  attribute \src "wt_dcache_wbuffer.v:552.17-552.215"
  cell $add $add$wt_dcache_wbuffer.v:552$830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 4'1001
    connect \Y $add$wt_dcache_wbuffer.v:552$830_Y
  end
  attribute \src "wt_dcache_wbuffer.v:552.17-552.215"
  cell $add $add$wt_dcache_wbuffer.v:552$861
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 4'1010
    connect \Y $add$wt_dcache_wbuffer.v:552$861_Y
  end
  attribute \src "wt_dcache_wbuffer.v:552.17-552.215"
  cell $add $add$wt_dcache_wbuffer.v:552$892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 4'1011
    connect \Y $add$wt_dcache_wbuffer.v:552$892_Y
  end
  attribute \src "wt_dcache_wbuffer.v:552.17-552.215"
  cell $add $add$wt_dcache_wbuffer.v:552$923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 4'1100
    connect \Y $add$wt_dcache_wbuffer.v:552$923_Y
  end
  attribute \src "wt_dcache_wbuffer.v:553.22-553.221"
  cell $add $add$wt_dcache_wbuffer.v:553$839
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 5'10001
    connect \Y $add$wt_dcache_wbuffer.v:553$839_Y
  end
  attribute \src "wt_dcache_wbuffer.v:553.22-553.221"
  cell $add $add$wt_dcache_wbuffer.v:553$870
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 5'10010
    connect \Y $add$wt_dcache_wbuffer.v:553$870_Y
  end
  attribute \src "wt_dcache_wbuffer.v:553.22-553.221"
  cell $add $add$wt_dcache_wbuffer.v:553$901
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 5'10011
    connect \Y $add$wt_dcache_wbuffer.v:553$901_Y
  end
  attribute \src "wt_dcache_wbuffer.v:554.18-554.217"
  cell $add $add$wt_dcache_wbuffer.v:554$845
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 4'1101
    connect \Y $add$wt_dcache_wbuffer.v:554$845_Y
  end
  attribute \src "wt_dcache_wbuffer.v:554.18-554.217"
  cell $add $add$wt_dcache_wbuffer.v:554$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 4'1110
    connect \Y $add$wt_dcache_wbuffer.v:554$876_Y
  end
  attribute \src "wt_dcache_wbuffer.v:554.18-554.217"
  cell $add $add$wt_dcache_wbuffer.v:554$907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 4'1111
    connect \Y $add$wt_dcache_wbuffer.v:554$907_Y
  end
  attribute \src "wt_dcache_wbuffer.v:554.18-554.217"
  cell $add $add$wt_dcache_wbuffer.v:554$938
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10180 [9:0]
    connect \B 5'10000
    connect \Y $add$wt_dcache_wbuffer.v:554$938_Y
  end
  attribute \src "wt_dcache_wbuffer.v:573.17-573.217"
  cell $add $add$wt_dcache_wbuffer.v:573$1014
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10184 [9:0]
    connect \B 5'10010
    connect \Y $add$wt_dcache_wbuffer.v:573$1014_Y
  end
  attribute \src "wt_dcache_wbuffer.v:573.17-573.217"
  cell $add $add$wt_dcache_wbuffer.v:573$1036
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10184 [9:0]
    connect \B 5'10011
    connect \Y $add$wt_dcache_wbuffer.v:573$1036_Y
  end
  attribute \src "wt_dcache_wbuffer.v:573.17-573.217"
  cell $add $add$wt_dcache_wbuffer.v:573$1058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10184 [9:0]
    connect \B 5'10100
    connect \Y $add$wt_dcache_wbuffer.v:573$1058_Y
  end
  attribute \src "wt_dcache_wbuffer.v:573.17-573.217"
  cell $add $add$wt_dcache_wbuffer.v:573$992
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { 22'0000000000000000000000 $auto$wreduce.cc:454:run$10184 [9:0] }
    connect \B 5'10001
    connect \Y $add$wt_dcache_wbuffer.v:573$992_Y
  end
  attribute \src "wt_dcache_wbuffer.v:574.17-574.216"
  cell $add $add$wt_dcache_wbuffer.v:574$1001
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 32
    connect \A { 22'0000000000000000000000 $auto$wreduce.cc:454:run$10184 [9:0] }
    connect \B 4'1001
    connect \Y $add$wt_dcache_wbuffer.v:574$1001_Y
  end
  attribute \src "wt_dcache_wbuffer.v:574.17-574.216"
  cell $add $add$wt_dcache_wbuffer.v:574$1023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10184 [9:0]
    connect \B 4'1010
    connect \Y $add$wt_dcache_wbuffer.v:574$1023_Y
  end
  attribute \src "wt_dcache_wbuffer.v:574.17-574.216"
  cell $add $add$wt_dcache_wbuffer.v:574$1048
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10184 [9:0]
    connect \B 4'1011
    connect \Y $add$wt_dcache_wbuffer.v:574$1045_Y
  end
  attribute \src "wt_dcache_wbuffer.v:574.17-574.216"
  cell $add $add$wt_dcache_wbuffer.v:574$1067
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10184 [9:0]
    connect \B 4'1100
    connect \Y $add$wt_dcache_wbuffer.v:574$1067_Y
  end
  attribute \src "wt_dcache_wbuffer.v:583.15-583.205"
  cell $add $add$wt_dcache_wbuffer.v:583$1144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 4'1000
    connect \Y $add$wt_dcache_wbuffer.v:583$1144_Y
  end
  attribute \src "wt_dcache_wbuffer.v:584.15-584.299"
  cell $add $add$wt_dcache_wbuffer.v:584$1153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 7'1010101
    connect \Y $add$wt_dcache_wbuffer.v:584$1153_Y
  end
  attribute \src "wt_dcache_wbuffer.v:593.18-593.215"
  cell $add $add$wt_dcache_wbuffer.v:593$1173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 4'1101
    connect \Y $add$wt_dcache_wbuffer.v:593$1173_Y
  end
  attribute \src "wt_dcache_wbuffer.v:593.18-593.215"
  cell $add $add$wt_dcache_wbuffer.v:593$1209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 4'1110
    connect \Y $add$wt_dcache_wbuffer.v:593$1209_Y
  end
  attribute \src "wt_dcache_wbuffer.v:593.18-593.215"
  cell $add $add$wt_dcache_wbuffer.v:593$1245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 4'1111
    connect \Y $add$wt_dcache_wbuffer.v:593$1245_Y
  end
  attribute \src "wt_dcache_wbuffer.v:593.18-593.215"
  cell $add $add$wt_dcache_wbuffer.v:593$1281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 5'10000
    connect \Y $add$wt_dcache_wbuffer.v:593$1281_Y
  end
  attribute \src "wt_dcache_wbuffer.v:594.18-594.215"
  cell $add $add$wt_dcache_wbuffer.v:594$1182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 5'10001
    connect \Y $add$wt_dcache_wbuffer.v:594$1182_Y
  end
  attribute \src "wt_dcache_wbuffer.v:594.18-594.215"
  cell $add $add$wt_dcache_wbuffer.v:594$1218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 5'10010
    connect \Y $add$wt_dcache_wbuffer.v:594$1218_Y
  end
  attribute \src "wt_dcache_wbuffer.v:594.18-594.215"
  cell $add $add$wt_dcache_wbuffer.v:594$1254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 5'10011
    connect \Y $add$wt_dcache_wbuffer.v:594$1254_Y
  end
  attribute \src "wt_dcache_wbuffer.v:594.18-594.215"
  cell $add $add$wt_dcache_wbuffer.v:594$1290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 5'10100
    connect \Y $add$wt_dcache_wbuffer.v:594$1290_Y
  end
  attribute \src "wt_dcache_wbuffer.v:595.18-595.221"
  cell $add $add$wt_dcache_wbuffer.v:595$1191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 5'10110
    connect \Y $add$wt_dcache_wbuffer.v:595$1191_Y
  end
  attribute \src "wt_dcache_wbuffer.v:595.18-595.221"
  cell $add $add$wt_dcache_wbuffer.v:595$1227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 5'11110
    connect \Y $add$wt_dcache_wbuffer.v:595$1227_Y
  end
  attribute \src "wt_dcache_wbuffer.v:595.18-595.221"
  cell $add $add$wt_dcache_wbuffer.v:595$1263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 6'100110
    connect \Y $add$wt_dcache_wbuffer.v:595$1263_Y
  end
  attribute \src "wt_dcache_wbuffer.v:595.18-595.221"
  cell $add $add$wt_dcache_wbuffer.v:595$1299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 11
    connect \A $auto$wreduce.cc:454:run$10185 [9:0]
    connect \B 6'101110
    connect \Y $add$wt_dcache_wbuffer.v:595$1299_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$999_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1006_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1007_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1020
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $22\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$1019_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1020_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1029
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1021_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1028_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1029_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $23\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$1041_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1042_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1043_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1050_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1051_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $24\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$1063_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1064_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1073
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1065_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1072_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1073_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $1\ni_pending_d[7:0]
    connect \B $not$wt_dcache_wbuffer.v:0$1140_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1141_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $21\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$1149_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1150_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 32'11111111111111111111111111111111
    connect \B { \req_port_i [64:43] \req_port_i [76:67] }
    connect \Y $and$wt_dcache_wbuffer.v:0$1157_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1151_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1163_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1164_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1165_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1178_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1179_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1180_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1187_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1188_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A 8'11111111
    connect \B \req_port_i [18:11]
    connect \Y $and$wt_dcache_wbuffer.v:0$1194_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1189_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1199_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1200_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $28\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$1214_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1215_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1216_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1223_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1224_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A 8'11111111
    connect \B \req_port_i [26:19]
    connect \Y $and$wt_dcache_wbuffer.v:0$1230_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1225_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1235_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1236_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $29\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$1250_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1251_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1252_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1259_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1260_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A 8'11111111
    connect \B \req_port_i [34:27]
    connect \Y $and$wt_dcache_wbuffer.v:0$1266_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1261_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1271_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1272_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $30\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$1286_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1287_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1288_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1295_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1296_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A 8'11111111
    connect \B \req_port_i [42:35]
    connect \Y $and$wt_dcache_wbuffer.v:0$1302_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1297_Y
    connect \B $not$wt_dcache_wbuffer.v:0$1307_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1308_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A 1'0
    connect \B $not$wt_dcache_wbuffer.v:0$1594_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1595_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$1602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A 1'0
    connect \B $not$wt_dcache_wbuffer.v:0$1601_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$1602_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \tx_stat_q
    connect \B $not$wt_dcache_wbuffer.v:0$578_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$579_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $1\tx_stat_d[31:0]
    connect \B $not$wt_dcache_wbuffer.v:0$602_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$603_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 3
    connect \A 3'111
    connect \B \dirty_ptr
    connect \Y $and$wt_dcache_wbuffer.v:0$610_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $or$wt_dcache_wbuffer.v:0$604_Y
    connect \B $not$wt_dcache_wbuffer.v:0$616_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$617_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A 4'1111
    connect \B \tx_be
    connect \Y $and$wt_dcache_wbuffer.v:0$624_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $or$wt_dcache_wbuffer.v:0$618_Y
    connect \B $not$wt_dcache_wbuffer.v:0$630_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$631_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A \wbuffer_q
    connect \B $not$wt_dcache_wbuffer.v:0$785_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$786_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A 8'11111111
    connect \B \rd_hit_oh_q
    connect \Y $and$wt_dcache_wbuffer.v:0$793_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$787_Y
    connect \B $not$wt_dcache_wbuffer.v:0$799_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$800_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A { $1\wbuffer_d[687:0] [687:611] $10\wbuffer_d[610:610] $1\wbuffer_d[687:0] [609:525] $9\wbuffer_d[524:524] $1\wbuffer_d[687:0] [523:439] $8\wbuffer_d[438:438] $1\wbuffer_d[687:0] [437:353] $7\wbuffer_d[352:352] $1\wbuffer_d[687:0] [351:267] $6\wbuffer_d[266:266] $1\wbuffer_d[687:0] [265:181] $5\wbuffer_d[180:180] $1\wbuffer_d[687:0] [179:95] $4\wbuffer_d[94:94] $1\wbuffer_d[687:0] [93:9] $3\wbuffer_d[8:8] $1\wbuffer_d[687:0] [7:0] }
    connect \B $not$wt_dcache_wbuffer.v:0$835_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$836_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$851
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$837_Y
    connect \B $not$wt_dcache_wbuffer.v:0$850_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$851_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $12\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$866_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$867_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$868_Y
    connect \B $not$wt_dcache_wbuffer.v:0$881_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$882_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$898
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $14\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$897_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$898_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$899_Y
    connect \B $not$wt_dcache_wbuffer.v:0$912_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$913_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$929
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $16\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$928_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$929_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$944
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$930_Y
    connect \B $not$wt_dcache_wbuffer.v:0$943_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$944_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$963
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $18\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$962_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$963_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$968
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \ni_pending_q
    connect \B $not$wt_dcache_wbuffer.v:0$967_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$968_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $and $and$wt_dcache_wbuffer.v:0$998
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $11\wbuffer_d[687:0]
    connect \B $not$wt_dcache_wbuffer.v:0$997_Y
    connect \Y $and$wt_dcache_wbuffer.v:0$998_Y
  end
  attribute \src "wt_dcache_wbuffer.v:419.22-419.41"
  cell $and $and$wt_dcache_wbuffer.v:419$642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rd_req_o
    connect \B \rd_ack_i
    connect \Y \check_en_d
  end
  attribute \src "wt_dcache_wbuffer.v:421.24-421.266"
  cell $and $and$wt_dcache_wbuffer.v:421$659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $shiftx$wt_dcache_wbuffer.v:0$652_Y
    connect \B $not$wt_dcache_wbuffer.v:421$658_Y
    connect \Y \wr_data_be_o
  end
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  cell $and $and$wt_dcache_wbuffer.v:433$1605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \wbuffer_q [20:17]
    connect \B \wbuffer_q [16:13]
    connect \Y $and$wt_dcache_wbuffer.v:433$1605_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  cell $and $and$wt_dcache_wbuffer.v:433$1621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \wbuffer_q [106:103]
    connect \B \wbuffer_q [102:99]
    connect \Y $and$wt_dcache_wbuffer.v:433$1621_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  cell $and $and$wt_dcache_wbuffer.v:433$1637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \wbuffer_q [192:189]
    connect \B \wbuffer_q [188:185]
    connect \Y $and$wt_dcache_wbuffer.v:433$1637_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  cell $and $and$wt_dcache_wbuffer.v:433$1653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \wbuffer_q [278:275]
    connect \B \wbuffer_q [274:271]
    connect \Y $and$wt_dcache_wbuffer.v:433$1653_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  cell $and $and$wt_dcache_wbuffer.v:433$1669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \wbuffer_q [364:361]
    connect \B \wbuffer_q [360:357]
    connect \Y $and$wt_dcache_wbuffer.v:433$1669_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  cell $and $and$wt_dcache_wbuffer.v:433$1685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \wbuffer_q [450:447]
    connect \B \wbuffer_q [446:443]
    connect \Y $and$wt_dcache_wbuffer.v:433$1685_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  cell $and $and$wt_dcache_wbuffer.v:433$1701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \wbuffer_q [536:533]
    connect \B \wbuffer_q [532:529]
    connect \Y $and$wt_dcache_wbuffer.v:433$1701_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.148-433.551"
  cell $and $and$wt_dcache_wbuffer.v:433$1717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \wbuffer_q [622:619]
    connect \B \wbuffer_q [618:615]
    connect \Y $and$wt_dcache_wbuffer.v:433$1717_Y
  end
  attribute \src "wt_dcache_wbuffer.v:436.31-436.1091"
  cell $and $and$wt_dcache_wbuffer.v:436$1610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid [0]
    connect \B $eq$wt_dcache_wbuffer.v:436$1609_Y
    connect \Y \wbuffer_hit_oh [0]
  end
  attribute \src "wt_dcache_wbuffer.v:436.31-436.1091"
  cell $and $and$wt_dcache_wbuffer.v:436$1626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid [1]
    connect \B $eq$wt_dcache_wbuffer.v:436$1625_Y
    connect \Y \wbuffer_hit_oh [1]
  end
  attribute \src "wt_dcache_wbuffer.v:436.31-436.1091"
  cell $and $and$wt_dcache_wbuffer.v:436$1642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid [2]
    connect \B $eq$wt_dcache_wbuffer.v:436$1641_Y
    connect \Y \wbuffer_hit_oh [2]
  end
  attribute \src "wt_dcache_wbuffer.v:436.31-436.1091"
  cell $and $and$wt_dcache_wbuffer.v:436$1658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid [3]
    connect \B $eq$wt_dcache_wbuffer.v:436$1657_Y
    connect \Y \wbuffer_hit_oh [3]
  end
  attribute \src "wt_dcache_wbuffer.v:436.31-436.1091"
  cell $and $and$wt_dcache_wbuffer.v:436$1674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid [4]
    connect \B $eq$wt_dcache_wbuffer.v:436$1673_Y
    connect \Y \wbuffer_hit_oh [4]
  end
  attribute \src "wt_dcache_wbuffer.v:436.31-436.1091"
  cell $and $and$wt_dcache_wbuffer.v:436$1690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid [5]
    connect \B $eq$wt_dcache_wbuffer.v:436$1689_Y
    connect \Y \wbuffer_hit_oh [5]
  end
  attribute \src "wt_dcache_wbuffer.v:436.31-436.1091"
  cell $and $and$wt_dcache_wbuffer.v:436$1706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid [6]
    connect \B $eq$wt_dcache_wbuffer.v:436$1705_Y
    connect \Y \wbuffer_hit_oh [6]
  end
  attribute \src "wt_dcache_wbuffer.v:436.31-436.1091"
  cell $and $and$wt_dcache_wbuffer.v:436$1722
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid [7]
    connect \B $eq$wt_dcache_wbuffer.v:436$1721_Y
    connect \Y \wbuffer_hit_oh [7]
  end
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  cell $and $and$wt_dcache_wbuffer.v:438$1611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_i
    connect \B \valid [0]
    connect \Y $and$wt_dcache_wbuffer.v:438$1611_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  cell $and $and$wt_dcache_wbuffer.v:438$1613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1611_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1612_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1613_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  cell $and $and$wt_dcache_wbuffer.v:438$1614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_q
    connect \B \valid [0]
    connect \Y $and$wt_dcache_wbuffer.v:438$1614_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  cell $and $and$wt_dcache_wbuffer.v:438$1616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1614_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1615_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1616_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  cell $and $and$wt_dcache_wbuffer.v:438$1627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_i
    connect \B \valid [1]
    connect \Y $and$wt_dcache_wbuffer.v:438$1627_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  cell $and $and$wt_dcache_wbuffer.v:438$1629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1627_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1628_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1629_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  cell $and $and$wt_dcache_wbuffer.v:438$1630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_q
    connect \B \valid [1]
    connect \Y $and$wt_dcache_wbuffer.v:438$1630_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  cell $and $and$wt_dcache_wbuffer.v:438$1632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1630_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1631_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1632_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  cell $and $and$wt_dcache_wbuffer.v:438$1643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_i
    connect \B \valid [2]
    connect \Y $and$wt_dcache_wbuffer.v:438$1643_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  cell $and $and$wt_dcache_wbuffer.v:438$1645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1643_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1644_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1645_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  cell $and $and$wt_dcache_wbuffer.v:438$1646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_q
    connect \B \valid [2]
    connect \Y $and$wt_dcache_wbuffer.v:438$1646_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  cell $and $and$wt_dcache_wbuffer.v:438$1648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1646_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1647_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1648_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  cell $and $and$wt_dcache_wbuffer.v:438$1659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_i
    connect \B \valid [3]
    connect \Y $and$wt_dcache_wbuffer.v:438$1659_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  cell $and $and$wt_dcache_wbuffer.v:438$1661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1659_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1660_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1661_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  cell $and $and$wt_dcache_wbuffer.v:438$1662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_q
    connect \B \valid [3]
    connect \Y $and$wt_dcache_wbuffer.v:438$1662_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  cell $and $and$wt_dcache_wbuffer.v:438$1664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1662_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1663_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1664_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  cell $and $and$wt_dcache_wbuffer.v:438$1675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_i
    connect \B \valid [4]
    connect \Y $and$wt_dcache_wbuffer.v:438$1675_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  cell $and $and$wt_dcache_wbuffer.v:438$1677
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1675_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1676_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1677_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  cell $and $and$wt_dcache_wbuffer.v:438$1678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_q
    connect \B \valid [4]
    connect \Y $and$wt_dcache_wbuffer.v:438$1678_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  cell $and $and$wt_dcache_wbuffer.v:438$1680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1678_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1679_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1680_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  cell $and $and$wt_dcache_wbuffer.v:438$1691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_i
    connect \B \valid [5]
    connect \Y $and$wt_dcache_wbuffer.v:438$1691_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  cell $and $and$wt_dcache_wbuffer.v:438$1693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1691_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1692_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1693_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  cell $and $and$wt_dcache_wbuffer.v:438$1694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_q
    connect \B \valid [5]
    connect \Y $and$wt_dcache_wbuffer.v:438$1694_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  cell $and $and$wt_dcache_wbuffer.v:438$1696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1694_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1695_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1696_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  cell $and $and$wt_dcache_wbuffer.v:438$1707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_i
    connect \B \valid [6]
    connect \Y $and$wt_dcache_wbuffer.v:438$1707_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  cell $and $and$wt_dcache_wbuffer.v:438$1709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1707_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1708_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1709_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  cell $and $and$wt_dcache_wbuffer.v:438$1710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_q
    connect \B \valid [6]
    connect \Y $and$wt_dcache_wbuffer.v:438$1710_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  cell $and $and$wt_dcache_wbuffer.v:438$1712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1710_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1711_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1712_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.28-438.50"
  cell $and $and$wt_dcache_wbuffer.v:438$1723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_i
    connect \B \valid [7]
    connect \Y $and$wt_dcache_wbuffer.v:438$1723_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.27-438.152"
  cell $and $and$wt_dcache_wbuffer.v:438$1725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1723_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1724_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1725_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.158-438.180"
  cell $and $and$wt_dcache_wbuffer.v:438$1726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_cl_vld_q
    connect \B \valid [7]
    connect \Y $and$wt_dcache_wbuffer.v:438$1726_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.157-438.282"
  cell $and $and$wt_dcache_wbuffer.v:438$1728
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1726_Y
    connect \B $eq$wt_dcache_wbuffer.v:438$1727_Y
    connect \Y $and$wt_dcache_wbuffer.v:438$1728_Y
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.232"
  cell $and $and$wt_dcache_wbuffer.v:439$1619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$wt_dcache_wbuffer.v:439$1618_Y
    connect \B \valid [0]
    connect \Y \tocheck [0]
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.232"
  cell $and $and$wt_dcache_wbuffer.v:439$1635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$wt_dcache_wbuffer.v:439$1634_Y
    connect \B \valid [1]
    connect \Y \tocheck [1]
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.232"
  cell $and $and$wt_dcache_wbuffer.v:439$1651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$wt_dcache_wbuffer.v:439$1650_Y
    connect \B \valid [2]
    connect \Y \tocheck [2]
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.232"
  cell $and $and$wt_dcache_wbuffer.v:439$1667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$wt_dcache_wbuffer.v:439$1666_Y
    connect \B \valid [3]
    connect \Y \tocheck [3]
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.232"
  cell $and $and$wt_dcache_wbuffer.v:439$1683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$wt_dcache_wbuffer.v:439$1682_Y
    connect \B \valid [4]
    connect \Y \tocheck [4]
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.232"
  cell $and $and$wt_dcache_wbuffer.v:439$1699
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$wt_dcache_wbuffer.v:439$1698_Y
    connect \B \valid [5]
    connect \Y \tocheck [5]
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.232"
  cell $and $and$wt_dcache_wbuffer.v:439$1715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$wt_dcache_wbuffer.v:439$1714_Y
    connect \B \valid [6]
    connect \Y \tocheck [6]
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.232"
  cell $and $and$wt_dcache_wbuffer.v:439$1731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$wt_dcache_wbuffer.v:439$1730_Y
    connect \B \valid [7]
    connect \Y \tocheck [7]
  end
  cell $mux $auto$async2sync.cc:149:execute$10211
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10210
    connect \S \rst_ni
    connect \Y \tx_stat_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10213
    parameter \WIDTH 688
    connect \A 688'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$10212
    connect \S \rst_ni
    connect \Y \wbuffer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10217
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$10216
    connect \S \rst_ni
    connect \Y \check_ptr_q1
  end
  cell $mux $auto$async2sync.cc:149:execute$10219
    parameter \WIDTH 22
    connect \A 22'0000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$10218
    connect \S \rst_ni
    connect \Y \rd_tag_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10221
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10220
    connect \S \rst_ni
    connect \Y \rd_hit_oh_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10225
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10224
    connect \S \rst_ni
    connect \Y \check_en_q1
  end
  cell $mux $auto$async2sync.cc:149:execute$10227
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10226
    connect \S \rst_ni
    connect \Y \ni_pending_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10229
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10228
    connect \S \rst_ni
    connect \Y \wr_cl_vld_q
  end
  cell $mux $auto$async2sync.cc:149:execute$10231
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10230
    connect \S \rst_ni
    connect \Y \wr_cl_idx_q
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $auto$opt_dff.cc:702:run$10941
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $auto$async2sync.cc:140:execute$10222
    connect \Q $auto$async2sync.cc:140:execute$10224
    connect \SRST \rst_ni
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $auto$opt_dff.cc:702:run$10942
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $auto$async2sync.cc:140:execute$10214
    connect \Q $auto$async2sync.cc:140:execute$10216
    connect \SRST \rst_ni
  end
  cell $anyseq $auto$setundef.cc:501:execute$10434
    parameter \WIDTH 688
    connect \Y $auto$rtlil.cc:2817:Anyseq$10435
  end
  cell $anyseq $auto$setundef.cc:501:execute$10436
    parameter \WIDTH 688
    connect \Y $auto$rtlil.cc:2817:Anyseq$10437
  end
  cell $anyseq $auto$setundef.cc:501:execute$10438
    parameter \WIDTH 688
    connect \Y $auto$rtlil.cc:2817:Anyseq$10439
  end
  cell $anyseq $auto$setundef.cc:501:execute$10440
    parameter \WIDTH 688
    connect \Y $auto$rtlil.cc:2817:Anyseq$10441
  end
  cell $anyseq $auto$setundef.cc:501:execute$10442
    parameter \WIDTH 688
    connect \Y $auto$rtlil.cc:2817:Anyseq$10443
  end
  cell $anyseq $auto$setundef.cc:501:execute$10444
    parameter \WIDTH 688
    connect \Y $auto$rtlil.cc:2817:Anyseq$10445
  end
  cell $anyseq $auto$setundef.cc:501:execute$10446
    parameter \WIDTH 688
    connect \Y $auto$rtlil.cc:2817:Anyseq$10447
  end
  cell $anyseq $auto$setundef.cc:501:execute$10448
    parameter \WIDTH 688
    connect \Y $auto$rtlil.cc:2817:Anyseq$10449
  end
  cell $anyseq $auto$setundef.cc:501:execute$10450
    parameter \WIDTH 688
    connect \Y $auto$rtlil.cc:2817:Anyseq$10451
  end
  cell $anyseq $auto$setundef.cc:501:execute$10452
    parameter \WIDTH 688
    connect \Y $auto$rtlil.cc:2817:Anyseq$10453
  end
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  cell $eq $eq$wt_dcache_wbuffer.v:436$1609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [85:54]
    connect \B { \req_port_i [64:43] \req_port_i [76:67] }
    connect \Y $eq$wt_dcache_wbuffer.v:436$1609_Y
  end
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  cell $eq $eq$wt_dcache_wbuffer.v:436$1625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [171:140]
    connect \B { \req_port_i [64:43] \req_port_i [76:67] }
    connect \Y $eq$wt_dcache_wbuffer.v:436$1625_Y
  end
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  cell $eq $eq$wt_dcache_wbuffer.v:436$1641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [257:226]
    connect \B { \req_port_i [64:43] \req_port_i [76:67] }
    connect \Y $eq$wt_dcache_wbuffer.v:436$1641_Y
  end
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  cell $eq $eq$wt_dcache_wbuffer.v:436$1657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [343:312]
    connect \B { \req_port_i [64:43] \req_port_i [76:67] }
    connect \Y $eq$wt_dcache_wbuffer.v:436$1657_Y
  end
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  cell $eq $eq$wt_dcache_wbuffer.v:436$1673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [429:398]
    connect \B { \req_port_i [64:43] \req_port_i [76:67] }
    connect \Y $eq$wt_dcache_wbuffer.v:436$1673_Y
  end
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  cell $eq $eq$wt_dcache_wbuffer.v:436$1689
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [515:484]
    connect \B { \req_port_i [64:43] \req_port_i [76:67] }
    connect \Y $eq$wt_dcache_wbuffer.v:436$1689_Y
  end
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  cell $eq $eq$wt_dcache_wbuffer.v:436$1705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [601:570]
    connect \B { \req_port_i [64:43] \req_port_i [76:67] }
    connect \Y $eq$wt_dcache_wbuffer.v:436$1705_Y
  end
  attribute \src "wt_dcache_wbuffer.v:436.43-436.1090"
  cell $eq $eq$wt_dcache_wbuffer.v:436$1721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [687:656]
    connect \B { \req_port_i [64:43] \req_port_i [76:67] }
    connect \Y $eq$wt_dcache_wbuffer.v:436$1721_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [63:56]
    connect \B \wr_cl_idx_i
    connect \Y $eq$wt_dcache_wbuffer.v:438$1612_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [63:56]
    connect \B \wr_cl_idx_q
    connect \Y $eq$wt_dcache_wbuffer.v:438$1615_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [149:142]
    connect \B \wr_cl_idx_i
    connect \Y $eq$wt_dcache_wbuffer.v:438$1628_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [149:142]
    connect \B \wr_cl_idx_q
    connect \Y $eq$wt_dcache_wbuffer.v:438$1631_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [235:228]
    connect \B \wr_cl_idx_i
    connect \Y $eq$wt_dcache_wbuffer.v:438$1644_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [235:228]
    connect \B \wr_cl_idx_q
    connect \Y $eq$wt_dcache_wbuffer.v:438$1647_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [321:314]
    connect \B \wr_cl_idx_i
    connect \Y $eq$wt_dcache_wbuffer.v:438$1660_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [321:314]
    connect \B \wr_cl_idx_q
    connect \Y $eq$wt_dcache_wbuffer.v:438$1663_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [407:400]
    connect \B \wr_cl_idx_i
    connect \Y $eq$wt_dcache_wbuffer.v:438$1676_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [407:400]
    connect \B \wr_cl_idx_q
    connect \Y $eq$wt_dcache_wbuffer.v:438$1679_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [493:486]
    connect \B \wr_cl_idx_i
    connect \Y $eq$wt_dcache_wbuffer.v:438$1692_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [493:486]
    connect \B \wr_cl_idx_q
    connect \Y $eq$wt_dcache_wbuffer.v:438$1695_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [579:572]
    connect \B \wr_cl_idx_i
    connect \Y $eq$wt_dcache_wbuffer.v:438$1708_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [579:572]
    connect \B \wr_cl_idx_q
    connect \Y $eq$wt_dcache_wbuffer.v:438$1711_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.55-438.151"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [665:658]
    connect \B \wr_cl_idx_i
    connect \Y $eq$wt_dcache_wbuffer.v:438$1724_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.185-438.281"
  cell $eq $eq$wt_dcache_wbuffer.v:438$1727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [665:658]
    connect \B \wr_cl_idx_q
    connect \Y $eq$wt_dcache_wbuffer.v:438$1727_Y
  end
  attribute \src "wt_dcache_wbuffer.v:557.8-557.220"
  cell $logic_not $eq$wt_dcache_wbuffer.v:557$951
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $shiftx$wt_dcache_wbuffer.v:0$950_Y
    connect \Y $eq$wt_dcache_wbuffer.v:557$951_Y
  end
  attribute \src "wt_dcache_wbuffer.v:195.29-195.44"
  cell $ge $ge$wt_dcache_wbuffer.v:195$1321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { \wbuffer_dirty_mux [85:64] 12'000000000000 }
    connect \B 32'10000000000000000000000000000000
    connect \Y $ge$wt_dcache_wbuffer.v:195$1321_Y
  end
  attribute \src "wt_dcache_wbuffer.v:195.28-195.87"
  cell $logic_and $logic_and$wt_dcache_wbuffer.v:195$1323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$wt_dcache_wbuffer.v:195$1321_Y
    connect \B $lt$wt_dcache_wbuffer.v:195$1322_Y
    connect \Y \ariane_pkg_is_inside_cacheable_regions$func$wt_dcache_wbuffer.v:211$413.$result
  end
  attribute \src "wt_dcache_wbuffer.v:246.22-246.45"
  cell $logic_and $logic_and$wt_dcache_wbuffer.v:246$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$wt_dcache_wbuffer.v:246$531_Y
    connect \B \free_tx_slots
    connect \Y \miss_req_o
  end
  attribute \src "wt_dcache_wbuffer.v:376.7-376.225"
  cell $logic_and $logic_and$wt_dcache_wbuffer.v:376$548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wt_dcache_wbuffer.v:376$544_Y
    connect \B $shiftx$wt_dcache_wbuffer.v:0$547_Y
    connect \Y $logic_and$wt_dcache_wbuffer.v:376$548_Y
  end
  attribute \src "wt_dcache_wbuffer.v:377.8-377.258"
  cell $logic_and $logic_and$wt_dcache_wbuffer.v:377$560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$wt_dcache_wbuffer.v:377$553_Y
    connect \B $reduce_or$wt_dcache_wbuffer.v:377$559_Y
    connect \Y $logic_and$wt_dcache_wbuffer.v:377$560_Y
  end
  attribute \src "wt_dcache_wbuffer.v:567.7-567.31"
  cell $logic_and $logic_and$wt_dcache_wbuffer.v:567$970
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \miss_req_o
    connect \B \miss_ack_i
    connect \Y $auto$rtlil.cc:2127:Not$9827
  end
  attribute \src "wt_dcache_wbuffer.v:578.7-578.27"
  cell $logic_and $logic_and$wt_dcache_wbuffer.v:578$1075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [9]
    connect \B \rdy
    connect \Y $auto$rtlil.cc:2127:Not$9856
  end
  attribute \src "wt_dcache_wbuffer.v:211.22-211.201"
  cell $logic_not $logic_not$wt_dcache_wbuffer.v:211$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_is_inside_cacheable_regions$func$wt_dcache_wbuffer.v:211$413.$result
    connect \Y \is_nc_miss
  end
  attribute \src "wt_dcache_wbuffer.v:212.21-212.32"
  cell $logic_not $logic_not$wt_dcache_wbuffer.v:212$526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cache_en_i
    connect \Y $logic_not$wt_dcache_wbuffer.v:212$526_Y
  end
  attribute \src "wt_dcache_wbuffer.v:376.7-376.18"
  cell $logic_not $logic_not$wt_dcache_wbuffer.v:376$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rtrn_empty
    connect \Y $logic_not$wt_dcache_wbuffer.v:376$544_Y
  end
  attribute \src "wt_dcache_wbuffer.v:515.20-515.30"
  cell $logic_not $logic_not$wt_dcache_wbuffer.v:515$691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ni_inside
    connect \Y \not_ni_o
  end
  attribute \src "wt_dcache_wbuffer.v:516.19-516.28"
  cell $logic_not $logic_not$wt_dcache_wbuffer.v:516$693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$wt_dcache_wbuffer.v:516$692_Y
    connect \Y \empty_o
  end
  attribute \src "wt_dcache_wbuffer.v:212.21-212.46"
  cell $logic_or $logic_or$wt_dcache_wbuffer.v:212$527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wt_dcache_wbuffer.v:212$526_Y
    connect \B \is_nc_miss
    connect \Y \miss_nc_o
  end
  attribute \src "wt_dcache_wbuffer.v:195.50-195.86"
  cell $lt $lt$wt_dcache_wbuffer.v:195$1322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { \wbuffer_dirty_mux [85:64] 12'000000000000 }
    connect \B 32'11000000000000000000000000000000
    connect \Y $lt$wt_dcache_wbuffer.v:195$1322_Y
  end
  attribute \src "wt_dcache_wbuffer.v:236.47-236.250"
  cell $mul $mul$wt_dcache_wbuffer.v:236$1325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A \tx_stat_q [2:0]
    connect \B 7'1010110
    connect \Y $auto$wreduce.cc:454:run$10178 [9:0]
  end
  attribute \src "wt_dcache_wbuffer.v:236.47-236.250"
  cell $mul $mul$wt_dcache_wbuffer.v:236$1331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A \tx_stat_q [10:8]
    connect \B 7'1010110
    connect \Y $mul$wt_dcache_wbuffer.v:236$1331_Y [9:0]
  end
  attribute \src "wt_dcache_wbuffer.v:236.47-236.250"
  cell $mul $mul$wt_dcache_wbuffer.v:236$1337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A \tx_stat_q [18:16]
    connect \B 7'1010110
    connect \Y $mul$wt_dcache_wbuffer.v:236$1337_Y [9:0]
  end
  attribute \src "wt_dcache_wbuffer.v:236.47-236.250"
  cell $mul $mul$wt_dcache_wbuffer.v:236$1343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A \tx_stat_q [26:24]
    connect \B 7'1010110
    connect \Y $mul$wt_dcache_wbuffer.v:236$1343_Y [9:0]
  end
  attribute \src "wt_dcache_wbuffer.v:240.16-240.29"
  cell $mul $mul$wt_dcache_wbuffer.v:240$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 6
    connect \A \dirty_ptr
    connect \B 3'100
    connect \Y $auto$wreduce.cc:454:run$10179 [5:0]
  end
  attribute \src "wt_dcache_wbuffer.v:284.28-284.38"
  cell $mul $mul$wt_dcache_wbuffer.v:284$1435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 6
    connect \A \bdirty_off
    connect \B 4'1000
    connect \Y $mul$wt_dcache_wbuffer.v:284$1435_Y [5:0]
  end
  attribute \src "wt_dcache_wbuffer.v:376.33-376.219"
  cell $mul $mul$wt_dcache_wbuffer.v:376$545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A \rtrn_ptr
    connect \B 7'1010110
    connect \Y $auto$wreduce.cc:454:run$10180 [9:0]
  end
  attribute \src "wt_dcache_wbuffer.v:381.17-381.28"
  cell $mul $mul$wt_dcache_wbuffer.v:381$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 6
    connect \A \rtrn_id
    connect \B 4'1000
    connect \Y $auto$wreduce.cc:454:run$10181 [5:0]
  end
  attribute \src "wt_dcache_wbuffer.v:389.15-389.24"
  cell $mul $mul$wt_dcache_wbuffer.v:389$596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 6
    connect \A \tx_id
    connect \B 4'1000
    connect \Y $auto$wreduce.cc:454:run$10182 [5:0]
  end
  attribute \src "wt_dcache_wbuffer.v:526.19-526.209"
  cell $mul $mul$wt_dcache_wbuffer.v:526$769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A \check_ptr_q1
    connect \B 7'1010110
    connect \Y $auto$wreduce.cc:454:run$10183 [9:0]
  end
  attribute \src "wt_dcache_wbuffer.v:573.18-573.205"
  cell $mul $mul$wt_dcache_wbuffer.v:573$1013
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A \dirty_ptr
    connect \B 7'1010110
    connect \Y $auto$wreduce.cc:454:run$10184 [9:0]
  end
  attribute \src "wt_dcache_wbuffer.v:583.16-583.200"
  cell $mul $mul$wt_dcache_wbuffer.v:583$1143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A \wr_ptr
    connect \B 7'1010110
    connect \Y $auto$wreduce.cc:454:run$10185 [9:0]
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1006
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1002_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1006_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1015_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1019_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1024_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1028_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1041
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1037_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1041_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1050
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1046_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1050_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1063
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1059_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1063_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1072
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1068_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1072_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $procmux$2858_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1140_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $procmux$2840_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1149_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $procmux$2828_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1163_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1174_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1178_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1183_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1187_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1193_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1199_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1210_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1214_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1219_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1223_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1229_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1235_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1246_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1250_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1255_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1259_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1265_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1271_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1282_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1286_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1291_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1295_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$1301_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1307_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $shl$wt_dcache_wbuffer.v:0$1592_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1594_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$1601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $shl$wt_dcache_wbuffer.v:0$1598_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$1601_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shl$wt_dcache_wbuffer.v:0$574_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$578_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shl$wt_dcache_wbuffer.v:0$598_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$602_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shl$wt_dcache_wbuffer.v:0$609_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$616_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shl$wt_dcache_wbuffer.v:0$623_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$630_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$781_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$785_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$792_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$799_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$835
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$831_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$835_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$850
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$846_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$850_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$866
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$862_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$866_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$877_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$881_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$897
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$893_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$897_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$912
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$908_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$912_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$928
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$924_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$928_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$943
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$939_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$943_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$962
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$958_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$962_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$967
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $shl$wt_dcache_wbuffer.v:0$965_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$967_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $not $not$wt_dcache_wbuffer.v:0$997
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $shl$wt_dcache_wbuffer.v:0$993_Y
    connect \Y $not$wt_dcache_wbuffer.v:0$997_Y
  end
  attribute \src "wt_dcache_wbuffer.v:394.27-394.36"
  cell $not $not$wt_dcache_wbuffer.v:394$633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A { \tx_stat_q [31] \tx_stat_q [23] \tx_stat_q [15] \tx_stat_q [7] }
    connect \Y $not$wt_dcache_wbuffer.v:394$633_Y
  end
  attribute \src "wt_dcache_wbuffer.v:421.58-421.266"
  cell $not $not$wt_dcache_wbuffer.v:421$658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $shiftx$wt_dcache_wbuffer.v:0$657_Y
    connect \Y $not$wt_dcache_wbuffer.v:421$658_Y
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  cell $not $not$wt_dcache_wbuffer.v:439$1618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [8]
    connect \Y $not$wt_dcache_wbuffer.v:439$1618_Y
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  cell $not $not$wt_dcache_wbuffer.v:439$1634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [94]
    connect \Y $not$wt_dcache_wbuffer.v:439$1634_Y
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  cell $not $not$wt_dcache_wbuffer.v:439$1650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [180]
    connect \Y $not$wt_dcache_wbuffer.v:439$1650_Y
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  cell $not $not$wt_dcache_wbuffer.v:439$1666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [266]
    connect \Y $not$wt_dcache_wbuffer.v:439$1666_Y
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  cell $not $not$wt_dcache_wbuffer.v:439$1682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [352]
    connect \Y $not$wt_dcache_wbuffer.v:439$1682_Y
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  cell $not $not$wt_dcache_wbuffer.v:439$1698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [438]
    connect \Y $not$wt_dcache_wbuffer.v:439$1698_Y
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  cell $not $not$wt_dcache_wbuffer.v:439$1714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [524]
    connect \Y $not$wt_dcache_wbuffer.v:439$1714_Y
  end
  attribute \src "wt_dcache_wbuffer.v:439.24-439.221"
  cell $not $not$wt_dcache_wbuffer.v:439$1730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [610]
    connect \Y $not$wt_dcache_wbuffer.v:439$1730_Y
  end
  attribute \src "wt_dcache_wbuffer.v:443.33-443.38"
  cell $not $not$wt_dcache_wbuffer.v:443$679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \Y $not$wt_dcache_wbuffer.v:443$679_Y
  end
  attribute \src "wt_dcache_wbuffer.v:445.9-445.15"
  cell $not $not$wt_dcache_wbuffer.v:445$681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \valid
    connect \Y $not$wt_dcache_wbuffer.v:445$681_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1008
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1007_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1002_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1008_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1020_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1018_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1021_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1030
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1029_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1024_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1030_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1043
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1042_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1040_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1043_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1051_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1049_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1052_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1065
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1064_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1062_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1065_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1073_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1068_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1074_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $and$wt_dcache_wbuffer.v:0$1141_Y
    connect \B $procmux$2852_Y
    connect \Y $4\ni_pending_d[7:0]
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1150_Y
    connect \B $procmux$2834_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1151_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1164_Y
    connect \B $procmux$2822_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1165_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1179_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1174_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1180_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1188_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1183_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1189_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1200_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1198_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1201_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1215_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1210_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1216_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1224_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1219_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1225_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1236_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1234_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1237_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1251_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1246_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1252_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1260_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1255_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1261_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1272_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1270_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1273_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1287_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1282_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1288_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1296_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1291_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1297_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1308_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1306_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1309_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $and$wt_dcache_wbuffer.v:0$1595_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1592_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1596_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$1603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $and$wt_dcache_wbuffer.v:0$1602_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$1600_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$1603_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$wt_dcache_wbuffer.v:0$579_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$577_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$580_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$wt_dcache_wbuffer.v:0$603_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$598_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$604_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$wt_dcache_wbuffer.v:0$617_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$615_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$618_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$wt_dcache_wbuffer.v:0$631_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$629_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$632_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$786_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$781_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$787_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$800_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$798_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$801_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$837
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$836_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$834_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$837_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$852
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$851_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$849_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$852_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$868
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$867_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$865_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$868_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$882_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$880_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$883_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$898_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$896_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$899_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$914
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$913_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$911_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$914_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$930
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$929_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$927_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$930_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$945
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$944_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$942_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$945_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$964
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$963_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$961_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$964_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$969
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $and$wt_dcache_wbuffer.v:0$968_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$966_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$969_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $or $or$wt_dcache_wbuffer.v:0$999
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 0
    parameter \B_WIDTH 688
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$998_Y
    connect \B $shl$wt_dcache_wbuffer.v:0$996_Y
    connect \Y $or$wt_dcache_wbuffer.v:0$999_Y
  end
  attribute \src "wt_dcache_wbuffer.v:438.26-438.283"
  cell $or $or$wt_dcache_wbuffer.v:438$1617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1613_Y
    connect \B $and$wt_dcache_wbuffer.v:438$1616_Y
    connect \Y \inval_hit [0]
  end
  attribute \src "wt_dcache_wbuffer.v:438.26-438.283"
  cell $or $or$wt_dcache_wbuffer.v:438$1633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1629_Y
    connect \B $and$wt_dcache_wbuffer.v:438$1632_Y
    connect \Y \inval_hit [1]
  end
  attribute \src "wt_dcache_wbuffer.v:438.26-438.283"
  cell $or $or$wt_dcache_wbuffer.v:438$1649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1645_Y
    connect \B $and$wt_dcache_wbuffer.v:438$1648_Y
    connect \Y \inval_hit [2]
  end
  attribute \src "wt_dcache_wbuffer.v:438.26-438.283"
  cell $or $or$wt_dcache_wbuffer.v:438$1665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1661_Y
    connect \B $and$wt_dcache_wbuffer.v:438$1664_Y
    connect \Y \inval_hit [3]
  end
  attribute \src "wt_dcache_wbuffer.v:438.26-438.283"
  cell $or $or$wt_dcache_wbuffer.v:438$1681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1677_Y
    connect \B $and$wt_dcache_wbuffer.v:438$1680_Y
    connect \Y \inval_hit [4]
  end
  attribute \src "wt_dcache_wbuffer.v:438.26-438.283"
  cell $or $or$wt_dcache_wbuffer.v:438$1697
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1693_Y
    connect \B $and$wt_dcache_wbuffer.v:438$1696_Y
    connect \Y \inval_hit [5]
  end
  attribute \src "wt_dcache_wbuffer.v:438.26-438.283"
  cell $or $or$wt_dcache_wbuffer.v:438$1713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1709_Y
    connect \B $and$wt_dcache_wbuffer.v:438$1712_Y
    connect \Y \inval_hit [6]
  end
  attribute \src "wt_dcache_wbuffer.v:438.26-438.283"
  cell $or $or$wt_dcache_wbuffer.v:438$1729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wt_dcache_wbuffer.v:438$1725_Y
    connect \B $and$wt_dcache_wbuffer.v:438$1728_Y
    connect \Y \inval_hit [7]
  end
  attribute \src "wt_dcache_wbuffer.v:443.15-443.38"
  cell $or $or$wt_dcache_wbuffer.v:443$680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$wt_dcache_wbuffer.v:442$676_Y
    connect \B $not$wt_dcache_wbuffer.v:443$679_Y
    connect \Y \rdy
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $procdff$9857
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \tx_stat_d
    connect \Q $auto$async2sync.cc:140:execute$10210
    connect \SRST \rst_ni
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $procdff$9858
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 688'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 688
    connect \CLK \clk_i
    connect \D \wbuffer_d
    connect \Q $auto$async2sync.cc:140:execute$10212
    connect \SRST \rst_ni
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $procdff$9859
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \check_ptr_d
    connect \Q $auto$async2sync.cc:140:execute$10214
    connect \SRST \rst_ni
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $procdff$9861
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 22'0000000000000000000000
    parameter \WIDTH 22
    connect \CLK \clk_i
    connect \D \wbuffer_check_mux [85:64]
    connect \Q $auto$async2sync.cc:140:execute$10218
    connect \SRST \rst_ni
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $procdff$9862
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D \rd_hit_oh_i
    connect \Q $auto$async2sync.cc:140:execute$10220
    connect \SRST \rst_ni
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $procdff$9863
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \check_en_d
    connect \Q $auto$async2sync.cc:140:execute$10222
    connect \SRST \rst_ni
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $procdff$9865
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D \ni_pending_d
    connect \Q $auto$async2sync.cc:140:execute$10226
    connect \SRST \rst_ni
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $procdff$9866
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \wr_cl_vld_i
    connect \Q $auto$async2sync.cc:140:execute$10228
    connect \SRST \rst_ni
  end
  attribute \src "wt_dcache_wbuffer.v:614.2-647.5"
  cell $sdff $procdff$9867
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D \wr_cl_idx_i
    connect \Q $auto$async2sync.cc:140:execute$10230
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:331.4-335.11"
  cell $pmux $procmux$2208
    parameter \S_WIDTH 2
    parameter \WIDTH 4
    connect \A 4'1111
    connect \B { $or$wt_dcache_wbuffer.v:0$1596_Y $or$wt_dcache_wbuffer.v:0$1603_Y }
    connect \S { $procmux$2210_CMP $procmux$2209_CMP }
    connect \Y \tx_be
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:331.4-335.11"
  cell $eq $procmux$2209_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$415.$result
    connect \B 1'1
    connect \Y $procmux$2209_CMP
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:331.4-335.11"
  cell $logic_not $procmux$2210_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$415.$result
    connect \Y $procmux$2210_CMP
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:280.4-292.11"
  cell $pmux $procmux$2263
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \wbuffer_dirty_mux [21]
    connect \B { $auto$wreduce.cc:454:run$10186 [0] $auto$wreduce.cc:454:run$10186 [0] }
    connect \S { $procmux$2210_CMP $procmux$2209_CMP }
    connect \Y \miss_wuser_o
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:280.4-292.11"
  cell $pmux $procmux$2330
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \wbuffer_dirty_mux [53:46]
    connect \B { $shiftx$wt_dcache_wbuffer.v:0$1437_Y $shiftx$wt_dcache_wbuffer.v:0$1449_Y [15:8] }
    connect \S { $procmux$2210_CMP $procmux$2209_CMP }
    connect \Y \miss_wdata_o [31:24]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:280.4-292.11"
  cell $pmux $procmux$2334
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \wbuffer_dirty_mux [37:30]
    connect \B { $shiftx$wt_dcache_wbuffer.v:0$1437_Y $shiftx$wt_dcache_wbuffer.v:0$1449_Y [15:8] }
    connect \S { $procmux$2210_CMP $procmux$2209_CMP }
    connect \Y \miss_wdata_o [15:8]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:280.4-292.11"
  cell $pmux $procmux$2338
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \wbuffer_dirty_mux [29:22]
    connect \B { $shiftx$wt_dcache_wbuffer.v:0$1437_Y $shiftx$wt_dcache_wbuffer.v:0$1449_Y [7:0] }
    connect \S { $procmux$2210_CMP $procmux$2209_CMP }
    connect \Y \miss_wdata_o [7:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:280.4-292.11"
  cell $pmux $procmux$2342
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \wbuffer_dirty_mux [45:38]
    connect \B { $shiftx$wt_dcache_wbuffer.v:0$1437_Y $shiftx$wt_dcache_wbuffer.v:0$1449_Y [7:0] }
    connect \S { $procmux$2210_CMP $procmux$2209_CMP }
    connect \Y \miss_wdata_o [23:16]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:252.4-256.11"
  cell $pmux $procmux$2405
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 4'1001
    connect \S { $procmux$2407_CMP $procmux$2406_CTRL }
    connect \Y \wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$415.$result
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:252.4-256.11"
  cell $reduce_or $procmux$2406_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$2406_CMP
    connect \Y $procmux$2406_CTRL
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:252.4-256.11"
  cell $eq $procmux$2406_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $0\wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$508.be[3:0]$1361
    connect \B 4'1100
    connect \Y $procmux$2406_CMP [0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:252.4-256.11"
  cell $eq $procmux$2406_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $0\wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$508.be[3:0]$1361
    connect \B 2'11
    connect \Y $procmux$2406_CMP [1]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0|wt_dcache_wbuffer.v:252.4-256.11"
  cell $eq $procmux$2407_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $0\wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$508.be[3:0]$1361
    connect \B 4'1111
    connect \Y $procmux$2407_CMP
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:592.11-592.28|wt_dcache_wbuffer.v:592.7-598.10"
  cell $mux $procmux$2415
    parameter \WIDTH 688
    connect \A $30\wbuffer_d[687:0]
    connect \B $or$wt_dcache_wbuffer.v:0$1309_Y
    connect \S \req_port_i [7]
    connect \Y $27\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:592.11-592.28|wt_dcache_wbuffer.v:592.7-598.10"
  cell $mux $procmux$2478
    parameter \WIDTH 688
    connect \A $29\wbuffer_d[687:0]
    connect \B $or$wt_dcache_wbuffer.v:0$1273_Y
    connect \S \req_port_i [6]
    connect \Y $procmux$2478_Y
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:578.7-578.27|wt_dcache_wbuffer.v:578.3-601.7"
  cell $mux $procmux$2482
    parameter \WIDTH 688
    connect \A $auto$rtlil.cc:2817:Anyseq$10435
    connect \B $procmux$2478_Y
    connect \S $auto$rtlil.cc:2127:Not$9856
    connect \Y $30\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:592.11-592.28|wt_dcache_wbuffer.v:592.7-598.10"
  cell $mux $procmux$2541
    parameter \WIDTH 688
    connect \A $28\wbuffer_d[687:0]
    connect \B $or$wt_dcache_wbuffer.v:0$1237_Y
    connect \S \req_port_i [5]
    connect \Y $procmux$2541_Y
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:578.7-578.27|wt_dcache_wbuffer.v:578.3-601.7"
  cell $mux $procmux$2545
    parameter \WIDTH 688
    connect \A $auto$rtlil.cc:2817:Anyseq$10437
    connect \B $procmux$2541_Y
    connect \S $auto$rtlil.cc:2127:Not$9856
    connect \Y $29\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:592.11-592.28|wt_dcache_wbuffer.v:592.7-598.10"
  cell $mux $procmux$2604
    parameter \WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$1165_Y
    connect \B $or$wt_dcache_wbuffer.v:0$1201_Y
    connect \S \req_port_i [4]
    connect \Y $procmux$2604_Y
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:578.7-578.27|wt_dcache_wbuffer.v:578.3-601.7"
  cell $mux $procmux$2608
    parameter \WIDTH 688
    connect \A $auto$rtlil.cc:2817:Anyseq$10439
    connect \B $procmux$2604_Y
    connect \S $auto$rtlil.cc:2127:Not$9856
    connect \Y $28\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:578.7-578.27|wt_dcache_wbuffer.v:578.3-601.7"
  cell $mux $procmux$2971
    parameter \WIDTH 8
    connect \A $1\ni_pending_d[7:0]
    connect \B $4\ni_pending_d[7:0]
    connect \S $auto$rtlil.cc:2127:Not$9856
    connect \Y \ni_pending_d
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:578.7-578.27|wt_dcache_wbuffer.v:578.3-601.7"
  cell $mux $procmux$2974
    parameter \WIDTH 688
    connect \A $21\wbuffer_d[687:0]
    connect \B $27\wbuffer_d[687:0]
    connect \S $auto$rtlil.cc:2127:Not$9856
    connect \Y \wbuffer_d
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:578.7-578.27|wt_dcache_wbuffer.v:578.3-601.7"
  cell $mux $procmux$2977
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$rtlil.cc:2127:Not$9856
    connect \Y \req_port_o [34]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:572.10-572.18|wt_dcache_wbuffer.v:572.6-575.9"
  cell $mux $procmux$2981
    parameter \WIDTH 688
    connect \A $24\wbuffer_d[687:0]
    connect \B $or$wt_dcache_wbuffer.v:0$1074_Y
    connect \S \tx_be [3]
    connect \Y $25\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:572.10-572.18|wt_dcache_wbuffer.v:572.6-575.9"
  cell $mux $procmux$3011
    parameter \WIDTH 688
    connect \A $23\wbuffer_d[687:0]
    connect \B $or$wt_dcache_wbuffer.v:0$1052_Y
    connect \S \tx_be [2]
    connect \Y $procmux$3011_Y
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:567.7-567.31|wt_dcache_wbuffer.v:567.3-577.6"
  cell $mux $procmux$3013
    parameter \WIDTH 688
    connect \A $auto$rtlil.cc:2817:Anyseq$10441
    connect \B $procmux$3011_Y
    connect \S $auto$rtlil.cc:2127:Not$9827
    connect \Y $24\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:572.10-572.18|wt_dcache_wbuffer.v:572.6-575.9"
  cell $mux $procmux$3041
    parameter \WIDTH 688
    connect \A $22\wbuffer_d[687:0]
    connect \B $or$wt_dcache_wbuffer.v:0$1030_Y
    connect \S \tx_be [1]
    connect \Y $procmux$3041_Y
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:567.7-567.31|wt_dcache_wbuffer.v:567.3-577.6"
  cell $mux $procmux$3043
    parameter \WIDTH 688
    connect \A $auto$rtlil.cc:2817:Anyseq$10443
    connect \B $procmux$3041_Y
    connect \S $auto$rtlil.cc:2127:Not$9827
    connect \Y $23\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:572.10-572.18|wt_dcache_wbuffer.v:572.6-575.9"
  cell $mux $procmux$3071
    parameter \WIDTH 688
    connect \A $11\wbuffer_d[687:0]
    connect \B $or$wt_dcache_wbuffer.v:0$1008_Y
    connect \S \tx_be [0]
    connect \Y $procmux$3071_Y
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:567.7-567.31|wt_dcache_wbuffer.v:567.3-577.6"
  cell $mux $procmux$3073
    parameter \WIDTH 688
    connect \A $auto$rtlil.cc:2817:Anyseq$10445
    connect \B $procmux$3071_Y
    connect \S $auto$rtlil.cc:2127:Not$9827
    connect \Y $22\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:567.7-567.31|wt_dcache_wbuffer.v:567.3-577.6"
  cell $mux $procmux$3115
    parameter \WIDTH 688
    connect \A $11\wbuffer_d[687:0]
    connect \B $25\wbuffer_d[687:0]
    connect \S $auto$rtlil.cc:2127:Not$9827
    connect \Y $21\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:567.7-567.31|wt_dcache_wbuffer.v:567.3-577.6"
  cell $mux $procmux$3154
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$rtlil.cc:2127:Not$9827
    connect \Y \dirty_rd_en
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:557.8-557.220|wt_dcache_wbuffer.v:557.4-565.7"
  cell $mux $procmux$3158
    parameter \WIDTH 8
    connect \A \ni_pending_q
    connect \B $or$wt_dcache_wbuffer.v:0$969_Y
    connect \S $eq$wt_dcache_wbuffer.v:557$951_Y
    connect \Y $2\ni_pending_d[7:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:557.8-557.220|wt_dcache_wbuffer.v:557.4-565.7"
  cell $mux $procmux$3176
    parameter \WIDTH 688
    connect \A $18\wbuffer_d[687:0]
    connect \B $or$wt_dcache_wbuffer.v:0$964_Y
    connect \S $eq$wt_dcache_wbuffer.v:557$951_Y
    connect \Y $20\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:553.11-553.222|wt_dcache_wbuffer.v:553.7-554.226"
  cell $mux $procmux$3195
    parameter \WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$945_Y
    connect \B $or$wt_dcache_wbuffer.v:0$930_Y
    connect \S $shiftx$wt_dcache_wbuffer.v:0$933_Y
    connect \Y $19\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:551.10-551.44|wt_dcache_wbuffer.v:551.6-555.9"
  cell $mux $procmux$3233
    parameter \WIDTH 688
    connect \A $16\wbuffer_d[687:0]
    connect \B $19\wbuffer_d[687:0]
    connect \S $procmux$3198_CMP
    connect \Y $procmux$3233_Y
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:547.7-547.12|wt_dcache_wbuffer.v:547.3-566.6"
  cell $mux $procmux$3235
    parameter \WIDTH 688
    connect \A $auto$rtlil.cc:2817:Anyseq$10447
    connect \B $procmux$3233_Y
    connect \S \evict
    connect \Y $18\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:553.11-553.222|wt_dcache_wbuffer.v:553.7-554.226"
  cell $mux $procmux$3252
    parameter \WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$914_Y
    connect \B $or$wt_dcache_wbuffer.v:0$899_Y
    connect \S $shiftx$wt_dcache_wbuffer.v:0$902_Y
    connect \Y $17\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:551.10-551.44|wt_dcache_wbuffer.v:551.6-555.9"
  cell $mux $procmux$3290
    parameter \WIDTH 688
    connect \A $14\wbuffer_d[687:0]
    connect \B $17\wbuffer_d[687:0]
    connect \S $procmux$3255_CMP
    connect \Y $procmux$3290_Y
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:547.7-547.12|wt_dcache_wbuffer.v:547.3-566.6"
  cell $mux $procmux$3292
    parameter \WIDTH 688
    connect \A $auto$rtlil.cc:2817:Anyseq$10449
    connect \B $procmux$3290_Y
    connect \S \evict
    connect \Y $16\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:553.11-553.222|wt_dcache_wbuffer.v:553.7-554.226"
  cell $mux $procmux$3309
    parameter \WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$883_Y
    connect \B $or$wt_dcache_wbuffer.v:0$868_Y
    connect \S $shiftx$wt_dcache_wbuffer.v:0$871_Y
    connect \Y $15\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:551.10-551.44|wt_dcache_wbuffer.v:551.6-555.9"
  cell $mux $procmux$3347
    parameter \WIDTH 688
    connect \A $12\wbuffer_d[687:0]
    connect \B $15\wbuffer_d[687:0]
    connect \S $procmux$3312_CMP
    connect \Y $procmux$3347_Y
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:547.7-547.12|wt_dcache_wbuffer.v:547.3-566.6"
  cell $mux $procmux$3349
    parameter \WIDTH 688
    connect \A $auto$rtlil.cc:2817:Anyseq$10451
    connect \B $procmux$3347_Y
    connect \S \evict
    connect \Y $14\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:553.11-553.222|wt_dcache_wbuffer.v:553.7-554.226"
  cell $mux $procmux$3366
    parameter \WIDTH 688
    connect \A $or$wt_dcache_wbuffer.v:0$852_Y
    connect \B $or$wt_dcache_wbuffer.v:0$837_Y
    connect \S $shiftx$wt_dcache_wbuffer.v:0$840_Y
    connect \Y $13\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:551.10-551.44|wt_dcache_wbuffer.v:551.6-555.9"
  cell $mux $procmux$3404
    parameter \WIDTH 688
    connect \A { $1\wbuffer_d[687:0] [687:611] $10\wbuffer_d[610:610] $1\wbuffer_d[687:0] [609:525] $9\wbuffer_d[524:524] $1\wbuffer_d[687:0] [523:439] $8\wbuffer_d[438:438] $1\wbuffer_d[687:0] [437:353] $7\wbuffer_d[352:352] $1\wbuffer_d[687:0] [351:267] $6\wbuffer_d[266:266] $1\wbuffer_d[687:0] [265:181] $5\wbuffer_d[180:180] $1\wbuffer_d[687:0] [179:95] $4\wbuffer_d[94:94] $1\wbuffer_d[687:0] [93:9] $3\wbuffer_d[8:8] $1\wbuffer_d[687:0] [7:0] }
    connect \B $13\wbuffer_d[687:0]
    connect \S $procmux$3369_CMP
    connect \Y $procmux$3404_Y
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:547.7-547.12|wt_dcache_wbuffer.v:547.3-566.6"
  cell $mux $procmux$3406
    parameter \WIDTH 688
    connect \A $auto$rtlil.cc:2817:Anyseq$10453
    connect \B $procmux$3404_Y
    connect \S \evict
    connect \Y $12\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:547.7-547.12|wt_dcache_wbuffer.v:547.3-566.6"
  cell $mux $procmux$3433
    parameter \WIDTH 8
    connect \A \ni_pending_q
    connect \B $2\ni_pending_d[7:0]
    connect \S \evict
    connect \Y $1\ni_pending_d[7:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:547.7-547.12|wt_dcache_wbuffer.v:547.3-566.6"
  cell $mux $procmux$3436
    parameter \WIDTH 688
    connect \A { $1\wbuffer_d[687:0] [687:611] $10\wbuffer_d[610:610] $1\wbuffer_d[687:0] [609:525] $9\wbuffer_d[524:524] $1\wbuffer_d[687:0] [523:439] $8\wbuffer_d[438:438] $1\wbuffer_d[687:0] [437:353] $7\wbuffer_d[352:352] $1\wbuffer_d[687:0] [351:267] $6\wbuffer_d[266:266] $1\wbuffer_d[687:0] [265:181] $5\wbuffer_d[180:180] $1\wbuffer_d[687:0] [179:95] $4\wbuffer_d[94:94] $1\wbuffer_d[687:0] [93:9] $3\wbuffer_d[8:8] $1\wbuffer_d[687:0] [7:0] }
    connect \B $20\wbuffer_d[687:0]
    connect \S \evict
    connect \Y $11\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:539.9-539.21|wt_dcache_wbuffer.v:539.5-545.8"
  cell $mux $procmux$3490
    parameter \WIDTH 1
    connect \A $1\wbuffer_d[687:0] [610]
    connect \B 1'0
    connect \S \inval_hit [7]
    connect \Y $10\wbuffer_d[610:610]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:539.9-539.21|wt_dcache_wbuffer.v:539.5-545.8"
  cell $mux $procmux$3493
    parameter \WIDTH 1
    connect \A $1\wbuffer_d[687:0] [524]
    connect \B 1'0
    connect \S \inval_hit [6]
    connect \Y $9\wbuffer_d[524:524]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:539.9-539.21|wt_dcache_wbuffer.v:539.5-545.8"
  cell $mux $procmux$3496
    parameter \WIDTH 1
    connect \A $1\wbuffer_d[687:0] [438]
    connect \B 1'0
    connect \S \inval_hit [5]
    connect \Y $8\wbuffer_d[438:438]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:539.9-539.21|wt_dcache_wbuffer.v:539.5-545.8"
  cell $mux $procmux$3499
    parameter \WIDTH 1
    connect \A $1\wbuffer_d[687:0] [352]
    connect \B 1'0
    connect \S \inval_hit [4]
    connect \Y $7\wbuffer_d[352:352]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:539.9-539.21|wt_dcache_wbuffer.v:539.5-545.8"
  cell $mux $procmux$3502
    parameter \WIDTH 1
    connect \A $1\wbuffer_d[687:0] [266]
    connect \B 1'0
    connect \S \inval_hit [3]
    connect \Y $6\wbuffer_d[266:266]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:539.9-539.21|wt_dcache_wbuffer.v:539.5-545.8"
  cell $mux $procmux$3505
    parameter \WIDTH 1
    connect \A $1\wbuffer_d[687:0] [180]
    connect \B 1'0
    connect \S \inval_hit [2]
    connect \Y $5\wbuffer_d[180:180]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:539.9-539.21|wt_dcache_wbuffer.v:539.5-545.8"
  cell $mux $procmux$3508
    parameter \WIDTH 1
    connect \A $1\wbuffer_d[687:0] [94]
    connect \B 1'0
    connect \S \inval_hit [1]
    connect \Y $4\wbuffer_d[94:94]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:539.9-539.21|wt_dcache_wbuffer.v:539.5-545.8"
  cell $mux $procmux$3511
    parameter \WIDTH 1
    connect \A $1\wbuffer_d[687:0] [8]
    connect \B 1'0
    connect \S \inval_hit [0]
    connect \Y $3\wbuffer_d[8:8]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:526.8-526.219|wt_dcache_wbuffer.v:526.4-535.7"
  cell $mux $procmux$3515
    parameter \WIDTH 688
    connect \A \wbuffer_q
    connect \B $or$wt_dcache_wbuffer.v:0$801_Y
    connect \S $procmux$3516_CMP
    connect \Y $2\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:525.7-525.18|wt_dcache_wbuffer.v:525.3-535.7"
  cell $mux $procmux$3556
    parameter \WIDTH 688
    connect \A \wbuffer_q
    connect \B $2\wbuffer_d[687:0]
    connect \S \check_en_q1
    connect \Y $1\wbuffer_d[687:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:388.7-388.18|wt_dcache_wbuffer.v:388.3-392.6"
  cell $mux $procmux$3559
    parameter \WIDTH 32
    connect \A $1\tx_stat_d[31:0]
    connect \B $or$wt_dcache_wbuffer.v:0$632_Y
    connect \S \dirty_rd_en
    connect \Y \tx_stat_d
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:379.9-379.17|wt_dcache_wbuffer.v:379.5-382.8"
  cell $mux $procmux$3582
    parameter \WIDTH 32
    connect \A \tx_stat_q
    connect \B $or$wt_dcache_wbuffer.v:0$580_Y
    connect \S \wr_ack_i
    connect \Y $3\tx_stat_d[31:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:379.9-379.17|wt_dcache_wbuffer.v:379.5-382.8"
  cell $mux $procmux$3609
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wr_ack_i
    connect \Y $3\evict[0:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:377.8-377.258|wt_dcache_wbuffer.v:377.4-387.7"
  cell $mux $procmux$3629
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $3\evict[0:0]
    connect \S $logic_and$wt_dcache_wbuffer.v:377$560_Y
    connect \Y $2\evict[0:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:377.8-377.258|wt_dcache_wbuffer.v:377.4-387.7"
  cell $mux $procmux$3635
    parameter \WIDTH 32
    connect \A $or$wt_dcache_wbuffer.v:0$580_Y
    connect \B $3\tx_stat_d[31:0]
    connect \S $logic_and$wt_dcache_wbuffer.v:377$560_Y
    connect \Y $2\tx_stat_d[31:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:377.8-377.258|wt_dcache_wbuffer.v:377.4-387.7"
  cell $mux $procmux$3641
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $shiftx$wt_dcache_wbuffer.v:0$558_Y
    connect \S $logic_and$wt_dcache_wbuffer.v:377$560_Y
    connect \Y $2\wr_req_o[7:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:376.7-376.225|wt_dcache_wbuffer.v:376.3-387.7"
  cell $mux $procmux$3670
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\evict[0:0]
    connect \S $logic_and$wt_dcache_wbuffer.v:376$548_Y
    connect \Y \evict
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:376.7-376.225|wt_dcache_wbuffer.v:376.3-387.7"
  cell $mux $procmux$3673
    parameter \WIDTH 32
    connect \A \tx_stat_q
    connect \B $2\tx_stat_d[31:0]
    connect \S $logic_and$wt_dcache_wbuffer.v:376$548_Y
    connect \Y $1\tx_stat_d[31:0]
  end
  attribute \full_case 1
  attribute \src "wt_dcache_wbuffer.v:376.7-376.225|wt_dcache_wbuffer.v:376.3-387.7"
  cell $mux $procmux$3676
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $2\wr_req_o[7:0]
    connect \S $logic_and$wt_dcache_wbuffer.v:376$548_Y
    connect \Y \wr_req_o
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$wt_dcache_wbuffer.v:0$774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $shiftx$wt_dcache_wbuffer.v:0$773_Y
    connect \Y $procmux$3516_CMP
  end
  attribute \src "wt_dcache_wbuffer.v:246.22-246.28"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:246$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \bdirty
    connect \Y $reduce_or$wt_dcache_wbuffer.v:246$531_Y
  end
  attribute \src "wt_dcache_wbuffer.v:377.8-377.21"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:377$553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wr_data_be_o
    connect \Y $reduce_or$wt_dcache_wbuffer.v:377$553_Y
  end
  attribute \src "wt_dcache_wbuffer.v:377.25-377.258"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:377$559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $shiftx$wt_dcache_wbuffer.v:0$558_Y
    connect \Y $reduce_or$wt_dcache_wbuffer.v:377$559_Y
  end
  attribute \src "wt_dcache_wbuffer.v:394.25-394.37"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:394$634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $not$wt_dcache_wbuffer.v:394$633_Y
    connect \Y \free_tx_slots
  end
  attribute \src "wt_dcache_wbuffer.v:415.20-415.28"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:415$641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \tocheck
    connect \Y \rd_req_o
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:433$1604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [12:9]
    connect \Y $reduce_or$wt_dcache_wbuffer.v:433$1604_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:433$1620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [98:95]
    connect \Y $reduce_or$wt_dcache_wbuffer.v:433$1620_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:433$1636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [184:181]
    connect \Y $reduce_or$wt_dcache_wbuffer.v:433$1636_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:433$1652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [270:267]
    connect \Y $reduce_or$wt_dcache_wbuffer.v:433$1652_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:433$1668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [356:353]
    connect \Y $reduce_or$wt_dcache_wbuffer.v:433$1668_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:433$1684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [442:439]
    connect \Y $reduce_or$wt_dcache_wbuffer.v:433$1684_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:433$1700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [528:525]
    connect \Y $reduce_or$wt_dcache_wbuffer.v:433$1700_Y
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.131"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:433$1716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [614:611]
    connect \Y $reduce_or$wt_dcache_wbuffer.v:433$1716_Y
  end
  attribute \src "wt_dcache_wbuffer.v:434.22-434.39"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:434$1607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bdirty [3:0]
    connect \Y \dirty [0]
  end
  attribute \src "wt_dcache_wbuffer.v:434.22-434.39"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:434$1623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bdirty [7:4]
    connect \Y \dirty [1]
  end
  attribute \src "wt_dcache_wbuffer.v:434.22-434.39"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:434$1639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bdirty [11:8]
    connect \Y \dirty [2]
  end
  attribute \src "wt_dcache_wbuffer.v:434.22-434.39"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:434$1655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bdirty [15:12]
    connect \Y \dirty [3]
  end
  attribute \src "wt_dcache_wbuffer.v:434.22-434.39"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:434$1671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bdirty [19:16]
    connect \Y \dirty [4]
  end
  attribute \src "wt_dcache_wbuffer.v:434.22-434.39"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:434$1687
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bdirty [23:20]
    connect \Y \dirty [5]
  end
  attribute \src "wt_dcache_wbuffer.v:434.22-434.39"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:434$1703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bdirty [27:24]
    connect \Y \dirty [6]
  end
  attribute \src "wt_dcache_wbuffer.v:434.22-434.39"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:434$1719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bdirty [31:28]
    connect \Y \dirty [7]
  end
  attribute \src "wt_dcache_wbuffer.v:435.22-435.223"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:435$1608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [16:13]
    connect \Y \valid [0]
  end
  attribute \src "wt_dcache_wbuffer.v:435.22-435.223"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:435$1624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [102:99]
    connect \Y \valid [1]
  end
  attribute \src "wt_dcache_wbuffer.v:435.22-435.223"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:435$1640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [188:185]
    connect \Y \valid [2]
  end
  attribute \src "wt_dcache_wbuffer.v:435.22-435.223"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:435$1656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [274:271]
    connect \Y \valid [3]
  end
  attribute \src "wt_dcache_wbuffer.v:435.22-435.223"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:435$1672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [360:357]
    connect \Y \valid [4]
  end
  attribute \src "wt_dcache_wbuffer.v:435.22-435.223"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:435$1688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [446:443]
    connect \Y \valid [5]
  end
  attribute \src "wt_dcache_wbuffer.v:435.22-435.223"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:435$1704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [532:529]
    connect \Y \valid [6]
  end
  attribute \src "wt_dcache_wbuffer.v:435.22-435.223"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:435$1720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q [618:615]
    connect \Y \valid [7]
  end
  attribute \src "wt_dcache_wbuffer.v:442.19-442.34"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:442$676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbuffer_hit_oh
    connect \Y $reduce_or$wt_dcache_wbuffer.v:442$676_Y
  end
  attribute \src "wt_dcache_wbuffer.v:513.21-513.34"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:513$689
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \ni_pending_q
    connect \Y \ni_inside
  end
  attribute \src "wt_dcache_wbuffer.v:516.21-516.27"
  cell $reduce_or $reduce_or$wt_dcache_wbuffer.v:516$692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { \wbuffer_q [618:615] \wbuffer_q [532:529] \wbuffer_q [446:443] \wbuffer_q [360:357] \wbuffer_q [274:271] \wbuffer_q [188:185] \wbuffer_q [102:99] \wbuffer_q [16:13] }
    connect \Y $reduce_or$wt_dcache_wbuffer.v:516$692_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$1329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 32
    connect \A \wbuffer_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [11:0] }
    connect \Y \tx_paddr_o [33:2]
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$1335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 32
    connect \A \wbuffer_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [11:0] }
    connect \Y \tx_paddr_o [67:36]
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$1341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 32
    connect \A \wbuffer_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [11:0] }
    connect \Y \tx_paddr_o [101:70]
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$1347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 32
    connect \A \wbuffer_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [11:0] }
    connect \Y \tx_paddr_o [135:104]
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$1365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 4
    connect \A \bdirty
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:0$1364_Y }
    connect \Y $0\wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$508.be[3:0]$1361
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$1437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \wbuffer_dirty_mux [53:22]
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:0$1436_Y }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$1437_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$1449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 16
    connect \A \wbuffer_dirty_mux [53:22]
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:0$1436_Y }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$1449_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$1523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbuffer_dirty_mux [21] }
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:0$1436_Y }
    connect \Y $auto$wreduce.cc:454:run$10186 [0]
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:376$546_Y }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$547_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 8
    connect \A \wbuffer_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [11:0] }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$558_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 3
    connect \A \tx_stat_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [7:0] }
    connect \Y \rtrn_ptr
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 4
    connect \A \tx_stat_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [7:0] }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$652_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 4
    connect \A \wbuffer_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [11:0] }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$657_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 10
    connect \A \wbuffer_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [11:0] }
    connect \Y { \wr_idx_o \wr_off_o [3:2] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 32
    connect \A \wbuffer_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [11:0] }
    connect \Y \wr_data_o
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [11:0] }
    connect \Y \wr_user_o
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 4
    connect \A \wbuffer_q
    connect \B { $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [11:0] }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$773_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$824
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \tx_stat_q
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:551$823_Y }
    connect \Y $procmux$3369_CMP
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:553$839_Y }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$840_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \tx_stat_q
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:551$854_Y }
    connect \Y $procmux$3312_CMP
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:553$870_Y }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$871_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$886
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \tx_stat_q
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:551$885_Y }
    connect \Y $procmux$3255_CMP
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:553$901_Y }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$902_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$917
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \tx_stat_q
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:421$649_Y }
    connect \Y $procmux$3198_CMP
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \wbuffer_q
    connect \B { 1'0 $add$wt_dcache_wbuffer.v:421$654_Y }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$933_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shiftx $shiftx$wt_dcache_wbuffer.v:0$950
    parameter \A_SIGNED 0
    parameter \A_WIDTH 688
    parameter \B_SIGNED 1
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 4
    connect \A $18\wbuffer_d[687:0]
    connect \B { $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [11:0] }
    connect \Y $shiftx$wt_dcache_wbuffer.v:0$950_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1002
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:574$1001_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1002_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1015
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:573$1014_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1015_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1018
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:573$1014_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1018_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:574$1023_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1024_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1037
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:573$1036_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1037_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1040
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:573$1036_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1040_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1046
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B { 21'000000000000000000000 $add$wt_dcache_wbuffer.v:574$1045_Y }
    connect \Y $shl$wt_dcache_wbuffer.v:0$1046_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1049
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:574$1045_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1049_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1059
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:573$1058_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1059_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:573$1058_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1062_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:574$1067_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1068_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 8
    connect \A 1'1
    connect \B \wr_ptr
    connect \Y $procmux$2858_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 8
    connect \A 1'0
    connect \B \wr_ptr
    connect \Y $procmux$2852_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:583$1144_Y
    connect \Y $procmux$2840_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:583$1144_Y
    connect \Y $procmux$2834_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 688
    connect \A 32'11111111111111111111111111111111
    connect \B $sub$wt_dcache_wbuffer.v:0$1155_Y
    connect \Y $procmux$2828_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1157_Y
    connect \B $sub$wt_dcache_wbuffer.v:0$1155_Y
    connect \Y $procmux$2822_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:593$1173_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1174_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:594$1182_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1183_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 688
    connect \A 8'11111111
    connect \B $add$wt_dcache_wbuffer.v:0$1192_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1193_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1194_Y
    connect \B $add$wt_dcache_wbuffer.v:0$1192_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1198_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:593$1209_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1210_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:594$1218_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1219_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 688
    connect \A 8'11111111
    connect \B $add$wt_dcache_wbuffer.v:0$1228_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1229_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1230_Y
    connect \B $add$wt_dcache_wbuffer.v:0$1228_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1234_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:593$1245_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1246_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:594$1254_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1255_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 688
    connect \A 8'11111111
    connect \B $add$wt_dcache_wbuffer.v:0$1264_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1265_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1266_Y
    connect \B $add$wt_dcache_wbuffer.v:0$1264_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1270_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:593$1281_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1282_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:594$1290_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1291_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 688
    connect \A 8'11111111
    connect \B $add$wt_dcache_wbuffer.v:0$1300_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1301_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$1302_Y
    connect \B $add$wt_dcache_wbuffer.v:0$1300_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1306_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 1'1
    connect \B \bdirty_off
    connect \Y $shl$wt_dcache_wbuffer.v:0$1592_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A 2'11
    connect \B $add$wt_dcache_wbuffer.v:0$1597_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1598_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$1600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:0$1597_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$1600_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:381$573_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$574_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 32
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:381$573_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$577_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:389$597_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$598_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 3'111
    connect \B { $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [7:0] }
    connect \Y $shl$wt_dcache_wbuffer.v:0$609_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$wt_dcache_wbuffer.v:0$610_Y
    connect \B { $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [7:0] }
    connect \Y $shl$wt_dcache_wbuffer.v:0$615_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1111
    connect \B { $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [7:0] }
    connect \Y $shl$wt_dcache_wbuffer.v:0$623_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$wt_dcache_wbuffer.v:0$624_Y
    connect \B { $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [7:0] }
    connect \Y $shl$wt_dcache_wbuffer.v:0$629_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:533$780_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$781_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 688
    connect \A 8'11111111
    connect \B { $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [11:0] }
    connect \Y $shl$wt_dcache_wbuffer.v:0$792_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 688
    connect \A $and$wt_dcache_wbuffer.v:0$793_Y
    connect \B { $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [11:0] }
    connect \Y $shl$wt_dcache_wbuffer.v:0$798_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$831
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:552$830_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$831_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:552$830_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$834_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$846
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:554$845_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$846_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$849
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:554$845_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$849_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:552$861_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$862_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$865
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:552$861_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$865_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:554$876_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$877_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:554$876_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$880_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:552$892_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$893_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:552$892_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$896_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$908
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:554$907_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$908_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:554$907_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$911_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$924
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:552$923_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$924_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:552$923_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$927_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$939
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:554$938_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$939_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$942
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:554$938_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$942_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$958
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:376$546_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$958_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$961
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:376$546_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$961_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$965
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 8
    connect \A 1'1
    connect \B \rtrn_ptr
    connect \Y $shl$wt_dcache_wbuffer.v:0$965_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$966
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 8
    connect \A 1'0
    connect \B \rtrn_ptr
    connect \Y $shl$wt_dcache_wbuffer.v:0$966_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$993
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 688
    connect \A 1'1
    connect \B $add$wt_dcache_wbuffer.v:573$992_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$993_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $shl $shl$wt_dcache_wbuffer.v:0$996
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 688
    connect \A 1'0
    connect \B $add$wt_dcache_wbuffer.v:573$992_Y
    connect \Y $shl$wt_dcache_wbuffer.v:0$996_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$1155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 32
    connect \A { 20'00000000000000000000 $add$wt_dcache_wbuffer.v:0$1154_Y }
    connect \B 6'100000
    connect \Y $sub$wt_dcache_wbuffer.v:0$1155_Y
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$1328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$1327_Y
    connect \B 6'100000
    connect \Y { $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$1334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$1333_Y
    connect \B 6'100000
    connect \Y { $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$1340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$1339_Y
    connect \B 6'100000
    connect \Y { $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$1346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$1345_Y
    connect \B 6'100000
    connect \Y { $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$556_Y
    connect \B 4'1000
    connect \Y { $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $add$wt_dcache_wbuffer.v:0$607_Y
    connect \B 2'11
    connect \Y { $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [7:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 9
    connect \A $add$wt_dcache_wbuffer.v:0$621_Y
    connect \B 3'100
    connect \Y { $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [7:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $add$wt_dcache_wbuffer.v:0$645_Y
    connect \B 2'11
    connect \Y { $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [7:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 9
    connect \A $add$wt_dcache_wbuffer.v:0$650_Y
    connect \B 3'100
    connect \Y { $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [7:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$655_Y
    connect \B 3'100
    connect \Y { $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$662_Y
    connect \B 6'100000
    connect \Y { $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$668_Y
    connect \B 6'100000
    connect \Y { $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$673_Y
    connect \B 1'1
    connect \Y { $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$771_Y
    connect \B 3'100
    connect \Y { $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$790_Y
    connect \B 4'1000
    connect \Y { $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:0.0-0.0"
  cell $sub $sub$wt_dcache_wbuffer.v:0$949
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 13
    connect \A $add$wt_dcache_wbuffer.v:0$948_Y
    connect \B 3'100
    connect \Y { $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [11:0] }
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.551"
  cell $mux $ternary$wt_dcache_wbuffer.v:433$1606
    parameter \WIDTH 4
    connect \A $and$wt_dcache_wbuffer.v:433$1605_Y
    connect \B 4'0000
    connect \S $reduce_or$wt_dcache_wbuffer.v:433$1604_Y
    connect \Y \bdirty [3:0]
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.551"
  cell $mux $ternary$wt_dcache_wbuffer.v:433$1622
    parameter \WIDTH 4
    connect \A $and$wt_dcache_wbuffer.v:433$1621_Y
    connect \B 4'0000
    connect \S $reduce_or$wt_dcache_wbuffer.v:433$1620_Y
    connect \Y \bdirty [7:4]
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.551"
  cell $mux $ternary$wt_dcache_wbuffer.v:433$1638
    parameter \WIDTH 4
    connect \A $and$wt_dcache_wbuffer.v:433$1637_Y
    connect \B 4'0000
    connect \S $reduce_or$wt_dcache_wbuffer.v:433$1636_Y
    connect \Y \bdirty [11:8]
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.551"
  cell $mux $ternary$wt_dcache_wbuffer.v:433$1654
    parameter \WIDTH 4
    connect \A $and$wt_dcache_wbuffer.v:433$1653_Y
    connect \B 4'0000
    connect \S $reduce_or$wt_dcache_wbuffer.v:433$1652_Y
    connect \Y \bdirty [15:12]
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.551"
  cell $mux $ternary$wt_dcache_wbuffer.v:433$1670
    parameter \WIDTH 4
    connect \A $and$wt_dcache_wbuffer.v:433$1669_Y
    connect \B 4'0000
    connect \S $reduce_or$wt_dcache_wbuffer.v:433$1668_Y
    connect \Y \bdirty [19:16]
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.551"
  cell $mux $ternary$wt_dcache_wbuffer.v:433$1686
    parameter \WIDTH 4
    connect \A $and$wt_dcache_wbuffer.v:433$1685_Y
    connect \B 4'0000
    connect \S $reduce_or$wt_dcache_wbuffer.v:433$1684_Y
    connect \Y \bdirty [23:20]
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.551"
  cell $mux $ternary$wt_dcache_wbuffer.v:433$1702
    parameter \WIDTH 4
    connect \A $and$wt_dcache_wbuffer.v:433$1701_Y
    connect \B 4'0000
    connect \S $reduce_or$wt_dcache_wbuffer.v:433$1700_Y
    connect \Y \bdirty [27:24]
  end
  attribute \src "wt_dcache_wbuffer.v:433.31-433.551"
  cell $mux $ternary$wt_dcache_wbuffer.v:433$1718
    parameter \WIDTH 4
    connect \A $and$wt_dcache_wbuffer.v:433$1717_Y
    connect \B 4'0000
    connect \S $reduce_or$wt_dcache_wbuffer.v:433$1716_Y
    connect \Y \bdirty [31:28]
  end
  attribute \src "wt_dcache_wbuffer.v:442.19-442.55"
  cell $mux $ternary$wt_dcache_wbuffer.v:442$677
    parameter \WIDTH 3
    connect \A \next_ptr
    connect \B \hit_ptr
    connect \S $reduce_or$wt_dcache_wbuffer.v:442$676_Y
    connect \Y \wr_ptr
  end
  attribute \module_not_derived 1
  attribute \src "wt_dcache_wbuffer.v:488.4-500.3"
  cell $paramod$6ea0d0692d78520b26f719c4acb7668f98cf99d5\rr_arb_tree \i_clean_rr
    connect \clk_i \clk_i
    connect \data_i \wbuffer_q
    connect \data_o \wbuffer_check_mux
    connect \flush_i 1'0
    connect \gnt_i \check_en_d
    connect \gnt_o { }
    connect \idx_o \check_ptr_d
    connect \req_i \tocheck
    connect \req_o { }
    connect \rr_i 3'000
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "wt_dcache_wbuffer.v:465.4-477.3"
  cell $paramod$403322652aa953b3123790a0ef58100329b3cba9\rr_arb_tree \i_dirty_rr
    connect \clk_i \clk_i
    connect \data_i \wbuffer_q
    connect \data_o \wbuffer_dirty_mux
    connect \flush_i 1'0
    connect \gnt_i \dirty_rd_en
    connect \gnt_o { }
    connect \idx_o \dirty_ptr
    connect \req_i \dirty
    connect \req_o { }
    connect \rr_i 3'000
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "wt_dcache_wbuffer.v:449.48-453.3"
  cell $paramod\lzc\WIDTH=s32'00000000000000000000000000001000 \i_hit_lzc
    connect \cnt_o \hit_ptr
    connect \empty_o { }
    connect \in_i \wbuffer_hit_oh
  end
  attribute \module_not_derived 1
  attribute \src "wt_dcache_wbuffer.v:359.4-371.3"
  cell $paramod$e71a5fbde02405e87db1d440f268200c760af56e\fifo_v3 \i_rtrn_id_fifo
    connect \clk_i \clk_i
    connect \data_i \miss_rtrn_id_i
    connect \data_o \rtrn_id
    connect \empty_o \rtrn_empty
    connect \flush_i 1'0
    connect \full_o { }
    connect \pop_i \evict
    connect \push_i \miss_rtrn_vld_i
    connect \rst_ni \rst_ni
    connect \testmode_i 1'0
    connect \usage_o { }
  end
  attribute \module_not_derived 1
  attribute \src "wt_dcache_wbuffer.v:399.4-411.3"
  cell $paramod$6d7d5c2242fc4f8fca711d815be835ec07646acc\rr_arb_tree \i_tx_id_rr
    connect \clk_i \clk_i
    connect \data_i 4'0000
    connect \data_o { }
    connect \flush_i 1'0
    connect \gnt_i \dirty_rd_en
    connect \gnt_o { }
    connect \idx_o \tx_id
    connect \req_i $not$wt_dcache_wbuffer.v:394$633_Y
    connect \req_o { }
    connect \rr_i 2'00
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "wt_dcache_wbuffer.v:239.19-243.3"
  cell $paramod\lzc\WIDTH=s32'00000000000000000000000000000100 \i_vld_bdirty
    connect \cnt_o \bdirty_off
    connect \empty_o { }
    connect \in_i $0\wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$508.be[3:0]$1361
  end
  attribute \module_not_derived 1
  attribute \src "wt_dcache_wbuffer.v:444.48-448.3"
  cell $paramod\lzc\WIDTH=s32'00000000000000000000000000001000 \i_vld_lzc
    connect \cnt_o \next_ptr
    connect \empty_o \full
    connect \in_i $not$wt_dcache_wbuffer.v:445$681_Y
  end
  connect $auto$wreduce.cc:454:run$10178 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$10179 [31:6] 26'00000000000000000000000000
  connect $auto$wreduce.cc:454:run$10180 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$10181 [31:6] 26'00000000000000000000000000
  connect $auto$wreduce.cc:454:run$10182 [31:6] 26'00000000000000000000000000
  connect $auto$wreduce.cc:454:run$10183 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$10184 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$10185 [31:10] 22'0000000000000000000000
  connect $mul$wt_dcache_wbuffer.v:236$1331_Y [31:10] 22'0000000000000000000000
  connect $mul$wt_dcache_wbuffer.v:236$1337_Y [31:10] 22'0000000000000000000000
  connect $mul$wt_dcache_wbuffer.v:236$1343_Y [31:10] 22'0000000000000000000000
  connect $mul$wt_dcache_wbuffer.v:284$1435_Y [31:6] 26'00000000000000000000000000
  connect $sub$wt_dcache_wbuffer.v:0$1328_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] $sub$wt_dcache_wbuffer.v:0$1328_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$1334_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] $sub$wt_dcache_wbuffer.v:0$1334_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$1340_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] $sub$wt_dcache_wbuffer.v:0$1340_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$1346_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] $sub$wt_dcache_wbuffer.v:0$1346_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$557_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] $sub$wt_dcache_wbuffer.v:0$557_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$608_Y [30:8] { $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] $sub$wt_dcache_wbuffer.v:0$608_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$622_Y [30:8] { $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] $sub$wt_dcache_wbuffer.v:0$622_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$646_Y [30:8] { $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] $sub$wt_dcache_wbuffer.v:0$646_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$651_Y [30:8] { $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] $sub$wt_dcache_wbuffer.v:0$651_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$656_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] $sub$wt_dcache_wbuffer.v:0$656_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$663_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] $sub$wt_dcache_wbuffer.v:0$663_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$669_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] $sub$wt_dcache_wbuffer.v:0$669_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$674_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] $sub$wt_dcache_wbuffer.v:0$674_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$772_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] $sub$wt_dcache_wbuffer.v:0$772_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$791_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] $sub$wt_dcache_wbuffer.v:0$791_Y [31] }
  connect $sub$wt_dcache_wbuffer.v:0$949_Y [30:12] { $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] $sub$wt_dcache_wbuffer.v:0$949_Y [31] }
  connect \ariane_pkg_is_inside_cacheable_regions$func$wt_dcache_wbuffer.v:211$504.sv2v_autoblock_1.k 1
  connect \debug_paddr[0] { \wbuffer_q [85:54] 2'00 }
  connect \debug_paddr[1] { \wbuffer_q [171:140] 2'00 }
  connect \debug_paddr[2] { \wbuffer_q [257:226] 2'00 }
  connect \debug_paddr[3] { \wbuffer_q [343:312] 2'00 }
  connect \debug_paddr[4] { \wbuffer_q [429:398] 2'00 }
  connect \debug_paddr[5] { \wbuffer_q [515:484] 2'00 }
  connect \debug_paddr[6] { \wbuffer_q [601:570] 2'00 }
  connect \debug_paddr[7] { \wbuffer_q [687:656] 2'00 }
  connect \is_ni 1'0
  connect \mem_ack_ptr_o \dirty_ptr
  connect \mem_resp_ptr_o \rtrn_ptr
  connect \miss_id_o \tx_id
  connect \miss_paddr_o { \wbuffer_dirty_mux [85:54] \bdirty_off }
  connect \miss_size_o { 1'0 \wt_cache_pkg_toSize32$func$wt_dcache_wbuffer.v:273$415.$result }
  connect \miss_tag \wbuffer_dirty_mux [85:64]
  connect \miss_vld_bits_o 8'00000000
  connect \miss_we_o 1'1
  connect \ni_conflict 1'0
  connect \p_buffer.sv2v_autoblock_8.k 8
  connect \port_rd_hit_oh_q \rd_hit_oh_i
  connect \rd_hit_oh_d \rd_hit_oh_i
  connect \rd_idx_o \wbuffer_check_mux [63:56]
  connect \rd_off_o { \wbuffer_check_mux [55:54] 2'00 }
  connect \rd_paddr { \wbuffer_check_mux [85:54] 2'00 }
  connect \rd_tag_d \wbuffer_check_mux [85:64]
  connect \rd_tag_o \rd_tag_q
  connect \rd_tag_only_o 1'1
  connect \redo_ptr_o \wr_ptr
  connect \req_port_o [33:0] 34'0000000000000000000000000000000000
  connect \sv2v_tmp_3FCC7 1'0
  connect \sv2v_tmp_AD78A 1'0
  connect \sv2v_tmp_D43F8 0
  connect { \tx_paddr_o [103:102] \tx_paddr_o [69:68] \tx_paddr_o [35:34] \tx_paddr_o [1:0] } 8'00000000
  connect \tx_stat_data_o \tx_stat_q
  connect \tx_vld_o { \tx_stat_q [31] \tx_stat_q [23] \tx_stat_q [15] \tx_stat_q [7] }
  connect \wbuffer_data_o \wbuffer_q
  connect \wr_cl_idx_d \wr_cl_idx_i
  connect \wr_cl_vld_d \wr_cl_vld_i
  connect \wr_off_o [1:0] 2'00
  connect \wr_paddr { \wr_idx_o \wr_off_o [3:2] 2'00 }
  connect \write_ptr_o \wr_ptr
  connect \wtag_comp { \wbuffer_q [665:658] \wbuffer_q [579:572] \wbuffer_q [493:486] \wbuffer_q [407:400] \wbuffer_q [321:314] \wbuffer_q [235:228] \wbuffer_q [149:142] \wbuffer_q [63:56] }
end
