C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module router_sync

Top level modules:
	router_sync

} {} {}} C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync_tb.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Router/router_sync_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module router_sync_tb

Top level modules:
	router_sync_tb

} {} {}}
