 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed May  8 21:34:41 2019
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c

  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U692/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.48


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U699/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.48


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U702/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.48


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U709/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.48


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U1/Y (AO22X1_RVT)                               0.05 *    -9.49 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.48


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U708/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.48


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U2/Y (AO22X1_RVT)                               0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.48


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U693/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.48


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U687/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.48


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U705/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U691/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U689/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U697/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U698/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U696/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U703/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U694/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U688/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U706/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


  Startpoint: fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/Q (DFFX1_RVT)
                                                          0.15       0.15 f
  U1452/Y (AO22X1_RVT)                                    0.09 *     0.23 f
  U1431/Y (AO21X1_RVT)                                    0.06 *     0.29 f
  U66/Y (NBUFFX4_RVT)                                    -9.83 *    -9.54 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      -9.54 f
  fpu_add/U695/Y (AO22X1_RVT)                             0.05 *    -9.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/D (DFFX1_RVT)
                                                          0.00 *    -9.49 f
  data arrival time                                                 -9.49

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                  9.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.47


1
