Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Oct 30 18:49:48 2024
| Host         : joaquin-HP running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal         |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------+------------------+------------------+----------------+--------------+
|  i_clock_IBUF                |                            |                  |                1 |              2 |         2.00 |
|  instance_name/inst/clk_out1 | mod_uart_rx/s_next         | reset_IBUF       |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out1 | mod_uart_tx/s_next         | reset_IBUF       |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out1 | mod_interface/data_a_next  | reset_IBUF       |                3 |              8 |         2.67 |
|  instance_name/inst/clk_out1 | mod_interface/alu_res_next | reset_IBUF       |                3 |              8 |         2.67 |
|  instance_name/inst/clk_out1 | mod_interface/data_b_next  | reset_IBUF       |                3 |              8 |         2.67 |
|  instance_name/inst/clk_out1 | mod_interface/data_op_next | reset_IBUF       |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out1 | mod_uart_rx/b_next         | reset_IBUF       |                4 |              8 |         2.00 |
|  instance_name/inst/clk_out1 | mod_uart_tx/b_next_0       | reset_IBUF       |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out1 |                            | reset_IBUF       |                4 |             13 |         3.25 |
|  instance_name/inst/clk_out1 |                            |                  |                9 |             34 |         3.78 |
+------------------------------+----------------------------+------------------+------------------+----------------+--------------+


