--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top1.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8034 paths analyzed, 1196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.490ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_8 (SLICE_X53Y71.G1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclkbufmux falling at 5.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.XQ      Tcko                  0.592   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X53Y68.G2      net (fanout=2)        1.317   inst_ov7670capt1/latched_vsync
    SLICE_X53Y68.Y       Tilo                  0.704   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X53Y71.G1      net (fanout=15)       1.255   inst_ov7670capt1/N01
    SLICE_X53Y71.CLK     Tgck                  0.837   inst_ov7670capt1/address<2>
                                                       inst_ov7670capt1/address_mux0001<6>1
                                                       inst_ov7670capt1/address_8
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (2.133ns logic, 2.572ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_3 (FF)
  Destination:          inst_ov7670capt1/address_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.090ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.048 - 0.049)
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_3 to inst_ov7670capt1/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.XQ      Tcko                  0.592   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    SLICE_X52Y70.G2      net (fanout=21)       0.818   inst_ov7670capt1/address<3>
    SLICE_X52Y70.Y       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>137
    SLICE_X52Y70.F4      net (fanout=1)        0.023   inst_ov7670capt1/address_mux0001<0>137/O
    SLICE_X52Y70.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.G3      net (fanout=1)        0.343   inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.Y       Tilo                  0.704   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X53Y71.G1      net (fanout=15)       1.255   inst_ov7670capt1/N01
    SLICE_X53Y71.CLK     Tgck                  0.837   inst_ov7670capt1/address<2>
                                                       inst_ov7670capt1/address_mux0001<6>1
                                                       inst_ov7670capt1/address_8
    -------------------------------------------------  ---------------------------
    Total                                      6.090ns (3.651ns logic, 2.439ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_4 (FF)
  Destination:          inst_ov7670capt1/address_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.036ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.048 - 0.049)
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_4 to inst_ov7670capt1/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.652   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_4
    SLICE_X53Y70.F2      net (fanout=21)       0.759   inst_ov7670capt1/address<4>
    SLICE_X53Y70.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>150
                                                       inst_ov7670capt1/address_mux0001<0>150
    SLICE_X52Y70.F3      net (fanout=1)        0.023   inst_ov7670capt1/address_mux0001<0>150
    SLICE_X52Y70.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.G3      net (fanout=1)        0.343   inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.Y       Tilo                  0.704   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X53Y71.G1      net (fanout=15)       1.255   inst_ov7670capt1/N01
    SLICE_X53Y71.CLK     Tgck                  0.837   inst_ov7670capt1/address<2>
                                                       inst_ov7670capt1/address_mux0001<6>1
                                                       inst_ov7670capt1/address_8
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (3.656ns logic, 2.380ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_12 (SLICE_X54Y70.G1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.043 - 0.045)
  Source Clock:         ov7670_pclkbufmux falling at 5.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.XQ      Tcko                  0.592   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X53Y68.G2      net (fanout=2)        1.317   inst_ov7670capt1/latched_vsync
    SLICE_X53Y68.Y       Tilo                  0.704   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X54Y70.G1      net (fanout=15)       1.166   inst_ov7670capt1/N01
    SLICE_X54Y70.CLK     Tgck                  0.892   inst_ov7670capt1/address<10>
                                                       inst_ov7670capt1/address_mux0001<2>1
                                                       inst_ov7670capt1/address_12
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (2.188ns logic, 2.483ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_3 (FF)
  Destination:          inst_ov7670capt1/address_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.008 - 0.014)
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_3 to inst_ov7670capt1/address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.XQ      Tcko                  0.592   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    SLICE_X52Y70.G2      net (fanout=21)       0.818   inst_ov7670capt1/address<3>
    SLICE_X52Y70.Y       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>137
    SLICE_X52Y70.F4      net (fanout=1)        0.023   inst_ov7670capt1/address_mux0001<0>137/O
    SLICE_X52Y70.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.G3      net (fanout=1)        0.343   inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.Y       Tilo                  0.704   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X54Y70.G1      net (fanout=15)       1.166   inst_ov7670capt1/N01
    SLICE_X54Y70.CLK     Tgck                  0.892   inst_ov7670capt1/address<10>
                                                       inst_ov7670capt1/address_mux0001<2>1
                                                       inst_ov7670capt1/address_12
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (3.706ns logic, 2.350ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_4 (FF)
  Destination:          inst_ov7670capt1/address_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.002ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.008 - 0.014)
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_4 to inst_ov7670capt1/address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.652   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_4
    SLICE_X53Y70.F2      net (fanout=21)       0.759   inst_ov7670capt1/address<4>
    SLICE_X53Y70.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>150
                                                       inst_ov7670capt1/address_mux0001<0>150
    SLICE_X52Y70.F3      net (fanout=1)        0.023   inst_ov7670capt1/address_mux0001<0>150
    SLICE_X52Y70.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.G3      net (fanout=1)        0.343   inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.Y       Tilo                  0.704   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X54Y70.G1      net (fanout=15)       1.166   inst_ov7670capt1/N01
    SLICE_X54Y70.CLK     Tgck                  0.892   inst_ov7670capt1/address<10>
                                                       inst_ov7670capt1/address_mux0001<2>1
                                                       inst_ov7670capt1/address_12
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (3.711ns logic, 2.291ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_13 (SLICE_X54Y71.G1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.043 - 0.045)
  Source Clock:         ov7670_pclkbufmux falling at 5.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.XQ      Tcko                  0.592   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X53Y68.G2      net (fanout=2)        1.317   inst_ov7670capt1/latched_vsync
    SLICE_X53Y68.Y       Tilo                  0.704   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X54Y71.G1      net (fanout=15)       1.166   inst_ov7670capt1/N01
    SLICE_X54Y71.CLK     Tgck                  0.892   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_mux0001<1>1
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (2.188ns logic, 2.483ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_3 (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.008 - 0.014)
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_3 to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.XQ      Tcko                  0.592   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_3
    SLICE_X52Y70.G2      net (fanout=21)       0.818   inst_ov7670capt1/address<3>
    SLICE_X52Y70.Y       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>137
    SLICE_X52Y70.F4      net (fanout=1)        0.023   inst_ov7670capt1/address_mux0001<0>137/O
    SLICE_X52Y70.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.G3      net (fanout=1)        0.343   inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.Y       Tilo                  0.704   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X54Y71.G1      net (fanout=15)       1.166   inst_ov7670capt1/N01
    SLICE_X54Y71.CLK     Tgck                  0.892   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_mux0001<1>1
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (3.706ns logic, 2.350ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_4 (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.002ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.008 - 0.014)
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_4 to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.652   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_4
    SLICE_X53Y70.F2      net (fanout=21)       0.759   inst_ov7670capt1/address<4>
    SLICE_X53Y70.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>150
                                                       inst_ov7670capt1/address_mux0001<0>150
    SLICE_X52Y70.F3      net (fanout=1)        0.023   inst_ov7670capt1/address_mux0001<0>150
    SLICE_X52Y70.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.G3      net (fanout=1)        0.343   inst_ov7670capt1/address_mux0001<0>151
    SLICE_X53Y68.Y       Tilo                  0.704   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X54Y71.G1      net (fanout=15)       1.166   inst_ov7670capt1/N01
    SLICE_X54Y71.CLK     Tgck                  0.892   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_mux0001<1>1
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (3.711ns logic, 2.291ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y9.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_11 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.104 - 0.070)
  Source Clock:         ov7670_pclkbufmux rising at 10.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_11 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y78.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_11
    RAMB16_X1Y9.DIA0     net (fanout=3)        0.539   inst_ov7670capt1/d_latch<11>
    RAMB16_X1Y9.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.396ns logic, 0.539ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y8.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_13 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.108 - 0.091)
  Source Clock:         ov7670_pclkbufmux rising at 10.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_13 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y77.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<13>
                                                       inst_ov7670capt1/d_latch_13
    RAMB16_X1Y8.DIA0     net (fanout=3)        0.732   inst_ov7670capt1/d_latch<13>
    RAMB16_X1Y8.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.344ns logic, 0.732ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point cc (SLICE_X55Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cc (FF)
  Destination:          cc (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cc to cc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y83.YQ      Tcko                  0.470   cc
                                                       cc
    SLICE_X55Y83.BY      net (fanout=5)        0.462   cc
    SLICE_X55Y83.CLK     Tckdi       (-Th)    -0.135   cc
                                                       cc
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.605ns logic, 0.462ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X63Y87.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X63Y87.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<1>/SR
  Logical resource: inst_ov7670capt1/latched_d_1/SR
  Location pin: SLICE_X64Y81.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<0>/SR
  Logical resource: u1/clockp_0/SR
  Location pin: SLICE_X59Y56.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<0>/SR
  Logical resource: u1/clockp_0/SR
  Location pin: SLICE_X59Y56.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: u1/clockp<0>/CLK
  Logical resource: u1/clockp_0/CK
  Location pin: SLICE_X59Y56.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_1/SR
  Location pin: SLICE_X55Y63.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_1/SR
  Location pin: SLICE_X55Y63.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: u1/clockp<1>/CLK
  Logical resource: u1/clockp_1/CK
  Location pin: SLICE_X55Y63.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<2>/SR
  Logical resource: u1/clockp_2/SR
  Location pin: SLICE_X56Y61.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<2>/SR
  Logical resource: u1/clockp_2/SR
  Location pin: SLICE_X56Y61.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/clockp<2>/CLK
  Logical resource: u1/clockp_2/CK
  Location pin: SLICE_X56Y61.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_3/SR
  Location pin: SLICE_X58Y66.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_3/SR
  Location pin: SLICE_X58Y66.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/clockp<3>/CLK
  Logical resource: u1/clockp_3/CK
  Location pin: SLICE_X58Y66.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.447|    4.745|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8034 paths, 0 nets, and 2196 connections

Design statistics:
   Minimum period:   9.490ns{1}   (Maximum frequency: 105.374MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 25 13:22:39 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



