/*
 * Copyright 2024 Nordic Semiconductor ASA
 * SPDX-License-Identifier: Apache-2.0
 */

/* Required loopbacks
 * P1.8 <-> P1.9
 * P1.10 >-> P1.11
 * P2.8 <-> P2.9
 * P2.10 <-> P1.14
 */

/ {
	aliases {
		qdec0 = &qdec20;
		qdec1 = &qdec21;
		qenca = &phase_a;
		qencb = &phase_b;
		qenca1 = &phase_a1;
		qencb1 = &phase_b1;
	};

	encoder-emulate {
		compatible = "gpio-leds";
		phase_a: phase_a {
			gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>;
		};
		phase_b: phase_b {
			gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>;
		};
		phase_a1: phase_a1 {
			gpios = <&gpio2 9 GPIO_ACTIVE_HIGH>;
		};
		phase_b1: phase_b1 {
			gpios = <&gpio1 14 GPIO_ACTIVE_HIGH>;
		};
	};
};

&pinctrl {
	qdec_20_pinctrl: qdec_20_pinctrl {
		group1 {
			psels = <NRF_PSEL(QDEC_A, 1, 8)>,
				<NRF_PSEL(QDEC_B, 1, 10)>;
		};
	};

	qdec_20_sleep_pinctrl: qdec_20_sleep_pinctrl {
		group1 {
			psels = <NRF_PSEL(QDEC_A, 1, 8)>,
				<NRF_PSEL(QDEC_B, 1, 10)>;
			low-power-enable;
		};
	};

	qdec_21_pinctrl: qdec_21_pinctrl {
		group1 {
			psels = <NRF_PSEL(QDEC_A, 2, 8)>,
				<NRF_PSEL(QDEC_B, 2, 10)>;
		};
	};

	qdec_21_sleep_pinctrl: qdec_21_sleep_pinctrl {
		group1 {
			psels = <NRF_PSEL(QDEC_A, 2, 8)>,
				<NRF_PSEL(QDEC_B, 2, 10)>;
			low-power-enable;
		};
	};
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&qdec20 {
	status = "okay";
	pinctrl-0 = <&qdec_20_pinctrl>;
	pinctrl-1 = <&qdec_20_sleep_pinctrl>;
	pinctrl-names = "default", "sleep";
	steps = <127>;
	led-pre = <500>;
	zephyr,pm-device-runtime-auto;
};

&qdec21 {
	status = "okay";
	pinctrl-0 = <&qdec_21_pinctrl>;
	pinctrl-1 = <&qdec_21_sleep_pinctrl>;
	pinctrl-names = "default", "sleep";
	steps = <127>;
	led-pre = <500>;
	zephyr,pm-device-runtime-auto;
};
