{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607058610747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607058610747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 23:10:10 2020 " "Processing started: Thu Dec 03 23:10:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607058610747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607058610747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISCPROCESSOR -c TRISCPROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISCPROCESSOR -c TRISCPROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607058610747 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607058614372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/trischex/trischex.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/trischex/trischex.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCHEX " "Found entity 1: TRISCHEX" {  } { { "../TRISCHEX/TRISCHEX.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCHEX/TRISCHEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058614611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058614611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/and_xor/and_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/and_xor/and_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_XOR " "Found entity 1: AND_XOR" {  } { { "../../Lab_7/AND_XOR/AND_XOR.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/AND_XOR/AND_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058614658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058614658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/adder_subtractor/adder_subtractor.v 2 2 " "Found 2 design units, including 2 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/adder_subtractor/adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Subtractor " "Found entity 1: Adder_Subtractor" {  } { { "../../Lab_7/Adder_Subtractor/Adder_Subtractor.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/Adder_Subtractor/Adder_Subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058614720 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "../../Lab_7/Adder_Subtractor/Adder_Subtractor.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/Adder_Subtractor/Adder_Subtractor.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058614720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058614720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/alu/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Lab_7/ALU/ALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058614798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058614798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/ir/ir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/ir/ir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../../Lab_10/IR/IR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/IR/IR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058614861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058614861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/acc/acc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/acc/acc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "../../Lab_10/ACC/ACC.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/ACC/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058614939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058614939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/id/id.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/id/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058614986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058614986 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(26) " "Verilog HDL information at FSM.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1607058615056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058615063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058615063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscflag/triscflag.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscflag/triscflag.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCFLAG " "Found entity 1: TRISCFLAG" {  } { { "../TRISCFLAG/TRISCFLAG.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058615224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058615224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscalu/triscalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscalu/triscalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCALU " "Found entity 1: TRISCALU" {  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058615384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058615384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/cu/cu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/cu/cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../../Lab_12/CU/CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058615549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058615549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/pc/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../Lab_10/PC/PC.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058615663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058615663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscramfall2020/triscramfall2020.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscramfall2020/triscramfall2020.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMfall2020 " "Found entity 1: TRISCRAMfall2020" {  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAMfall2020/TRISCRAMfall2020.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058615779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058615779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscram/triscram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscram/triscram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAM " "Found entity 1: TRISCRAM" {  } { { "../TRISCRAM/TRISCRAM.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAM/TRISCRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058615932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058615932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triscprocessor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file triscprocessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCPROCESSOR " "Found entity 1: TRISCPROCESSOR" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058616120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058616120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISCPROCESSOR " "Elaborating entity \"TRISCPROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607058617036 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 128 1496 1640 296 "inst7" "" } { 128 1496 1640 296 "inst7" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058617083 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[15..0\] C15..0 " "Converted element name(s) from \"C\[15..0\]\" to \"C15..0\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 128 1496 1640 296 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617099 ""}  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 128 1496 1640 296 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607058617099 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } { 136 1160 1368 296 "inst4" "" } { 136 1160 1368 296 "inst4" "" } { 136 1160 1368 296 "inst4" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058617099 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[12\] C12 " "Converted element name(s) from \"C\[12\]\" to \"C12\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617099 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[13\] C13 " "Converted element name(s) from \"C\[13\]\" to \"C13\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617099 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[14\] C14 " "Converted element name(s) from \"C\[14\]\" to \"C14\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617099 ""}  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } { 136 1160 1368 296 "inst4" "" } { 136 1160 1368 296 "inst4" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607058617099 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1384 1480 296 "inst5" "" } { 136 1384 1480 296 "inst5" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058617099 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[15\] C15 " "Converted element name(s) from \"C\[15\]\" to \"C15\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1384 1480 296 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617099 ""}  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1384 1480 296 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607058617099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"PC:inst2\"" {  } { { "TRISCPROCESSOR.bdf" "inst2" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 144 600 768 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 PC:inst2\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"PC:inst2\|74193:inst\"" {  } { { "../../Lab_10/PC/PC.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/PC/PC.bdf" { { 192 592 712 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst2\|74193:inst " "Elaborated megafunction instantiation \"PC:inst2\|74193:inst\"" {  } { { "../../Lab_10/PC/PC.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/PC/PC.bdf" { { 192 592 712 352 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058617474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:inst7 " "Elaborating entity \"CU\" for hierarchy \"CU:inst7\"" {  } { { "TRISCPROCESSOR.bdf" "inst7" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 128 1496 1640 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617505 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "../../Lab_12/CU/CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } { 72 808 824 240 "C" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058617520 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[15..0\] C15..0 " "Converted element name(s) from \"C\[15..0\]\" to \"C15..0\"" {  } { { "../../Lab_12/CU/CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617520 ""}  } { { "../../Lab_12/CU/CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607058617520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM CU:inst7\|FSM:inst1 " "Elaborating entity \"FSM\" for hierarchy \"CU:inst7\|FSM:inst1\"" {  } { { "../../Lab_12/CU/CU.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 248 912 1120 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(29) " "Verilog HDL assignment warning at FSM.v(29): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(31) " "Verilog HDL assignment warning at FSM.v(31): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(32) " "Verilog HDL assignment warning at FSM.v(32): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(34) " "Verilog HDL assignment warning at FSM.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(35) " "Verilog HDL Always Construct warning at FSM.v(35): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(36) " "Verilog HDL Always Construct warning at FSM.v(36): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(37) " "Verilog HDL Always Construct warning at FSM.v(37): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(38) " "Verilog HDL Always Construct warning at FSM.v(38): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(39) " "Verilog HDL Always Construct warning at FSM.v(39): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(40) " "Verilog HDL Always Construct warning at FSM.v(40): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(41) " "Verilog HDL Always Construct warning at FSM.v(41): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(42) " "Verilog HDL Always Construct warning at FSM.v(42): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(43) " "Verilog HDL Always Construct warning at FSM.v(43): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(44) " "Verilog HDL Always Construct warning at FSM.v(44): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(45) " "Verilog HDL Always Construct warning at FSM.v(45): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(48) " "Verilog HDL assignment warning at FSM.v(48): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(49) " "Verilog HDL assignment warning at FSM.v(49): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(50) " "Verilog HDL assignment warning at FSM.v(50): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(52) " "Verilog HDL assignment warning at FSM.v(52): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(53) " "Verilog HDL assignment warning at FSM.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(55) " "Verilog HDL assignment warning at FSM.v(55): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(56) " "Verilog HDL assignment warning at FSM.v(56): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(57) " "Verilog HDL assignment warning at FSM.v(57): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(58) " "Verilog HDL assignment warning at FSM.v(58): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(60) " "Verilog HDL assignment warning at FSM.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(61) " "Verilog HDL assignment warning at FSM.v(61): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(62) " "Verilog HDL assignment warning at FSM.v(62): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(63) " "Verilog HDL assignment warning at FSM.v(63): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(65) " "Verilog HDL assignment warning at FSM.v(65): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(66) " "Verilog HDL assignment warning at FSM.v(66): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(67) " "Verilog HDL assignment warning at FSM.v(67): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(68) " "Verilog HDL assignment warning at FSM.v(68): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(70) " "Verilog HDL assignment warning at FSM.v(70): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(72) " "Verilog HDL assignment warning at FSM.v(72): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(74) " "Verilog HDL assignment warning at FSM.v(74): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z FSM.v(76) " "Verilog HDL Always Construct warning at FSM.v(76): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N FSM.v(78) " "Verilog HDL Always Construct warning at FSM.v(78): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONTROL FSM.v(26) " "Verilog HDL Always Construct warning at FSM.v(26): inferring latch(es) for variable \"CONTROL\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate FSM.v(26) " "Verilog HDL Always Construct warning at FSM.v(26): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JPN1 FSM.v(26) " "Inferred latch for \"nextstate.JPN1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JPZ1 FSM.v(26) " "Inferred latch for \"nextstate.JPZ1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JMP1 FSM.v(26) " "Inferred latch for \"nextstate.JMP1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.CLR1 FSM.v(26) " "Inferred latch for \"nextstate.CLR1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.INC1 FSM.v(26) " "Inferred latch for \"nextstate.INC1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR4 FSM.v(26) " "Inferred latch for \"nextstate.XOR4\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR3 FSM.v(26) " "Inferred latch for \"nextstate.XOR3\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR2 FSM.v(26) " "Inferred latch for \"nextstate.XOR2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR1 FSM.v(26) " "Inferred latch for \"nextstate.XOR1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB4 FSM.v(26) " "Inferred latch for \"nextstate.SUB4\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB3 FSM.v(26) " "Inferred latch for \"nextstate.SUB3\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB2 FSM.v(26) " "Inferred latch for \"nextstate.SUB2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB1 FSM.v(26) " "Inferred latch for \"nextstate.SUB1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD4 FSM.v(26) " "Inferred latch for \"nextstate.ADD4\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD3 FSM.v(26) " "Inferred latch for \"nextstate.ADD3\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD2 FSM.v(26) " "Inferred latch for \"nextstate.ADD2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD1 FSM.v(26) " "Inferred latch for \"nextstate.ADD1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.STA2 FSM.v(26) " "Inferred latch for \"nextstate.STA2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.STA1 FSM.v(26) " "Inferred latch for \"nextstate.STA1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA3 FSM.v(26) " "Inferred latch for \"nextstate.LDA3\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA2 FSM.v(26) " "Inferred latch for \"nextstate.LDA2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA1 FSM.v(26) " "Inferred latch for \"nextstate.LDA1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.DECODE FSM.v(26) " "Inferred latch for \"nextstate.DECODE\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.FETCH2 FSM.v(26) " "Inferred latch for \"nextstate.FETCH2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.FETCH1 FSM.v(26) " "Inferred latch for \"nextstate.FETCH1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.START FSM.v(26) " "Inferred latch for \"nextstate.START\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[0\] FSM.v(26) " "Inferred latch for \"CONTROL\[0\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[1\] FSM.v(26) " "Inferred latch for \"CONTROL\[1\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[2\] FSM.v(26) " "Inferred latch for \"CONTROL\[2\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[3\] FSM.v(26) " "Inferred latch for \"CONTROL\[3\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[4\] FSM.v(26) " "Inferred latch for \"CONTROL\[4\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[5\] FSM.v(26) " "Inferred latch for \"CONTROL\[5\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[6\] FSM.v(26) " "Inferred latch for \"CONTROL\[6\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[7\] FSM.v(26) " "Inferred latch for \"CONTROL\[7\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[8\] FSM.v(26) " "Inferred latch for \"CONTROL\[8\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[9\] FSM.v(26) " "Inferred latch for \"CONTROL\[9\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[10\] FSM.v(26) " "Inferred latch for \"CONTROL\[10\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[11\] FSM.v(26) " "Inferred latch for \"CONTROL\[11\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[12\] FSM.v(26) " "Inferred latch for \"CONTROL\[12\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[13\] FSM.v(26) " "Inferred latch for \"CONTROL\[13\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[14\] FSM.v(26) " "Inferred latch for \"CONTROL\[14\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[15\] FSM.v(26) " "Inferred latch for \"CONTROL\[15\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607058617583 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID CU:inst7\|ID:inst " "Elaborating entity \"ID\" for hierarchy \"CU:inst7\|ID:inst\"" {  } { { "../../Lab_12/CU/CU.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 344 432 600 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(11) " "Verilog HDL assignment warning at ID.v(11): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(12) " "Verilog HDL assignment warning at ID.v(12): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(13) " "Verilog HDL assignment warning at ID.v(13): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(14) " "Verilog HDL assignment warning at ID.v(14): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(15) " "Verilog HDL assignment warning at ID.v(15): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(16) " "Verilog HDL assignment warning at ID.v(16): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(17) " "Verilog HDL assignment warning at ID.v(17): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(18) " "Verilog HDL assignment warning at ID.v(18): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(19) " "Verilog HDL assignment warning at ID.v(19): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(20) " "Verilog HDL assignment warning at ID.v(20): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(21) " "Verilog HDL assignment warning at ID.v(21): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607058617630 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCFLAG TRISCFLAG:inst5 " "Elaborating entity \"TRISCFLAG\" for hierarchy \"TRISCFLAG:inst5\"" {  } { { "TRISCPROCESSOR.bdf" "inst5" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1384 1480 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617676 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "../TRISCFLAG/TRISCFLAG.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { { 256 424 592 272 "C\[15\]" "" } { 224 808 984 240 "C" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058617692 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[15\] C15 " "Converted element name(s) from \"C\[15\]\" to \"C15\"" {  } { { "../TRISCFLAG/TRISCFLAG.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { { 256 424 592 272 "C\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617692 ""}  } { { "../TRISCFLAG/TRISCFLAG.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { { 256 424 592 272 "C\[15\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607058617692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 TRISCFLAG:inst5\|74175:inst " "Elaborating entity \"74175\" for hierarchy \"TRISCFLAG:inst5\|74175:inst\"" {  } { { "../TRISCFLAG/TRISCFLAG.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { { 112 672 792 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058617926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCFLAG:inst5\|74175:inst " "Elaborated megafunction instantiation \"TRISCFLAG:inst5\|74175:inst\"" {  } { { "../TRISCFLAG/TRISCFLAG.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { { 112 672 792 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058617942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCALU TRISCALU:inst4 " "Elaborating entity \"TRISCALU\" for hierarchy \"TRISCALU:inst4\"" {  } { { "TRISCPROCESSOR.bdf" "inst4" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618005 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 136 520 688 152 "C\[12\]" "" } { 152 520 688 168 "C\[13\]" "" } { 184 872 1040 200 "C\[14\]" "" } { 136 816 992 152 "C" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058618051 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[12\] C12 " "Converted element name(s) from \"C\[12\]\" to \"C12\"" {  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 136 520 688 152 "C\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618051 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[13\] C13 " "Converted element name(s) from \"C\[13\]\" to \"C13\"" {  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 152 520 688 168 "C\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618051 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[14\] C14 " "Converted element name(s) from \"C\[14\]\" to \"C14\"" {  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 184 872 1040 200 "C\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618051 ""}  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 136 520 688 152 "C\[12\]" "" } { 152 520 688 168 "C\[13\]" "" } { 184 872 1040 200 "C\[14\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607058618051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU TRISCALU:inst4\|ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"TRISCALU:inst4\|ALU:inst\"" {  } { { "../TRISCALU/TRISCALU.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 112 704 800 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Subtractor TRISCALU:inst4\|ALU:inst\|Adder_Subtractor:inst1 " "Elaborating entity \"Adder_Subtractor\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|Adder_Subtractor:inst1\"" {  } { { "../../Lab_7/ALU/ALU.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 80 544 672 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder TRISCALU:inst4\|ALU:inst\|Adder_Subtractor:inst1\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|Adder_Subtractor:inst1\|full_adder:fa0\"" {  } { { "../../Lab_7/Adder_Subtractor/Adder_Subtractor.v" "fa0" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/Adder_Subtractor/Adder_Subtractor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\"" {  } { { "../../Lab_7/ALU/ALU.bdf" "inst3" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 256 776 888 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\"" {  } { { "../../Lab_7/ALU/ALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 256 776 888 344 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058618645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3 " "Instantiated megafunction \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618645 ""}  } { { "../../Lab_7/ALU/ALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 256 776 888 344 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607058618645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000 TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "../../Lab_7/ALU/ALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 256 776 888 344 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058618941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_omc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omc " "Found entity 1: mux_omc" {  } { { "db/mux_omc.tdf" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/db/mux_omc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058619222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058619222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omc TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_omc:auto_generated " "Elaborating entity \"mux_omc\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_omc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058619238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_XOR TRISCALU:inst4\|ALU:inst\|AND_XOR:inst2 " "Elaborating entity \"AND_XOR\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|AND_XOR:inst2\"" {  } { { "../../Lab_7/ALU/ALU.bdf" "inst2" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 320 544 672 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058619363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst3 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst3\"" {  } { { "TRISCPROCESSOR.bdf" "inst3" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 784 1080 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058619488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 ACC:inst3\|74157:inst1 " "Elaborating entity \"74157\" for hierarchy \"ACC:inst3\|74157:inst1\"" {  } { { "../../Lab_10/ACC/ACC.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/ACC/ACC.bdf" { { 208 456 576 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058619785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ACC:inst3\|74157:inst1 " "Elaborated megafunction instantiation \"ACC:inst3\|74157:inst1\"" {  } { { "../../Lab_10/ACC/ACC.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/ACC/ACC.bdf" { { 208 456 576 400 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058619816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAM TRISCRAM:inst " "Elaborating entity \"TRISCRAM\" for hierarchy \"TRISCRAM:inst\"" {  } { { "TRISCPROCESSOR.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 112 344 584 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058619848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMfall2020 TRISCRAM:inst\|TRISCRAMfall2020:inst " "Elaborating entity \"TRISCRAMfall2020\" for hierarchy \"TRISCRAM:inst\|TRISCRAMfall2020:inst\"" {  } { { "../TRISCRAM/TRISCRAM.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAM/TRISCRAM.bdf" { { 168 696 912 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058619972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "altsyncram_component" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAMfall2020/TRISCRAMfall2020.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAMfall2020/TRISCRAMfall2020.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMfall2020.mif " "Parameter \"init_file\" = \"TRISCRAMfall2020.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620394 ""}  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAMfall2020/TRISCRAMfall2020.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607058620394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vc1 " "Found entity 1: altsyncram_7vc1" {  } { { "db/altsyncram_7vc1.tdf" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/db/altsyncram_7vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607058620831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607058620831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vc1 TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated " "Elaborating entity \"altsyncram_7vc1\" for hierarchy \"TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058620847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst6 " "Elaborating entity \"IR\" for hierarchy \"IR:inst6\"" {  } { { "TRISCPROCESSOR.bdf" "inst6" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -40 1496 1648 112 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058621175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCHEX TRISCHEX:inst8 " "Elaborating entity \"TRISCHEX\" for hierarchy \"TRISCHEX:inst8\"" {  } { { "TRISCPROCESSOR.bdf" "inst8" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -304 1736 1896 -224 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058621237 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:inst7\|FSM:inst1\|CONTROL\[14\] CU:inst7\|FSM:inst1\|CONTROL\[15\] " "Duplicate LATCH primitive \"CU:inst7\|FSM:inst1\|CONTROL\[14\]\" merged with LATCH primitive \"CU:inst7\|FSM:inst1\|CONTROL\[15\]\"" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058622596 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:inst7\|FSM:inst1\|CONTROL\[2\] CU:inst7\|FSM:inst1\|CONTROL\[7\] " "Duplicate LATCH primitive \"CU:inst7\|FSM:inst1\|CONTROL\[2\]\" merged with LATCH primitive \"CU:inst7\|FSM:inst1\|CONTROL\[7\]\"" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607058622596 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1607058622596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:inst7\|FSM:inst1\|nextstate.JMP1_699 " "Latch CU:inst7\|FSM:inst1\|nextstate.JMP1_699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst7\|FSM:inst1\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal CU:inst7\|FSM:inst1\|state.DECODE" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607058622611 ""}  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607058622611 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst2\|74193:inst\|23 PC:inst2\|74193:inst\|23~_emulated PC:inst2\|74193:inst\|23~1 " "Register \"PC:inst2\|74193:inst\|23\" is converted into an equivalent circuit using register \"PC:inst2\|74193:inst\|23~_emulated\" and latch \"PC:inst2\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607058622611 "|TRISCPROCESSOR|PC:inst2|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst2\|74193:inst\|24 PC:inst2\|74193:inst\|24~_emulated PC:inst2\|74193:inst\|24~1 " "Register \"PC:inst2\|74193:inst\|24\" is converted into an equivalent circuit using register \"PC:inst2\|74193:inst\|24~_emulated\" and latch \"PC:inst2\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607058622611 "|TRISCPROCESSOR|PC:inst2|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst2\|74193:inst\|25 PC:inst2\|74193:inst\|25~_emulated PC:inst2\|74193:inst\|25~1 " "Register \"PC:inst2\|74193:inst\|25\" is converted into an equivalent circuit using register \"PC:inst2\|74193:inst\|25~_emulated\" and latch \"PC:inst2\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607058622611 "|TRISCPROCESSOR|PC:inst2|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst2\|74193:inst\|26 PC:inst2\|74193:inst\|26~_emulated PC:inst2\|74193:inst\|26~1 " "Register \"PC:inst2\|74193:inst\|26\" is converted into an equivalent circuit using register \"PC:inst2\|74193:inst\|26~_emulated\" and latch \"PC:inst2\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607058622611 "|TRISCPROCESSOR|PC:inst2|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst3\|74193:inst\|23 ACC:inst3\|74193:inst\|23~_emulated ACC:inst3\|74193:inst\|23~1 " "Register \"ACC:inst3\|74193:inst\|23\" is converted into an equivalent circuit using register \"ACC:inst3\|74193:inst\|23~_emulated\" and latch \"ACC:inst3\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607058622611 "|TRISCPROCESSOR|ACC:inst3|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst3\|74193:inst\|24 ACC:inst3\|74193:inst\|24~_emulated ACC:inst3\|74193:inst\|24~1 " "Register \"ACC:inst3\|74193:inst\|24\" is converted into an equivalent circuit using register \"ACC:inst3\|74193:inst\|24~_emulated\" and latch \"ACC:inst3\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607058622611 "|TRISCPROCESSOR|ACC:inst3|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst3\|74193:inst\|25 ACC:inst3\|74193:inst\|25~_emulated ACC:inst3\|74193:inst\|25~1 " "Register \"ACC:inst3\|74193:inst\|25\" is converted into an equivalent circuit using register \"ACC:inst3\|74193:inst\|25~_emulated\" and latch \"ACC:inst3\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607058622611 "|TRISCPROCESSOR|ACC:inst3|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst3\|74193:inst\|26 ACC:inst3\|74193:inst\|26~_emulated ACC:inst3\|74193:inst\|26~1 " "Register \"ACC:inst3\|74193:inst\|26\" is converted into an equivalent circuit using register \"ACC:inst3\|74193:inst\|26~_emulated\" and latch \"ACC:inst3\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607058622611 "|TRISCPROCESSOR|ACC:inst3|74193:inst|26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1607058622611 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C\[6\] GND " "Pin \"C\[6\]\" is stuck at GND" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 392 1696 1872 408 "C\[15..0\]" "" } { 296 1552 1568 400 "C\[15..0\]" "" } { 296 1416 1432 400 "C\[15\]" "" } { 296 1280 1296 400 "C\[14\]" "" } { 296 1248 1264 400 "C\[13\]" "" } { 296 1216 1232 400 "C\[12\]" "" } { 296 968 984 400 "C\[11\]" "" } { 296 936 952 400 "C\[10\]" "" } { 296 896 912 400 "C\[9\]" "" } { 296 864 880 400 "C\[8\]" "" } { 288 696 712 400 "C\[2\]" "" } { 288 664 680 400 "C\[1\]" "" } { 288 632 648 400 "C\[0\]" "" } { 312 496 512 400 "C\[5\]" "" } { 312 464 480 400 "C\[4\]" "" } { 312 432 448 400 "C\[3\]" "" } { 40 1648 1664 400 "C\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607058622674 "|TRISCPROCESSOR|C[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[7\] GND " "Pin \"MDI\[7\]\" is stuck at GND" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI\[7..0\]" "" } { -144 936 952 136 "MDI\[3..0\]" "" } { -144 464 480 112 "MDI\[7..0\]" "" } { -288 1658 1736 -272 "MDI\[3..0\]" "" } { -160 952 1680 -144 "MDI\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607058622674 "|TRISCPROCESSOR|MDI[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[6\] GND " "Pin \"MDI\[6\]\" is stuck at GND" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI\[7..0\]" "" } { -144 936 952 136 "MDI\[3..0\]" "" } { -144 464 480 112 "MDI\[7..0\]" "" } { -288 1658 1736 -272 "MDI\[3..0\]" "" } { -160 952 1680 -144 "MDI\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607058622674 "|TRISCPROCESSOR|MDI[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[5\] GND " "Pin \"MDI\[5\]\" is stuck at GND" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI\[7..0\]" "" } { -144 936 952 136 "MDI\[3..0\]" "" } { -144 464 480 112 "MDI\[7..0\]" "" } { -288 1658 1736 -272 "MDI\[3..0\]" "" } { -160 952 1680 -144 "MDI\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607058622674 "|TRISCPROCESSOR|MDI[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[4\] GND " "Pin \"MDI\[4\]\" is stuck at GND" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI\[7..0\]" "" } { -144 936 952 136 "MDI\[3..0\]" "" } { -144 464 480 112 "MDI\[7..0\]" "" } { -288 1658 1736 -272 "MDI\[3..0\]" "" } { -160 952 1680 -144 "MDI\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607058622674 "|TRISCPROCESSOR|MDI[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607058622674 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1607058622877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/output_files/TRISCPROCESSOR.map.smsg " "Generated suppressed messages file /Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/output_files/TRISCPROCESSOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1607058624001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607058624985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607058624985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607058625578 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607058625578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607058625578 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1607058625578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607058625578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607058625703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 23:10:25 2020 " "Processing ended: Thu Dec 03 23:10:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607058625703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607058625703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607058625703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607058625703 ""}
