Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: LAB2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LAB2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LAB2"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : LAB2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uadder32.vhd" in Library work.
Architecture behavioral of Entity uadder32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/adder32.vhd" in Library work.
Architecture behavioral of Entity adder32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/addsub32.vhd" in Library work.
Architecture behavioral of Entity addsub32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uaddsub32.vhd" in Library work.
Architecture behavioral of Entity uaddsub32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/mul32.vhd" in Library work.
Architecture behavioral of Entity mul32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/udiv32.vhd" in Library work.
Architecture behavioral of Entity udiv32 is up to date.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/alu.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" in Library work.
Architecture structural of Entity lab2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LAB2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addsub32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uaddsub32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mul32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <udiv32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uadder32> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LAB2> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 98: Unconnected output port 'UART_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 98: Unconnected output port 'GPI1_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 98: Unconnected output port 'GPI2_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 98: Unconnected output port 'GPI3_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 98: Unconnected output port 'GPI4_Interrupt' of component 'mcs'.
WARNING:Xst:753 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 98: Unconnected output port 'INTC_IRQ' of component 'mcs'.
WARNING:Xst:2211 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd" line 98: Instantiating black box module <mcs>.
Entity <LAB2> analyzed. Unit <LAB2> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <addsub32> in library <work> (Architecture <behavioral>).
Entity <addsub32> analyzed. Unit <addsub32> generated.

Analyzing Entity <adder32> in library <work> (Architecture <behavioral>).
Entity <adder32> analyzed. Unit <adder32> generated.

Analyzing Entity <uaddsub32> in library <work> (Architecture <behavioral>).
Entity <uaddsub32> analyzed. Unit <uaddsub32> generated.

Analyzing Entity <uadder32> in library <work> (Architecture <behavioral>).
Entity <uadder32> analyzed. Unit <uadder32> generated.

Analyzing Entity <mul32> in library <work> (Architecture <behavioral>).
Entity <mul32> analyzed. Unit <mul32> generated.

Analyzing Entity <udiv32> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/udiv32.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <operand1>, <operand2>, <isSigned>
Entity <udiv32> analyzed. Unit <udiv32> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mul32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/mul32.vhd".
WARNING:Xst:1780 - Signal <interResult2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <interResult1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32x32-bit multiplier for signal <combinedResult>.
    Found 64-bit adder for signal <convertedResult>.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand1>.
    Found 32-bit adder for signal <newOperand1$addsub0000> created at line 49.
    Found 32-bit 4-to-1 multiplexer for signal <newOperand2>.
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 53.
    Found 1-bit xor2 for signal <result1$xor0000> created at line 61.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  64 Multiplexer(s).
Unit <mul32> synthesized.


Synthesizing Unit <udiv32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/udiv32.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <remainder>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <counter>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <cOperand1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <cOperand2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <isDone>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <exception>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <quotient>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tremainder_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <tquotient_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit adder for signal <cOperand1$addsub0000> created at line 70.
    Found 32-bit 4-to-1 multiplexer for signal <cOperand1$mux0001> created at line 63.
    Found 1-bit 32-to-1 multiplexer for signal <cOperand1$mux0002> created at line 83.
    Found 32-bit adder for signal <cOperand2$addsub0000> created at line 76.
    Found 32-bit 4-to-1 multiplexer for signal <cOperand2$mux0001> created at line 63.
    Found 32-bit subtractor for signal <counter$addsub0000> created at line 104.
    Found 32-bit adder for signal <quotient$addsub0000> created at line 97.
    Found 1-bit xor2 for signal <quotient$xor0000> created at line 96.
    Found 32-bit comparator less for signal <remainder$cmp_lt0000> created at line 92.
    Found 32-bit 4-to-1 multiplexer for signal <remainder$mux0002> created at line 79.
    Found 32-bit comparator equal for signal <tquotient_0$cmp_eq0001> created at line 56.
    Found 32-bit comparator equal for signal <tquotient_0$cmp_eq0002> created at line 56.
    Found 32-bit comparator less for signal <tquotient_0$cmp_lt0000> created at line 85.
    Found 32-bit comparator less for signal <tquotient_0$cmp_lt0001> created at line 85.
    Found 32-bit comparator less for signal <tquotient_0$cmp_lt0002> created at line 85.
    Found 32-bit comparator less for signal <tquotient_0$cmp_lt0003> created at line 85.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0000> created at line 56.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0001> created at line 56.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0002> created at line 56.
    Found 32-bit comparator not equal for signal <tquotient_13$cmp_ne0003> created at line 56.
    Found 32-bit comparator equal for signal <tremainder_10$cmp_eq0001> created at line 56.
    Found 32-bit comparator equal for signal <tremainder_10$cmp_eq0003> created at line 56.
    Found 32-bit comparator greatequal for signal <tremainder_14$cmp_ge0000> created at line 85.
    Found 32-bit comparator greatequal for signal <tremainder_14$cmp_ge0001> created at line 85.
    Found 32-bit comparator greatequal for signal <tremainder_14$cmp_ge0002> created at line 85.
    Found 32-bit comparator greatequal for signal <tremainder_14$cmp_ge0003> created at line 85.
    Found 32-bit subtractor for signal <tremainder_31$sub0000> created at line 86.
    Found 32-bit subtractor for signal <tremainder_31$sub0001> created at line 86.
    Found 32-bit subtractor for signal <tremainder_31$sub0002> created at line 86.
    Found 32-bit subtractor for signal <tremainder_31$sub0003> created at line 86.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred  97 Multiplexer(s).
Unit <udiv32> synthesized.


Synthesizing Unit <adder32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/adder32.vhd".
WARNING:Xst:653 - Signal <maxNegative> is used but never assigned. This sourceless signal will be automatically connected to value 10000000000000000000000000000000.
WARNING:Xst:646 - Signal <complementedAdd<30:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <complementedAdd$addsub0000> created at line 46.
    Found 32-bit adder for signal <complementedAdd$addsub0001> created at line 46.
    Found 32-bit adder for signal <complementedAdd$addsub0002> created at line 46.
    Found 32-bit adder for signal <interResult>.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <adder32> synthesized.


Synthesizing Unit <uadder32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uadder32.vhd".
    Found 33-bit adder for signal <largeResult>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <uadder32> synthesized.


Synthesizing Unit <addsub32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/addsub32.vhd".
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub32> synthesized.


Synthesizing Unit <uaddsub32>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uaddsub32.vhd".
    Found 32-bit adder for signal <newOperand2$addsub0000> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <uaddsub32> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/alu.vhd".
WARNING:Xst:1780 - Signal <divRemainder> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <divQuotient> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <divException> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 32-bit register for signal <Debug>.
    Found 32-bit register for signal <Result1>.
    Found 32-bit register for signal <Result2>.
    Found 1-bit register for signal <isAdd>.
    Found 1-bit register for signal <mulIsSigned>.
    Found 32-bit comparator equal for signal <Result1$cmp_eq0082> created at line 207.
    Found 32-bit comparator not equal for signal <Result1$cmp_ne0000> created at line 214.
    Found 32-bit xor2 for signal <Result1$xor0000> created at line 186.
    Found 1-bit register for signal <udivIsSigned>.
    Summary:
	inferred  99 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <alu> synthesized.


Synthesizing Unit <LAB2>.
    Related source file is "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/LAB2.vhd".
Unit <LAB2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 18
 32-bit adder                                          : 11
 32-bit subtractor                                     : 5
 33-bit adder                                          : 1
 64-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 3
 32-bit register                                       : 3
# Latches                                              : 71
 1-bit latch                                           : 66
 32-bit latch                                          : 5
# Comparators                                          : 19
 32-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 4
 32-bit comparator less                                : 5
 32-bit comparator not equal                           : 5
# Multiplexers                                         : 6
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 5
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <mcs.ngc>.
Loading core <mcs> for timing and area information for instance <mcs0>.
INFO:Xst:2261 - The FF/Latch <Debug_2> in Unit <alu0> is equivalent to the following 29 FFs/Latches, which will be removed : <Debug_3> <Debug_4> <Debug_5> <Debug_6> <Debug_7> <Debug_8> <Debug_9> <Debug_10> <Debug_11> <Debug_12> <Debug_13> <Debug_14> <Debug_15> <Debug_16> <Debug_17> <Debug_18> <Debug_19> <Debug_20> <Debug_21> <Debug_22> <Debug_23> <Debug_24> <Debug_25> <Debug_26> <Debug_27> <Debug_28> <Debug_29> <Debug_30> <Debug_31> 
WARNING:Xst:1710 - FF/Latch <Debug_2> (without init value) has a constant value of 0 in block <alu0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Debug<31:2>> (without init value) have a constant value of 0 in block <alu>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 17
 31-bit subtractor                                     : 3
 32-bit adder                                          : 9
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 33-bit adder                                          : 1
 64-bit adder                                          : 1
# Registers                                            : 69
 Flip-Flops                                            : 69
# Latches                                              : 70
 1-bit latch                                           : 65
 32-bit latch                                          : 5
# Comparators                                          : 19
 32-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 4
 32-bit comparator less                                : 5
 32-bit comparator not equal                           : 5
# Multiplexers                                         : 6
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 5
# Xors                                                 : 3
 1-bit xor2                                            : 2
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LAB2> ...

Optimizing unit <mul32> ...

Optimizing unit <adder32> ...

Optimizing unit <udiv32> ...
WARNING:Xst:1293 - FF/Latch <counter_0> has a constant value of 1 in block <udiv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_1> has a constant value of 1 in block <udiv32>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LAB2, actual ratio is 68.
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> in Unit <mcs0> is equivalent to the following 28 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/dlmb/POR_FF_I> in Unit <mcs0> is equivalent to the following FF/Latch : <U0/ilmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> in Unit <mcs0> is equivalent to the following 28 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/dlmb/POR_FF_I> in Unit <mcs0> is equivalent to the following FF/Latch : <U0/ilmb/POR_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LAB2.ngr
Top Level Output File Name         : LAB2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 6250
#      GND                         : 2
#      INV                         : 324
#      LUT1                        : 27
#      LUT2                        : 252
#      LUT2_D                      : 8
#      LUT2_L                      : 3
#      LUT3                        : 687
#      LUT3_D                      : 2
#      LUT3_L                      : 5
#      LUT4                        : 2773
#      LUT4_D                      : 35
#      LUT4_L                      : 119
#      MULT_AND                    : 94
#      MUXCY                       : 923
#      MUXCY_L                     : 77
#      MUXF5                       : 209
#      MUXF6                       : 5
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 2
#      XORCY                       : 700
# FlipFlops/Latches                : 883
#      FD                          : 90
#      FDE                         : 80
#      FDR                         : 170
#      FDRE                        : 214
#      FDRS                        : 66
#      FDRSE                       : 12
#      FDS                         : 8
#      FDSE                        : 20
#      LD                          : 63
#      LD_1                        : 129
#      LDCP_1                      : 1
#      LDE_1                       : 30
# RAMS                             : 157
#      RAM16X1D                    : 141
#      RAMB16BWE                   : 16
# Shift Registers                  : 50
#      SRL16                       : 1
#      SRL16E                      : 49
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 5
#      OBUF                        : 5
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                     2378  out of   3584    66%  
 Number of Slice Flip Flops:            883  out of   7168    12%  
 Number of 4 input LUTs:               4567  out of   7168    63%  
    Number used as logic:              4235
    Number used as Shift registers:      50
    Number used as RAMs:                282
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    195     5%  
 Number of BRAMs:                        16  out of     20    80%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                            | Clock buffer(FF name)          | Load  |
------------------------------------------------------------------------+--------------------------------+-------+
Clk                                                                     | BUFGP                          | 867   |
alu0/udiv/tquotient_29_not0001(alu0/udiv/tquotient_29_not0001:O)        | NONE(*)(alu0/udiv/tquotient_29)| 1     |
alu0/udiv/tquotient_28_not0001(alu0/udiv/tquotient_28_not00011:O)       | NONE(*)(alu0/udiv/tquotient_28)| 1     |
alu0/udiv/tquotient_27_not0001(alu0/udiv/tquotient_27_not0001:O)        | NONE(*)(alu0/udiv/tquotient_27)| 1     |
alu0/udiv/tquotient_26_not0001(alu0/udiv/tquotient_26_not0001:O)        | NONE(*)(alu0/udiv/tquotient_26)| 1     |
alu0/udiv/tquotient_31_not0001(alu0/udiv/tquotient_31_not0001:O)        | NONE(*)(alu0/udiv/tquotient_31)| 1     |
alu0/udiv/tquotient_25_not0001(alu0/udiv/tquotient_25_not0001:O)        | NONE(*)(alu0/udiv/tquotient_25)| 1     |
alu0/udiv/tquotient_30_not0001(alu0/udiv/tquotient_30_not0001:O)        | NONE(*)(alu0/udiv/tquotient_30)| 1     |
alu0/udiv/tquotient_19_not0001(alu0/udiv/tquotient_19_not0001:O)        | NONE(*)(alu0/udiv/tquotient_19)| 1     |
alu0/udiv/tquotient_24_not0001(alu0/udiv/tquotient_24_not00011:O)       | NONE(*)(alu0/udiv/tquotient_24)| 1     |
alu0/udiv/tquotient_18_not0001(alu0/udiv/tquotient_18_not0001:O)        | NONE(*)(alu0/udiv/tquotient_18)| 1     |
alu0/udiv/tquotient_23_not0001(alu0/udiv/tquotient_23_not0001:O)        | NONE(*)(alu0/udiv/tquotient_23)| 1     |
alu0/udiv/tquotient_17_not0001(alu0/udiv/tquotient_17_not0001:O)        | NONE(*)(alu0/udiv/tquotient_17)| 1     |
alu0/udiv/tquotient_22_not0001(alu0/udiv/tquotient_22_not0001:O)        | NONE(*)(alu0/udiv/tquotient_22)| 1     |
alu0/udiv/tquotient_16_not0001(alu0/udiv/tquotient_16_not00011:O)       | NONE(*)(alu0/udiv/tquotient_16)| 1     |
alu0/udiv/tquotient_21_not0001(alu0/udiv/tquotient_21_not0001:O)        | NONE(*)(alu0/udiv/tquotient_21)| 1     |
alu0/udiv/tquotient_15_not0001(alu0/udiv/tquotient_15_not0001:O)        | NONE(*)(alu0/udiv/tquotient_15)| 1     |
alu0/udiv/tquotient_20_not0001(alu0/udiv/tquotient_20_not00011:O)       | NONE(*)(alu0/udiv/tquotient_20)| 1     |
alu0/udiv/tquotient_14_not0001(alu0/udiv/tquotient_14_not0001:O)        | NONE(*)(alu0/udiv/tquotient_14)| 1     |
alu0/udiv/tquotient_9_not0001(alu0/udiv/tquotient_9_not0001:O)          | NONE(*)(alu0/udiv/tquotient_9) | 1     |
alu0/udiv/tquotient_13_not0001(alu0/udiv/tquotient_13_not0001:O)        | NONE(*)(alu0/udiv/tquotient_13)| 1     |
alu0/udiv/tquotient_8_not0001(alu0/udiv/tquotient_8_not00011:O)         | NONE(*)(alu0/udiv/tquotient_8) | 1     |
alu0/udiv/tquotient_12_not0001(alu0/udiv/tquotient_12_not00011:O)       | NONE(*)(alu0/udiv/tquotient_12)| 1     |
alu0/udiv/tquotient_7_not0001(alu0/udiv/tquotient_7_not0001:O)          | NONE(*)(alu0/udiv/tquotient_7) | 1     |
alu0/udiv/tquotient_11_not0001(alu0/udiv/tquotient_11_not0001:O)        | NONE(*)(alu0/udiv/tquotient_11)| 1     |
alu0/udiv/tquotient_6_not0001(alu0/udiv/tquotient_6_not0001:O)          | NONE(*)(alu0/udiv/tquotient_6) | 1     |
alu0/udiv/tquotient_10_not0001(alu0/udiv/tquotient_10_not0001:O)        | NONE(*)(alu0/udiv/tquotient_10)| 1     |
alu0/udiv/tquotient_5_not0001(alu0/udiv/tquotient_5_not0001:O)          | NONE(*)(alu0/udiv/tquotient_5) | 1     |
alu0/udiv/tquotient_4_not0001(alu0/udiv/tquotient_4_not00011:O)         | NONE(*)(alu0/udiv/tquotient_4) | 1     |
alu0/udiv/tquotient_3_not0001(alu0/udiv/tquotient_3_not0001:O)          | NONE(*)(alu0/udiv/tquotient_3) | 1     |
alu0/udiv/tquotient_2_not0001(alu0/udiv/tquotient_2_not0001:O)          | NONE(*)(alu0/udiv/tquotient_2) | 1     |
alu0/udiv/tquotient_1_not0001(alu0/udiv/tquotient_1_not0001:O)          | NONE(*)(alu0/udiv/tquotient_1) | 1     |
alu0/udiv/tquotient_0_not0001(alu0/udiv/tquotient_0_not00011:O)         | NONE(*)(alu0/udiv/tquotient_0) | 1     |
alu0/udiv/tremainder_10_not00011(alu0/udiv/tquotient_9_not0001_SW1_f5:O)| BUFG(*)(alu0/udiv/tremainder_9)| 31    |
alu0/udiv/tremainder_mux0000<0>_mand(alu0/udiv/isDone_not00011:O)       | NONE(*)(alu0/udiv/isDone)      | 1     |
alu0/udiv/isDone_mux00001(alu0/udiv/isDone_mux00001:O)                  | BUFG(*)(alu0/udiv/exception)   | 159   |
------------------------------------------------------------------------+--------------------------------+-------+
(*) These 35 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
alu0/udiv/isDone__and0000(alu0/udiv/isDone__and00001:O)| NONE(alu0/udiv/isDone) | 1     |
alu0/udiv/isDone__and0001(alu0/udiv/isDone_mux00031:O) | NONE(alu0/udiv/isDone) | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 33.479ns (Maximum Frequency: 29.870MHz)
   Minimum input arrival time before clock: 1.548ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: 5.816ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 24.488ns (frequency: 40.837MHz)
  Total number of paths / destination ports: 925459680 / 3631
-------------------------------------------------------------------------
Delay:               24.488ns (Levels of Logic = 76)
  Source:            mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (FF)
  Destination:       alu0/Result2_31 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 to alu0/Result2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            84   0.591   1.422  U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_0 (GPO2<0>)
     end scope: 'mcs0'
     LUT1:I0->O            1   0.648   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<0>_rt (alu0/mult/Madd_newOperand1_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<0> (alu0/mult/Madd_newOperand1_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<1> (alu0/mult/Madd_newOperand1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<2> (alu0/mult/Madd_newOperand1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<3> (alu0/mult/Madd_newOperand1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<4> (alu0/mult/Madd_newOperand1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<5> (alu0/mult/Madd_newOperand1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<6> (alu0/mult/Madd_newOperand1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<7> (alu0/mult/Madd_newOperand1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<8> (alu0/mult/Madd_newOperand1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<9> (alu0/mult/Madd_newOperand1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<10> (alu0/mult/Madd_newOperand1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<11> (alu0/mult/Madd_newOperand1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<12> (alu0/mult/Madd_newOperand1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<13> (alu0/mult/Madd_newOperand1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<14> (alu0/mult/Madd_newOperand1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<15> (alu0/mult/Madd_newOperand1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<16> (alu0/mult/Madd_newOperand1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<17> (alu0/mult/Madd_newOperand1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<18> (alu0/mult/Madd_newOperand1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<19> (alu0/mult/Madd_newOperand1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<20> (alu0/mult/Madd_newOperand1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<21> (alu0/mult/Madd_newOperand1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<22> (alu0/mult/Madd_newOperand1_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<23> (alu0/mult/Madd_newOperand1_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<24> (alu0/mult/Madd_newOperand1_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<25> (alu0/mult/Madd_newOperand1_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<26> (alu0/mult/Madd_newOperand1_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<27> (alu0/mult/Madd_newOperand1_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<28> (alu0/mult/Madd_newOperand1_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<29> (alu0/mult/Madd_newOperand1_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  alu0/mult/Madd_newOperand1_addsub0000_cy<30> (alu0/mult/Madd_newOperand1_addsub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.452  alu0/mult/Madd_newOperand1_addsub0000_xor<31> (alu0/mult/newOperand1_addsub0000<31>)
     LUT3:I2->O            2   0.648   0.447  alu0/mult/Mmux_newOperand1501 (alu0/mult/newOperand1<31>)
     MULT18X18SIO:A14->P14    1   4.808   0.563  alu0/mult/Mmult_combinedResult_submult_01 (alu0/mult/Mmult_combinedResult_submult_01_P_to_Adder_B_14)
     LUT2:I0->O            1   0.648   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<31> (alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<31>)
     MUXCY:S->O            1   0.632   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<31> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<31>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<32> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<32>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<33> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<33>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<34> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<34>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<35> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<35>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<36> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<36>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<37> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<37>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<38> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<38>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<39> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<39>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<40> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<40>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<41> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<41>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<42> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<42>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<43> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<43>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<44> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<44>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<45> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<45>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<46> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<46>)
     MUXCY:CI->O           0   0.065   0.000  alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<47> (alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<47>)
     XORCY:CI->O           1   0.844   0.563  alu0/mult/Mmult_combinedResult_submult_00_Madd_xor<48> (alu0/mult/Mmult_combinedResult_submult_0_48)
     LUT2:I0->O            1   0.648   0.000  alu0/mult/Mmult_combinedResult_Madd_lut<48> (alu0/mult/Mmult_combinedResult_Madd_lut<48>)
     MUXCY:S->O            1   0.632   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<48> (alu0/mult/Mmult_combinedResult_Madd_cy<48>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<49> (alu0/mult/Mmult_combinedResult_Madd_cy<49>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<50> (alu0/mult/Mmult_combinedResult_Madd_cy<50>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<51> (alu0/mult/Mmult_combinedResult_Madd_cy<51>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<52> (alu0/mult/Mmult_combinedResult_Madd_cy<52>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<53> (alu0/mult/Mmult_combinedResult_Madd_cy<53>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<54> (alu0/mult/Mmult_combinedResult_Madd_cy<54>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<55> (alu0/mult/Mmult_combinedResult_Madd_cy<55>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<56> (alu0/mult/Mmult_combinedResult_Madd_cy<56>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<57> (alu0/mult/Mmult_combinedResult_Madd_cy<57>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<58> (alu0/mult/Mmult_combinedResult_Madd_cy<58>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<59> (alu0/mult/Mmult_combinedResult_Madd_cy<59>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<60> (alu0/mult/Mmult_combinedResult_Madd_cy<60>)
     MUXCY:CI->O           1   0.065   0.000  alu0/mult/Mmult_combinedResult_Madd_cy<61> (alu0/mult/Mmult_combinedResult_Madd_cy<61>)
     XORCY:CI->O           3   0.844   0.531  alu0/mult/Mmult_combinedResult_Madd_xor<62> (alu0/mult/combinedResult<62>)
     INV:I->O              1   0.648   0.000  alu0/mult/Madd_convertedResult_not0000<62>1_INV_0 (alu0/mult/Madd_convertedResult_not0000<62>)
     MUXCY:S->O            0   0.632   0.000  alu0/mult/Madd_convertedResult_cy<62> (alu0/mult/Madd_convertedResult_cy<62>)
     XORCY:CI->O           1   0.844   0.452  alu0/mult/Madd_convertedResult_xor<63> (alu0/mult/convertedResult<63>)
     LUT4_L:I2->LO         1   0.648   0.132  alu0/Result2_mux0000<31>211_SW0 (N738)
     LUT4:I2->O            1   0.648   0.000  alu0/Result2_mux0000<31>211 (alu0/Result2_mux0000<31>21)
     FDRS:D                    0.252          alu0/Result2_31
    ----------------------------------------
    Total                     24.488ns (19.926ns logic, 4.562ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu0/udiv/tremainder_10_not00011'
  Clock period: 23.400ns (frequency: 42.735MHz)
  Total number of paths / destination ports: 1974552192 / 31
-------------------------------------------------------------------------
Delay:               23.400ns (Levels of Logic = 129)
  Source:            alu0/udiv/tremainder_0 (LATCH)
  Destination:       alu0/udiv/tremainder_9 (LATCH)
  Source Clock:      alu0/udiv/tremainder_10_not00011 falling
  Destination Clock: alu0/udiv/tremainder_10_not00011 falling

  Data Path: alu0/udiv/tremainder_0 to alu0/udiv/tremainder_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.728   0.633  alu0/udiv/tremainder_0 (alu0/udiv/tremainder_0)
     MULT_AND:I0->LO       0   0.602   0.000  alu0/udiv/tremainder_mux0000<0>_mand (alu0/udiv/tremainder_mux0000<0>_mand1)
     MUXCY:DI->O           1   0.787   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<1> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<2> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<3> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<4> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<5> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<6> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<7> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<8> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<9> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<10> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<11> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<12> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<13> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<14> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<15> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<16> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<17> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<18> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<19> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<20> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<21> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<22> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<23> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<24> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<25> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<26> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<27> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<28> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<29> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<30> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<30>)
     MUXCY:CI->O          95   0.269   1.314  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<31> (alu0/udiv/tremainder_14_cmp_ge0000)
     LUT3:I2->O            3   0.648   0.531  alu0/udiv/tremainder_0_mux00001 (alu0/udiv/tremainder_0_mux0000)
     MUXCY:DI->O           1   0.787   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<1> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<2> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<3> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<4> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<5> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<6> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<7> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<8> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<9> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<10> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<11> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<12> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<13> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<14> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<15> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<16> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<17> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<18> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<19> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<20> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<21> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<22> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<23> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<24> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<25> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<26> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<27> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<28> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<29> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<30> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<30>)
     MUXCY:CI->O         124   0.269   1.323  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<31> (alu0/udiv/tremainder_14_cmp_ge0001)
     LUT3:I2->O            3   0.648   0.531  alu0/udiv/tremainder_0_mux00011 (alu0/udiv/tremainder_0_mux0001)
     MUXCY:DI->O           1   0.787   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<1> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<2> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<3> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<4> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<5> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<6> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<7> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<8> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<9> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<10> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<11> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<12> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<13> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<14> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<15> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<16> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<17> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<18> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<19> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<20> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<21> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<22> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<23> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<24> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<25> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<26> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<27> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<28> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<29> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<30> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<30>)
     MUXCY:CI->O         125   0.269   1.324  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<31> (alu0/udiv/tremainder_14_cmp_ge0002)
     LUT3:I2->O            2   0.648   0.447  alu0/udiv/tremainder_0_mux00021 (alu0/udiv/tremainder_0_mux0002)
     MUXCY:DI->O           1   0.787   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<1> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<2> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<3> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<4> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<5> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<6> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<7> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<8> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<9> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<10> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<11> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<12> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<13> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<14> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<15> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<16> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<17> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<18> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<19> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<20> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<21> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<22> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<23> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<24> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<25> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<26> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<27> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<28> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<29> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<30> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<30>)
     MUXCY:CI->O         101   0.269   1.364  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<31> (alu0/udiv/tremainder_14_cmp_ge0003)
     LUT4:I1->O            1   0.643   0.000  alu0/udiv/tremainder_9_mux00061 (alu0/udiv/tremainder_9_mux0006)
     LD:D                      0.252          alu0/udiv/tremainder_9
    ----------------------------------------
    Total                     23.400ns (15.933ns logic, 7.467ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu0/udiv/tremainder_mux0000<0>_mand'
  Clock period: 4.190ns (frequency: 238.654MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.190ns (Levels of Logic = 2)
  Source:            alu0/udiv/isDone (LATCH)
  Destination:       alu0/udiv/isDone (LATCH)
  Source Clock:      alu0/udiv/tremainder_mux0000<0>_mand rising
  Destination Clock: alu0/udiv/tremainder_mux0000<0>_mand rising

  Data Path: alu0/udiv/isDone to alu0/udiv/isDone
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP_1:G->Q           4   0.728   0.619  alu0/udiv/isDone (alu0/udiv/isDone)
     LUT3:I2->O           35   0.648   1.295  alu0/udiv/isDone_mux00001 (alu0/udiv/isDone_mux00001)
     LUT3:I2->O            2   0.648   0.000  alu0/udiv/isDone_mux00031 (alu0/udiv/isDone__and0001)
     LDCP_1:D                  0.252          alu0/udiv/isDone
    ----------------------------------------
    Total                      4.190ns (2.276ns logic, 1.914ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'alu0/udiv/isDone_mux00001'
  Clock period: 33.479ns (frequency: 29.870MHz)
  Total number of paths / destination ports: 612064459449 / 95
-------------------------------------------------------------------------
Delay:               33.479ns (Levels of Logic = 180)
  Source:            alu0/udiv/cOperand1_1 (LATCH)
  Destination:       alu0/udiv/quotient_31 (LATCH)
  Source Clock:      alu0/udiv/isDone_mux00001 rising
  Destination Clock: alu0/udiv/isDone_mux00001 rising

  Data Path: alu0/udiv/cOperand1_1 to alu0/udiv/quotient_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.728   0.452  alu0/udiv/cOperand1_1 (alu0/udiv/cOperand1_1)
     LUT4:I2->O            1   0.648   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_lut<0> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<0> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<1> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<2> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<3> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<4> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<5> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<6> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<7> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<8> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<9> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<10> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<11> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<12> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<13> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<14> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<14>)
     MUXCY:CI->O          31   0.269   1.405  alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<15> (alu0/udiv/Mcompar_tquotient_13_cmp_ne0000_cy<15>)
     LUT2:I0->O           60   0.648   1.271  alu0/udiv/isDone_not00011_1 (alu0/udiv/isDone_not00011)
     MULT_AND:I1->LO       0   0.654   0.000  alu0/udiv/tremainder_mux0000<0>_mand (alu0/udiv/tremainder_mux0000<0>_mand1)
     MUXCY:DI->O           1   0.787   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<1> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<2> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<3> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<4> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<5> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<6> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<7> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<8> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<9> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<10> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<11> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<12> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<13> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<14> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<15> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<16> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<17> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<18> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<19> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<20> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<21> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<22> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<23> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<24> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<25> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<26> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<27> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<28> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<29> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<30> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<30>)
     MUXCY:CI->O          95   0.269   1.314  alu0/udiv/Mcompar_tremainder_14_cmp_ge0000_cy<31> (alu0/udiv/tremainder_14_cmp_ge0000)
     LUT3:I2->O            3   0.648   0.531  alu0/udiv/tremainder_0_mux00001 (alu0/udiv/tremainder_0_mux0000)
     MUXCY:DI->O           1   0.787   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<1> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<2> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<3> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<4> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<5> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<6> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<7> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<8> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<9> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<10> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<11> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<12> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<13> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<14> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<15> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<16> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<17> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<18> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<19> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<20> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<21> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<22> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<23> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<24> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<25> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<26> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<27> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<28> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<29> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<30> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<30>)
     MUXCY:CI->O         124   0.269   1.323  alu0/udiv/Mcompar_tremainder_14_cmp_ge0001_cy<31> (alu0/udiv/tremainder_14_cmp_ge0001)
     LUT3:I2->O            3   0.648   0.531  alu0/udiv/tremainder_0_mux00011 (alu0/udiv/tremainder_0_mux0001)
     MUXCY:DI->O           1   0.787   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<1> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<2> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<3> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<4> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<5> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<6> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<7> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<8> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<9> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<10> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<11> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<12> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<13> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<14> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<15> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<16> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<17> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<18> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<19> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<20> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<21> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<22> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<23> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<24> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<25> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<26> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<27> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<28> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<29> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<30> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<30>)
     MUXCY:CI->O         125   0.269   1.324  alu0/udiv/Mcompar_tremainder_14_cmp_ge0002_cy<31> (alu0/udiv/tremainder_14_cmp_ge0002)
     LUT3:I2->O            2   0.648   0.447  alu0/udiv/tremainder_0_mux00021 (alu0/udiv/tremainder_0_mux0002)
     MUXCY:DI->O           1   0.787   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<1> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<2> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<3> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<4> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<5> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<6> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<7> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<8> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<9> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<10> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<11> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<12> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<13> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<14> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<15> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<16> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<17> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<18> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<19> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<20> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<21> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<22> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<23> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<24> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<25> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<26> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<27> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<28> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<29> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<30> (alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<30>)
     MUXCY:CI->O         101   0.269   1.287  alu0/udiv/Mcompar_tremainder_14_cmp_ge0003_cy<31> (alu0/udiv/tremainder_14_cmp_ge0003)
     LUT4:I3->O            1   0.648   0.000  alu0/udiv/tquotient_0_mux000812 (alu0/udiv/tquotient_0_mux00081)
     MUXCY:S->O            1   0.632   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<0> (alu0/udiv/Madd_quotient_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<1> (alu0/udiv/Madd_quotient_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<2> (alu0/udiv/Madd_quotient_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<3> (alu0/udiv/Madd_quotient_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<4> (alu0/udiv/Madd_quotient_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<5> (alu0/udiv/Madd_quotient_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<6> (alu0/udiv/Madd_quotient_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<7> (alu0/udiv/Madd_quotient_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<8> (alu0/udiv/Madd_quotient_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<9> (alu0/udiv/Madd_quotient_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<10> (alu0/udiv/Madd_quotient_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<11> (alu0/udiv/Madd_quotient_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<12> (alu0/udiv/Madd_quotient_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<13> (alu0/udiv/Madd_quotient_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<14> (alu0/udiv/Madd_quotient_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<15> (alu0/udiv/Madd_quotient_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<16> (alu0/udiv/Madd_quotient_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<17> (alu0/udiv/Madd_quotient_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<18> (alu0/udiv/Madd_quotient_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<19> (alu0/udiv/Madd_quotient_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<20> (alu0/udiv/Madd_quotient_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<21> (alu0/udiv/Madd_quotient_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<22> (alu0/udiv/Madd_quotient_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<23> (alu0/udiv/Madd_quotient_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<24> (alu0/udiv/Madd_quotient_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<25> (alu0/udiv/Madd_quotient_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<26> (alu0/udiv/Madd_quotient_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<27> (alu0/udiv/Madd_quotient_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<28> (alu0/udiv/Madd_quotient_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<29> (alu0/udiv/Madd_quotient_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  alu0/udiv/Madd_quotient_addsub0000_cy<30> (alu0/udiv/Madd_quotient_addsub0000_cy<30>)
     XORCY:CI->O           1   0.844   0.423  alu0/udiv/Madd_quotient_addsub0000_xor<31> (alu0/udiv/quotient_addsub0000<31>)
     LUT4:I3->O            1   0.648   0.000  alu0/udiv/quotient_mux0003<31> (alu0/udiv/quotient_mux0003<31>)
     LD_1:D                    0.252          alu0/udiv/quotient_31
    ----------------------------------------
    Total                     33.479ns (23.171ns logic, 10.308ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.548ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       mcs0/U0/reset_vec_0 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to mcs0/U0/reset_vec_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.447  Reset_IBUF (D2_OBUF)
     begin scope: 'mcs0'
     FD:D                      0.252          U0/reset_vec_0
    ----------------------------------------
    Total                      1.548ns (1.101ns logic, 0.447ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 (FF)
  Destination:       D3 (PAD)
  Source Clock:      Clk rising

  Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 to D3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  U0/iomodule_0/IOModule_Core_I1/GPO_I4/gpo_io_i_2 (GPO4<2>)
     end scope: 'mcs0'
     OBUF:I->O                 4.520          D3_OBUF (D3)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.816ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       D2 (PAD)

  Data Path: Reset to D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.447  Reset_IBUF (D2_OBUF)
     OBUF:I->O                 4.520          D2_OBUF (D2)
    ----------------------------------------
    Total                      5.816ns (5.369ns logic, 0.447ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 49.00 secs
Total CPU time to Xst completion: 49.53 secs
 
--> 

Total memory usage is 383956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :   70 (   0 filtered)

