{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701870818293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701870818293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 09:53:38 2023 " "Processing started: Wed Dec  6 09:53:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701870818293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701870818293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta delaybeamformer -c delaybeamformer " "Command: quartus_sta delaybeamformer -c delaybeamformer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701870818293 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701870818352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701870819052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701870819052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870819092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870819092 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701870821345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701870821345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701870821345 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1701870821345 ""}
{ "Info" "ISTA_SDC_FOUND" "delaybeamformer.sdc " "Reading SDC File: 'delaybeamformer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701870821540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "delaybeamformer.sdc 42 clk port " "Ignored filter at delaybeamformer.sdc(42): clk could not be matched with a port" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock delaybeamformer.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at delaybeamformer.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\] " "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\]" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870821541 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "delaybeamformer.sdc 61 clk clock " "Ignored filter at delaybeamformer.sdc(61): clk could not be matched with a clock" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 61 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(61): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870821542 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 61 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(61): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 62 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(62): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870821542 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 62 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(62): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 63 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(63): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870821542 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 63 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(63): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 64 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(64): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870821542 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 64 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(64): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register communication:uart\|TX:C1\|TX_FLG CLOCK_50 " "Register communication:uart\|TX:C1\|TX_FLG is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821696 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821696 "|fullbeamformer_tb|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "communication:uart\|TX_BUSY_REG " "Node: communication:uart\|TX_BUSY_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uartramaddress_buffer_2\[7\] communication:uart\|TX_BUSY_REG " "Register uartramaddress_buffer_2\[7\] is being clocked by communication:uart\|TX_BUSY_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821696 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821696 "|fullbeamformer_tb|communication:uart|TX_BUSY_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel8|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel7|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel5|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel6|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel2|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel4|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel3|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701870821888 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870821888 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870821889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870821889 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701870821889 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701870821890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701870821913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.532 " "Worst-case setup slack is 44.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.532               0.000 altera_reserved_tck  " "   44.532               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870821940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870821948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.662 " "Worst-case recovery slack is 96.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.662               0.000 altera_reserved_tck  " "   96.662               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870821955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.149 " "Worst-case removal slack is 1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 altera_reserved_tck  " "    1.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870821963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576               0.000 altera_reserved_tck  " "   49.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870821970 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.493 ns " "Worst Case Available Settling Time: 343.493 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870822153 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701870822159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701870822216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701870824485 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register communication:uart\|TX:C1\|TX_FLG CLOCK_50 " "Register communication:uart\|TX:C1\|TX_FLG is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825569 "|fullbeamformer_tb|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "communication:uart\|TX_BUSY_REG " "Node: communication:uart\|TX_BUSY_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uartramaddress_buffer_2\[7\] communication:uart\|TX_BUSY_REG " "Register uartramaddress_buffer_2\[7\] is being clocked by communication:uart\|TX_BUSY_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825569 "|fullbeamformer_tb|communication:uart|TX_BUSY_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825569 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel8|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825569 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel7|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel5|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel6|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel2|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel4|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel3|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701870825632 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870825632 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870825632 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870825632 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701870825632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.106 " "Worst-case setup slack is 45.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.106               0.000 altera_reserved_tck  " "   45.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870825650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870825656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.973 " "Worst-case recovery slack is 96.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.973               0.000 altera_reserved_tck  " "   96.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870825663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.050 " "Worst-case removal slack is 1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 altera_reserved_tck  " "    1.050               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870825670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.500 " "Worst-case minimum pulse width slack is 49.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.500               0.000 altera_reserved_tck  " "   49.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870825677 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.166 ns " "Worst Case Available Settling Time: 344.166 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870825909 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701870825916 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register communication:uart\|TX:C1\|TX_FLG CLOCK_50 " "Register communication:uart\|TX:C1\|TX_FLG is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "communication:uart\|TX_BUSY_REG " "Node: communication:uart\|TX_BUSY_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uartramaddress_buffer_2\[7\] communication:uart\|TX_BUSY_REG " "Register uartramaddress_buffer_2\[7\] is being clocked by communication:uart\|TX_BUSY_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|communication:uart|TX_BUSY_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel8|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel7|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel5|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel6|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel2|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel4|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel3|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701870826737 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870826737 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870826737 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870826737 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701870826737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.556 " "Worst-case setup slack is 47.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.556               0.000 altera_reserved_tck  " "   47.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870826747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 altera_reserved_tck  " "    0.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870826754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.276 " "Worst-case recovery slack is 98.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.276               0.000 altera_reserved_tck  " "   98.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870826761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.549 " "Worst-case removal slack is 0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 altera_reserved_tck  " "    0.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870826768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.456 " "Worst-case minimum pulse width slack is 49.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870826774 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.136 ns " "Worst Case Available Settling Time: 347.136 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870826953 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701870827275 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701870827285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 57 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5257 " "Peak virtual memory: 5257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701870827512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 09:53:47 2023 " "Processing ended: Wed Dec  6 09:53:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701870827512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701870827512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701870827512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701870827512 ""}
