// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv2d_HH_
#define _conv2d_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv2d_fadd_32ns_bkb.h"
#include "conv2d_fmul_32ns_cud.h"
#include "conv2d_input.h"
#include "conv2d_kernel.h"
#include "conv2d_output.h"
#include "conv2d_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct conv2d : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > stream_kernel_TDATA;
    sc_in< sc_logic > stream_kernel_TVALID;
    sc_out< sc_logic > stream_kernel_TREADY;
    sc_in< sc_logic > stream_kernel_TLAST;
    sc_in< sc_lv<32> > stream_input_TDATA;
    sc_in< sc_logic > stream_input_TVALID;
    sc_out< sc_logic > stream_input_TREADY;
    sc_in< sc_logic > stream_input_TLAST;
    sc_out< sc_lv<32> > stream_output_TDATA;
    sc_out< sc_logic > stream_output_TVALID;
    sc_in< sc_logic > stream_output_TREADY;
    sc_out< sc_logic > stream_output_TLAST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    conv2d(sc_module_name name);
    SC_HAS_PROCESS(conv2d);

    ~conv2d();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv2d_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* conv2d_AXILiteS_s_axi_U;
    conv2d_input* input_U;
    conv2d_kernel* kernel_U;
    conv2d_output* output_U;
    conv2d_fadd_32ns_bkb<1,4,32,32,32>* conv2d_fadd_32ns_bkb_U1;
    conv2d_fmul_32ns_cud<1,2,32,32,32>* conv2d_fmul_32ns_cud_U2;
    regslice_both<32>* regslice_both_stream_kernel_V_data_U;
    regslice_both_w1<1>* regslice_both_w1_stream_kernel_V_last_U;
    regslice_both<32>* regslice_both_stream_input_V_data_U;
    regslice_both_w1<1>* regslice_both_w1_stream_input_V_last_U;
    regslice_both<32>* regslice_both_stream_output_V_data_U;
    regslice_both_w1<1>* regslice_both_w1_stream_output_V_last_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > input_row;
    sc_signal< sc_lv<32> > input_col;
    sc_signal< sc_logic > stream_kernel_TDATA_blk_n;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln29_fu_371_p2;
    sc_signal< sc_logic > stream_input_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln41_fu_447_p2;
    sc_signal< sc_logic > stream_output_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<32> > input_col_read_reg_760;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > input_row_read_reg_767;
    sc_signal< sc_lv<2> > row_4_fu_343_p2;
    sc_signal< sc_lv<2> > row_4_reg_777;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > sub_ln31_fu_365_p2;
    sc_signal< sc_lv<5> > sub_ln31_reg_782;
    sc_signal< sc_lv<1> > icmp_ln28_fu_337_p2;
    sc_signal< sc_lv<2> > col_fu_377_p2;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<31> > row_5_fu_415_p2;
    sc_signal< sc_lv<31> > row_5_reg_801;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<14> > zext_ln43_cast_fu_425_p3;
    sc_signal< sc_lv<14> > zext_ln43_cast_reg_806;
    sc_signal< sc_lv<1> > icmp_ln40_fu_410_p2;
    sc_signal< sc_lv<32> > row_boundary_fu_433_p2;
    sc_signal< sc_lv<32> > row_boundary_reg_811;
    sc_signal< sc_lv<32> > col_boundary_fu_438_p2;
    sc_signal< sc_lv<32> > col_boundary_reg_817;
    sc_signal< sc_lv<31> > col_4_fu_452_p2;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<31> > row_fu_490_p2;
    sc_signal< sc_lv<31> > row_reg_837;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<13> > sub_ln60_fu_520_p2;
    sc_signal< sc_lv<13> > sub_ln60_reg_842;
    sc_signal< sc_lv<1> > icmp_ln57_fu_485_p2;
    sc_signal< sc_lv<32> > add_ln79_fu_526_p2;
    sc_signal< sc_lv<32> > add_ln79_reg_847;
    sc_signal< sc_lv<32> > add_ln79_1_fu_531_p2;
    sc_signal< sc_lv<32> > add_ln79_1_reg_852;
    sc_signal< sc_lv<31> > col_5_fu_545_p2;
    sc_signal< sc_lv<31> > col_5_reg_860;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<12> > output_addr_reg_865;
    sc_signal< sc_lv<1> > icmp_ln58_fu_540_p2;
    sc_signal< sc_lv<2> > m_fu_571_p2;
    sc_signal< sc_lv<2> > m_reg_873;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<14> > sext_ln65_cast_fu_591_p3;
    sc_signal< sc_lv<14> > sext_ln65_cast_reg_878;
    sc_signal< sc_lv<1> > icmp_ln63_fu_565_p2;
    sc_signal< sc_lv<5> > sub_ln65_fu_615_p2;
    sc_signal< sc_lv<5> > sub_ln65_reg_883;
    sc_signal< sc_lv<2> > n_fu_627_p2;
    sc_signal< sc_lv<2> > n_reg_891;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln64_fu_621_p2;
    sc_signal< sc_lv<32> > input_q0;
    sc_signal< sc_lv<32> > input_load_reg_906;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > kernel_q0;
    sc_signal< sc_lv<32> > kernel_load_reg_911;
    sc_signal< sc_lv<32> > grp_fu_333_p2;
    sc_signal< sc_lv<32> > x_reg_916;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<32> > grp_fu_327_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<31> > row_6_fu_680_p2;
    sc_signal< sc_lv<31> > row_6_reg_929;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > regslice_both_stream_output_V_data_U_apdone_blk;
    sc_signal< sc_lv<1> > icmp_ln79_fu_686_p2;
    sc_signal< sc_lv<1> > icmp_ln79_reg_934;
    sc_signal< sc_lv<1> > icmp_ln76_fu_675_p2;
    sc_signal< sc_lv<13> > sub_ln84_fu_715_p2;
    sc_signal< sc_lv<13> > sub_ln84_reg_939;
    sc_signal< sc_lv<31> > col_6_fu_730_p2;
    sc_signal< sc_lv<31> > col_6_reg_947;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > tmp_last_fu_741_p2;
    sc_signal< sc_lv<1> > tmp_last_reg_952;
    sc_signal< sc_lv<1> > icmp_ln77_fu_725_p2;
    sc_signal< sc_lv<32> > output_q0;
    sc_signal< sc_lv<12> > input_address0;
    sc_signal< sc_logic > input_ce0;
    sc_signal< sc_logic > input_we0;
    sc_signal< sc_lv<4> > kernel_address0;
    sc_signal< sc_logic > kernel_ce0;
    sc_signal< sc_logic > kernel_we0;
    sc_signal< sc_lv<12> > output_address0;
    sc_signal< sc_logic > output_ce0;
    sc_signal< sc_logic > output_we0;
    sc_signal< sc_lv<32> > output_d0;
    sc_signal< sc_lv<2> > row_0_reg_191;
    sc_signal< sc_lv<1> > tmp_last_1_fu_388_p1;
    sc_signal< sc_lv<2> > col_0_reg_202;
    sc_signal< sc_lv<31> > row_1_reg_213;
    sc_signal< sc_lv<1> > tmp_last_2_fu_463_p1;
    sc_signal< sc_lv<31> > col_1_reg_224;
    sc_signal< sc_lv<31> > row_2_reg_235;
    sc_signal< sc_lv<31> > col_2_reg_247;
    sc_signal< sc_lv<32> > empty_6_reg_259;
    sc_signal< sc_lv<2> > m_0_reg_271;
    sc_signal< sc_lv<32> > empty_8_reg_282;
    sc_signal< sc_lv<2> > n_0_reg_294;
    sc_signal< sc_lv<31> > row_3_reg_305;
    sc_signal< sc_lv<31> > col_3_reg_316;
    sc_signal< sc_lv<64> > sext_ln31_fu_401_p1;
    sc_signal< sc_lv<64> > zext_ln43_fu_476_p1;
    sc_signal< sc_lv<64> > sext_ln60_fu_560_p1;
    sc_signal< sc_lv<64> > sext_ln65_fu_652_p1;
    sc_signal< sc_lv<64> > sext_ln65_1_fu_666_p1;
    sc_signal< sc_lv<64> > sext_ln84_fu_755_p1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<4> > tmp_fu_353_p3;
    sc_signal< sc_lv<5> > zext_ln31_1_fu_361_p1;
    sc_signal< sc_lv<5> > zext_ln31_fu_349_p1;
    sc_signal< sc_lv<5> > zext_ln31_2_fu_392_p1;
    sc_signal< sc_lv<5> > add_ln31_fu_396_p2;
    sc_signal< sc_lv<32> > zext_ln40_fu_406_p1;
    sc_signal< sc_lv<8> > trunc_ln41_fu_421_p1;
    sc_signal< sc_lv<32> > zext_ln41_fu_443_p1;
    sc_signal< sc_lv<14> > trunc_ln43_fu_467_p1;
    sc_signal< sc_lv<14> > add_ln43_fu_471_p2;
    sc_signal< sc_lv<32> > zext_ln57_fu_481_p1;
    sc_signal< sc_lv<7> > trunc_ln60_fu_496_p1;
    sc_signal< sc_lv<12> > trunc_ln60_1_fu_508_p1;
    sc_signal< sc_lv<13> > zext_ln60_cast_fu_500_p3;
    sc_signal< sc_lv<13> > zext_ln60_2_cast_fu_512_p3;
    sc_signal< sc_lv<32> > zext_ln58_fu_536_p1;
    sc_signal< sc_lv<13> > trunc_ln60_2_fu_551_p1;
    sc_signal< sc_lv<13> > add_ln60_fu_555_p2;
    sc_signal< sc_lv<8> > trunc_ln65_fu_581_p1;
    sc_signal< sc_lv<8> > zext_ln65_fu_577_p1;
    sc_signal< sc_lv<8> > add_ln65_fu_585_p2;
    sc_signal< sc_lv<4> > tmp_8_fu_603_p3;
    sc_signal< sc_lv<5> > zext_ln65_2_fu_611_p1;
    sc_signal< sc_lv<5> > zext_ln65_1_fu_599_p1;
    sc_signal< sc_lv<14> > trunc_ln65_1_fu_637_p1;
    sc_signal< sc_lv<14> > zext_ln65_3_fu_633_p1;
    sc_signal< sc_lv<14> > add_ln65_1_fu_641_p2;
    sc_signal< sc_lv<14> > add_ln65_2_fu_647_p2;
    sc_signal< sc_lv<5> > zext_ln65_4_fu_657_p1;
    sc_signal< sc_lv<5> > add_ln65_3_fu_661_p2;
    sc_signal< sc_lv<32> > zext_ln76_fu_671_p1;
    sc_signal< sc_lv<7> > trunc_ln84_fu_691_p1;
    sc_signal< sc_lv<12> > trunc_ln84_1_fu_703_p1;
    sc_signal< sc_lv<13> > zext_ln84_cast_fu_695_p3;
    sc_signal< sc_lv<13> > zext_ln84_2_cast_fu_707_p3;
    sc_signal< sc_lv<32> > zext_ln77_fu_721_p1;
    sc_signal< sc_lv<1> > icmp_ln79_1_fu_736_p2;
    sc_signal< sc_lv<13> > trunc_ln84_2_fu_746_p1;
    sc_signal< sc_lv<13> > add_ln84_fu_750_p2;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< sc_logic > regslice_both_stream_kernel_V_data_U_apdone_blk;
    sc_signal< sc_lv<32> > stream_kernel_TDATA_int;
    sc_signal< sc_logic > stream_kernel_TVALID_int;
    sc_signal< sc_logic > stream_kernel_TREADY_int;
    sc_signal< sc_logic > regslice_both_stream_kernel_V_data_U_ack_in;
    sc_signal< sc_logic > regslice_both_w1_stream_kernel_V_last_U_apdone_blk;
    sc_signal< sc_logic > stream_kernel_TLAST_int;
    sc_signal< sc_logic > regslice_both_w1_stream_kernel_V_last_U_vld_out;
    sc_signal< sc_logic > regslice_both_w1_stream_kernel_V_last_U_ack_in;
    sc_signal< sc_logic > regslice_both_stream_input_V_data_U_apdone_blk;
    sc_signal< sc_lv<32> > stream_input_TDATA_int;
    sc_signal< sc_logic > stream_input_TVALID_int;
    sc_signal< sc_logic > stream_input_TREADY_int;
    sc_signal< sc_logic > regslice_both_stream_input_V_data_U_ack_in;
    sc_signal< sc_logic > regslice_both_w1_stream_input_V_last_U_apdone_blk;
    sc_signal< sc_logic > stream_input_TLAST_int;
    sc_signal< sc_logic > regslice_both_w1_stream_input_V_last_U_vld_out;
    sc_signal< sc_logic > regslice_both_w1_stream_input_V_last_U_ack_in;
    sc_signal< sc_logic > stream_output_TVALID_int;
    sc_signal< sc_logic > stream_output_TREADY_int;
    sc_signal< sc_logic > regslice_both_stream_output_V_data_U_vld_out;
    sc_signal< sc_logic > regslice_both_w1_stream_output_V_last_U_apdone_blk;
    sc_signal< sc_logic > stream_output_TLAST_int;
    sc_signal< sc_logic > regslice_both_w1_stream_output_V_last_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_w1_stream_output_V_last_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_state2;
    static const sc_lv<20> ap_ST_fsm_state3;
    static const sc_lv<20> ap_ST_fsm_state4;
    static const sc_lv<20> ap_ST_fsm_state5;
    static const sc_lv<20> ap_ST_fsm_state6;
    static const sc_lv<20> ap_ST_fsm_state7;
    static const sc_lv<20> ap_ST_fsm_state8;
    static const sc_lv<20> ap_ST_fsm_state9;
    static const sc_lv<20> ap_ST_fsm_state10;
    static const sc_lv<20> ap_ST_fsm_state11;
    static const sc_lv<20> ap_ST_fsm_state12;
    static const sc_lv<20> ap_ST_fsm_state13;
    static const sc_lv<20> ap_ST_fsm_state14;
    static const sc_lv<20> ap_ST_fsm_state15;
    static const sc_lv<20> ap_ST_fsm_state16;
    static const sc_lv<20> ap_ST_fsm_state17;
    static const sc_lv<20> ap_ST_fsm_state18;
    static const sc_lv<20> ap_ST_fsm_state19;
    static const sc_lv<20> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFE;
    static const sc_lv<32> ap_const_lv32_FFFFFFFD;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln31_fu_396_p2();
    void thread_add_ln43_fu_471_p2();
    void thread_add_ln60_fu_555_p2();
    void thread_add_ln65_1_fu_641_p2();
    void thread_add_ln65_2_fu_647_p2();
    void thread_add_ln65_3_fu_661_p2();
    void thread_add_ln65_fu_585_p2();
    void thread_add_ln79_1_fu_531_p2();
    void thread_add_ln79_fu_526_p2();
    void thread_add_ln84_fu_750_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state3();
    void thread_ap_block_state5();
    void thread_ap_rst_n_inv();
    void thread_col_4_fu_452_p2();
    void thread_col_5_fu_545_p2();
    void thread_col_6_fu_730_p2();
    void thread_col_boundary_fu_438_p2();
    void thread_col_fu_377_p2();
    void thread_icmp_ln28_fu_337_p2();
    void thread_icmp_ln29_fu_371_p2();
    void thread_icmp_ln40_fu_410_p2();
    void thread_icmp_ln41_fu_447_p2();
    void thread_icmp_ln57_fu_485_p2();
    void thread_icmp_ln58_fu_540_p2();
    void thread_icmp_ln63_fu_565_p2();
    void thread_icmp_ln64_fu_621_p2();
    void thread_icmp_ln76_fu_675_p2();
    void thread_icmp_ln77_fu_725_p2();
    void thread_icmp_ln79_1_fu_736_p2();
    void thread_icmp_ln79_fu_686_p2();
    void thread_input_address0();
    void thread_input_ce0();
    void thread_input_we0();
    void thread_kernel_address0();
    void thread_kernel_ce0();
    void thread_kernel_we0();
    void thread_m_fu_571_p2();
    void thread_n_fu_627_p2();
    void thread_output_address0();
    void thread_output_ce0();
    void thread_output_d0();
    void thread_output_we0();
    void thread_row_4_fu_343_p2();
    void thread_row_5_fu_415_p2();
    void thread_row_6_fu_680_p2();
    void thread_row_boundary_fu_433_p2();
    void thread_row_fu_490_p2();
    void thread_sext_ln31_fu_401_p1();
    void thread_sext_ln60_fu_560_p1();
    void thread_sext_ln65_1_fu_666_p1();
    void thread_sext_ln65_cast_fu_591_p3();
    void thread_sext_ln65_fu_652_p1();
    void thread_sext_ln84_fu_755_p1();
    void thread_stream_input_TDATA_blk_n();
    void thread_stream_input_TREADY();
    void thread_stream_input_TREADY_int();
    void thread_stream_kernel_TDATA_blk_n();
    void thread_stream_kernel_TREADY();
    void thread_stream_kernel_TREADY_int();
    void thread_stream_output_TDATA_blk_n();
    void thread_stream_output_TLAST_int();
    void thread_stream_output_TVALID();
    void thread_stream_output_TVALID_int();
    void thread_sub_ln31_fu_365_p2();
    void thread_sub_ln60_fu_520_p2();
    void thread_sub_ln65_fu_615_p2();
    void thread_sub_ln84_fu_715_p2();
    void thread_tmp_8_fu_603_p3();
    void thread_tmp_fu_353_p3();
    void thread_tmp_last_1_fu_388_p1();
    void thread_tmp_last_2_fu_463_p1();
    void thread_tmp_last_fu_741_p2();
    void thread_trunc_ln41_fu_421_p1();
    void thread_trunc_ln43_fu_467_p1();
    void thread_trunc_ln60_1_fu_508_p1();
    void thread_trunc_ln60_2_fu_551_p1();
    void thread_trunc_ln60_fu_496_p1();
    void thread_trunc_ln65_1_fu_637_p1();
    void thread_trunc_ln65_fu_581_p1();
    void thread_trunc_ln84_1_fu_703_p1();
    void thread_trunc_ln84_2_fu_746_p1();
    void thread_trunc_ln84_fu_691_p1();
    void thread_zext_ln31_1_fu_361_p1();
    void thread_zext_ln31_2_fu_392_p1();
    void thread_zext_ln31_fu_349_p1();
    void thread_zext_ln40_fu_406_p1();
    void thread_zext_ln41_fu_443_p1();
    void thread_zext_ln43_cast_fu_425_p3();
    void thread_zext_ln43_fu_476_p1();
    void thread_zext_ln57_fu_481_p1();
    void thread_zext_ln58_fu_536_p1();
    void thread_zext_ln60_2_cast_fu_512_p3();
    void thread_zext_ln60_cast_fu_500_p3();
    void thread_zext_ln65_1_fu_599_p1();
    void thread_zext_ln65_2_fu_611_p1();
    void thread_zext_ln65_3_fu_633_p1();
    void thread_zext_ln65_4_fu_657_p1();
    void thread_zext_ln65_fu_577_p1();
    void thread_zext_ln76_fu_671_p1();
    void thread_zext_ln77_fu_721_p1();
    void thread_zext_ln84_2_cast_fu_707_p3();
    void thread_zext_ln84_cast_fu_695_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
