// Seed: 4146153187
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    output wor id_3
    , id_31,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12,
    input uwire id_13,
    inout uwire id_14,
    input supply0 id_15,
    input tri id_16,
    output tri id_17,
    output supply0 id_18,
    input supply1 id_19,
    input tri id_20,
    input wor id_21,
    input tri1 id_22,
    output tri id_23,
    input wand id_24,
    output supply1 id_25,
    input wand id_26,
    input wire id_27,
    input wand id_28,
    output tri id_29
);
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    output tri1 id_7,
    output supply0 id_8,
    input wand id_9,
    input uwire id_10
);
  supply0 id_12;
  always @(negedge id_7++);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_9,
      id_8,
      id_6,
      id_5,
      id_12,
      id_7,
      id_12,
      id_12,
      id_9,
      id_10,
      id_1,
      id_3,
      id_12,
      id_5,
      id_5,
      id_8,
      id_8,
      id_10,
      id_10,
      id_12,
      id_4,
      id_1,
      id_12,
      id_1,
      id_12,
      id_6,
      id_3,
      id_0
  );
  id_13(
      .id_0('b0),
      .id_1(id_12),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_7),
      .id_7(!1),
      .id_8(1),
      .id_9(id_9)
  );
  wire id_14;
  wire id_15;
  assign id_12 = id_10;
endmodule
