(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "smart_top")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 023R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "smart_top")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/CO_RNO/B  FrameMk_0/Com_8b10b/CO_RNO/Y  FrameMk_0/Com_8b10b/CO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/AO_RNO/B  FrameMk_0/Com_8b10b/AO_RNO/Y  FrameMk_0/Com_8b10b/AO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/IO_RNO/B  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/BO_RNO/B  FrameMk_0/Com_8b10b/BO_RNO/Y  FrameMk_0/Com_8b10b/BO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/B  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/B  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/IO_RNO_0/B  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/B  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/EO_RNO_0/B  FrameMk_0/Com_8b10b/EO_RNO_0/Y  FrameMk_0/Com_8b10b/EO_RNO/C  FrameMk_0/Com_8b10b/EO_RNO/Y  FrameMk_0/Com_8b10b/EO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/B  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/DO_RNO_0/B  FrameMk_0/Com_8b10b/DO_RNO_0/Y  FrameMk_0/Com_8b10b/DO_RNO/C  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/B  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/CO_RNO_0/B  FrameMk_0/Com_8b10b/CO_RNO_0/Y  FrameMk_0/Com_8b10b/CO_RNO/C  FrameMk_0/Com_8b10b/CO_RNO/Y  FrameMk_0/Com_8b10b/CO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/B  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/AO_RNO_0/B  FrameMk_0/Com_8b10b/AO_RNO_0/Y  FrameMk_0/Com_8b10b/AO_RNO/C  FrameMk_0/Com_8b10b/AO_RNO/Y  FrameMk_0/Com_8b10b/AO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a1/A  FrameMk_0/Com_8b10b/un1_l04_a1/Y  FrameMk_0/Com_8b10b/un1_l04_0/A  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/A  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/A  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/BO_RNO_0/B  FrameMk_0/Com_8b10b/BO_RNO_0/Y  FrameMk_0/Com_8b10b/BO_RNO/C  FrameMk_0/Com_8b10b/BO_RNO/Y  FrameMk_0/Com_8b10b/BO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/A  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L22_0/B  FrameMk_0/Com_8b10b/L22_0/Y  FrameMk_0/Com_8b10b/L22/C  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/A  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L22_0/B  FrameMk_0/Com_8b10b/L22_0/Y  FrameMk_0/Com_8b10b/L22/C  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/EO_RNO/B  FrameMk_0/Com_8b10b/EO_RNO/Y  FrameMk_0/Com_8b10b/EO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un1_l31/B  FrameMk_0/Com_8b10b/un1_l31/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/A  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/L22_1_tz/B  FrameMk_0/Com_8b10b/L22_1_tz/Y  FrameMk_0/Com_8b10b/L22_1/B  FrameMk_0/Com_8b10b/L22_1/Y  FrameMk_0/Com_8b10b/L22/A  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/C  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIR778\[1\]/S  FrameMk_0/Din_Delay4_RNIR778\[1\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/B  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un1_l13\[0\]/C  FrameMk_0/Com_8b10b/un1_l13\[0\]/Y  FrameMk_0/Com_8b10b/L13/A  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un21_l13/A  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/un1_l13\[0\]/B  FrameMk_0/Com_8b10b/un1_l13\[0\]/Y  FrameMk_0/Com_8b10b/L13/A  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIR778\[1\]/S  FrameMk_0/Din_Delay4_RNIR778\[1\]/Y  FrameMk_0/Com_8b10b/un1_l31/A  FrameMk_0/Com_8b10b/un1_l31/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/A  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/IO_RNO_4/A  FrameMk_0/Com_8b10b/IO_RNO_4/Y  FrameMk_0/Com_8b10b/IO_RNO_1/C  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/IO_RNO_3/B  FrameMk_0/Com_8b10b/IO_RNO_3/Y  FrameMk_0/Com_8b10b/IO_RNO_1/B  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIR778\[1\]/S  FrameMk_0/Din_Delay4_RNIR778\[1\]/Y  FrameMk_0/Com_8b10b/L22_1_tz/A  FrameMk_0/Com_8b10b/L22_1_tz/Y  FrameMk_0/Com_8b10b/L22_1/B  FrameMk_0/Com_8b10b/L22_1/Y  FrameMk_0/Com_8b10b/L22/A  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_Reg\[32\]/CLK  FrameMk_0/CRC_Reg\[32\]/Q  FrameMk_0/Com_8b10b/un1_l04_a1/C  FrameMk_0/Com_8b10b/un1_l04_a1/Y  FrameMk_0/Com_8b10b/un1_l04_0/A  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_Reg\[33\]/CLK  FrameMk_0/CRC_Reg\[33\]/Q  FrameMk_0/Com_8b10b/un1_l04_a1/B  FrameMk_0/Com_8b10b/un1_l04_a1/Y  FrameMk_0/Com_8b10b/un1_l04_0/A  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/un1_l31/C  FrameMk_0/Com_8b10b/un1_l31/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/A  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L22_1_tz/C  FrameMk_0/Com_8b10b/L22_1_tz/Y  FrameMk_0/Com_8b10b/L22_1/B  FrameMk_0/Com_8b10b/L22_1/Y  FrameMk_0/Com_8b10b/L22/A  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/L22_0/A  FrameMk_0/Com_8b10b/L22_0/Y  FrameMk_0/Com_8b10b/L22/C  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_Reg\[32\]/CLK  FrameMk_0/CRC_Reg\[32\]/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/B  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/A  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/L13_0/B  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un1_l40/C  FrameMk_0/Com_8b10b/un1_l40/Y  FrameMk_0/Com_8b10b/L31/A  FrameMk_0/Com_8b10b/L31/Y  FrameMk_0/Com_8b10b/un1_pd1s6/A  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/S  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/A  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un4_nio/B  FrameMk_0/Com_8b10b/un4_nio/Y  FrameMk_0/Com_8b10b/IO_RNO_2/C  FrameMk_0/Com_8b10b/IO_RNO_2/Y  FrameMk_0/Com_8b10b/IO_RNO_1/A  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_Reg\[33\]/CLK  FrameMk_0/CRC_Reg\[33\]/Q  FrameMk_0/Din_Delay4_RNIR778\[1\]/B  FrameMk_0/Din_Delay4_RNIR778\[1\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/B  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/L22_1/A  FrameMk_0/Com_8b10b/L22_1/Y  FrameMk_0/Com_8b10b/L22/A  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIR778\[1\]/S  FrameMk_0/Din_Delay4_RNIR778\[1\]/Y  FrameMk_0/Com_8b10b/un1_l40/B  FrameMk_0/Com_8b10b/un1_l40/Y  FrameMk_0/Com_8b10b/L31/A  FrameMk_0/Com_8b10b/L31/Y  FrameMk_0/Com_8b10b/un1_pd1s6/A  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un1_l13\[0\]/A  FrameMk_0/Com_8b10b/un1_l13\[0\]/Y  FrameMk_0/Com_8b10b/L13/A  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_Reg\[34\]/CLK  FrameMk_0/CRC_Reg\[34\]/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/B  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un1_l31/B  FrameMk_0/Com_8b10b/un1_l31/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/A  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/un1_l40/A  FrameMk_0/Com_8b10b/un1_l40/Y  FrameMk_0/Com_8b10b/L31/A  FrameMk_0/Com_8b10b/L31/Y  FrameMk_0/Com_8b10b/un1_pd1s6/A  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Din_Delay4\[0\]/CLK  FrameMk_0/Din_Delay4\[0\]/Q  FrameMk_0/Com_8b10b/un1_l04_a0/B  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un1_l40/C  FrameMk_0/Com_8b10b/un1_l40/Y  FrameMk_0/Com_8b10b/K4_RNIQGT61/B  FrameMk_0/Com_8b10b/K4_RNIQGT61/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/C  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_Reg\[35\]/CLK  FrameMk_0/CRC_Reg\[35\]/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/B  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/un1_l13\[0\]/B  FrameMk_0/Com_8b10b/un1_l13\[0\]/Y  FrameMk_0/Com_8b10b/L13/A  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Din_Delay4\[0\]/CLK  FrameMk_0/Din_Delay4\[0\]/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/A  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/A  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Din_Delay4\[1\]/CLK  FrameMk_0/Din_Delay4\[1\]/Q  FrameMk_0/Com_8b10b/un1_l04_a0/A  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Din_Delay4\[1\]/CLK  FrameMk_0/Din_Delay4\[1\]/Q  FrameMk_0/Din_Delay4_RNIR778\[1\]/A  FrameMk_0/Din_Delay4_RNIR778\[1\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/B  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Din_Delay4\[2\]/CLK  FrameMk_0/Din_Delay4\[2\]/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/A  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un1_l31/B  FrameMk_0/Com_8b10b/un1_l31/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/A  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/L31_1/C  FrameMk_0/Com_8b10b/L31_1/Y  FrameMk_0/Com_8b10b/L31/C  FrameMk_0/Com_8b10b/L31/Y  FrameMk_0/Com_8b10b/un1_pd1s6/A  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un1_l40/C  FrameMk_0/Com_8b10b/un1_l40/Y  FrameMk_0/Com_8b10b/L40/B  FrameMk_0/Com_8b10b/L40/Y  FrameMk_0/Com_8b10b/IO_RNO_2/B  FrameMk_0/Com_8b10b/IO_RNO_2/Y  FrameMk_0/Com_8b10b/IO_RNO_1/A  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Din_Delay4\[3\]/CLK  FrameMk_0/Din_Delay4\[3\]/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/A  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/un1_l13\[0\]/B  FrameMk_0/Com_8b10b/un1_l13\[0\]/Y  FrameMk_0/Com_8b10b/L13/A  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIR778\[1\]/S  FrameMk_0/Din_Delay4_RNIR778\[1\]/Y  FrameMk_0/Com_8b10b/L31_1/B  FrameMk_0/Com_8b10b/L31_1/Y  FrameMk_0/Com_8b10b/L31/C  FrameMk_0/Com_8b10b/L31/Y  FrameMk_0/Com_8b10b/un1_pd1s6/A  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/L31/B  FrameMk_0/Com_8b10b/L31/Y  FrameMk_0/Com_8b10b/un1_pd1s6/A  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/A  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/EO_RNO_1/A  FrameMk_0/Com_8b10b/EO_RNO_1/Y  FrameMk_0/Com_8b10b/EO_RNO_0/C  FrameMk_0/Com_8b10b/EO_RNO_0/Y  FrameMk_0/Com_8b10b/EO_RNO/C  FrameMk_0/Com_8b10b/EO_RNO/Y  FrameMk_0/Com_8b10b/EO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L31_1/A  FrameMk_0/Com_8b10b/L31_1/Y  FrameMk_0/Com_8b10b/L31/C  FrameMk_0/Com_8b10b/L31/Y  FrameMk_0/Com_8b10b/un1_pd1s6/A  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un14_l13/A  FrameMk_0/Com_8b10b/un14_l13/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/B  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/L04/A  FrameMk_0/Com_8b10b/L04/Y  FrameMk_0/Com_8b10b/CO_RNO_2/A  FrameMk_0/Com_8b10b/CO_RNO_2/Y  FrameMk_0/Com_8b10b/CO_RNO_1/C  FrameMk_0/Com_8b10b/CO_RNO_1/Y  FrameMk_0/Com_8b10b/CO_RNO_0/C  FrameMk_0/Com_8b10b/CO_RNO_0/Y  FrameMk_0/Com_8b10b/CO_RNO/C  FrameMk_0/Com_8b10b/CO_RNO/Y  FrameMk_0/Com_8b10b/CO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/L04/A  FrameMk_0/Com_8b10b/L04/Y  FrameMk_0/Com_8b10b/IO_RNO_4/B  FrameMk_0/Com_8b10b/IO_RNO_4/Y  FrameMk_0/Com_8b10b/IO_RNO_1/C  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/L04/C  FrameMk_0/Com_8b10b/L04/Y  FrameMk_0/Com_8b10b/CO_RNO_2/A  FrameMk_0/Com_8b10b/CO_RNO_2/Y  FrameMk_0/Com_8b10b/CO_RNO_1/C  FrameMk_0/Com_8b10b/CO_RNO_1/Y  FrameMk_0/Com_8b10b/CO_RNO_0/C  FrameMk_0/Com_8b10b/CO_RNO_0/Y  FrameMk_0/Com_8b10b/CO_RNO/C  FrameMk_0/Com_8b10b/CO_RNO/Y  FrameMk_0/Com_8b10b/CO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un1_l40/C  FrameMk_0/Com_8b10b/un1_l40/Y  FrameMk_0/Com_8b10b/L40/B  FrameMk_0/Com_8b10b/L40/Y  FrameMk_0/Com_8b10b/BO_RNO_1/B  FrameMk_0/Com_8b10b/BO_RNO_1/Y  FrameMk_0/Com_8b10b/BO_RNO_0/C  FrameMk_0/Com_8b10b/BO_RNO_0/Y  FrameMk_0/Com_8b10b/BO_RNO/C  FrameMk_0/Com_8b10b/BO_RNO/Y  FrameMk_0/Com_8b10b/BO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/K4_RNIQGT61/A  FrameMk_0/Com_8b10b/K4_RNIQGT61/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/C  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/un14_l13/B  FrameMk_0/Com_8b10b/un14_l13/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/B  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/un4_nio_0/B  FrameMk_0/Com_8b10b/un4_nio_0/Y  FrameMk_0/Com_8b10b/un4_nio/A  FrameMk_0/Com_8b10b/un4_nio/Y  FrameMk_0/Com_8b10b/IO_RNO_2/C  FrameMk_0/Com_8b10b/IO_RNO_2/Y  FrameMk_0/Com_8b10b/IO_RNO_1/A  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un14_l13/C  FrameMk_0/Com_8b10b/un14_l13/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/B  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/L04/B  FrameMk_0/Com_8b10b/L04/Y  FrameMk_0/Com_8b10b/CO_RNO_2/A  FrameMk_0/Com_8b10b/CO_RNO_2/Y  FrameMk_0/Com_8b10b/CO_RNO_1/C  FrameMk_0/Com_8b10b/CO_RNO_1/Y  FrameMk_0/Com_8b10b/CO_RNO_0/C  FrameMk_0/Com_8b10b/CO_RNO_0/Y  FrameMk_0/Com_8b10b/CO_RNO/C  FrameMk_0/Com_8b10b/CO_RNO/Y  FrameMk_0/Com_8b10b/CO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[28\]/CLK  adc_muxtmp_test_0/DataOut\[28\]/Q  My_adder0_2/AND2_Carry_0_inst/A  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[42\]/CLK  adc_muxtmp_test_0/DataOut\[42\]/Q  My_adder0_3/AND2_Carry_0_inst/A  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[0\]/CLK  adc_muxtmp_test_0/DataOut\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/A  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[14\]/CLK  adc_muxtmp_test_0/DataOut\[14\]/Q  My_adder0_1/AND2_Carry_0_inst/A  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNI1878\[4\]/S  FrameMk_0/Din_Delay4_RNI1878\[4\]/Y  FrameMk_0/Com_8b10b/un4_nio_0/A  FrameMk_0/Com_8b10b/un4_nio_0/Y  FrameMk_0/Com_8b10b/un4_nio/A  FrameMk_0/Com_8b10b/un4_nio/Y  FrameMk_0/Com_8b10b/IO_RNO_2/C  FrameMk_0/Com_8b10b/IO_RNO_2/Y  FrameMk_0/Com_8b10b/IO_RNO_1/A  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNI1878\[4\]/S  FrameMk_0/Din_Delay4_RNI1878\[4\]/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/A  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/A  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/L40/A  FrameMk_0/Com_8b10b/L40/Y  FrameMk_0/Com_8b10b/IO_RNO_2/B  FrameMk_0/Com_8b10b/IO_RNO_2/Y  FrameMk_0/Com_8b10b/IO_RNO_1/A  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[37\]/CLK  Main_ctl4SD_0/Data2ACC\[37\]/Q  My_adder0_2/MAJ3_Carry_1_inst/C  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[55\]/CLK  Main_ctl4SD_0/Data2ACC\[55\]/Q  My_adder0_3/MAJ3_Carry_1_inst/C  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[1\]/CLK  Main_ctl4SD_0/Data2ACC\[1\]/Q  My_adder0_0/MAJ3_Carry_1_inst/C  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[19\]/CLK  Main_ctl4SD_0/Data2ACC\[19\]/Q  My_adder0_1/MAJ3_Carry_1_inst/C  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/XOR3_Sum_16_inst/C  My_adder0_2/XOR3_Sum_16_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[52\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[52\]/Y  Main_ctl4SD_0/Data2Fifo\[52\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/XOR3_Sum_16_inst/C  My_adder0_3/XOR3_Sum_16_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[70\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[70\]/Y  Main_ctl4SD_0/Data2Fifo\[70\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/XOR3_Sum_16_inst/C  My_adder0_0/XOR3_Sum_16_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[16\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[16\]/Y  Main_ctl4SD_0/Data2Fifo\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/XOR3_Sum_16_inst/C  My_adder0_1/XOR3_Sum_16_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[34\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[34\]/Y  Main_ctl4SD_0/Data2Fifo\[34\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/L04/A  FrameMk_0/Com_8b10b/L04/Y  FrameMk_0/Com_8b10b/BO_RNO_1/C  FrameMk_0/Com_8b10b/BO_RNO_1/Y  FrameMk_0/Com_8b10b/BO_RNO_0/C  FrameMk_0/Com_8b10b/BO_RNO_0/Y  FrameMk_0/Com_8b10b/BO_RNO/C  FrameMk_0/Com_8b10b/BO_RNO/Y  FrameMk_0/Com_8b10b/BO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un14_l13/A  FrameMk_0/Com_8b10b/un14_l13/Y  FrameMk_0/Com_8b10b/EO_RNO_1/B  FrameMk_0/Com_8b10b/EO_RNO_1/Y  FrameMk_0/Com_8b10b/EO_RNO_0/C  FrameMk_0/Com_8b10b/EO_RNO_0/Y  FrameMk_0/Com_8b10b/EO_RNO/C  FrameMk_0/Com_8b10b/EO_RNO/Y  FrameMk_0/Com_8b10b/EO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un1_l40/C  FrameMk_0/Com_8b10b/un1_l40/Y  FrameMk_0/Com_8b10b/DO_RNO_1/B  FrameMk_0/Com_8b10b/DO_RNO_1/Y  FrameMk_0/Com_8b10b/DO_RNO_0/C  FrameMk_0/Com_8b10b/DO_RNO_0/Y  FrameMk_0/Com_8b10b/DO_RNO/C  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[29\]/CLK  adc_muxtmp_test_0/DataOut\[29\]/Q  My_adder0_2/MAJ3_Carry_1_inst/B  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[43\]/CLK  adc_muxtmp_test_0/DataOut\[43\]/Q  My_adder0_3/MAJ3_Carry_1_inst/B  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[1\]/CLK  adc_muxtmp_test_0/DataOut\[1\]/Q  My_adder0_0/MAJ3_Carry_1_inst/B  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[15\]/CLK  adc_muxtmp_test_0/DataOut\[15\]/Q  My_adder0_1/MAJ3_Carry_1_inst/B  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/A  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un14_l13/A  FrameMk_0/Com_8b10b/un14_l13/Y  FrameMk_0/Com_8b10b/CO_RNO_1/A  FrameMk_0/Com_8b10b/CO_RNO_1/Y  FrameMk_0/Com_8b10b/CO_RNO_0/C  FrameMk_0/Com_8b10b/CO_RNO_0/Y  FrameMk_0/Com_8b10b/CO_RNO/C  FrameMk_0/Com_8b10b/CO_RNO/Y  FrameMk_0/Com_8b10b/CO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[3\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[3\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNICED9\[1\]/B  Sdram_cmd_0/SD_wrAddr_row_RNICED9\[1\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNI9GOL\[12\]/A  Sdram_cmd_0/SD_wrAddr_row_RNI9GOL\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/B  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[2\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[2\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIJAE9\[9\]/B  Sdram_cmd_0/SD_wrAddr_row_RNIJAE9\[9\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNI7PSI\[5\]/A  Sdram_cmd_0/SD_wrAddr_row_RNI7PSI\[5\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[2\]/B  FrameMk_0/DelayCnt_RNI1M8L\[2\]/Y  FrameMk_0/ByteDout_RNO_2\[3\]/C  FrameMk_0/ByteDout_RNO_2\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/C  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[2\]/B  FrameMk_0/DelayCnt_RNI1M8L\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[1\]/B  FrameMk_0/ByteDout_RNO_1\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/B  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[10\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[10\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[2\]/B  FrameMk_0/DelayCnt_RNI1M8L\[2\]/Y  FrameMk_0/ByteDout_RNO_0\[2\]/A  FrameMk_0/ByteDout_RNO_0\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/A  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[1\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[1\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNICED9\[1\]/A  Sdram_cmd_0/SD_wrAddr_row_RNICED9\[1\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNI9GOL\[12\]/A  Sdram_cmd_0/SD_wrAddr_row_RNI9GOL\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/B  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[38\]/CLK  Main_ctl4SD_0/Data2ACC\[38\]/Q  My_adder0_2/MAJ3_Carry_2_inst/C  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[56\]/CLK  Main_ctl4SD_0/Data2ACC\[56\]/Q  My_adder0_3/MAJ3_Carry_2_inst/C  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[2\]/CLK  Main_ctl4SD_0/Data2ACC\[2\]/Q  My_adder0_0/MAJ3_Carry_2_inst/C  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[20\]/CLK  Main_ctl4SD_0/Data2ACC\[20\]/Q  My_adder0_1/MAJ3_Carry_2_inst/C  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/XOR3_Sum_15_inst/C  My_adder0_2/XOR3_Sum_15_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[51\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[51\]/Y  Main_ctl4SD_0/Data2Fifo\[51\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/XOR3_Sum_15_inst/C  My_adder0_3/XOR3_Sum_15_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[69\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[69\]/Y  Main_ctl4SD_0/Data2Fifo\[69\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/XOR3_Sum_15_inst/C  My_adder0_0/XOR3_Sum_15_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[15\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[15\]/Y  Main_ctl4SD_0/Data2Fifo\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/XOR3_Sum_15_inst/C  My_adder0_1/XOR3_Sum_15_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[33\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[33\]/Y  Main_ctl4SD_0/Data2Fifo\[33\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[2\]/B  FrameMk_0/DelayCnt_RNI1M8L\[2\]/Y  FrameMk_0/ByteDout_RNO_0\[0\]/A  FrameMk_0/ByteDout_RNO_0\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/A  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[9\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[9\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIJAE9\[9\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIJAE9\[9\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNI7PSI\[5\]/A  Sdram_cmd_0/SD_wrAddr_row_RNI7PSI\[5\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_1_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_1_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_45/A  FrameMk_0/GenFIFO_Byte/AND2_45/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/C  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_Reg\[36\]/CLK  FrameMk_0/CRC_Reg\[36\]/Q  FrameMk_0/Din_Delay4_RNI1878\[4\]/B  FrameMk_0/Din_Delay4_RNI1878\[4\]/Y  FrameMk_0/Com_8b10b/un4_nio_0/A  FrameMk_0/Com_8b10b/un4_nio_0/Y  FrameMk_0/Com_8b10b/un4_nio/A  FrameMk_0/Com_8b10b/un4_nio/Y  FrameMk_0/Com_8b10b/IO_RNO_2/C  FrameMk_0/Com_8b10b/IO_RNO_2/Y  FrameMk_0/Com_8b10b/IO_RNO_1/A  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/WE/CLK  FrameMk_0/WE/Q  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/B  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[11\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[11\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/A  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNI1878\[4\]/S  FrameMk_0/Din_Delay4_RNI1878\[4\]/Y  FrameMk_0/Com_8b10b/IO_RNO_2/A  FrameMk_0/Com_8b10b/IO_RNO_2/Y  FrameMk_0/Com_8b10b/IO_RNO_1/A  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[30\]/CLK  adc_muxtmp_test_0/DataOut\[30\]/Q  My_adder0_2/MAJ3_Carry_2_inst/B  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[44\]/CLK  adc_muxtmp_test_0/DataOut\[44\]/Q  My_adder0_3/MAJ3_Carry_2_inst/B  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[2\]/CLK  adc_muxtmp_test_0/DataOut\[2\]/Q  My_adder0_0/MAJ3_Carry_2_inst/B  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[16\]/CLK  adc_muxtmp_test_0/DataOut\[16\]/Q  My_adder0_1/MAJ3_Carry_2_inst/B  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/A  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/LPDL6/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[6\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[6\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI36I7\[5\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI36I7\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_1_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_1_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_30/A  FrameMk_0/GenFIFO_Byte/XOR2_30/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/A  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[1\]/B  FrameMk_0/DelayCnt_RNI1M8L\[1\]/Y  FrameMk_0/ByteDout_RNO_5\[2\]/A  FrameMk_0/ByteDout_RNO_5\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/C  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/B  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[1\]/B  FrameMk_0/DelayCnt_RNI1M8L\[1\]/Y  FrameMk_0/ByteDout_RNO_5\[0\]/A  FrameMk_0/ByteDout_RNO_5\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/C  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_1_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_1_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_35/A  FrameMk_0/GenFIFO_Byte/AND2_35/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/C  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/B  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/Y  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/B  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/Y  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/B  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/WFO/CLK  FrameMk_0/REGEN/WFO/Q  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/B  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[5\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[5\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI36I7\[5\]/A  Sdram_cmd_0/SD_WrAddr_col_RNI36I7\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[8\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[8\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI7MI7\[7\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI7MI7\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/A  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_9/A  FrameMk_0/GenFIFO_Byte/AND2_9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNIUEC6/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNIUEC6/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/C  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[4\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[4\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[10\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[10\]/Y  Sdram_cmd_0/SD_wrAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_6/A  FrameMk_0/GenFIFO_Byte/AND2_6/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNIUEC6/C  FrameMk_0/GenFIFO_Byte/AND2_6_RNIUEC6/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/C  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNI1878\[4\]/S  FrameMk_0/Din_Delay4_RNI1878\[4\]/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/S  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/DO_RNO/B  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/K4/CLK  FrameMk_0/Com_8b10b/K4/Q  FrameMk_0/Com_8b10b/K4_RNIQGT61/C  FrameMk_0/Com_8b10b/K4_RNIQGT61/Y  FrameMk_0/Com_8b10b/K4_RNISDBC7/C  FrameMk_0/Com_8b10b/K4_RNISDBC7/Y  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/B  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/XOR2_27_RNIANGH1/B  FrameMk_0/GenFIFO_Byte/XOR2_27_RNIANGH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_7/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[1\]/B  FrameMk_0/DelayCnt_RNI1M8L\[1\]/Y  FrameMk_0/ByteDout_RNO_5\[1\]/B  FrameMk_0/ByteDout_RNO_5\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/C  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/XOR2_1_RNI6J0D1/B  FrameMk_0/GenFIFO_Byte/XOR2_1_RNI6J0D1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_11/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_11/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[5\]/CLK  FrameMk_0/Prstate\[5\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/A  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[2\]/B  FrameMk_0/DelayCnt_RNI1M8L\[2\]/Y  FrameMk_0/ByteDout_RNO_2\[3\]/C  FrameMk_0/ByteDout_RNO_2\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/C  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Din_Delay4\[4\]/CLK  FrameMk_0/Din_Delay4\[4\]/Q  FrameMk_0/Din_Delay4_RNI1878\[4\]/A  FrameMk_0/Din_Delay4_RNI1878\[4\]/Y  FrameMk_0/Com_8b10b/un4_nio_0/A  FrameMk_0/Com_8b10b/un4_nio_0/Y  FrameMk_0/Com_8b10b/un4_nio/A  FrameMk_0/Com_8b10b/un4_nio/Y  FrameMk_0/Com_8b10b/IO_RNO_2/C  FrameMk_0/Com_8b10b/IO_RNO_2/Y  FrameMk_0/Com_8b10b/IO_RNO_1/A  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNI1878\[4\]/S  FrameMk_0/Din_Delay4_RNI1878\[4\]/Y  FrameMk_0/Com_8b10b/IO_RNO_4/S  FrameMk_0/Com_8b10b/IO_RNO_4/Y  FrameMk_0/Com_8b10b/IO_RNO_1/C  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[7\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[7\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI7MI7\[7\]/A  Sdram_cmd_0/SD_WrAddr_col_RNI7MI7\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/A  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/A  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/CO_RNO_2/B  FrameMk_0/Com_8b10b/CO_RNO_2/Y  FrameMk_0/Com_8b10b/CO_RNO_1/C  FrameMk_0/Com_8b10b/CO_RNO_1/Y  FrameMk_0/Com_8b10b/CO_RNO_0/C  FrameMk_0/Com_8b10b/CO_RNO_0/Y  FrameMk_0/Com_8b10b/CO_RNO/C  FrameMk_0/Com_8b10b/CO_RNO/Y  FrameMk_0/Com_8b10b/CO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I34_un1_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I34_un1_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[9\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[9\]/Y  Sdram_cmd_0/SD_wrAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_66/A  FrameMk_0/GenFIFO_Byte/XOR2_66/Y  FrameMk_0/GenFIFO_Byte/XOR2_16_RNIT9I4/B  FrameMk_0/GenFIFO_Byte/XOR2_16_RNIT9I4/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/A  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_66/A  FrameMk_0/GenFIFO_Byte/XOR2_66/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNIUEC6/A  FrameMk_0/GenFIFO_Byte/AND2_6_RNIUEC6/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/C  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[39\]/CLK  Main_ctl4SD_0/Data2ACC\[39\]/Q  My_adder0_2/MAJ3_Carry_3_inst/C  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[57\]/CLK  Main_ctl4SD_0/Data2ACC\[57\]/Q  My_adder0_3/MAJ3_Carry_3_inst/C  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[3\]/CLK  Main_ctl4SD_0/Data2ACC\[3\]/Q  My_adder0_0/MAJ3_Carry_3_inst/C  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[21\]/CLK  Main_ctl4SD_0/Data2ACC\[21\]/Q  My_adder0_1/MAJ3_Carry_3_inst/C  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/XOR3_Sum_14_inst/C  My_adder0_2/XOR3_Sum_14_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[50\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[50\]/Y  Main_ctl4SD_0/Data2Fifo\[50\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/XOR3_Sum_14_inst/C  My_adder0_3/XOR3_Sum_14_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[68\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[68\]/Y  Main_ctl4SD_0/Data2Fifo\[68\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/XOR3_Sum_14_inst/C  My_adder0_0/XOR3_Sum_14_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[14\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[14\]/Y  Main_ctl4SD_0/Data2Fifo\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/XOR3_Sum_14_inst/C  My_adder0_1/XOR3_Sum_14_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[32\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[32\]/Y  Main_ctl4SD_0/Data2Fifo\[32\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_1_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_1_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_6/A  FrameMk_0/GenFIFO_Byte/XOR2_6/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/A  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[6\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[6\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/B  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[5\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[5\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNI7PSI\[5\]/C  Sdram_cmd_0/SD_wrAddr_row_RNI7PSI\[5\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_16/A  FrameMk_0/GenFIFO_Byte/XOR2_16/Y  FrameMk_0/GenFIFO_Byte/XOR2_16_RNIT9I4/A  FrameMk_0/GenFIFO_Byte/XOR2_16_RNIT9I4/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/A  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/B  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/Y  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/B  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/Y  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/B  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[0\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[0\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNI9GOL\[12\]/B  Sdram_cmd_0/SD_wrAddr_row_RNI9GOL\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/B  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_15/A  FrameMk_0/GenFIFO_Byte/AND2_15/Y  FrameMk_0/GenFIFO_Byte/AND2_46_RNI6OG6/B  FrameMk_0/GenFIFO_Byte/AND2_46_RNI6OG6/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/C  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_46/A  FrameMk_0/GenFIFO_Byte/AND2_46/Y  FrameMk_0/GenFIFO_Byte/AND2_46_RNI6OG6/C  FrameMk_0/GenFIFO_Byte/AND2_46_RNI6OG6/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/C  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/XOR2_29_RNIPI1Q1/B  FrameMk_0/GenFIFO_Byte/XOR2_29_RNIPI1Q1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_6/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/XOR2_73_RNIRUIL1/B  FrameMk_0/GenFIFO_Byte/XOR2_73_RNIRUIL1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_10/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_10/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[7\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[7\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNI7PSI\[5\]/B  Sdram_cmd_0/SD_wrAddr_row_RNI7PSI\[5\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[12\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[12\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNI9GOL\[12\]/C  Sdram_cmd_0/SD_wrAddr_row_RNI9GOL\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/B  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_3/A  FrameMk_0/GenFIFO_Byte/XOR2_3/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIM244/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIM244/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/A  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_3/A  FrameMk_0/GenFIFO_Byte/XOR2_3/Y  FrameMk_0/GenFIFO_Byte/AND2_46_RNI6OG6/A  FrameMk_0/GenFIFO_Byte/AND2_46_RNI6OG6/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/C  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[31\]/CLK  adc_muxtmp_test_0/DataOut\[31\]/Q  My_adder0_2/MAJ3_Carry_3_inst/B  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[45\]/CLK  adc_muxtmp_test_0/DataOut\[45\]/Q  My_adder0_3/MAJ3_Carry_3_inst/B  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[3\]/CLK  adc_muxtmp_test_0/DataOut\[3\]/Q  My_adder0_0/MAJ3_Carry_3_inst/B  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[17\]/CLK  adc_muxtmp_test_0/DataOut\[17\]/Q  My_adder0_1/MAJ3_Carry_3_inst/B  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/ByteDout_RNO_2\[1\]/C  FrameMk_0/ByteDout_RNO_2\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/C  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/ByteDout_RNO_2\[2\]/B  FrameMk_0/ByteDout_RNO_2\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/C  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/DO_RNO_1/A  FrameMk_0/Com_8b10b/DO_RNO_1/Y  FrameMk_0/Com_8b10b/DO_RNO_0/C  FrameMk_0/Com_8b10b/DO_RNO_0/Y  FrameMk_0/Com_8b10b/DO_RNO/C  FrameMk_0/Com_8b10b/DO_RNO/Y  FrameMk_0/Com_8b10b/DO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/ByteDout_RNO_2\[4\]/C  FrameMk_0/ByteDout_RNO_2\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/C  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/ByteDout_RNO_2\[0\]/B  FrameMk_0/ByteDout_RNO_2\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/C  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[1\]/B  FrameMk_0/DelayCnt_RNI1M8L\[1\]/Y  FrameMk_0/ByteDout_RNO_2\[3\]/A  FrameMk_0/ByteDout_RNO_2\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/C  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_9/A  FrameMk_0/GenFIFO_Byte/XOR2_9/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIM244/A  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIM244/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/A  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_49_RNITHTO/B  FrameMk_0/GenFIFO_Byte/AND2_49_RNITHTO/Y  FrameMk_0/GenFIFO_Byte/XOR2_38_RNITK6R/B  FrameMk_0/GenFIFO_Byte/XOR2_38_RNITK6R/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_13/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_13/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_49/A  FrameMk_0/GenFIFO_Byte/AND2_49/Y  FrameMk_0/GenFIFO_Byte/AND2_10_RNIU1O6/B  FrameMk_0/GenFIFO_Byte/AND2_10_RNIU1O6/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_10/A  FrameMk_0/GenFIFO_Byte/AND2_10/Y  FrameMk_0/GenFIFO_Byte/AND2_10_RNIU1O6/C  FrameMk_0/GenFIFO_Byte/AND2_10_RNIU1O6/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_52/A  FrameMk_0/GenFIFO_Byte/AND2_52/Y  FrameMk_0/GenFIFO_Byte/AND2_13_RNIP1O6/B  FrameMk_0/GenFIFO_Byte/AND2_13_RNIP1O6/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/un1_pd1s6/B  FrameMk_0/Com_8b10b/un1_pd1s6/Y  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/A  FrameMk_0/Com_8b10b/un3_pd1s6\[0\]/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/B  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_13/A  FrameMk_0/GenFIFO_Byte/AND2_13/Y  FrameMk_0/GenFIFO_Byte/AND2_13_RNIP1O6/C  FrameMk_0/GenFIFO_Byte/AND2_13_RNIP1O6/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[8\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[8\]/Y  Sdram_cmd_0/SD_wrAddr_row\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_47/A  FrameMk_0/GenFIFO_Byte/XOR2_47/Y  FrameMk_0/GenFIFO_Byte/AND2_44/B  FrameMk_0/GenFIFO_Byte/AND2_44/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/A  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_47/A  FrameMk_0/GenFIFO_Byte/XOR2_47/Y  FrameMk_0/GenFIFO_Byte/AND2_13_RNIP1O6/A  FrameMk_0/GenFIFO_Byte/AND2_13_RNIP1O6/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNI1878\[4\]/S  FrameMk_0/Din_Delay4_RNI1878\[4\]/Y  FrameMk_0/Com_8b10b/CO_RNO_1/B  FrameMk_0/Com_8b10b/CO_RNO_1/Y  FrameMk_0/Com_8b10b/CO_RNO_0/C  FrameMk_0/Com_8b10b/CO_RNO_0/Y  FrameMk_0/Com_8b10b/CO_RNO/C  FrameMk_0/Com_8b10b/CO_RNO/Y  FrameMk_0/Com_8b10b/CO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_58/A  FrameMk_0/GenFIFO_Byte/XOR2_58/Y  FrameMk_0/GenFIFO_Byte/AND2_10_RNIU1O6/A  FrameMk_0/GenFIFO_Byte/AND2_10_RNIU1O6/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[1\]/CLK  Uart_ctl_0/OvertimeCnt\[1\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/B  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[40\]/CLK  Main_ctl4SD_0/Data2ACC\[40\]/Q  My_adder0_2/MAJ3_Carry_4_inst/C  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[58\]/CLK  Main_ctl4SD_0/Data2ACC\[58\]/Q  My_adder0_3/MAJ3_Carry_4_inst/C  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[3\]/A  FrameMk_0/ByteDout_RNO_0\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/A  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/B  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/Y  FrameMk_0/GenFIFO_Byte/XOR2_59_RNICO021/B  FrameMk_0/GenFIFO_Byte/XOR2_59_RNICO021/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_9/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_9/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[4\]/CLK  Main_ctl4SD_0/Data2ACC\[4\]/Q  My_adder0_0/MAJ3_Carry_4_inst/C  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[22\]/CLK  Main_ctl4SD_0/Data2ACC\[22\]/Q  My_adder0_1/MAJ3_Carry_4_inst/C  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1/C  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1/Y  Main_ctl4SD_0/Data2Fifo_RNO\[49\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[49\]/Y  Main_ctl4SD_0/Data2Fifo\[49\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1/C  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1/Y  Main_ctl4SD_0/Data2Fifo_RNO\[67\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[67\]/Y  Main_ctl4SD_0/Data2Fifo\[67\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1/C  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1/Y  Main_ctl4SD_0/Data2Fifo_RNO\[13\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[13\]/Y  Main_ctl4SD_0/Data2Fifo\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1/C  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1/Y  Main_ctl4SD_0/Data2Fifo_RNO\[31\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[31\]/Y  Main_ctl4SD_0/Data2Fifo\[31\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_58/A  FrameMk_0/GenFIFO_Byte/XOR2_58/Y  FrameMk_0/GenFIFO_Byte/XOR2_58_RNIVPI4/B  FrameMk_0/GenFIFO_Byte/XOR2_58_RNIVPI4/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNIEBQ6/A  FrameMk_0/GenFIFO_Byte/AND2_44_RNIEBQ6/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/A  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_0/A  FrameMk_0/GenFIFO_Byte/XOR2_0/Y  FrameMk_0/GenFIFO_Byte/AND2_44/A  FrameMk_0/GenFIFO_Byte/AND2_44/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/A  FrameMk_0/GenFIFO_Byte/AND2_44_RNI6LNF/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/C  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_58_RNIJ2FF1/B  FrameMk_0/GenFIFO_Byte/AND2_58_RNIJ2FF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_61_RNIFHOH1/B  FrameMk_0/GenFIFO_Byte/XOR2_61_RNIFHOH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_2/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I35_un1_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I35_un1_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[7\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[7\]/Y  Sdram_cmd_0/SD_wrAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNI1878\[4\]/S  FrameMk_0/Din_Delay4_RNI1878\[4\]/Y  FrameMk_0/Com_8b10b/EO_RNO_1/S  FrameMk_0/Com_8b10b/EO_RNO_1/Y  FrameMk_0/Com_8b10b/EO_RNO_0/C  FrameMk_0/Com_8b10b/EO_RNO_0/Y  FrameMk_0/Com_8b10b/EO_RNO/C  FrameMk_0/Com_8b10b/EO_RNO/Y  FrameMk_0/Com_8b10b/EO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[1\]/B  FrameMk_0/DelayCnt_RNI1M8L\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[4\]/B  FrameMk_0/ByteDout_RNO_0\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/A  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[0\]/B  FrameMk_0/DelayCnt_RNI1M8L\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[2\]/B  FrameMk_0/ByteDout_RNO_8\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/C  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[9\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[9\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI47BB\[4\]/C  Sdram_cmd_0/SD_WrAddr_col_RNI47BB\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[0\]/CLK  Sdram_ini_0/counter_200\[0\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/B  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[4\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[4\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI47BB\[4\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI47BB\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/AND2_4_RNI5IET/B  FrameMk_0/GenFIFO_Byte/AND2_4_RNI5IET/Y  FrameMk_0/GenFIFO_Byte/XOR2_20_RNISGNV/B  FrameMk_0/GenFIFO_Byte/XOR2_20_RNISGNV/Y  FrameMk_0/GenFIFO_Byte/AND3_6_RNO_0/A  FrameMk_0/GenFIFO_Byte/AND3_6_RNO_0/Y  FrameMk_0/GenFIFO_Byte/AND3_6/C  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[0\]/B  FrameMk_0/DelayCnt_RNI1M8L\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[0\]/B  FrameMk_0/ByteDout_RNO_8\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/C  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_4/A  FrameMk_0/GenFIFO_Byte/AND2_4/Y  FrameMk_0/GenFIFO_Byte/AND2_14_RNI1KH6/B  FrameMk_0/GenFIFO_Byte/AND2_14_RNI1KH6/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/B  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/C  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_1/A  FrameMk_0/GenFIFO_Byte/AND2_1/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIBUA6/B  FrameMk_0/GenFIFO_Byte/AND2_30_RNIBUA6/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/C  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/C  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_14/A  FrameMk_0/GenFIFO_Byte/AND2_14/Y  FrameMk_0/GenFIFO_Byte/AND2_14_RNI1KH6/C  FrameMk_0/GenFIFO_Byte/AND2_14_RNI1KH6/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/B  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/C  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_62/A  FrameMk_0/GenFIFO_Byte/XOR2_62/Y  FrameMk_0/GenFIFO_Byte/XOR2_58_RNIVPI4/A  FrameMk_0/GenFIFO_Byte/XOR2_58_RNIVPI4/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNIEBQ6/A  FrameMk_0/GenFIFO_Byte/AND2_44_RNIEBQ6/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/A  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_30/A  FrameMk_0/GenFIFO_Byte/AND2_30/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIBUA6/C  FrameMk_0/GenFIFO_Byte/AND2_30_RNIBUA6/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/C  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/C  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[3\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[3\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI47BB\[4\]/A  Sdram_cmd_0/SD_WrAddr_col_RNI47BB\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/A  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIR778\[1\]/S  FrameMk_0/Din_Delay4_RNIR778\[1\]/Y  FrameMk_0/Com_8b10b/BO_RNO_1/A  FrameMk_0/Com_8b10b/BO_RNO_1/Y  FrameMk_0/Com_8b10b/BO_RNO_0/C  FrameMk_0/Com_8b10b/BO_RNO_0/Y  FrameMk_0/Com_8b10b/BO_RNO/C  FrameMk_0/Com_8b10b/BO_RNO/Y  FrameMk_0/Com_8b10b/BO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_4/A  FrameMk_0/GenFIFO_Byte/XOR2_4/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNI6CB4/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNI6CB4/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/A  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/C  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_4/A  FrameMk_0/GenFIFO_Byte/XOR2_4/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIBUA6/A  FrameMk_0/GenFIFO_Byte/AND2_30_RNIBUA6/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/C  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/C  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_23/A  FrameMk_0/GenFIFO_Byte/XOR2_23/Y  FrameMk_0/GenFIFO_Byte/AND2_14_RNI1KH6/A  FrameMk_0/GenFIFO_Byte/AND2_14_RNI1KH6/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/B  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/C  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[2\]/CLK  Uart_ctl_0/OvertimeCnt\[2\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/C  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/B  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/Y  FrameMk_0/GenFIFO_Byte/XOR2_68_RNI84H61/B  FrameMk_0/GenFIFO_Byte/XOR2_68_RNI84H61/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_8/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[32\]/CLK  adc_muxtmp_test_0/DataOut\[32\]/Q  My_adder0_2/MAJ3_Carry_4_inst/B  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[46\]/CLK  adc_muxtmp_test_0/DataOut\[46\]/Q  My_adder0_3/MAJ3_Carry_4_inst/B  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[4\]/CLK  adc_muxtmp_test_0/DataOut\[4\]/Q  My_adder0_0/MAJ3_Carry_4_inst/B  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[18\]/CLK  adc_muxtmp_test_0/DataOut\[18\]/Q  My_adder0_1/MAJ3_Carry_4_inst/B  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_11_RNIDS7T/B  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/C  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_23/A  FrameMk_0/GenFIFO_Byte/XOR2_23/Y  FrameMk_0/GenFIFO_Byte/XOR2_10_RNIGPH4/B  FrameMk_0/GenFIFO_Byte/XOR2_10_RNIGPH4/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNIM5T8/A  FrameMk_0/GenFIFO_Byte/XOR2_4_RNIM5T8/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/A  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_53/A  FrameMk_0/GenFIFO_Byte/XOR2_53/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNI6CB4/A  FrameMk_0/GenFIFO_Byte/XOR2_4_RNI6CB4/Y  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/A  FrameMk_0/GenFIFO_Byte/AND2_30_RNIIU7H/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/C  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[10\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[10\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNID9611_0\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_11_RNIDS7T/B  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/C  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/XNOR2_1/B  Fifo_wr_0/XNOR2_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/B  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_24_RNI3GPN1/B  FrameMk_0/GenFIFO_Byte/AND2_24_RNI3GPN1/Y  FrameMk_0/GenFIFO_Byte/XOR2_8_RNIGHRP1/B  FrameMk_0/GenFIFO_Byte/XOR2_8_RNIGHRP1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_2/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_2/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/ClkEn_1_RNI0K5H2/A  FrameMk_0/ClkEn_1_RNI0K5H2/Y  FrameMk_0/DataClkCnt_RNO\[10\]/A  FrameMk_0/DataClkCnt_RNO\[10\]/Y  FrameMk_0/DataClkCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/ClkEn_1_RNI0K5H2/A  FrameMk_0/ClkEn_1_RNI0K5H2/Y  FrameMk_0/DataClkCnt_RNO\[11\]/A  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/NAND2_0_RNIIDKD/A  Fifo_rd_0/NAND2_0_RNIIDKD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/B  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/B  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_11_RNIONVK/B  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/C  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_rd_0/XOR2_18/A  Fifo_rd_0/XOR2_18/Y  Fifo_rd_0/XOR2_18_RNI5ISD/C  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_11_RNIONVK/B  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/C  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_10/A  FrameMk_0/GenFIFO_Byte/XOR2_10/Y  FrameMk_0/GenFIFO_Byte/XOR2_10_RNIGPH4/A  FrameMk_0/GenFIFO_Byte/XOR2_10_RNIGPH4/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNIM5T8/A  FrameMk_0/GenFIFO_Byte/XOR2_4_RNIM5T8/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/A  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/Q  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3/B  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3/Y  Fifo_wr_0/XOR2_18_RNISHMG/A  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_11_RNIDS7T/B  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/C  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[1\]/CLK  Sdram_ini_0/counter_200\[1\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/A  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[1\]/B  FrameMk_0/DelayCnt_RNI1M8L\[1\]/Y  FrameMk_0/ByteDout_RNO\[5\]/C  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[0\]/CLK  Sdram_ini_0/counter_200\[0\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/B  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO\[13\]/B  Sdram_ini_0/counter_200_RNO\[13\]/Y  Sdram_ini_0/counter_200\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[1\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[1\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/ByteDout_RNO_5\[3\]/A  FrameMk_0/ByteDout_RNO_5\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/C  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/XOR2_75_RNID4MM/B  FrameMk_0/GenFIFO_Byte/XOR2_75_RNID4MM/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_12/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_12/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/NAND2_0_RNIIDKD/A  Fifo_rd_0/NAND2_0_RNIIDKD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/B  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/B  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/XNOR2_4/B  Fifo_rd_0/XNOR2_4/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/A  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_13_RNIQNVK/B  Fifo_rd_0/XOR2_13_RNIQNVK/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/C  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/INV_1_RNIG5Q11/B  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[41\]/CLK  Main_ctl4SD_0/Data2ACC\[41\]/Q  My_adder0_2/MAJ3_Carry_5_inst/C  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[59\]/CLK  Main_ctl4SD_0/Data2ACC\[59\]/Q  My_adder0_3/MAJ3_Carry_5_inst/C  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[1\]/CLK  FrameMk_0/DataClkCnt\[1\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/A  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/A  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[5\]/CLK  Main_ctl4SD_0/Data2ACC\[5\]/Q  My_adder0_0/MAJ3_Carry_5_inst/C  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[23\]/CLK  Main_ctl4SD_0/Data2ACC\[23\]/Q  My_adder0_1/MAJ3_Carry_5_inst/C  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNI01MD\[2\]/B  FrameMk_0/ByteSel_0_RNI01MD\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/C  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT/C  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT/Y  Main_ctl4SD_0/Data2Fifo_RNO\[48\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[48\]/Y  Main_ctl4SD_0/Data2Fifo\[48\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11/C  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11/Y  Main_ctl4SD_0/Data2Fifo_RNO\[66\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[66\]/Y  Main_ctl4SD_0/Data2Fifo\[66\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT/C  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT/Y  Main_ctl4SD_0/Data2Fifo_RNO\[12\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[12\]/Y  Main_ctl4SD_0/Data2Fifo\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11/C  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11/Y  Main_ctl4SD_0/Data2Fifo_RNO\[30\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[30\]/Y  Main_ctl4SD_0/Data2Fifo\[30\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/K4_RNICEEB6/A  FrameMk_0/Com_8b10b/K4_RNICEEB6/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/A  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/ByteDout_RNO_5\[4\]/C  FrameMk_0/ByteDout_RNO_5\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/C  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/XOR2_18_RNISHMG/B  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_11_RNIDS7T/B  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/C  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst/Q  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst_RNIEH46/B  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst_RNIEH46/Y  Fifo_rd_0/XOR2_18_RNI5ISD/A  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_11_RNIONVK/B  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/C  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[6\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[6\]/Y  Sdram_cmd_0/SD_wrAddr_row\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_13_RNIFS7T/B  Fifo_wr_0/XOR2_13_RNIFS7T/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/C  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNO\[3\]/B  Uart_ctl_0/PrState_RNO\[3\]/Y  Uart_ctl_0/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNO\[2\]/B  Uart_ctl_0/PrState_RNO\[2\]/Y  Uart_ctl_0/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNO\[4\]/B  Uart_ctl_0/PrState_RNO\[4\]/Y  Uart_ctl_0/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_11_RNIDS7T/B  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/C  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/OA1A_0/C  Fifo_wr_0/OA1A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/A  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_11_RNIONVK/B  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2/B  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/B  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/B  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/G4_RNIBUVB/B  FrameMk_0/Com_8b10b/G4_RNIBUVB/Y  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/B  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/Y  FrameMk_0/Com_8b10b/HO_RNO/B  FrameMk_0/Com_8b10b/HO_RNO/Y  FrameMk_0/Com_8b10b/HO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/ByteDout_RNO_3\[2\]/B  FrameMk_0/ByteDout_RNO_3\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/A  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_0\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_0\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_13_RNIQNVK/B  Fifo_rd_0/XOR2_13_RNIQNVK/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/C  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/A  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_11_RNIONVK/B  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/C  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/OA1A_0/C  Fifo_rd_0/OA1A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/B  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I36_un1_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I36_un1_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[5\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[5\]/Y  Sdram_cmd_0/SD_wrAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[14\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[13\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[12\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[10\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[15\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/ByteDout_RNO_3\[0\]/B  FrameMk_0/ByteDout_RNO_3\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/A  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/un1_l04_a0/C  FrameMk_0/Com_8b10b/un1_l04_a0/Y  FrameMk_0/Com_8b10b/un1_l04_0/B  FrameMk_0/Com_8b10b/un1_l04_0/Y  FrameMk_0/Com_8b10b/un21_l13/B  FrameMk_0/Com_8b10b/un21_l13/Y  FrameMk_0/Com_8b10b/un2_l31\[0\]/B  FrameMk_0/Com_8b10b/un2_l31\[0\]/Y  FrameMk_0/Com_8b10b/L22/B  FrameMk_0/Com_8b10b/L22/Y  FrameMk_0/Com_8b10b/K4_RNICEEB6/A  FrameMk_0/Com_8b10b/K4_RNICEEB6/Y  FrameMk_0/Com_8b10b/LPDL4_RNIVA7J6/B  FrameMk_0/Com_8b10b/LPDL4_RNIVA7J6/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/A  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I32_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I32_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/ByteDout_RNO_3\[1\]/C  FrameMk_0/ByteDout_RNO_3\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/A  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/AO_RNO_0/C  FrameMk_0/Com_8b10b/AO_RNO_0/Y  FrameMk_0/Com_8b10b/AO_RNO/C  FrameMk_0/Com_8b10b/AO_RNO/Y  FrameMk_0/Com_8b10b/AO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_20\[6\]/A  FrameMk_0/data_reg_RNO_20\[6\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/C  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_11_RNIONVK/B  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/C  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/XNOR2_1/B  Fifo_rd_0/XNOR2_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/B  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[2\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[2\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/K4_RNILF0I/B  FrameMk_0/Com_8b10b/K4_RNILF0I/Y  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/A  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/Y  FrameMk_0/Com_8b10b/HO_RNO/B  FrameMk_0/Com_8b10b/HO_RNO/Y  FrameMk_0/Com_8b10b/HO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_72_RNIIQDR/B  FrameMk_0/GenFIFO_Byte/XOR2_72_RNIIQDR/Y  FrameMk_0/GenFIFO_Byte/AND3_6_RNO/A  FrameMk_0/GenFIFO_Byte/AND3_6_RNO/Y  FrameMk_0/GenFIFO_Byte/AND3_6/B  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_15\[4\]/A  FrameMk_0/data_reg_RNO_15\[4\]/Y  FrameMk_0/data_reg_RNO_9\[4\]/C  FrameMk_0/data_reg_RNO_9\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/B  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/G4/CLK  FrameMk_0/Com_8b10b/G4/Q  FrameMk_0/Com_8b10b/K4_RNILF0I/A  FrameMk_0/Com_8b10b/K4_RNILF0I/Y  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/A  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/Y  FrameMk_0/Com_8b10b/HO_RNO/B  FrameMk_0/Com_8b10b/HO_RNO/Y  FrameMk_0/Com_8b10b/HO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/A  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un3_nd1s6_0/B  FrameMk_0/Com_8b10b/un3_nd1s6_0/Y  FrameMk_0/Com_8b10b/K4_RNICEEB6/B  FrameMk_0/Com_8b10b/K4_RNICEEB6/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/A  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/WFO/CLK  Main_ctl4SD_0/fifo_wrGen/WFO/Q  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3/A  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3/Y  Fifo_wr_0/XOR2_18_RNISHMG/A  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_11_RNIDS7T/B  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/C  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/G4/CLK  FrameMk_0/Com_8b10b/G4/Q  FrameMk_0/Com_8b10b/G4_RNIBUVB/A  FrameMk_0/Com_8b10b/G4_RNIBUVB/Y  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/B  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/Y  FrameMk_0/Com_8b10b/HO_RNO/B  FrameMk_0/Com_8b10b/HO_RNO/Y  FrameMk_0/Com_8b10b/HO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[33\]/CLK  adc_muxtmp_test_0/DataOut\[33\]/Q  My_adder0_2/MAJ3_Carry_5_inst/B  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[47\]/CLK  adc_muxtmp_test_0/DataOut\[47\]/Q  My_adder0_3/MAJ3_Carry_5_inst/B  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[5\]/CLK  adc_muxtmp_test_0/DataOut\[5\]/Q  My_adder0_0/MAJ3_Carry_5_inst/B  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[19\]/CLK  adc_muxtmp_test_0/DataOut\[19\]/Q  My_adder0_1/MAJ3_Carry_5_inst/B  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[0\]/CLK  FrameMk_0/ByteSel\[0\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/A  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNI01MD\[2\]/B  FrameMk_0/ByteSel_0_RNI01MD\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/C  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/B  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/Y  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/B  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_12\[2\]/A  FrameMk_0/ByteDout_RNO_12\[2\]/Y  FrameMk_0/ByteDout_RNO_8\[2\]/C  FrameMk_0/ByteDout_RNO_8\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/C  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/A  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/C  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[3\]/CLK  ParaUpdata_0/Accnum\[3\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_20\[6\]/A  FrameMk_0/data_reg_RNO_20\[6\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/C  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/INV_1_RNIG5Q11/B  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52/C  Fifo_wr_0/INV_4_RNIMEJ52/Y  Fifo_wr_0/OR2A_1/A  Fifo_wr_0/OR2A_1/Y  Fifo_wr_0/NAND3A_0/C  Fifo_wr_0/NAND3A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/C  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_11\[0\]/A  FrameMk_0/ByteDout_RNO_11\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[0\]/C  FrameMk_0/ByteDout_RNO_8\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/C  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/G4_RNIBUVB/B  FrameMk_0/Com_8b10b/G4_RNIBUVB/Y  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/B  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/Y  FrameMk_0/Com_8b10b/LPDL4_RNO/A  FrameMk_0/Com_8b10b/LPDL4_RNO/Y  FrameMk_0/Com_8b10b/LPDL4/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[11\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[11\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/UU/WFO/CLK  Sdram_cmd_0/UU/WFO/Q  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst_RNIEH46/A  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst_RNIEH46/Y  Fifo_rd_0/XOR2_18_RNI5ISD/A  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_11_RNIONVK/B  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/C  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/AND2_18/A  Fifo_wr_0/AND2_18/Y  Fifo_wr_0/XOR2_11_RNIDS7T/A  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/C  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[0\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/NAND2_0_RNIIDKD/A  Fifo_rd_0/NAND2_0_RNIIDKD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/B  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/B  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1A_0/B  Fifo_rd_0/OA1A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/B  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[0\]/B  FrameMk_0/DelayCnt_RNI1M8L\[0\]/Y  FrameMk_0/ByteDout_RNO_3\[3\]/A  FrameMk_0/ByteDout_RNO_3\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/A  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_14\[7\]/A  FrameMk_0/data_reg_RNO_14\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/C  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_11\[0\]/A  FrameMk_0/data_reg_RNO_11\[0\]/Y  FrameMk_0/data_reg_RNO_3\[0\]/C  FrameMk_0/data_reg_RNO_3\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/A  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/G4_RNIBUVB/B  FrameMk_0/Com_8b10b/G4_RNIBUVB/Y  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/B  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/Y  FrameMk_0/Com_8b10b/FO_RNO/C  FrameMk_0/Com_8b10b/FO_RNO/Y  FrameMk_0/Com_8b10b/FO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/G4_RNIBUVB/B  FrameMk_0/Com_8b10b/G4_RNIBUVB/Y  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/B  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/Y  FrameMk_0/Com_8b10b/GO_RNO/C  FrameMk_0/Com_8b10b/GO_RNO/Y  FrameMk_0/Com_8b10b/GO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/G4_RNIBUVB/B  FrameMk_0/Com_8b10b/G4_RNIBUVB/Y  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/B  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/Y  FrameMk_0/Com_8b10b/JO_RNO/C  FrameMk_0/Com_8b10b/JO_RNO/Y  FrameMk_0/Com_8b10b/JO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/INV_1_RNIG5Q11/B  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3/C  Fifo_wr_0/INV_2_RNI0DUL3/Y  Fifo_wr_0/XNOR2_4/B  Fifo_wr_0/XNOR2_4/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/A  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/INV_1_RNIG5Q11/B  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3/C  Fifo_wr_0/INV_2_RNI0DUL3/Y  Fifo_wr_0/OA1C_0/B  Fifo_wr_0/OA1C_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/B  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/PrState_RNO_1\[1\]/B  Uart_ctl_0/PrState_RNO_1\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/C  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[0\]/CLK  FrameMk_0/ByteSel\[0\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/B  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/A  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/C  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[3\]/CLK  FrameMk_0/DelayCnt\[3\]/Q  FrameMk_0/DelayCnt_RNI2DD9\[3\]/B  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[2\]/B  FrameMk_0/DelayCnt_RNI1M8L\[2\]/Y  FrameMk_0/ByteDout_RNO_2\[3\]/C  FrameMk_0/ByteDout_RNO_2\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/C  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/LPDL4/CLK  FrameMk_0/Com_8b10b/LPDL4/Q  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/S  FrameMk_0/Com_8b10b/LPDL4_RNI2V7IE/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/S  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/NAND2_0_RNIIDKD/A  Fifo_rd_0/NAND2_0_RNIIDKD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/B  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/Y  Fifo_rd_0/XNOR2_WDIFF_1_inst_RNO/A  Fifo_rd_0/XNOR2_WDIFF_1_inst_RNO/Y  Fifo_rd_0/XNOR2_WDIFF_1_inst/B  Fifo_rd_0/XNOR2_WDIFF_1_inst/Y  Fifo_rd_0/AO1C_0/B  Fifo_rd_0/AO1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_4/B  Fifo_rd_0/DFN1C0_AFULL_RNO_4/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/C  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_13_RNIQNVK/B  Fifo_rd_0/XOR2_13_RNIQNVK/Y  Fifo_rd_0/INV_4_RNI1SOU1/B  Fifo_rd_0/INV_4_RNI1SOU1/Y  Fifo_rd_0/OR2A_1/A  Fifo_rd_0/OR2A_1/Y  Fifo_rd_0/NAND3A_0/C  Fifo_rd_0/NAND3A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/B  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_11\[2\]/A  FrameMk_0/ByteDout_RNO_11\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/C  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_0_RNI0KUD/A  Fifo_rd_0/XOR2_0_RNI0KUD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/A  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[1\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[1\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst/Q  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst_RNIEH46_0/B  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst_RNIEH46_0/Y  Fifo_rd_0/XOR2_0_RNI0KUD/B  Fifo_rd_0/XOR2_0_RNI0KUD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/A  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[2\]/CLK  FrameMk_0/DataClkCnt\[2\]/Q  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/A  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/A  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/Y  FrameMk_0/ByteSel_0_RNIADMD\[2\]/A  FrameMk_0/ByteSel_0_RNIADMD\[2\]/Y  FrameMk_0/ByteSel_0_RNI9ECR\[2\]/C  FrameMk_0/ByteSel_0_RNI9ECR\[2\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/A  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/INV_1_RNIG5Q11/B  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52/C  Fifo_wr_0/INV_4_RNIMEJ52/Y  Fifo_wr_0/OR2A_1/A  Fifo_wr_0/OR2A_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_3/A  Fifo_wr_0/DFN1C0_AFULL_RNO_3/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/A  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_rd_0/AND2_18/A  Fifo_rd_0/AND2_18/Y  Fifo_rd_0/XOR2_11_RNIONVK/A  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/C  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_10\[0\]/A  FrameMk_0/ByteDout_RNO_10\[0\]/Y  FrameMk_0/ByteDout_RNO_6\[0\]/C  FrameMk_0/ByteDout_RNO_6\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/A  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[1\]/CLK  FrameMk_0/PKGCnt\[1\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/A  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_13_RNIQNVK/B  Fifo_rd_0/XOR2_13_RNIQNVK/Y  Fifo_rd_0/INV_4_RNI1SOU1/B  Fifo_rd_0/INV_4_RNI1SOU1/Y  Fifo_rd_0/OR2A_1/A  Fifo_rd_0/OR2A_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_4/A  Fifo_rd_0/DFN1C0_AFULL_RNO_4/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/C  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO\[14\]/A  FrameMk_0/PKGCnt_RNO\[14\]/Y  FrameMk_0/PKGCnt\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/Q  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3_0/B  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3_0/Y  Fifo_wr_0/XOR2_0_RNIRCMG/B  Fifo_wr_0/XOR2_0_RNIRCMG/Y  Fifo_wr_0/INV_1_RNIG5Q11/C  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/NAND2_0_RNIIDKD/A  Fifo_rd_0/NAND2_0_RNIIDKD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/B  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/Y  Fifo_rd_0/XNOR2_WDIFF_1_inst_RNO/A  Fifo_rd_0/XNOR2_WDIFF_1_inst_RNO/Y  Fifo_rd_0/XNOR2_WDIFF_1_inst/B  Fifo_rd_0/XNOR2_WDIFF_1_inst/Y  Fifo_rd_0/NAND3A_0/A  Fifo_rd_0/NAND3A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/B  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[42\]/CLK  Main_ctl4SD_0/Data2ACC\[42\]/Q  My_adder0_2/MAJ3_Carry_6_inst/C  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[60\]/CLK  Main_ctl4SD_0/Data2ACC\[60\]/Q  My_adder0_3/MAJ3_Carry_6_inst/C  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_49/A  FrameMk_0/GenFIFO_Byte/AND2_49/Y  FrameMk_0/GenFIFO_Byte/AND2_10_RNIU1O6/B  FrameMk_0/GenFIFO_Byte/AND2_10_RNIU1O6/Y  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/C  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/Y  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/B  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/Y  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/B  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[6\]/CLK  Main_ctl4SD_0/Data2ACC\[6\]/Q  My_adder0_0/MAJ3_Carry_6_inst/C  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[24\]/CLK  Main_ctl4SD_0/Data2ACC\[24\]/Q  My_adder0_1/MAJ3_Carry_6_inst/C  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNI01MD\[2\]/B  FrameMk_0/ByteSel_0_RNI01MD\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/C  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_7\[3\]/A  FrameMk_0/data_reg_RNO_7\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/B  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/INV_1_RNIG5Q11/B  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3/C  Fifo_wr_0/INV_2_RNI0DUL3/Y  Fifo_wr_0/OA1A_0/B  Fifo_wr_0/OA1A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/A  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/XOR3_Sum_11_inst/C  My_adder0_2/XOR3_Sum_11_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[47\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[47\]/Y  Main_ctl4SD_0/Data2Fifo\[47\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/XOR3_Sum_11_inst/C  My_adder0_3/XOR3_Sum_11_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[65\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[65\]/Y  Main_ctl4SD_0/Data2Fifo\[65\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/XOR3_Sum_11_inst/C  My_adder0_0/XOR3_Sum_11_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[11\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[11\]/Y  Main_ctl4SD_0/Data2Fifo\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/XOR3_Sum_11_inst/C  My_adder0_1/XOR3_Sum_11_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[29\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[29\]/Y  Main_ctl4SD_0/Data2Fifo\[29\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNI01MD\[2\]/B  FrameMk_0/ByteSel_0_RNI01MD\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/C  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_8\[1\]/B  FrameMk_0/data_reg_RNO_8\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/B  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNI01MD\[2\]/B  FrameMk_0/ByteSel_0_RNI01MD\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/C  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_7\[0\]/B  FrameMk_0/data_reg_RNO_7\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/B  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[2\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[2\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[2\]/CLK  Sdram_ini_0/counter_200\[2\]/Q  Sdram_ini_0/counter_200_RNIJIT9\[2\]/A  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[0\]/CLK  Sdram_ini_0/counter_200\[0\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/B  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNO\[12\]/B  Sdram_ini_0/counter_200_RNO\[12\]/Y  Sdram_ini_0/counter_200\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/latchGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/B  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/Y  FrameMk_0/data_reg_RNO_18\[6\]/A  FrameMk_0/data_reg_RNO_18\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/C  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_rd_0/XOR2_0/A  Fifo_rd_0/XOR2_0/Y  Fifo_rd_0/XOR2_0_RNI0KUD/C  Fifo_rd_0/XOR2_0_RNI0KUD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/A  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[3\]/CLK  Uart_ctl_0/OvertimeCnt\[3\]/Q  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/B  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_11_RNIDS7T/B  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3/B  Fifo_wr_0/INV_2_RNI0DUL3/Y  Fifo_wr_0/XNOR2_4/B  Fifo_wr_0/XNOR2_4/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/A  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AO1_26/B  FrameMk_0/GenFIFO_Byte/AO1_26/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_3_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_3_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_19/B  FrameMk_0/GenFIFO_Byte/XNOR2_19/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNO_2\[9\]/C  FrameMk_0/DataClkCnt_RNO_2\[9\]/Y  FrameMk_0/DataClkCnt_RNO\[9\]/C  FrameMk_0/DataClkCnt_RNO\[9\]/Y  FrameMk_0/DataClkCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_rd_0/AND2_18/A  Fifo_rd_0/AND2_18/Y  Fifo_rd_0/XOR2_13_RNIQNVK/A  Fifo_rd_0/XOR2_13_RNIQNVK/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/C  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[4\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/G4_RNIBUVB/B  FrameMk_0/Com_8b10b/G4_RNIBUVB/Y  FrameMk_0/Com_8b10b/H4_RNIQ8BV/C  FrameMk_0/Com_8b10b/H4_RNIQ8BV/Y  FrameMk_0/Com_8b10b/FO_RNO/B  FrameMk_0/Com_8b10b/FO_RNO/Y  FrameMk_0/Com_8b10b/FO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNI9ECR\[2\]/B  FrameMk_0/ByteSel_0_RNI9ECR\[2\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/A  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst/Q  Fifo_rd_0/NAND2_0_RNIIDKD/C  Fifo_rd_0/NAND2_0_RNIIDKD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/B  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/B  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_58/A  FrameMk_0/GenFIFO_Byte/XOR2_58/Y  FrameMk_0/GenFIFO_Byte/XOR2_58_RNIVPI4/B  FrameMk_0/GenFIFO_Byte/XOR2_58_RNIVPI4/Y  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/A  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/Y  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/B  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/Y  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/B  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[0\]/CLK  Sdram_ini_0/counter_200\[0\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/B  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNO_0\[11\]/C  Sdram_ini_0/counter_200_RNO_0\[11\]/Y  Sdram_ini_0/counter_200_RNO\[11\]/B  Sdram_ini_0/counter_200_RNO\[11\]/Y  Sdram_ini_0/counter_200\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNO_0\[9\]/C  FrameMk_0/DataClkCnt_RNO_0\[9\]/Y  FrameMk_0/DataClkCnt_RNO\[9\]/A  FrameMk_0/DataClkCnt_RNO\[9\]/Y  FrameMk_0/DataClkCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I93_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I93_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[14\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[14\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[2\]/CLK  FrameMk_0/PKGCnt\[2\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/B  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/AND2_18/A  Fifo_wr_0/AND2_18/Y  Fifo_wr_0/XOR2_13_RNIFS7T/A  Fifo_wr_0/XOR2_13_RNIFS7T/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/C  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I64_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I64_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I75_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I75_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I90_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I90_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/B  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/Y  FrameMk_0/data_reg_RNO_14\[3\]/A  FrameMk_0/data_reg_RNO_14\[3\]/Y  FrameMk_0/data_reg_RNO_6\[3\]/C  FrameMk_0/data_reg_RNO_6\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/A  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/WFO/CLK  Main_ctl4SD_0/fifo_wrGen/WFO/Q  Fifo_wr_0/NAND2_0_RNIQAN9/B  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/INV_1_RNIG5Q11/B  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/B  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/Y  FrameMk_0/data_reg_RNO_12\[2\]/A  FrameMk_0/data_reg_RNO_12\[2\]/Y  FrameMk_0/data_reg_RNO_5\[2\]/B  FrameMk_0/data_reg_RNO_5\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/C  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/A  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/Y  FrameMk_0/data_reg_RNO_18\[6\]/A  FrameMk_0/data_reg_RNO_18\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/C  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/A  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[0\]/A  FrameMk_0/DelayCnt_RNI1M8L\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[2\]/B  FrameMk_0/ByteDout_RNO_8\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/C  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[0\]/CLK  ParaUpdata_0/Accnum\[0\]/Q  FrameMk_0/validata113_0_a2_0/A  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_20\[6\]/A  FrameMk_0/data_reg_RNO_20\[6\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/C  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_rd_0/XOR2_0/A  Fifo_rd_0/XOR2_0/Y  Fifo_rd_0/XOR2_0_RNI0KUD/C  Fifo_rd_0/XOR2_0_RNI0KUD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/A  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1/C  Fifo_rd_0/INV_4_RNI1SOU1/Y  Fifo_rd_0/OR2A_1/A  Fifo_rd_0/OR2A_1/Y  Fifo_rd_0/NAND3A_0/C  Fifo_rd_0/NAND3A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/B  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/Q  Fifo_wr_0/NAND2_0_RNIQAN9/C  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/INV_1_RNIG5Q11/B  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_20\[6\]/A  FrameMk_0/data_reg_RNO_20\[6\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/C  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_6\[7\]/C  FrameMk_0/ByteDout_RNO_6\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/C  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[15\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[14\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/K4/CLK  FrameMk_0/Com_8b10b/K4/Q  FrameMk_0/Com_8b10b/K4_RNILF0I/C  FrameMk_0/Com_8b10b/K4_RNILF0I/Y  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/A  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/Y  FrameMk_0/Com_8b10b/HO_RNO/B  FrameMk_0/Com_8b10b/HO_RNO/Y  FrameMk_0/Com_8b10b/HO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[1\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[1\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[0\]/CLK  Sdram_ini_0/counter_200\[0\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/B  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNO_0\[10\]/B  Sdram_ini_0/counter_200_RNO_0\[10\]/Y  Sdram_ini_0/counter_200_RNO\[10\]/B  Sdram_ini_0/counter_200_RNO\[10\]/Y  Sdram_ini_0/counter_200\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_12\[5\]/A  FrameMk_0/data_reg_RNO_12\[5\]/Y  FrameMk_0/data_reg_RNO_4\[5\]/A  FrameMk_0/data_reg_RNO_4\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/B  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/XOR2_0_RNIRCMG/A  Fifo_wr_0/XOR2_0_RNIRCMG/Y  Fifo_wr_0/INV_1_RNIG5Q11/C  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/UU/WFO/CLK  Sdram_cmd_0/UU/WFO/Q  Fifo_rd_0/NAND2_0_RNIIDKD/B  Fifo_rd_0/NAND2_0_RNIIDKD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/B  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/B  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[53\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[53\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[53\]/C  Main_ctl4SD_0/Data2ACC_RNO\[53\]/Y  Main_ctl4SD_0/Data2ACC\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I74_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I74_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I92_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I92_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[13\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[13\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[34\]/CLK  adc_muxtmp_test_0/DataOut\[34\]/Q  My_adder0_2/MAJ3_Carry_6_inst/B  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[48\]/CLK  adc_muxtmp_test_0/DataOut\[48\]/Q  My_adder0_3/MAJ3_Carry_6_inst/B  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[6\]/CLK  adc_muxtmp_test_0/DataOut\[6\]/Q  My_adder0_0/MAJ3_Carry_6_inst/B  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[20\]/CLK  adc_muxtmp_test_0/DataOut\[20\]/Q  My_adder0_1/MAJ3_Carry_6_inst/B  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I28_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I28_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[10\]/B  FrameMk_0/DataClkCnt_RNO_1\[10\]/Y  FrameMk_0/DataClkCnt_RNO_0\[10\]/A  FrameMk_0/DataClkCnt_RNO_0\[10\]/Y  FrameMk_0/DataClkCnt_RNO\[10\]/C  FrameMk_0/DataClkCnt_RNO\[10\]/Y  FrameMk_0/DataClkCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/UU/WFO/CLK  Sdram_cmd_0/UU/WFO/Q  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst_RNIEH46_0/A  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst_RNIEH46_0/Y  Fifo_rd_0/XOR2_0_RNI0KUD/B  Fifo_rd_0/XOR2_0_RNI0KUD/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/A  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[0\]/A  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/ByteDout_RNO_0\[5\]/B  FrameMk_0/ByteDout_RNO_0\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/A  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_0/A  Fifo_wr_0/XOR2_0/Y  Fifo_wr_0/XOR2_0_RNIRCMG/C  Fifo_wr_0/XOR2_0_RNIRCMG/Y  Fifo_wr_0/INV_1_RNIG5Q11/C  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_4/A  FrameMk_0/GenFIFO_Byte/AND2_4/Y  FrameMk_0/GenFIFO_Byte/AND2_14_RNI1KH6/B  FrameMk_0/GenFIFO_Byte/AND2_14_RNI1KH6/Y  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/C  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/Y  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/B  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/Y  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/B  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_9\[1\]/A  FrameMk_0/data_reg_RNO_9\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/C  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_7\[4\]/A  FrameMk_0/data_reg_RNO_7\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/C  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_wr_0/XOR2_11/A  Fifo_wr_0/XOR2_11/Y  Fifo_wr_0/XOR2_11_RNIDS7T/C  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/C  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[4\]/CLK  Uart_ctl_0/OvertimeCnt\[4\]/Q  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/C  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[4\]/CLK  ParaUpdata_0/Accnum\[4\]/Q  FrameMk_0/validata113_0_a2_0/B  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_20\[6\]/A  FrameMk_0/data_reg_RNO_20\[6\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/C  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/AO1_24/B  FrameMk_0/GenFIFO_Byte/AO1_24/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_3_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_3_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_14/A  FrameMk_0/GenFIFO_Byte/XNOR2_14/Y  FrameMk_0/GenFIFO_Byte/AND3_6/A  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_13_RNIFS7T/B  Fifo_wr_0/XOR2_13_RNIFS7T/Y  Fifo_wr_0/INV_4_RNIMEJ52/B  Fifo_wr_0/INV_4_RNIMEJ52/Y  Fifo_wr_0/OR2A_1/A  Fifo_wr_0/OR2A_1/Y  Fifo_wr_0/NAND3A_0/C  Fifo_wr_0/NAND3A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/C  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/K4/CLK  FrameMk_0/Com_8b10b/K4/Q  FrameMk_0/Com_8b10b/K4_RNICEEB6/C  FrameMk_0/Com_8b10b/K4_RNICEEB6/Y  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/A  FrameMk_0/Com_8b10b/LPDL4_RNI12QRR/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/C  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO\[13\]/A  FrameMk_0/PKGCnt_RNO\[13\]/Y  FrameMk_0/PKGCnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[2\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[2\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_6\[3\]/C  FrameMk_0/ByteDout_RNO_6\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[3\]/A  FrameMk_0/ByteDout_RNO_4\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/B  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/B  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/Y  FrameMk_0/data_reg_RNO_10\[7\]/A  FrameMk_0/data_reg_RNO_10\[7\]/Y  FrameMk_0/data_reg_RNO_2\[7\]/B  FrameMk_0/data_reg_RNO_2\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/C  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[1\]/CLK  ParaUpdata_0/Accnum\[1\]/Q  FrameMk_0/data_reg_9_6_i_a2_25\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_25\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/A  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/Y  FrameMk_0/data_reg_RNO_18\[6\]/A  FrameMk_0/data_reg_RNO_18\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/C  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/A  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/C  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_1\[2\]/A  FrameMk_0/data_reg_RNO_1\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/B  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/INV_1_RNIG5Q11/B  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52/C  Fifo_wr_0/INV_4_RNIMEJ52/Y  Fifo_wr_0/OR2A_0/B  Fifo_wr_0/OR2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/B  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[10\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[10\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[12\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[12\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[13\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[13\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_10\[3\]/A  FrameMk_0/ByteDout_RNO_10\[3\]/Y  FrameMk_0/ByteDout_RNO_5\[3\]/C  FrameMk_0/ByteDout_RNO_5\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/C  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/WFO/CLK  Main_ctl4SD_0/fifo_wrGen/WFO/Q  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3_0/A  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3_0/Y  Fifo_wr_0/XOR2_0_RNIRCMG/B  Fifo_wr_0/XOR2_0_RNIRCMG/Y  Fifo_wr_0/INV_1_RNIG5Q11/C  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I27_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I27_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/B  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/Y  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/A  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[11\]/B  FrameMk_0/REGEN/CycCnt_RNO\[11\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/A  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/C  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_1\[0\]/B  FrameMk_0/data_reg_RNO_1\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/B  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I32_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I32_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNI33D7\[0\]/B  FrameMk_0/ByteSel_RNI33D7\[0\]/Y  FrameMk_0/ByteSel_0_RNIP59L\[2\]/C  FrameMk_0/ByteSel_0_RNIP59L\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/A  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/A  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/C  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_0\[1\]/A  FrameMk_0/data_reg_RNO_0\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/A  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[0\]/B  FrameMk_0/DelayCnt_RNI1M8L\[0\]/Y  FrameMk_0/ByteDout_RNO_2\[6\]/A  FrameMk_0/ByteDout_RNO_2\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/C  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[1\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[1\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/latchGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_8\[3\]/A  FrameMk_0/ByteDout_RNO_8\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[3\]/C  FrameMk_0/ByteDout_RNO_4\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/B  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_23/A  FrameMk_0/GenFIFO_Byte/XOR2_23/Y  FrameMk_0/GenFIFO_Byte/XOR2_10_RNIGPH4/B  FrameMk_0/GenFIFO_Byte/XOR2_10_RNIGPH4/Y  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/A  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/Y  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/B  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/Y  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/B  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_rd_0/XOR2_11/A  Fifo_rd_0/XOR2_11/Y  Fifo_rd_0/XOR2_11_RNIONVK/C  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/C  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/XNOR2_WDIFF_1_inst_RNO/A  Fifo_wr_0/XNOR2_WDIFF_1_inst_RNO/Y  Fifo_wr_0/XNOR2_WDIFF_1_inst/B  Fifo_wr_0/XNOR2_WDIFF_1_inst/Y  Fifo_wr_0/AO1C_0/B  Fifo_wr_0/AO1C_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_3/B  Fifo_wr_0/DFN1C0_AFULL_RNO_3/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/A  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNILHGQ_1\[2\]/A  FrameMk_0/ByteSel_0_RNILHGQ_1\[2\]/Y  FrameMk_0/data_reg_RNO_16\[6\]/A  FrameMk_0/data_reg_RNO_16\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/A  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNILHGQ_1\[2\]/A  FrameMk_0/ByteSel_0_RNILHGQ_1\[2\]/Y  FrameMk_0/data_reg_RNO_14\[2\]/A  FrameMk_0/data_reg_RNO_14\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/B  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNILHGQ_1\[2\]/A  FrameMk_0/ByteSel_0_RNILHGQ_1\[2\]/Y  FrameMk_0/data_reg_RNO_11\[3\]/A  FrameMk_0/data_reg_RNO_11\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/C  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_7\[2\]/A  FrameMk_0/ByteDout_RNO_7\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/B  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/B  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/Y  FrameMk_0/data_reg_RNO_5\[4\]/A  FrameMk_0/data_reg_RNO_5\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/A  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/B  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/B  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[7\]/B  Sdram_cmd_0/addr_RNO_2\[7\]/Y  Sdram_cmd_0/addr_RNO\[7\]/C  Sdram_cmd_0/addr_RNO\[7\]/Y  Sdram_cmd_0/addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/B  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[9\]/B  Sdram_cmd_0/addr_RNO_2\[9\]/Y  Sdram_cmd_0/addr_RNO\[9\]/C  Sdram_cmd_0/addr_RNO\[9\]/Y  Sdram_cmd_0/addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[0\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[3\]/CLK  Sdram_ini_0/counter_200\[3\]/Q  Sdram_ini_0/counter_200_RNI6M7D\[3\]/A  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/PrState_RNO\[0\]/B  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/B  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_1\[5\]/A  Sdram_cmd_0/addr_RNO_1\[5\]/Y  Sdram_cmd_0/addr_RNO\[5\]/B  Sdram_cmd_0/addr_RNO\[5\]/Y  Sdram_cmd_0/addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_7\[0\]/A  FrameMk_0/ByteDout_RNO_7\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/B  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/LPDL4/CLK  FrameMk_0/Com_8b10b/LPDL4/Q  FrameMk_0/Com_8b10b/LPDL4_RNIVA7J6/A  FrameMk_0/Com_8b10b/LPDL4_RNIVA7J6/Y  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/A  FrameMk_0/Com_8b10b/LPDL4_RNIJ15D91/Y  FrameMk_0/Com_8b10b/S_RNO/S  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_0_RNILHGQ_1\[2\]/B  FrameMk_0/ByteSel_0_RNILHGQ_1\[2\]/Y  FrameMk_0/data_reg_RNO_16\[6\]/A  FrameMk_0/data_reg_RNO_16\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/A  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[0\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[0\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I32_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I32_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I27_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I27_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_un1_Y_0/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/A  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[0\]/CLK  FrameMk_0/ByteSel\[0\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/B  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNI33D7\[0\]/B  FrameMk_0/ByteSel_RNI33D7\[0\]/Y  FrameMk_0/ByteSel_0_RNIP59L\[2\]/C  FrameMk_0/ByteSel_0_RNIP59L\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/A  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_0_RNILHGQ\[2\]/A  FrameMk_0/ByteSel_0_RNILHGQ\[2\]/Y  FrameMk_0/data_reg_RNO_6\[1\]/A  FrameMk_0/data_reg_RNO_6\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/C  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[3\]/CLK  FrameMk_0/DataClkCnt\[3\]/Q  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/B  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/A  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I29_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I29_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/AND2_12_RNI2PQR/B  Fifo_wr_0/AND2_12_RNI2PQR/Y  Fifo_wr_0/AO1_10_RNIG4T71/B  Fifo_wr_0/AO1_10_RNIG4T71/Y  Fifo_wr_0/INV_0_RNI3UC45/A  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_25\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_25\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/A  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/Y  FrameMk_0/data_reg_RNO_18\[6\]/A  FrameMk_0/data_reg_RNO_18\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/C  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_0\[0\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[0\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[43\]/CLK  Main_ctl4SD_0/Data2ACC\[43\]/Q  My_adder0_2/MAJ3_Carry_7_inst/C  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[61\]/CLK  Main_ctl4SD_0/Data2ACC\[61\]/Q  My_adder0_3/MAJ3_Carry_7_inst/C  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[7\]/CLK  Main_ctl4SD_0/Data2ACC\[7\]/Q  My_adder0_0/MAJ3_Carry_7_inst/C  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[25\]/CLK  Main_ctl4SD_0/Data2ACC\[25\]/Q  My_adder0_1/MAJ3_Carry_7_inst/C  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/XOR3_Sum_10_inst/C  My_adder0_2/XOR3_Sum_10_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[46\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[46\]/Y  Main_ctl4SD_0/Data2Fifo\[46\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/XOR3_Sum_10_inst/C  My_adder0_3/XOR3_Sum_10_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[64\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[64\]/Y  Main_ctl4SD_0/Data2Fifo\[64\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/ByteSel_0_RNIMANO\[2\]/A  FrameMk_0/ByteSel_0_RNIMANO\[2\]/Y  FrameMk_0/ByteSel_RNID0QH1\[2\]/C  FrameMk_0/ByteSel_RNID0QH1\[2\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/A  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/XOR3_Sum_10_inst/C  My_adder0_0/XOR3_Sum_10_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[10\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[10\]/Y  Main_ctl4SD_0/Data2Fifo\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/XOR3_Sum_10_inst/C  My_adder0_1/XOR3_Sum_10_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[28\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[28\]/Y  Main_ctl4SD_0/Data2Fifo\[28\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/B  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/A  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/Y  FrameMk_0/ByteDout_RNO_11\[2\]/B  FrameMk_0/ByteDout_RNO_11\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/C  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[1\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[1\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_13_RNIQNVK/B  Fifo_rd_0/XOR2_13_RNIQNVK/Y  Fifo_rd_0/INV_4_RNI1SOU1/B  Fifo_rd_0/INV_4_RNI1SOU1/Y  Fifo_rd_0/OR2A_0/B  Fifo_rd_0/OR2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/A  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[1\]/CLK  SDram_rd_0/rd_state\[1\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/A  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/B  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[1\]/CLK  SDram_rd_0/rd_state\[1\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/A  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/B  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[6\]/B  Sdram_cmd_0/addr_RNO_2\[6\]/Y  Sdram_cmd_0/addr_RNO\[6\]/C  Sdram_cmd_0/addr_RNO\[6\]/Y  Sdram_cmd_0/addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/B  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/A  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/Y  FrameMk_0/data_reg_RNO_18\[6\]/A  FrameMk_0/data_reg_RNO_18\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/C  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y_0/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_58/A  FrameMk_0/GenFIFO_Byte/AND2_58/Y  FrameMk_0/GenFIFO_Byte/AO1_17/B  FrameMk_0/GenFIFO_Byte/AO1_17/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/C  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/Y  FrameMk_0/ByteDout_RNO_10\[0\]/B  FrameMk_0/ByteDout_RNO_10\[0\]/Y  FrameMk_0/ByteDout_RNO_6\[0\]/C  FrameMk_0/ByteDout_RNO_6\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/A  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_19\[0\]/C  FrameMk_0/data_reg_RNO_19\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/C  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/S  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_2_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_2_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_21/B  FrameMk_0/GenFIFO_Byte/XNOR2_21/Y  FrameMk_0/GenFIFO_Byte/AND3_5/C  FrameMk_0/GenFIFO_Byte/AND3_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[3\]/A  Sdram_cmd_0/SD_rdAddr_col_RNO\[3\]/Y  Sdram_cmd_0/SD_rdAddr_col\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/AND2_12_RNIDKIR/B  Fifo_rd_0/AND2_12_RNIDKIR/Y  Fifo_rd_0/XOR2_16_RNIS2U91/A  Fifo_rd_0/XOR2_16_RNIS2U91/Y  Fifo_rd_0/INV_0_RNITVGD4/A  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[1\]/CLK  ParaUpdata_0/Accnum\[1\]/Q  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_20\[6\]/A  FrameMk_0/data_reg_RNO_20\[6\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/C  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_50/A  FrameMk_0/GenFIFO_Byte/AND2_50/Y  FrameMk_0/GenFIFO_Byte/AO1_17/C  FrameMk_0/GenFIFO_Byte/AO1_17/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/C  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[4\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO\[4\]/Y  Sdram_cmd_0/SD_rdAddr_col\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[5\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO\[5\]/Y  Sdram_cmd_0/SD_rdAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[6\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO\[6\]/Y  Sdram_cmd_0/SD_rdAddr_col\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[7\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO\[7\]/Y  Sdram_cmd_0/SD_rdAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[8\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO\[8\]/Y  Sdram_cmd_0/SD_rdAddr_col\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[9\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO\[9\]/Y  Sdram_cmd_0/SD_rdAddr_col\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/B  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/A  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[0\]/A  FrameMk_0/DelayCnt_RNI1M8L\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[2\]/B  FrameMk_0/ByteDout_RNO_8\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/C  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I28_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I28_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_17\[0\]/C  FrameMk_0/data_reg_RNO_17\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/A  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[2\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[2\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_18\[0\]/B  FrameMk_0/data_reg_RNO_18\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/B  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_41/A  FrameMk_0/GenFIFO_Byte/XOR2_41/Y  FrameMk_0/GenFIFO_Byte/AO1_17/A  FrameMk_0/GenFIFO_Byte/AO1_17/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/C  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/K4/CLK  FrameMk_0/Com_8b10b/K4/Q  FrameMk_0/Com_8b10b/S_RNI85BD/B  FrameMk_0/Com_8b10b/S_RNI85BD/Y  FrameMk_0/Com_8b10b/H4_RNIQ8BV/A  FrameMk_0/Com_8b10b/H4_RNIQ8BV/Y  FrameMk_0/Com_8b10b/FO_RNO/B  FrameMk_0/Com_8b10b/FO_RNO/Y  FrameMk_0/Com_8b10b/FO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[3\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[3\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[1\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[1\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/B  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/Y  FrameMk_0/ByteDout_RNO_11\[2\]/B  FrameMk_0/ByteDout_RNO_11\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/C  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/B  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/XNOR2_WDIFF_1_inst_RNO/A  Fifo_wr_0/XNOR2_WDIFF_1_inst_RNO/Y  Fifo_wr_0/XNOR2_WDIFF_1_inst/B  Fifo_wr_0/XNOR2_WDIFF_1_inst/Y  Fifo_wr_0/NAND3A_0/A  Fifo_wr_0/NAND3A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/C  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_41/A  FrameMk_0/GenFIFO_Byte/XOR2_41/Y  FrameMk_0/GenFIFO_Byte/AND2_8/B  FrameMk_0/GenFIFO_Byte/AND2_8/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/A  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[3\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[3\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[1\]/CLK  FrameMk_0/REGEN/CycCnt\[1\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/A  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/B  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/Y  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/A  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[11\]/B  FrameMk_0/REGEN/CycCnt_RNO\[11\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[0\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I91_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I91_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/B  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNI01MD\[2\]/B  FrameMk_0/ByteSel_0_RNI01MD\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/C  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_2\[8\]/C  FrameMk_0/DataClkCnt_RNO_2\[8\]/Y  FrameMk_0/DataClkCnt_RNO\[8\]/C  FrameMk_0/DataClkCnt_RNO\[8\]/Y  FrameMk_0/DataClkCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_rd_0/XOR2_13/A  Fifo_rd_0/XOR2_13/Y  Fifo_rd_0/XOR2_13_RNIQNVK/C  Fifo_rd_0/XOR2_13_RNIQNVK/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/C  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_0_RNI0KUD/A  Fifo_rd_0/XOR2_0_RNI0KUD/Y  Fifo_rd_0/XOR2_14/A  Fifo_rd_0/XOR2_14/Y  Fifo_rd_0/XNOR2_WDIFF_1_inst/A  Fifo_rd_0/XNOR2_WDIFF_1_inst/Y  Fifo_rd_0/AO1C_0/B  Fifo_rd_0/AO1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_4/B  Fifo_rd_0/DFN1C0_AFULL_RNO_4/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/C  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I76_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I76_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I88_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I88_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[0\]/CLK  Sdram_ini_0/counter_200\[0\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/B  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNO\[9\]/B  Sdram_ini_0/counter_200_RNO\[9\]/Y  Sdram_ini_0/counter_200\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_2\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_2\[2\]/Y  FrameMk_0/data_reg_RNO_24\[7\]/A  FrameMk_0/data_reg_RNO_24\[7\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/A  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[35\]/CLK  adc_muxtmp_test_0/DataOut\[35\]/Q  My_adder0_2/MAJ3_Carry_7_inst/B  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[49\]/CLK  adc_muxtmp_test_0/DataOut\[49\]/Q  My_adder0_3/MAJ3_Carry_7_inst/B  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[7\]/CLK  adc_muxtmp_test_0/DataOut\[7\]/Q  My_adder0_0/MAJ3_Carry_7_inst/B  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[21\]/CLK  adc_muxtmp_test_0/DataOut\[21\]/Q  My_adder0_1/MAJ3_Carry_7_inst/B  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_19/A  FrameMk_0/GenFIFO_Byte/XOR2_19/Y  FrameMk_0/GenFIFO_Byte/AND2_8/A  FrameMk_0/GenFIFO_Byte/AND2_8/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/A  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/B  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/Y  FrameMk_0/data_reg_RNO_10\[5\]/A  FrameMk_0/data_reg_RNO_10\[5\]/Y  FrameMk_0/data_reg_RNO_2\[5\]/B  FrameMk_0/data_reg_RNO_2\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/C  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[54\]/S  Main_ctl4SD_0/intData2acc_RNO\[54\]/Y  Main_ctl4SD_0/intData2acc\[54\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[55\]/S  Main_ctl4SD_0/intData2acc_RNO\[55\]/Y  Main_ctl4SD_0/intData2acc\[55\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNIPR6B_0\[2\]/A  FrameMk_0/ByteSel_RNIPR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q\[2\]/A  FrameMk_0/ByteSel_RNIU52Q\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/A  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNIPR6B\[2\]/B  FrameMk_0/ByteSel_RNIPR6B\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/B  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/Y  FrameMk_0/data_reg_RNO_19\[6\]/A  FrameMk_0/data_reg_RNO_19\[6\]/Y  FrameMk_0/data_reg_RNO_13\[6\]/C  FrameMk_0/data_reg_RNO_13\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/A  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/data_reg_RNO_20\[5\]/A  FrameMk_0/data_reg_RNO_20\[5\]/Y  FrameMk_0/data_reg_RNO_14\[5\]/A  FrameMk_0/data_reg_RNO_14\[5\]/Y  FrameMk_0/data_reg_RNO_4\[5\]/C  FrameMk_0/data_reg_RNO_4\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/B  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I37_un1_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[3\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[3\]/Y  Sdram_cmd_0/SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/A  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/Y  FrameMk_0/ByteDout_RNO_11\[4\]/C  FrameMk_0/ByteDout_RNO_11\[4\]/Y  FrameMk_0/ByteDout_RNO_8\[4\]/B  FrameMk_0/ByteDout_RNO_8\[4\]/Y  FrameMk_0/ByteDout_RNO_3\[4\]/C  FrameMk_0/ByteDout_RNO_3\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/A  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I29_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I29_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_wr_0/XOR2_13/A  Fifo_wr_0/XOR2_13/Y  Fifo_wr_0/XOR2_13_RNIFS7T/C  Fifo_wr_0/XOR2_13_RNIFS7T/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/C  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I64_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I64_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I89_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I89_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[10\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[10\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I95_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I95_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[16\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[16\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[8\]/CLK  FrameMk_0/DataClkCnt\[8\]/Q  FrameMk_0/DataClkCnt_RNI77B6\[8\]/A  FrameMk_0/DataClkCnt_RNI77B6\[8\]/Y  FrameMk_0/DataClkCnt_RNITK1J\[1\]/C  FrameMk_0/DataClkCnt_RNITK1J\[1\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/B  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I27_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I27_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNIPR6B\[2\]/B  FrameMk_0/ByteSel_RNIPR6B\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/B  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/Y  FrameMk_0/data_reg_RNO_21\[7\]/A  FrameMk_0/data_reg_RNO_21\[7\]/Y  FrameMk_0/data_reg_RNO_14\[7\]/C  FrameMk_0/data_reg_RNO_14\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/C  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/B  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/XOR2_29_RNIPI1Q1/B  FrameMk_0/GenFIFO_Byte/XOR2_29_RNIPI1Q1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_16\[1\]/C  FrameMk_0/data_reg_RNO_16\[1\]/Y  FrameMk_0/data_reg_RNO_14\[1\]/B  FrameMk_0/data_reg_RNO_14\[1\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/C  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Kin_Delay4/CLK  FrameMk_0/Kin_Delay4/Q  FrameMk_0/Com_8b10b/IO_RNO_3/A  FrameMk_0/Com_8b10b/IO_RNO_3/Y  FrameMk_0/Com_8b10b/IO_RNO_1/B  FrameMk_0/Com_8b10b/IO_RNO_1/Y  FrameMk_0/Com_8b10b/IO_RNO_0/C  FrameMk_0/Com_8b10b/IO_RNO_0/Y  FrameMk_0/Com_8b10b/IO_RNO/C  FrameMk_0/Com_8b10b/IO_RNO/Y  FrameMk_0/Com_8b10b/IO/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_24/A  FrameMk_0/GenFIFO_Byte/AND2_24/Y  FrameMk_0/GenFIFO_Byte/AO1_32/B  FrameMk_0/GenFIFO_Byte/AO1_32/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/C  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[8\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[8\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[8\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[8\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[3\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_2_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_2_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_13/A  FrameMk_0/GenFIFO_Byte/XNOR2_13/Y  FrameMk_0/GenFIFO_Byte/AND3_7/C  FrameMk_0/GenFIFO_Byte/AND3_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/Y  FrameMk_0/data_reg_RNO_19\[0\]/A  FrameMk_0/data_reg_RNO_19\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/C  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[4\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[4\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_33/A  FrameMk_0/GenFIFO_Byte/AND2_33/Y  FrameMk_0/GenFIFO_Byte/AO1_32/C  FrameMk_0/GenFIFO_Byte/AO1_32/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/C  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/B  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[10\]/B  FrameMk_0/REGEN/CycCnt_RNO\[10\]/Y  FrameMk_0/REGEN/CycCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/B  FrameMk_0/GenFIFO_Byte/AND2_8_RNICO7F1/Y  FrameMk_0/GenFIFO_Byte/XOR2_27_RNIANGH1/B  FrameMk_0/GenFIFO_Byte/XOR2_27_RNIANGH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_24_RNI3GPN1/B  FrameMk_0/GenFIFO_Byte/AND2_24_RNI3GPN1/Y  FrameMk_0/GenFIFO_Byte/XOR2_8_RNIGHRP1/B  FrameMk_0/GenFIFO_Byte/XOR2_8_RNIGHRP1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/B  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/Y  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/B  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_12_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[0\]/B  FrameMk_0/DelayCnt_RNI1M8L\[0\]/Y  FrameMk_0/ByteDout_RNO\[7\]/B  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_21\[7\]/B  FrameMk_0/data_reg_RNO_21\[7\]/Y  FrameMk_0/data_reg_RNO_14\[7\]/C  FrameMk_0/data_reg_RNO_14\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/C  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_16\[2\]/B  FrameMk_0/data_reg_RNO_16\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/C  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_17\[4\]/A  FrameMk_0/data_reg_RNO_17\[4\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/C  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_0_RNILHGQ\[2\]/A  FrameMk_0/ByteSel_0_RNILHGQ\[2\]/Y  FrameMk_0/data_reg_RNO_5\[5\]/A  FrameMk_0/data_reg_RNO_5\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/C  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/ByteSel_0_RNIMANO\[2\]/A  FrameMk_0/ByteSel_0_RNIMANO\[2\]/Y  FrameMk_0/ByteSel_RNID0QH1\[2\]/C  FrameMk_0/ByteSel_RNID0QH1\[2\]/Y  FrameMk_0/data_reg_RNO_4\[0\]/A  FrameMk_0/data_reg_RNO_4\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/B  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_1\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/ByteSel_0_RNILHGQ_0\[2\]/A  FrameMk_0/ByteSel_0_RNILHGQ_0\[2\]/Y  FrameMk_0/data_reg_RNO_8\[5\]/A  FrameMk_0/data_reg_RNO_8\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/C  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/A  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[35\]/S  Main_ctl4SD_0/intData2acc_RNO\[35\]/Y  Main_ctl4SD_0/intData2acc\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[9\]/CLK  FrameMk_0/DataClkCnt\[9\]/Q  FrameMk_0/DataClkCnt_RNI77B6\[8\]/B  FrameMk_0/DataClkCnt_RNI77B6\[8\]/Y  FrameMk_0/DataClkCnt_RNITK1J\[1\]/C  FrameMk_0/DataClkCnt_RNITK1J\[1\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/B  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[0\]/A  Main_ctl4SD_0/Data2ACC_RNO\[0\]/Y  Main_ctl4SD_0/Data2ACC\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[17\]/A  Main_ctl4SD_0/Data2ACC_RNO\[17\]/Y  Main_ctl4SD_0/Data2ACC\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[10\]/A  Main_ctl4SD_0/Data2ACC_RNO\[10\]/Y  Main_ctl4SD_0/Data2ACC\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[7\]/A  Main_ctl4SD_0/Data2ACC_RNO\[7\]/Y  Main_ctl4SD_0/Data2ACC\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[5\]/A  Main_ctl4SD_0/Data2ACC_RNO\[5\]/Y  Main_ctl4SD_0/Data2ACC\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[3\]/A  Main_ctl4SD_0/Data2ACC_RNO\[3\]/Y  Main_ctl4SD_0/Data2ACC\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[2\]/A  Main_ctl4SD_0/Data2ACC_RNO\[2\]/Y  Main_ctl4SD_0/Data2ACC\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[1\]/A  Main_ctl4SD_0/Data2ACC_RNO\[1\]/Y  Main_ctl4SD_0/Data2ACC\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[16\]/A  Main_ctl4SD_0/Data2ACC_RNO\[16\]/Y  Main_ctl4SD_0/Data2ACC\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[12\]/A  Main_ctl4SD_0/Data2ACC_RNO\[12\]/Y  Main_ctl4SD_0/Data2ACC\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[9\]/A  Main_ctl4SD_0/Data2ACC_RNO\[9\]/Y  Main_ctl4SD_0/Data2ACC\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[6\]/A  Main_ctl4SD_0/Data2ACC_RNO\[6\]/Y  Main_ctl4SD_0/Data2ACC\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[4\]/A  Main_ctl4SD_0/Data2ACC_RNO\[4\]/Y  Main_ctl4SD_0/Data2ACC\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[15\]/A  Main_ctl4SD_0/Data2ACC_RNO\[15\]/Y  Main_ctl4SD_0/Data2ACC\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[14\]/A  Main_ctl4SD_0/Data2ACC_RNO\[14\]/Y  Main_ctl4SD_0/Data2ACC\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[13\]/A  Main_ctl4SD_0/Data2ACC_RNO\[13\]/Y  Main_ctl4SD_0/Data2ACC\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[11\]/A  Main_ctl4SD_0/Data2ACC_RNO\[11\]/Y  Main_ctl4SD_0/Data2ACC\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[8\]/A  Main_ctl4SD_0/Data2ACC_RNO\[8\]/Y  Main_ctl4SD_0/Data2ACC\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[10\]/CLK  FrameMk_0/DataClkCnt\[10\]/Q  FrameMk_0/DataClkCnt_RNIE896\[7\]/B  FrameMk_0/DataClkCnt_RNIE896\[7\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/B  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI5ARE_0\[2\]/A  FrameMk_0/ByteSel_RNI5ARE_0\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q\[2\]/B  FrameMk_0/ByteSel_RNIU52Q\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/A  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[0\]/CLK  FrameMk_0/ByteSel\[0\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/B  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_2\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_2\[2\]/Y  FrameMk_0/data_reg_RNO_24\[7\]/A  FrameMk_0/data_reg_RNO_24\[7\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/A  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_0/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I27_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I27_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_58_RNIJ2FF1/B  FrameMk_0/GenFIFO_Byte/AND2_58_RNIJ2FF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_61_RNIFHOH1/B  FrameMk_0/GenFIFO_Byte/XOR2_61_RNIFHOH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/B  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/B  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_12_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_65/A  FrameMk_0/GenFIFO_Byte/XOR2_65/Y  FrameMk_0/GenFIFO_Byte/AO1_32/A  FrameMk_0/GenFIFO_Byte/AO1_32/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/C  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_17\[1\]/A  FrameMk_0/data_reg_RNO_17\[1\]/Y  FrameMk_0/data_reg_RNO_14\[1\]/C  FrameMk_0/data_reg_RNO_14\[1\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/C  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[0\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[0\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNI23D7\[0\]/B  FrameMk_0/ByteSel_RNI23D7\[0\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/B  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIPA1E\[17\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIPA1E\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2M3Q\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2M3Q\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNIK2SD\[2\]/B  FrameMk_0/ByteSel_0_RNIK2SD\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/A  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_wr_0/AND2_3/A  Fifo_wr_0/AND2_3/Y  Fifo_wr_0/XOR2_32_RNILHP91/A  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/C  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/A  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/C  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I28_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I28_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNILHGQ_0\[2\]/B  FrameMk_0/ByteSel_0_RNILHGQ_0\[2\]/Y  FrameMk_0/data_reg_RNO_8\[5\]/A  FrameMk_0/data_reg_RNO_8\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/C  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI36RE_0\[2\]/A  FrameMk_0/ByteSel_RNI36RE_0\[2\]/Y  FrameMk_0/ByteSel_RNIQ12Q\[2\]/A  FrameMk_0/ByteSel_RNIQ12Q\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/B  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_16\[4\]/A  FrameMk_0/data_reg_RNO_16\[4\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/C  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_19\[6\]/B  FrameMk_0/data_reg_RNO_19\[6\]/Y  FrameMk_0/data_reg_RNO_13\[6\]/C  FrameMk_0/data_reg_RNO_13\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/A  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_1\[3\]/A  FrameMk_0/data_reg_RNO_1\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/B  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I87_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I87_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[8\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[8\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[8\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[8\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/Y  FrameMk_0/data_reg_RNO_17\[1\]/B  FrameMk_0/data_reg_RNO_17\[1\]/Y  FrameMk_0/data_reg_RNO_14\[1\]/C  FrameMk_0/data_reg_RNO_14\[1\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/C  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_65/A  FrameMk_0/GenFIFO_Byte/XOR2_65/Y  FrameMk_0/GenFIFO_Byte/AND2_48/B  FrameMk_0/GenFIFO_Byte/AND2_48/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/A  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/B  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[3\]/CLK  FrameMk_0/PKGCnt\[3\]/Q  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/A  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[1\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[1\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_3\[7\]/A  FrameMk_0/ByteDout_RNO_3\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/C  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/Y  FrameMk_0/ByteSel_0_RNIADMD\[2\]/A  FrameMk_0/ByteSel_0_RNIADMD\[2\]/Y  FrameMk_0/ByteSel_0_RNI9ECR\[2\]/C  FrameMk_0/ByteSel_0_RNI9ECR\[2\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/A  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/A  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNISBCV\[2\]/B  FrameMk_0/ByteSel_0_RNISBCV\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/A  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI5ARE\[2\]/B  FrameMk_0/ByteSel_RNI5ARE\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/A  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/Y  FrameMk_0/data_reg_RNO_19\[6\]/A  FrameMk_0/data_reg_RNO_19\[6\]/Y  FrameMk_0/data_reg_RNO_13\[6\]/C  FrameMk_0/data_reg_RNO_13\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/A  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/Q  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3_0/B  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3_0/Y  Fifo_wr_0/XOR2_0_RNIRCMG/B  Fifo_wr_0/XOR2_0_RNIRCMG/Y  Fifo_wr_0/XOR2_14/A  Fifo_wr_0/XOR2_14/Y  Fifo_wr_0/XNOR2_WDIFF_1_inst/A  Fifo_wr_0/XNOR2_WDIFF_1_inst/Y  Fifo_wr_0/AO1C_0/B  Fifo_wr_0/AO1C_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_3/B  Fifo_wr_0/DFN1C0_AFULL_RNO_3/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/A  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI36RE_0\[2\]/A  FrameMk_0/ByteSel_RNI36RE_0\[2\]/Y  FrameMk_0/ByteSel_RNIQ12Q\[2\]/A  FrameMk_0/ByteSel_RNIQ12Q\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/B  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[3\]/A  FrameMk_0/data_reg_RNO_13\[3\]/Y  FrameMk_0/data_reg_RNO_6\[3\]/B  FrameMk_0/data_reg_RNO_6\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/A  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I19_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I19_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNILHGQ\[2\]/B  FrameMk_0/ByteSel_0_RNILHGQ\[2\]/Y  FrameMk_0/data_reg_RNO_6\[1\]/A  FrameMk_0/data_reg_RNO_6\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/C  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNILHGQ_0\[2\]/B  FrameMk_0/ByteSel_0_RNILHGQ_0\[2\]/Y  FrameMk_0/data_reg_RNO_5\[0\]/A  FrameMk_0/data_reg_RNO_5\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/C  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_3\[6\]/C  FrameMk_0/ByteDout_RNO_3\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/A  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNO\[12\]/A  FrameMk_0/PKGCnt_RNO\[12\]/Y  FrameMk_0/PKGCnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[16\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[16\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIPA1E\[17\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIPA1E\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2M3Q\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2M3Q\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNITR6B\[2\]/B  FrameMk_0/ByteSel_RNITR6B\[2\]/Y  FrameMk_0/ByteSel_RNIANDM\[2\]/B  FrameMk_0/ByteSel_RNIANDM\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/A  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/A  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_16\[0\]/A  FrameMk_0/data_reg_RNO_16\[0\]/Y  FrameMk_0/data_reg_RNO_11\[0\]/C  FrameMk_0/data_reg_RNO_11\[0\]/Y  FrameMk_0/data_reg_RNO_3\[0\]/C  FrameMk_0/data_reg_RNO_3\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/A  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_15\[1\]/A  FrameMk_0/data_reg_RNO_15\[1\]/Y  FrameMk_0/data_reg_RNO_14\[1\]/A  FrameMk_0/data_reg_RNO_14\[1\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/C  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[2\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[2\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/latchGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNILHGQ_0\[2\]/B  FrameMk_0/ByteSel_0_RNILHGQ_0\[2\]/Y  FrameMk_0/data_reg_RNO_5\[1\]/A  FrameMk_0/data_reg_RNO_5\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/B  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_3_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_3_inst/Q  Fifo_wr_0/XOR2_35/A  Fifo_wr_0/XOR2_35/Y  Fifo_wr_0/AND2_12/B  Fifo_wr_0/AND2_12/Y  Fifo_wr_0/AND2_12_RNI2PQR/C  Fifo_wr_0/AND2_12_RNI2PQR/Y  Fifo_wr_0/AO1_10_RNIG4T71/B  Fifo_wr_0/AO1_10_RNIG4T71/Y  Fifo_wr_0/INV_0_RNI3UC45/A  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI25GH\[2\]/B  FrameMk_0/ByteSel_0_RNI25GH\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/B  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[9\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[10\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[10\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[10\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[10\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[16\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[16\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[16\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[16\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[11\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[17\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[15\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_rd_0/AND2_3/A  Fifo_rd_0/AND2_3/Y  Fifo_rd_0/XOR2_32_RNIUE5S/A  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/C  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_14/A  FrameMk_0/GenFIFO_Byte/XOR2_14/Y  FrameMk_0/GenFIFO_Byte/AND2_48/A  FrameMk_0/GenFIFO_Byte/AND2_48/Y  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/A  FrameMk_0/GenFIFO_Byte/AND2_48_RNIPJON1/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/B  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI5B2C\[13\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI5B2C\[13\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6M4O\[11\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6M4O\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_0\[9\]/A  FrameMk_0/DataClkCnt_RNO_0\[9\]/Y  FrameMk_0/DataClkCnt_RNO\[9\]/A  FrameMk_0/DataClkCnt_RNO\[9\]/Y  FrameMk_0/DataClkCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[44\]/CLK  Main_ctl4SD_0/Data2ACC\[44\]/Q  My_adder0_2/MAJ3_Carry_8_inst/C  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[62\]/CLK  Main_ctl4SD_0/Data2ACC\[62\]/Q  My_adder0_3/MAJ3_Carry_8_inst/C  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[8\]/CLK  Main_ctl4SD_0/Data2ACC\[8\]/Q  My_adder0_0/MAJ3_Carry_8_inst/C  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[26\]/CLK  Main_ctl4SD_0/Data2ACC\[26\]/Q  My_adder0_1/MAJ3_Carry_8_inst/C  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/MAJ3_Carry_8_inst/A  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/XOR3_Sum_9_inst/C  My_adder0_2/XOR3_Sum_9_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[45\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[45\]/Y  Main_ctl4SD_0/Data2Fifo\[45\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/MAJ3_Carry_8_inst/A  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/XOR3_Sum_9_inst/C  My_adder0_3/XOR3_Sum_9_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[63\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[63\]/Y  Main_ctl4SD_0/Data2Fifo\[63\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K\[0\]/A  FrameMk_0/ByteSel_RNIIB7K\[0\]/Y  FrameMk_0/data_reg_RNO_8\[7\]/A  FrameMk_0/data_reg_RNO_8\[7\]/Y  FrameMk_0/data_reg_RNO_1\[7\]/C  FrameMk_0/data_reg_RNO_1\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/B  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/MAJ3_Carry_8_inst/A  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/XOR3_Sum_9_inst/C  My_adder0_0/XOR3_Sum_9_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[9\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[9\]/Y  Main_ctl4SD_0/Data2Fifo\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/MAJ3_Carry_8_inst/A  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/XOR3_Sum_9_inst/C  My_adder0_1/XOR3_Sum_9_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[27\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[27\]/Y  Main_ctl4SD_0/Data2Fifo\[27\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_5\[6\]/A  FrameMk_0/ByteDout_RNO_5\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/C  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNI13D7\[0\]/B  FrameMk_0/ByteSel_RNI13D7\[0\]/Y  FrameMk_0/ByteSel_0_RNIMANO\[2\]/C  FrameMk_0/ByteSel_0_RNIMANO\[2\]/Y  FrameMk_0/ByteSel_RNID0QH1\[2\]/C  FrameMk_0/ByteSel_RNID0QH1\[2\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/A  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_wr_0/XOR2_11/A  Fifo_wr_0/XOR2_11/Y  Fifo_wr_0/AND2_12/A  Fifo_wr_0/AND2_12/Y  Fifo_wr_0/AND2_12_RNI2PQR/C  Fifo_wr_0/AND2_12_RNI2PQR/Y  Fifo_wr_0/AO1_10_RNIG4T71/B  Fifo_wr_0/AO1_10_RNIG4T71/Y  Fifo_wr_0/INV_0_RNI3UC45/A  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNIPR6B_0\[2\]/A  FrameMk_0/ByteSel_RNIPR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q\[2\]/A  FrameMk_0/ByteSel_RNIU52Q\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/A  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_16\[5\]/A  FrameMk_0/data_reg_RNO_16\[5\]/Y  FrameMk_0/data_reg_RNO_6\[5\]/B  FrameMk_0/data_reg_RNO_6\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/A  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_4\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_4\[2\]/Y  FrameMk_0/data_reg_RNO_23\[7\]/A  FrameMk_0/data_reg_RNO_23\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/B  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[11\]/CLK  FrameMk_0/DataClkCnt\[11\]/Q  FrameMk_0/DataClkCnt_RNI8C96\[11\]/A  FrameMk_0/DataClkCnt_RNI8C96\[11\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/A  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[3\]/B  FrameMk_0/ByteDout_RNO_8\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[3\]/C  FrameMk_0/ByteDout_RNO_4\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/B  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNI8C96\[11\]/B  FrameMk_0/DataClkCnt_RNI8C96\[11\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/A  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_2\[0\]/Y  FrameMk_0/data_reg_RNO_20\[6\]/A  FrameMk_0/data_reg_RNO_20\[6\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/C  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[3\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[3\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I29_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I29_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I42_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI5B2C\[13\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI5B2C\[13\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6M4O\[11\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6M4O\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[1\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[1\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/B  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[7\]/A  FrameMk_0/ByteDout_RNO_1\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/A  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/A  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/Y  FrameMk_0/ByteDout_RNO_9\[1\]/C  FrameMk_0/ByteDout_RNO_9\[1\]/Y  FrameMk_0/ByteDout_RNO_6\[1\]/C  FrameMk_0/ByteDout_RNO_6\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/A  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/GO_RNO_0/B  FrameMk_0/Com_8b10b/GO_RNO_0/Y  FrameMk_0/Com_8b10b/GO_RNO/B  FrameMk_0/Com_8b10b/GO_RNO/Y  FrameMk_0/Com_8b10b/GO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/AND2_18/A  Fifo_wr_0/AND2_18/Y  Fifo_wr_0/AND2_12_RNI2PQR/A  Fifo_wr_0/AND2_12_RNI2PQR/Y  Fifo_wr_0/AO1_10_RNIG4T71/B  Fifo_wr_0/AO1_10_RNIG4T71/Y  Fifo_wr_0/INV_0_RNI3UC45/A  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/B  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[4\]/CLK  FrameMk_0/DataClkCnt\[4\]/Q  FrameMk_0/DataClkCnt_RNI11SF\[4\]/B  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/A  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/G4/CLK  FrameMk_0/Com_8b10b/G4/Q  FrameMk_0/Com_8b10b/JO_RNO_0/B  FrameMk_0/Com_8b10b/JO_RNO_0/Y  FrameMk_0/Com_8b10b/JO_RNO/B  FrameMk_0/Com_8b10b/JO_RNO/Y  FrameMk_0/Com_8b10b/JO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNIDR6B\[2\]/B  FrameMk_0/ByteSel_RNIDR6B\[2\]/Y  FrameMk_0/ByteSel_RNIANDM\[2\]/A  FrameMk_0/ByteSel_RNIANDM\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/A  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/A  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/JO_RNO_0/A  FrameMk_0/Com_8b10b/JO_RNO_0/Y  FrameMk_0/Com_8b10b/JO_RNO/B  FrameMk_0/Com_8b10b/JO_RNO/Y  FrameMk_0/Com_8b10b/JO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNIPR6B\[2\]/B  FrameMk_0/ByteSel_RNIPR6B\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/B  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/Y  FrameMk_0/data_reg_RNO_9\[3\]/B  FrameMk_0/data_reg_RNO_9\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/A  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/ClkEn_1_RNI418K/A  FrameMk_0/ClkEn_1_RNI418K/Y  FrameMk_0/StepCnt_RNIF8SQ\[3\]/A  FrameMk_0/StepCnt_RNIF8SQ\[3\]/Y  FrameMk_0/StepCnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_11_RNIONVK/B  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/XNOR2_8/B  Fifo_rd_0/XNOR2_8/Y  Fifo_rd_0/AND2_7/B  Fifo_rd_0/AND2_7/Y  Fifo_rd_0/AND2_FULLINT/A  Fifo_rd_0/AND2_FULLINT/Y  Fifo_rd_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/A  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO\[2\]/A  Sdram_cmd_0/addr_RNO\[2\]/Y  Sdram_cmd_0/addr\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[5\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[6\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[6\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[8\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[8\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[8\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[8\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[4\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[4\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[3\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/data_reg_RNO_11\[1\]/C  FrameMk_0/data_reg_RNO_11\[1\]/Y  FrameMk_0/data_reg_RNO_4\[1\]/B  FrameMk_0/data_reg_RNO_4\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/A  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_11_RNIDS7T/B  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/XNOR2_8/B  Fifo_wr_0/XNOR2_8/Y  Fifo_wr_0/AND2_7/B  Fifo_wr_0/AND2_7/Y  Fifo_wr_0/AND2_FULLINT/A  Fifo_wr_0/AND2_FULLINT/Y  Fifo_wr_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_3_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_3_inst/Q  Fifo_rd_0/XOR2_35/A  Fifo_rd_0/XOR2_35/Y  Fifo_rd_0/AND2_12/B  Fifo_rd_0/AND2_12/Y  Fifo_rd_0/AND2_12_RNIDKIR/C  Fifo_rd_0/AND2_12_RNIDKIR/Y  Fifo_rd_0/XOR2_16_RNIS2U91/A  Fifo_rd_0/XOR2_16_RNIS2U91/Y  Fifo_rd_0/INV_0_RNITVGD4/A  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K\[0\]/A  FrameMk_0/ByteSel_RNIIB7K\[0\]/Y  FrameMk_0/data_reg_RNO_3\[3\]/B  FrameMk_0/data_reg_RNO_3\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/A  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/A  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[2\]/CLK  FrameMk_0/DataClkCnt\[2\]/Q  FrameMk_0/DataClkCnt_RNIP6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIP6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNITK1J\[1\]/B  FrameMk_0/DataClkCnt_RNITK1J\[1\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/B  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/data_reg_RNO_16\[0\]/B  FrameMk_0/data_reg_RNO_16\[0\]/Y  FrameMk_0/data_reg_RNO_11\[0\]/C  FrameMk_0/data_reg_RNO_11\[0\]/Y  FrameMk_0/data_reg_RNO_3\[0\]/C  FrameMk_0/data_reg_RNO_3\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/A  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/data_reg_RNO_15\[1\]/B  FrameMk_0/data_reg_RNO_15\[1\]/Y  FrameMk_0/data_reg_RNO_14\[1\]/A  FrameMk_0/data_reg_RNO_14\[1\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/C  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNO_0\[8\]/C  FrameMk_0/DataClkCnt_RNO_0\[8\]/Y  FrameMk_0/DataClkCnt_RNO\[8\]/A  FrameMk_0/DataClkCnt_RNO\[8\]/Y  FrameMk_0/DataClkCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[4\]/CLK  FrameMk_0/PKGCnt\[4\]/Q  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/B  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_13\[6\]/A  FrameMk_0/data_reg_RNO_13\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/A  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/Y  FrameMk_0/data_reg_RNO_0\[4\]/A  FrameMk_0/data_reg_RNO_0\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/A  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/H4/CLK  FrameMk_0/Com_8b10b/H4/Q  FrameMk_0/Com_8b10b/H4_RNIQ8BV/B  FrameMk_0/Com_8b10b/H4_RNIQ8BV/Y  FrameMk_0/Com_8b10b/FO_RNO/B  FrameMk_0/Com_8b10b/FO_RNO/Y  FrameMk_0/Com_8b10b/FO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[1\]/C  FrameMk_0/ByteDout_RNO_8\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/C  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNO_1\[7\]/B  FrameMk_0/DataClkCnt_RNO_1\[7\]/Y  FrameMk_0/DataClkCnt_RNO\[7\]/C  FrameMk_0/DataClkCnt_RNO\[7\]/Y  FrameMk_0/DataClkCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_0_RNILHGQ\[2\]/A  FrameMk_0/ByteSel_0_RNILHGQ\[2\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/A  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_49/A  FrameMk_0/GenFIFO_Byte/AND2_49/Y  FrameMk_0/GenFIFO_Byte/AND2_49_RNITHTO/C  FrameMk_0/GenFIFO_Byte/AND2_49_RNITHTO/Y  FrameMk_0/GenFIFO_Byte/XOR2_38_RNITK6R/B  FrameMk_0/GenFIFO_Byte/XOR2_38_RNITK6R/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_13/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_13/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_rd_0/XOR2_11/A  Fifo_rd_0/XOR2_11/Y  Fifo_rd_0/AND2_12/A  Fifo_rd_0/AND2_12/Y  Fifo_rd_0/AND2_12_RNIDKIR/C  Fifo_rd_0/AND2_12_RNIDKIR/Y  Fifo_rd_0/XOR2_16_RNIS2U91/A  Fifo_rd_0/XOR2_16_RNIS2U91/Y  Fifo_rd_0/INV_0_RNITVGD4/A  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst/Q  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/A  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst_RNI1CIA/Y  Fifo_wr_0/INV_1_RNIG5Q11/B  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI49GH_0\[2\]/A  FrameMk_0/ByteSel_0_RNI49GH_0\[2\]/Y  FrameMk_0/ByteSel_0_RNISBCV\[2\]/A  FrameMk_0/ByteSel_0_RNISBCV\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/A  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[2\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[2\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[4\]/CLK  Sdram_ini_0/counter_200\[4\]/Q  Sdram_ini_0/counter_200_RNIQTHG\[4\]/A  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNIO2SD\[2\]/B  FrameMk_0/ByteSel_0_RNIO2SD\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/C  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/A  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I19_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I19_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[5\]/CLK  FrameMk_0/DataClkCnt\[5\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/B  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNIRR6B\[2\]/B  FrameMk_0/ByteSel_RNIRR6B\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/A  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_3\[5\]/B  Sdram_cmd_0/addr_RNO_3\[5\]/Y  Sdram_cmd_0/addr_RNO_0\[5\]/C  Sdram_cmd_0/addr_RNO_0\[5\]/Y  Sdram_cmd_0/addr_RNO\[5\]/A  Sdram_cmd_0/addr_RNO\[5\]/Y  Sdram_cmd_0/addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/B  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_18\[0\]/B  FrameMk_0/data_reg_RNO_18\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/B  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[5\]/CLK  Uart_ctl_0/OvertimeCnt\[5\]/Q  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/B  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNO_2\[8\]/A  FrameMk_0/DataClkCnt_RNO_2\[8\]/Y  FrameMk_0/DataClkCnt_RNO\[8\]/C  FrameMk_0/DataClkCnt_RNO\[8\]/Y  FrameMk_0/DataClkCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/data_reg_RNO_14\[6\]/C  FrameMk_0/data_reg_RNO_14\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/B  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_rd_0/AND2_18/A  Fifo_rd_0/AND2_18/Y  Fifo_rd_0/AND2_12_RNIDKIR/A  Fifo_rd_0/AND2_12_RNIDKIR/Y  Fifo_rd_0/XOR2_16_RNIS2U91/A  Fifo_rd_0/XOR2_16_RNIS2U91/Y  Fifo_rd_0/INV_0_RNITVGD4/A  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/B  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[35\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[35\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[35\]/C  Main_ctl4SD_0/Data2ACC_RNO\[35\]/Y  Main_ctl4SD_0/Data2ACC\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[5\]/CLK  Uart_ctl_0/OvertimeCnt\[5\]/Q  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/B  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState_0\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst/Q  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/A  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst_RNIAAII/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/B  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I24_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I24_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[2\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[2\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNITR6B\[2\]/B  FrameMk_0/ByteSel_RNITR6B\[2\]/Y  FrameMk_0/ByteSel_RNIANDM\[2\]/B  FrameMk_0/ByteSel_RNIANDM\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/A  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_4\[6\]/B  FrameMk_0/data_reg_RNO_4\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/B  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_0_RNI4HDH1/B  FrameMk_0/ClkEn_0_RNI4HDH1/Y  FrameMk_0/DataClkCnt_RNO\[7\]/A  FrameMk_0/DataClkCnt_RNO\[7\]/Y  FrameMk_0/DataClkCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[1\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[1\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[1\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[1\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[1\]/CLK  FrameMk_0/DataClkCnt\[1\]/Q  FrameMk_0/DataClkCnt_RNIP6B6\[1\]/A  FrameMk_0/DataClkCnt_RNIP6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNITK1J\[1\]/B  FrameMk_0/DataClkCnt_RNITK1J\[1\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/B  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_15\[6\]/A  FrameMk_0/data_reg_RNO_15\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/C  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_17\[7\]/A  FrameMk_0/data_reg_RNO_17\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/C  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/A  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNISBCV\[2\]/B  FrameMk_0/ByteSel_0_RNISBCV\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_3\[2\]/A  FrameMk_0/data_reg_RNO_3\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/A  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[3\]/C  FrameMk_0/DelayCnt_RNIMQBD\[3\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/B  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[3\]/C  FrameMk_0/DelayCnt_RNIMQBD\[3\]/Y  FrameMk_0/ByteDout_RNO_8\[4\]/A  FrameMk_0/ByteDout_RNO_8\[4\]/Y  FrameMk_0/ByteDout_RNO_3\[4\]/C  FrameMk_0/ByteDout_RNO_3\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/A  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[2\]/CLK  FrameMk_0/REGEN/CycCnt\[2\]/Q  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/B  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/B  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/Y  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/A  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[11\]/B  FrameMk_0/REGEN/CycCnt_RNO\[11\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/A  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/we_n_RNO_4/B  Sdram_cmd_0/we_n_RNO_4/Y  Sdram_cmd_0/we_n_RNO_1/C  Sdram_cmd_0/we_n_RNO_1/Y  Sdram_cmd_0/we_n_RNO/B  Sdram_cmd_0/we_n_RNO/Y  Sdram_cmd_0/we_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_12\[1\]/A  FrameMk_0/data_reg_RNO_12\[1\]/Y  FrameMk_0/data_reg_RNO_4\[1\]/C  FrameMk_0/data_reg_RNO_4\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/A  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[4\]/CLK  FrameMk_0/DataClkCnt\[4\]/Q  FrameMk_0/DataClkCnt_RNIT6B6\[3\]/B  FrameMk_0/DataClkCnt_RNIT6B6\[3\]/Y  FrameMk_0/DataClkCnt_RNITK1J\[1\]/A  FrameMk_0/DataClkCnt_RNITK1J\[1\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/B  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[6\]/CLK  FrameMk_0/DataClkCnt\[6\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/A  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_9\[3\]/A  FrameMk_0/data_reg_RNO_9\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/A  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/data_reg_RNO_11\[2\]/C  FrameMk_0/data_reg_RNO_11\[2\]/Y  FrameMk_0/data_reg_RNO_5\[2\]/A  FrameMk_0/data_reg_RNO_5\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/C  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[2\]/CLK  SDRAM_wr_0/wr_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_3\[5\]/B  Sdram_cmd_0/addr_RNO_3\[5\]/Y  Sdram_cmd_0/addr_RNO_0\[5\]/C  Sdram_cmd_0/addr_RNO_0\[5\]/Y  Sdram_cmd_0/addr_RNO\[5\]/A  Sdram_cmd_0/addr_RNO\[5\]/Y  Sdram_cmd_0/addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/data_reg_RNO_10\[2\]/C  FrameMk_0/data_reg_RNO_10\[2\]/Y  FrameMk_0/data_reg_RNO_4\[2\]/C  FrameMk_0/data_reg_RNO_4\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/B  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[1\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[1\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[2\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[2\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_62/A  FrameMk_0/GenFIFO_Byte/XOR2_62/Y  FrameMk_0/GenFIFO_Byte/AND2_49_RNITHTO/A  FrameMk_0/GenFIFO_Byte/AND2_49_RNITHTO/Y  FrameMk_0/GenFIFO_Byte/XOR2_38_RNITK6R/B  FrameMk_0/GenFIFO_Byte/XOR2_38_RNITK6R/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_13/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_13/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_9/A  FrameMk_0/GenFIFO_Byte/AND2_9/Y  FrameMk_0/GenFIFO_Byte/AO1_26/C  FrameMk_0/GenFIFO_Byte/AO1_26/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_3_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_3_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_19/B  FrameMk_0/GenFIFO_Byte/XNOR2_19/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I25_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I25_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I19_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I19_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_un1_Y_0/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/H4/CLK  FrameMk_0/Com_8b10b/H4/Q  FrameMk_0/Com_8b10b/GO_RNO_0/A  FrameMk_0/Com_8b10b/GO_RNO_0/Y  FrameMk_0/Com_8b10b/GO_RNO/B  FrameMk_0/Com_8b10b/GO_RNO/Y  FrameMk_0/Com_8b10b/GO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/C  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_9\[1\]/A  FrameMk_0/data_reg_RNO_9\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/C  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/WFO/CLK  Main_ctl4SD_0/fifo_rdGen/WFO/Q  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/B  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/Y  Fifo_rd_0/AND2_MEMORYRE/B  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/AND2_28/B  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/AO1_8/B  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/AO1_13/B  Fifo_rd_0/AO1_13/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_rd_0/XNOR2_6/A  Fifo_rd_0/XNOR2_6/Y  Fifo_rd_0/AND2_25/B  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNIJJ6B\[2\]/B  FrameMk_0/ByteSel_RNIJJ6B\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/B  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_11_i_0_a5_1_0\[12\]/B  Sdram_cmd_0/addr_11_i_0_a5_1_0\[12\]/Y  Sdram_cmd_0/addr_RNO_0\[12\]/C  Sdram_cmd_0/addr_RNO_0\[12\]/Y  Sdram_cmd_0/addr_RNO\[12\]/A  Sdram_cmd_0/addr_RNO\[12\]/Y  Sdram_cmd_0/addr\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_11_i_0_a5_1_0\[12\]/B  Sdram_cmd_0/addr_11_i_0_a5_1_0\[12\]/Y  Sdram_cmd_0/addr_RNO_0\[11\]/C  Sdram_cmd_0/addr_RNO_0\[11\]/Y  Sdram_cmd_0/addr_RNO\[11\]/A  Sdram_cmd_0/addr_RNO\[11\]/Y  Sdram_cmd_0/addr\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_14\[6\]/B  FrameMk_0/data_reg_RNO_14\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/B  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[2\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[2\]/Y  Sdram_cmd_0/SD_wrAddr_row\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[9\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[10\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[10\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_13_RNIQNVK/B  Fifo_rd_0/XOR2_13_RNIQNVK/Y  Fifo_rd_0/XNOR2_9/B  Fifo_rd_0/XNOR2_9/Y  Fifo_rd_0/AND3_0/C  Fifo_rd_0/AND3_0/Y  Fifo_rd_0/AND2_7/A  Fifo_rd_0/AND2_7/Y  Fifo_rd_0/AND2_FULLINT/A  Fifo_rd_0/AND2_FULLINT/Y  Fifo_rd_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNINR6B\[2\]/B  FrameMk_0/ByteSel_RNINR6B\[2\]/Y  FrameMk_0/ByteSel_RNIBL851_0\[2\]/C  FrameMk_0/ByteSel_RNIBL851_0\[2\]/Y  FrameMk_0/data_reg_RNO_9\[4\]/A  FrameMk_0/data_reg_RNO_9\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/B  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_52/A  FrameMk_0/GenFIFO_Byte/AND2_52/Y  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/C  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/Y  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/B  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[7\]/CLK  FrameMk_0/DataClkCnt\[7\]/Q  FrameMk_0/DataClkCnt_RNIE896\[7\]/A  FrameMk_0/DataClkCnt_RNIE896\[7\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/B  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/H4/CLK  FrameMk_0/Com_8b10b/H4/Q  FrameMk_0/Com_8b10b/JO_RNO_0/C  FrameMk_0/Com_8b10b/JO_RNO_0/Y  FrameMk_0/Com_8b10b/JO_RNO/B  FrameMk_0/Com_8b10b/JO_RNO/Y  FrameMk_0/Com_8b10b/JO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[36\]/CLK  adc_muxtmp_test_0/DataOut\[36\]/Q  My_adder0_2/MAJ3_Carry_8_inst/B  My_adder0_2/MAJ3_Carry_8_inst/Y  My_adder0_2/MAJ3_Carry_9_inst/A  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[50\]/CLK  adc_muxtmp_test_0/DataOut\[50\]/Q  My_adder0_3/MAJ3_Carry_8_inst/B  My_adder0_3/MAJ3_Carry_8_inst/Y  My_adder0_3/MAJ3_Carry_9_inst/A  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[1\]/CLK  ParaUpdata_0/Accnum\[1\]/Q  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_9\[1\]/A  FrameMk_0/data_reg_RNO_9\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/C  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_13_RNIFS7T/B  Fifo_wr_0/XOR2_13_RNIFS7T/Y  Fifo_wr_0/XNOR2_9/B  Fifo_wr_0/XNOR2_9/Y  Fifo_wr_0/AND3_0/C  Fifo_wr_0/AND3_0/Y  Fifo_wr_0/AND2_7/A  Fifo_wr_0/AND2_7/Y  Fifo_wr_0/AND2_FULLINT/A  Fifo_wr_0/AND2_FULLINT/Y  Fifo_wr_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[8\]/CLK  adc_muxtmp_test_0/DataOut\[8\]/Q  My_adder0_0/MAJ3_Carry_8_inst/B  My_adder0_0/MAJ3_Carry_8_inst/Y  My_adder0_0/MAJ3_Carry_9_inst/A  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[22\]/CLK  adc_muxtmp_test_0/DataOut\[22\]/Q  My_adder0_1/MAJ3_Carry_8_inst/B  My_adder0_1/MAJ3_Carry_8_inst/Y  My_adder0_1/MAJ3_Carry_9_inst/A  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/ByteSel_0_RNIMANO\[2\]/A  FrameMk_0/ByteSel_0_RNIMANO\[2\]/Y  FrameMk_0/data_reg_RNO_4\[2\]/A  FrameMk_0/data_reg_RNO_4\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/B  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/DataClkCnt_RNO_2\[11\]/B  FrameMk_0/DataClkCnt_RNO_2\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/C  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIPA1E\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIPA1E\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2M3Q\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2M3Q\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/WFO/CLK  Main_ctl4SD_0/fifo_rdGen/WFO/Q  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/B  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/Y  Fifo_rd_0/AND2_MEMORYRE/B  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/AND2_28/B  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/AO1_8/B  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_2_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_2_inst/Y  Fifo_rd_0/XNOR2_5/A  Fifo_rd_0/XNOR2_5/Y  Fifo_rd_0/AND3_1/C  Fifo_rd_0/AND3_1/Y  Fifo_rd_0/AND2_25/A  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[1\]/CLK  FrameMk_0/rowcnt\[1\]/Q  FrameMk_0/rowcnt_RNIO28F\[2\]/B  FrameMk_0/rowcnt_RNIO28F\[2\]/Y  FrameMk_0/rowcnt_RNIDFDP\[4\]/A  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNI6SI31\[6\]/C  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/A  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I21_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I21_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[3\]/CLK  FrameMk_0/DataClkCnt\[3\]/Q  FrameMk_0/DataClkCnt_RNIT6B6\[3\]/A  FrameMk_0/DataClkCnt_RNIT6B6\[3\]/Y  FrameMk_0/DataClkCnt_RNITK1J\[1\]/A  FrameMk_0/DataClkCnt_RNITK1J\[1\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/B  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[0\]/CLK  FrameMk_0/rowcnt\[0\]/Q  FrameMk_0/rowcnt_RNIO28F\[2\]/A  FrameMk_0/rowcnt_RNIO28F\[2\]/Y  FrameMk_0/rowcnt_RNIDFDP\[4\]/A  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNI6SI31\[6\]/C  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/A  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[16\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[16\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_Reg\[39\]/CLK  FrameMk_0/CRC_Reg\[39\]/Q  FrameMk_0/Com_8b10b/H4_RNO/B  FrameMk_0/Com_8b10b/H4_RNO/Y  FrameMk_0/Com_8b10b/H4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNIBR6B\[2\]/B  FrameMk_0/ByteSel_RNIBR6B\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/B  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_3_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_3_inst/Q  Fifo_wr_0/XOR2_32/A  Fifo_wr_0/XOR2_32/Y  Fifo_wr_0/XOR2_32_RNILHP91/C  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/C  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[4\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[4\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_13\[5\]/B  FrameMk_0/data_reg_RNO_13\[5\]/Y  FrameMk_0/data_reg_RNO_4\[5\]/B  FrameMk_0/data_reg_RNO_4\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/B  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/addr_11_i_0_o3\[12\]/B  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/B  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/data_reg_RNO_11\[4\]/B  FrameMk_0/data_reg_RNO_11\[4\]/Y  FrameMk_0/data_reg_RNO_5\[4\]/C  FrameMk_0/data_reg_RNO_5\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/A  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/OEn_RNO/A  Uart_ctl_0/OEn_RNO/Y  Uart_ctl_0/OEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[2\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[2\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_3\[3\]/B  Sdram_cmd_0/addr_RNO_3\[3\]/Y  Sdram_cmd_0/addr_RNO_0\[3\]/A  Sdram_cmd_0/addr_RNO_0\[3\]/Y  Sdram_cmd_0/addr_RNO\[3\]/A  Sdram_cmd_0/addr_RNO\[3\]/Y  Sdram_cmd_0/addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_3\[4\]/B  Sdram_cmd_0/addr_RNO_3\[4\]/Y  Sdram_cmd_0/addr_RNO_0\[4\]/A  Sdram_cmd_0/addr_RNO_0\[4\]/Y  Sdram_cmd_0/addr_RNO\[4\]/A  Sdram_cmd_0/addr_RNO\[4\]/Y  Sdram_cmd_0/addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_3\[6\]/B  Sdram_cmd_0/addr_RNO_3\[6\]/Y  Sdram_cmd_0/addr_RNO_0\[6\]/A  Sdram_cmd_0/addr_RNO_0\[6\]/Y  Sdram_cmd_0/addr_RNO\[6\]/A  Sdram_cmd_0/addr_RNO\[6\]/Y  Sdram_cmd_0/addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_3\[7\]/B  Sdram_cmd_0/addr_RNO_3\[7\]/Y  Sdram_cmd_0/addr_RNO_0\[7\]/A  Sdram_cmd_0/addr_RNO_0\[7\]/Y  Sdram_cmd_0/addr_RNO\[7\]/A  Sdram_cmd_0/addr_RNO\[7\]/Y  Sdram_cmd_0/addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_3\[9\]/B  Sdram_cmd_0/addr_RNO_3\[9\]/Y  Sdram_cmd_0/addr_RNO_0\[9\]/A  Sdram_cmd_0/addr_RNO_0\[9\]/Y  Sdram_cmd_0/addr_RNO\[9\]/A  Sdram_cmd_0/addr_RNO\[9\]/Y  Sdram_cmd_0/addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_3\[8\]/B  Sdram_cmd_0/addr_RNO_3\[8\]/Y  Sdram_cmd_0/addr_RNO_0\[8\]/A  Sdram_cmd_0/addr_RNO_0\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/A  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_16/A  FrameMk_0/GenFIFO_Byte/XOR2_16/Y  FrameMk_0/GenFIFO_Byte/AO1_26/A  FrameMk_0/GenFIFO_Byte/AO1_26/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_3_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_3_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_19/B  FrameMk_0/GenFIFO_Byte/XNOR2_19/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNO\[11\]/A  FrameMk_0/PKGCnt_RNO\[11\]/Y  FrameMk_0/PKGCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[12\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[12\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_4\[8\]/B  Sdram_cmd_0/addr_RNO_4\[8\]/Y  Sdram_cmd_0/addr_RNO_0\[8\]/B  Sdram_cmd_0/addr_RNO_0\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/A  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_4\[4\]/B  Sdram_cmd_0/addr_RNO_4\[4\]/Y  Sdram_cmd_0/addr_RNO_0\[4\]/B  Sdram_cmd_0/addr_RNO_0\[4\]/Y  Sdram_cmd_0/addr_RNO\[4\]/A  Sdram_cmd_0/addr_RNO\[4\]/Y  Sdram_cmd_0/addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_4\[3\]/B  Sdram_cmd_0/addr_RNO_4\[3\]/Y  Sdram_cmd_0/addr_RNO_0\[3\]/B  Sdram_cmd_0/addr_RNO_0\[3\]/Y  Sdram_cmd_0/addr_RNO\[3\]/A  Sdram_cmd_0/addr_RNO\[3\]/Y  Sdram_cmd_0/addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_4\[6\]/B  Sdram_cmd_0/addr_RNO_4\[6\]/Y  Sdram_cmd_0/addr_RNO_0\[6\]/B  Sdram_cmd_0/addr_RNO_0\[6\]/Y  Sdram_cmd_0/addr_RNO\[6\]/A  Sdram_cmd_0/addr_RNO\[6\]/Y  Sdram_cmd_0/addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_4\[7\]/B  Sdram_cmd_0/addr_RNO_4\[7\]/Y  Sdram_cmd_0/addr_RNO_0\[7\]/B  Sdram_cmd_0/addr_RNO_0\[7\]/Y  Sdram_cmd_0/addr_RNO\[7\]/A  Sdram_cmd_0/addr_RNO\[7\]/Y  Sdram_cmd_0/addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_4\[9\]/B  Sdram_cmd_0/addr_RNO_4\[9\]/Y  Sdram_cmd_0/addr_RNO_0\[9\]/B  Sdram_cmd_0/addr_RNO_0\[9\]/Y  Sdram_cmd_0/addr_RNO\[9\]/A  Sdram_cmd_0/addr_RNO\[9\]/Y  Sdram_cmd_0/addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_8\[4\]/A  FrameMk_0/data_reg_RNO_8\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/A  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/WFO/CLK  Main_ctl4SD_0/lvds_fifoRdGen/WFO/Q  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/A  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/Y  Fifo_rd_0/AND2_MEMORYRE/B  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/AND2_28/B  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/AO1_8/B  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/AO1_13/B  Fifo_rd_0/AO1_13/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_rd_0/XNOR2_6/A  Fifo_rd_0/XNOR2_6/Y  Fifo_rd_0/AND2_25/B  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNIA8AH\[0\]/B  FrameMk_0/DelayCnt_RNIA8AH\[0\]/Y  FrameMk_0/ByteDout_RNO_6\[1\]/A  FrameMk_0/ByteDout_RNO_6\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/A  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_10\[1\]/C  FrameMk_0/data_reg_RNO_10\[1\]/Y  FrameMk_0/data_reg_RNO_4\[1\]/A  FrameMk_0/data_reg_RNO_4\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/A  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_10\[0\]/C  FrameMk_0/data_reg_RNO_10\[0\]/Y  FrameMk_0/data_reg_RNO_3\[0\]/B  FrameMk_0/data_reg_RNO_3\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/A  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_0/A  FrameMk_0/GenFIFO_Byte/XOR2_0/Y  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/A  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/Y  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/B  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/A  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/Y  FrameMk_0/ByteDout_RNO_10\[5\]/C  FrameMk_0/ByteDout_RNO_10\[5\]/Y  FrameMk_0/ByteDout_RNO_4\[5\]/B  FrameMk_0/ByteDout_RNO_4\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/B  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI7ERE\[2\]/B  FrameMk_0/ByteSel_RNI7ERE\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/C  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNIFJ6B\[2\]/B  FrameMk_0/ByteSel_RNIFJ6B\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/A  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/un6_sdramenreg/B  Main_ctl4SD_0/un6_sdramenreg/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/B  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[3\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[3\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[9\]/B  FrameMk_0/REGEN/CycCnt_RNO\[9\]/Y  FrameMk_0/REGEN/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNIA8AH\[0\]/B  FrameMk_0/DelayCnt_RNIA8AH\[0\]/Y  FrameMk_0/ByteDout_RNO_9\[5\]/A  FrameMk_0/ByteDout_RNO_9\[5\]/Y  FrameMk_0/ByteDout_RNO_3\[5\]/C  FrameMk_0/ByteDout_RNO_3\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/A  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/B  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/Y  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/B  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/Y  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/B  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_15\[5\]/B  FrameMk_0/data_reg_RNO_15\[5\]/Y  FrameMk_0/data_reg_RNO_6\[5\]/A  FrameMk_0/data_reg_RNO_6\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/A  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I71_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I71_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I77_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I77_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I86_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I86_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[13\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[13\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[13\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[13\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[14\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[14\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[14\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[14\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/data_reg_RNO_13\[3\]/B  FrameMk_0/data_reg_RNO_13\[3\]/Y  FrameMk_0/data_reg_RNO_6\[3\]/B  FrameMk_0/data_reg_RNO_6\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/A  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_3_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_3_inst/Q  Fifo_rd_0/XOR2_32/A  Fifo_rd_0/XOR2_32/Y  Fifo_rd_0/XOR2_32_RNIUE5S/C  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/C  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[3\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[3\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/latchGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNIA8AH\[0\]/B  FrameMk_0/DelayCnt_RNIA8AH\[0\]/Y  FrameMk_0/ByteDout_RNO_7\[4\]/A  FrameMk_0/ByteDout_RNO_7\[4\]/Y  FrameMk_0/ByteDout_RNO_3\[4\]/B  FrameMk_0/ByteDout_RNO_3\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/A  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNINR6B\[2\]/B  FrameMk_0/ByteSel_RNINR6B\[2\]/Y  FrameMk_0/ByteSel_RNIBL851_0\[2\]/C  FrameMk_0/ByteSel_RNIBL851_0\[2\]/Y  FrameMk_0/data_reg_RNO_13\[5\]/A  FrameMk_0/data_reg_RNO_13\[5\]/Y  FrameMk_0/data_reg_RNO_4\[5\]/B  FrameMk_0/data_reg_RNO_4\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/B  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_14\[0\]/A  FrameMk_0/data_reg_RNO_14\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/B  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6M4O\[11\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6M4O\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[5\]/CLK  FrameMk_0/Prstate\[5\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/B  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/ClkEn_1_RNI418K/A  FrameMk_0/ClkEn_1_RNI418K/Y  FrameMk_0/StepCnt_RNIF8SQ\[3\]/A  FrameMk_0/StepCnt_RNIF8SQ\[3\]/Y  FrameMk_0/StepCnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[6\]/CLK  Uart_ctl_0/OvertimeCnt\[6\]/Q  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/C  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/B  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/Y  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/B  FrameMk_0/GenFIFO_Byte/XOR2_0_RNIS3141/Y  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/B  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNIHJ6B\[2\]/B  FrameMk_0/ByteSel_RNIHJ6B\[2\]/Y  FrameMk_0/ByteSel_RNIBL851_0\[2\]/B  FrameMk_0/ByteSel_RNIBL851_0\[2\]/Y  FrameMk_0/data_reg_RNO_9\[4\]/A  FrameMk_0/data_reg_RNO_9\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/B  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/A  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNISBCV\[2\]/B  FrameMk_0/ByteSel_0_RNISBCV\[2\]/Y  FrameMk_0/data_reg_RNO_12\[1\]/B  FrameMk_0/data_reg_RNO_12\[1\]/Y  FrameMk_0/data_reg_RNO_4\[1\]/C  FrameMk_0/data_reg_RNO_4\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/A  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNIHJ6B_0\[2\]/A  FrameMk_0/ByteSel_RNIHJ6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/A  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_10\[4\]/A  FrameMk_0/data_reg_RNO_10\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/C  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI36RE_0\[2\]/A  FrameMk_0/ByteSel_RNI36RE_0\[2\]/Y  FrameMk_0/ByteSel_RNIQ12Q\[2\]/A  FrameMk_0/ByteSel_RNIQ12Q\[2\]/Y  FrameMk_0/data_reg_RNO_13\[6\]/B  FrameMk_0/data_reg_RNO_13\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/A  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_3\[0\]/C  Sdram_cmd_0/addr_RNO_3\[0\]/Y  Sdram_cmd_0/addr_RNO_0\[0\]/C  Sdram_cmd_0/addr_RNO_0\[0\]/Y  Sdram_cmd_0/addr_RNO\[0\]/A  Sdram_cmd_0/addr_RNO\[0\]/Y  Sdram_cmd_0/addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_3\[1\]/C  Sdram_cmd_0/addr_RNO_3\[1\]/Y  Sdram_cmd_0/addr_RNO_0\[1\]/C  Sdram_cmd_0/addr_RNO_0\[1\]/Y  Sdram_cmd_0/addr_RNO\[1\]/A  Sdram_cmd_0/addr_RNO\[1\]/Y  Sdram_cmd_0/addr\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/B  FrameMk_0/ByteSel_0_RNI8PLS\[2\]/Y  FrameMk_0/data_reg_RNO_18\[6\]/A  FrameMk_0/data_reg_RNO_18\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/C  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/B  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/data_reg_RNO_14\[5\]/C  FrameMk_0/data_reg_RNO_14\[5\]/Y  FrameMk_0/data_reg_RNO_4\[5\]/C  FrameMk_0/data_reg_RNO_4\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/B  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNIDR6B_0\[2\]/B  FrameMk_0/ByteSel_RNIDR6B_0\[2\]/Y  FrameMk_0/data_reg_RNO_17\[0\]/B  FrameMk_0/data_reg_RNO_17\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/A  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_4/A  FrameMk_0/GenFIFO_Byte/AND2_4/Y  FrameMk_0/GenFIFO_Byte/AND2_4_RNI5IET/C  FrameMk_0/GenFIFO_Byte/AND2_4_RNI5IET/Y  FrameMk_0/GenFIFO_Byte/XOR2_20_RNISGNV/B  FrameMk_0/GenFIFO_Byte/XOR2_20_RNISGNV/Y  FrameMk_0/GenFIFO_Byte/AND3_6_RNO_0/A  FrameMk_0/GenFIFO_Byte/AND3_6_RNO_0/Y  FrameMk_0/GenFIFO_Byte/AND3_6/C  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[10\]/A  FrameMk_0/CRC_Reg_RNO_2\[10\]/Y  FrameMk_0/CRC_Reg_RNO\[10\]/C  FrameMk_0/CRC_Reg_RNO\[10\]/Y  FrameMk_0/CRC_Reg\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[29\]/A  FrameMk_0/CRC_Reg_RNO_2\[29\]/Y  FrameMk_0/CRC_Reg_RNO\[29\]/C  FrameMk_0/CRC_Reg_RNO\[29\]/Y  FrameMk_0/CRC_Reg\[29\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[12\]/A  FrameMk_0/CRC_Reg_RNO_2\[12\]/Y  FrameMk_0/CRC_Reg_RNO\[12\]/C  FrameMk_0/CRC_Reg_RNO\[12\]/Y  FrameMk_0/CRC_Reg\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[13\]/A  FrameMk_0/CRC_Reg_RNO_2\[13\]/Y  FrameMk_0/CRC_Reg_RNO\[13\]/C  FrameMk_0/CRC_Reg_RNO\[13\]/Y  FrameMk_0/CRC_Reg\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[15\]/A  FrameMk_0/CRC_Reg_RNO_2\[15\]/Y  FrameMk_0/CRC_Reg_RNO\[15\]/C  FrameMk_0/CRC_Reg_RNO\[15\]/Y  FrameMk_0/CRC_Reg\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[16\]/A  FrameMk_0/CRC_Reg_RNO_2\[16\]/Y  FrameMk_0/CRC_Reg_RNO\[16\]/C  FrameMk_0/CRC_Reg_RNO\[16\]/Y  FrameMk_0/CRC_Reg\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[20\]/A  FrameMk_0/CRC_Reg_RNO_2\[20\]/Y  FrameMk_0/CRC_Reg_RNO\[20\]/C  FrameMk_0/CRC_Reg_RNO\[20\]/Y  FrameMk_0/CRC_Reg\[20\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[24\]/A  FrameMk_0/CRC_Reg_RNO_2\[24\]/Y  FrameMk_0/CRC_Reg_RNO\[24\]/C  FrameMk_0/CRC_Reg_RNO\[24\]/Y  FrameMk_0/CRC_Reg\[24\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[25\]/A  FrameMk_0/CRC_Reg_RNO_2\[25\]/Y  FrameMk_0/CRC_Reg_RNO\[25\]/C  FrameMk_0/CRC_Reg_RNO\[25\]/Y  FrameMk_0/CRC_Reg\[25\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[27\]/A  FrameMk_0/CRC_Reg_RNO_2\[27\]/Y  FrameMk_0/CRC_Reg_RNO\[27\]/C  FrameMk_0/CRC_Reg_RNO\[27\]/Y  FrameMk_0/CRC_Reg\[27\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[30\]/A  FrameMk_0/CRC_Reg_RNO_2\[30\]/Y  FrameMk_0/CRC_Reg_RNO\[30\]/C  FrameMk_0/CRC_Reg_RNO\[30\]/Y  FrameMk_0/CRC_Reg\[30\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[31\]/A  FrameMk_0/CRC_Reg_RNO_2\[31\]/Y  FrameMk_0/CRC_Reg_RNO\[31\]/C  FrameMk_0/CRC_Reg_RNO\[31\]/Y  FrameMk_0/CRC_Reg\[31\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[32\]/A  FrameMk_0/CRC_Reg_RNO_2\[32\]/Y  FrameMk_0/CRC_Reg_RNO\[32\]/C  FrameMk_0/CRC_Reg_RNO\[32\]/Y  FrameMk_0/CRC_Reg\[32\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[33\]/A  FrameMk_0/CRC_Reg_RNO_2\[33\]/Y  FrameMk_0/CRC_Reg_RNO\[33\]/C  FrameMk_0/CRC_Reg_RNO\[33\]/Y  FrameMk_0/CRC_Reg\[33\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[34\]/A  FrameMk_0/CRC_Reg_RNO_2\[34\]/Y  FrameMk_0/CRC_Reg_RNO\[34\]/C  FrameMk_0/CRC_Reg_RNO\[34\]/Y  FrameMk_0/CRC_Reg\[34\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[35\]/A  FrameMk_0/CRC_Reg_RNO_2\[35\]/Y  FrameMk_0/CRC_Reg_RNO\[35\]/C  FrameMk_0/CRC_Reg_RNO\[35\]/Y  FrameMk_0/CRC_Reg\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[39\]/A  FrameMk_0/CRC_Reg_RNO_2\[39\]/Y  FrameMk_0/CRC_Reg_RNO\[39\]/C  FrameMk_0/CRC_Reg_RNO\[39\]/Y  FrameMk_0/CRC_Reg\[39\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[26\]/A  FrameMk_0/CRC_Reg_RNO_2\[26\]/Y  FrameMk_0/CRC_Reg_RNO\[26\]/C  FrameMk_0/CRC_Reg_RNO\[26\]/Y  FrameMk_0/CRC_Reg\[26\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[23\]/A  FrameMk_0/CRC_Reg_RNO_2\[23\]/Y  FrameMk_0/CRC_Reg_RNO\[23\]/C  FrameMk_0/CRC_Reg_RNO\[23\]/Y  FrameMk_0/CRC_Reg\[23\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[22\]/A  FrameMk_0/CRC_Reg_RNO_2\[22\]/Y  FrameMk_0/CRC_Reg_RNO\[22\]/C  FrameMk_0/CRC_Reg_RNO\[22\]/Y  FrameMk_0/CRC_Reg\[22\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[21\]/A  FrameMk_0/CRC_Reg_RNO_2\[21\]/Y  FrameMk_0/CRC_Reg_RNO\[21\]/C  FrameMk_0/CRC_Reg_RNO\[21\]/Y  FrameMk_0/CRC_Reg\[21\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[19\]/A  FrameMk_0/CRC_Reg_RNO_2\[19\]/Y  FrameMk_0/CRC_Reg_RNO\[19\]/C  FrameMk_0/CRC_Reg_RNO\[19\]/Y  FrameMk_0/CRC_Reg\[19\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[18\]/A  FrameMk_0/CRC_Reg_RNO_2\[18\]/Y  FrameMk_0/CRC_Reg_RNO\[18\]/C  FrameMk_0/CRC_Reg_RNO\[18\]/Y  FrameMk_0/CRC_Reg\[18\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[17\]/A  FrameMk_0/CRC_Reg_RNO_2\[17\]/Y  FrameMk_0/CRC_Reg_RNO\[17\]/C  FrameMk_0/CRC_Reg_RNO\[17\]/Y  FrameMk_0/CRC_Reg\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[14\]/A  FrameMk_0/CRC_Reg_RNO_2\[14\]/Y  FrameMk_0/CRC_Reg_RNO\[14\]/C  FrameMk_0/CRC_Reg_RNO\[14\]/Y  FrameMk_0/CRC_Reg\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[11\]/A  FrameMk_0/CRC_Reg_RNO_2\[11\]/Y  FrameMk_0/CRC_Reg_RNO\[11\]/C  FrameMk_0/CRC_Reg_RNO\[11\]/Y  FrameMk_0/CRC_Reg\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[9\]/A  FrameMk_0/CRC_Reg_RNO_2\[9\]/Y  FrameMk_0/CRC_Reg_RNO\[9\]/C  FrameMk_0/CRC_Reg_RNO\[9\]/Y  FrameMk_0/CRC_Reg\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[8\]/A  FrameMk_0/CRC_Reg_RNO_2\[8\]/Y  FrameMk_0/CRC_Reg_RNO\[8\]/C  FrameMk_0/CRC_Reg_RNO\[8\]/Y  FrameMk_0/CRC_Reg\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/G4_RNO/S  FrameMk_0/Com_8b10b/G4_RNO/Y  FrameMk_0/Com_8b10b/G4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/H4_RNO/S  FrameMk_0/Com_8b10b/H4_RNO/Y  FrameMk_0/Com_8b10b/H4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Com_8b10b/F4_RNO/S  FrameMk_0/Com_8b10b/F4_RNO/Y  FrameMk_0/Com_8b10b/F4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/LPDL6/CLK  FrameMk_0/Com_8b10b/LPDL6/Q  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/S  FrameMk_0/Com_8b10b/LPDL6_RNILAP51/Y  FrameMk_0/Com_8b10b/HO_RNO/B  FrameMk_0/Com_8b10b/HO_RNO/Y  FrameMk_0/Com_8b10b/HO/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[14\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[14\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2M3Q\[15\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2M3Q\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_20\[7\]/A  FrameMk_0/data_reg_RNO_20\[7\]/Y  FrameMk_0/data_reg_RNO_10\[7\]/C  FrameMk_0/data_reg_RNO_10\[7\]/Y  FrameMk_0/data_reg_RNO_2\[7\]/B  FrameMk_0/data_reg_RNO_2\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/C  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/B  FrameMk_0/GenFIFO_Byte/XOR2_4_RNISB9J1/Y  FrameMk_0/GenFIFO_Byte/XOR2_73_RNIRUIL1/B  FrameMk_0/GenFIFO_Byte/XOR2_73_RNIRUIL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/Y  FrameMk_0/data_reg_RNO_19\[7\]/A  FrameMk_0/data_reg_RNO_19\[7\]/Y  FrameMk_0/data_reg_RNO_7\[7\]/B  FrameMk_0/data_reg_RNO_7\[7\]/Y  FrameMk_0/data_reg_RNO_1\[7\]/B  FrameMk_0/data_reg_RNO_1\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/B  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIQ9V3\[2\]/S  FrameMk_0/ByteSel_RNIQ9V3\[2\]/Y  FrameMk_0/ByteSel_RNINR6B_0\[2\]/B  FrameMk_0/ByteSel_RNINR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIQ12Q\[2\]/B  FrameMk_0/ByteSel_RNIQ12Q\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/B  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_11\[2\]/A  FrameMk_0/data_reg_RNO_11\[2\]/Y  FrameMk_0/data_reg_RNO_5\[2\]/A  FrameMk_0/data_reg_RNO_5\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/C  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[13\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[13\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[14\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[14\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/C  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/B  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/C  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[2\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[2\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_13\[0\]/A  FrameMk_0/data_reg_RNO_13\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/A  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[1\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[0\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[9\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[10\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[10\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[10\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[10\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[16\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[16\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[16\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[16\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[7\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[11\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[17\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[15\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[3\]/CLK  FrameMk_0/Prstate\[3\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/C  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/ClkEn_1_RNI418K/A  FrameMk_0/ClkEn_1_RNI418K/Y  FrameMk_0/StepCnt_RNIF8SQ\[3\]/A  FrameMk_0/StepCnt_RNIF8SQ\[3\]/Y  FrameMk_0/StepCnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[10\]/S  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I78_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I78_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I84_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I84_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[5\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_13\[1\]/A  FrameMk_0/data_reg_RNO_13\[1\]/Y  FrameMk_0/data_reg_RNO_6\[1\]/C  FrameMk_0/data_reg_RNO_6\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/C  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNIPGK6\[2\]/S  FrameMk_0/ByteSel_0_RNIPGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNIP59L\[2\]/A  FrameMk_0/ByteSel_0_RNIP59L\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/A  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNI8OJ7\[2\]/S  FrameMk_0/ByteSel_RNI8OJ7\[2\]/Y  FrameMk_0/ByteSel_RNI5ARE_0\[2\]/B  FrameMk_0/ByteSel_RNI5ARE_0\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q\[2\]/B  FrameMk_0/ByteSel_RNIU52Q\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/A  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[1\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[1\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/PrState_RNO\[0\]/A  FrameMk_0/REGEN/PrState_RNO\[0\]/Y  FrameMk_0/REGEN/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/B  FrameMk_0/GenFIFO_Byte/AND2_44_RNI0IUA1/Y  FrameMk_0/GenFIFO_Byte/XOR2_1_RNI6J0D1/B  FrameMk_0/GenFIFO_Byte/XOR2_1_RNI6J0D1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIS9V3\[2\]/S  FrameMk_0/ByteSel_RNIS9V3\[2\]/Y  FrameMk_0/ByteSel_RNIPR6B_0\[2\]/B  FrameMk_0/ByteSel_RNIPR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q\[2\]/A  FrameMk_0/ByteSel_RNIU52Q\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/A  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_2\[4\]/A  FrameMk_0/CRC_Reg_RNO_2\[4\]/Y  FrameMk_0/CRC_Reg_RNO_0\[4\]/C  FrameMk_0/CRC_Reg_RNO_0\[4\]/Y  FrameMk_0/CRC_Reg_RNO\[4\]/B  FrameMk_0/CRC_Reg_RNO\[4\]/Y  FrameMk_0/CRC_Reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_2\[7\]/A  FrameMk_0/CRC_Reg_RNO_2\[7\]/Y  FrameMk_0/CRC_Reg_RNO_0\[7\]/C  FrameMk_0/CRC_Reg_RNO_0\[7\]/Y  FrameMk_0/CRC_Reg_RNO\[7\]/B  FrameMk_0/CRC_Reg_RNO\[7\]/Y  FrameMk_0/CRC_Reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_2\[6\]/A  FrameMk_0/CRC_Reg_RNO_2\[6\]/Y  FrameMk_0/CRC_Reg_RNO_0\[6\]/C  FrameMk_0/CRC_Reg_RNO_0\[6\]/Y  FrameMk_0/CRC_Reg_RNO\[6\]/B  FrameMk_0/CRC_Reg_RNO\[6\]/Y  FrameMk_0/CRC_Reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_2\[5\]/A  FrameMk_0/CRC_Reg_RNO_2\[5\]/Y  FrameMk_0/CRC_Reg_RNO_0\[5\]/C  FrameMk_0/CRC_Reg_RNO_0\[5\]/Y  FrameMk_0/CRC_Reg_RNO\[5\]/B  FrameMk_0/CRC_Reg_RNO\[5\]/Y  FrameMk_0/CRC_Reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_2\[3\]/A  FrameMk_0/CRC_Reg_RNO_2\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[3\]/C  FrameMk_0/CRC_Reg_RNO_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO\[3\]/B  FrameMk_0/CRC_Reg_RNO\[3\]/Y  FrameMk_0/CRC_Reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_2\[2\]/A  FrameMk_0/CRC_Reg_RNO_2\[2\]/Y  FrameMk_0/CRC_Reg_RNO_0\[2\]/C  FrameMk_0/CRC_Reg_RNO_0\[2\]/Y  FrameMk_0/CRC_Reg_RNO\[2\]/B  FrameMk_0/CRC_Reg_RNO\[2\]/Y  FrameMk_0/CRC_Reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_2\[1\]/A  FrameMk_0/CRC_Reg_RNO_2\[1\]/Y  FrameMk_0/CRC_Reg_RNO_0\[1\]/C  FrameMk_0/CRC_Reg_RNO_0\[1\]/Y  FrameMk_0/CRC_Reg_RNO\[1\]/B  FrameMk_0/CRC_Reg_RNO\[1\]/Y  FrameMk_0/CRC_Reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_wr_0/INV_1/A  Fifo_wr_0/INV_1/Y  Fifo_wr_0/INV_1_RNIG5Q11/A  Fifo_wr_0/INV_1_RNIG5Q11/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/A  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[2\]/CLK  FrameMk_0/rowcnt\[2\]/Q  FrameMk_0/rowcnt_RNIO28F\[2\]/C  FrameMk_0/rowcnt_RNIO28F\[2\]/Y  FrameMk_0/rowcnt_RNIDFDP\[4\]/A  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNI6SI31\[6\]/C  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/A  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_12\[7\]/B  FrameMk_0/data_reg_RNO_12\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/A  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_0\[2\]/B  Sdram_cmd_0/addr_RNO_0\[2\]/Y  Sdram_cmd_0/addr_RNO\[2\]/C  Sdram_cmd_0/addr_RNO\[2\]/Y  Sdram_cmd_0/addr\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/sdram_enReg/CLK  Sdram_cmd_0/sdram_enReg/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/A  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/Y  FrameMk_0/DelayCnt_RNIA8AH\[0\]/A  FrameMk_0/DelayCnt_RNIA8AH\[0\]/Y  FrameMk_0/ByteDout_RNO_6\[1\]/A  FrameMk_0/ByteDout_RNO_6\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/A  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/ByteDout_RNO_11\[1\]/B  FrameMk_0/ByteDout_RNO_11\[1\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/C  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNIO2SD\[2\]/B  FrameMk_0/ByteSel_0_RNIO2SD\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/C  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/Y  FrameMk_0/data_reg_RNO_15\[5\]/A  FrameMk_0/data_reg_RNO_15\[5\]/Y  FrameMk_0/data_reg_RNO_6\[5\]/A  FrameMk_0/data_reg_RNO_6\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/A  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I20_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I20_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/Y  FrameMk_0/data_reg_RNO_13\[0\]/B  FrameMk_0/data_reg_RNO_13\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/A  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2M3Q\[15\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2M3Q\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNIVCD9\[0\]/A  FrameMk_0/DelayCnt_RNIVCD9\[0\]/Y  FrameMk_0/ByteDout_RNO_7\[6\]/C  FrameMk_0/ByteDout_RNO_7\[6\]/Y  FrameMk_0/ByteDout_RNO_4\[6\]/C  FrameMk_0/ByteDout_RNO_4\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/B  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNIDR6B_0\[2\]/B  FrameMk_0/ByteSel_RNIDR6B_0\[2\]/Y  FrameMk_0/data_reg_RNO_16\[1\]/B  FrameMk_0/data_reg_RNO_16\[1\]/Y  FrameMk_0/data_reg_RNO_14\[1\]/B  FrameMk_0/data_reg_RNO_14\[1\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/C  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_10/A  FrameMk_0/GenFIFO_Byte/XOR2_10/Y  FrameMk_0/GenFIFO_Byte/AND2_4_RNI5IET/A  FrameMk_0/GenFIFO_Byte/AND2_4_RNI5IET/Y  FrameMk_0/GenFIFO_Byte/XOR2_20_RNISGNV/B  FrameMk_0/GenFIFO_Byte/XOR2_20_RNISGNV/Y  FrameMk_0/GenFIFO_Byte/AND3_6_RNO_0/A  FrameMk_0/GenFIFO_Byte/AND3_6_RNO_0/Y  FrameMk_0/GenFIFO_Byte/AND3_6/C  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_4\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_4\[2\]/Y  FrameMk_0/data_reg_RNO_17\[7\]/B  FrameMk_0/data_reg_RNO_17\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/C  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_4\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_4\[2\]/Y  FrameMk_0/data_reg_RNO_15\[6\]/B  FrameMk_0/data_reg_RNO_15\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/C  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1P0_EMPTY/CLK  Fifo_rd_0/DFN1P0_EMPTY/Q  Fifo_rd_0/NAND2_1/A  Fifo_rd_0/NAND2_1/Y  Fifo_rd_0/AND2_MEMORYRE/A  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/AND2_28/B  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/AO1_8/B  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/AO1_13/B  Fifo_rd_0/AO1_13/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_rd_0/XNOR2_6/A  Fifo_rd_0/XNOR2_6/Y  Fifo_rd_0/AND2_25/B  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1P0_EMPTY/CLK  Fifo_wr_0/DFN1P0_EMPTY/Q  Fifo_wr_0/NAND2_1/A  Fifo_wr_0/NAND2_1/Y  Fifo_wr_0/AND2_MEMORYRE/A  Fifo_wr_0/AND2_MEMORYRE/Y  Fifo_wr_0/AND2_28/B  Fifo_wr_0/AND2_28/Y  Fifo_wr_0/AO1_8/B  Fifo_wr_0/AO1_8/Y  Fifo_wr_0/AO1_13/B  Fifo_wr_0/AO1_13/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_wr_0/XNOR2_6/A  Fifo_wr_0/XNOR2_6/Y  Fifo_wr_0/AND2_25/B  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_15/A  FrameMk_0/GenFIFO_Byte/AND2_15/Y  FrameMk_0/GenFIFO_Byte/AO1_24/C  FrameMk_0/GenFIFO_Byte/AO1_24/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_3_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_3_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_14/A  FrameMk_0/GenFIFO_Byte/XNOR2_14/Y  FrameMk_0/GenFIFO_Byte/AND3_6/A  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[45\]/CLK  Main_ctl4SD_0/Data2ACC\[45\]/Q  My_adder0_2/MAJ3_Carry_9_inst/C  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[63\]/CLK  Main_ctl4SD_0/Data2ACC\[63\]/Q  My_adder0_3/MAJ3_Carry_9_inst/C  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_1_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_1_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_17/B  FrameMk_0/GenFIFO_Byte/XNOR2_17/Y  FrameMk_0/GenFIFO_Byte/AND3_5/B  FrameMk_0/GenFIFO_Byte/AND3_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[3\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[3\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_11\[4\]/A  FrameMk_0/data_reg_RNO_11\[4\]/Y  FrameMk_0/data_reg_RNO_5\[4\]/C  FrameMk_0/data_reg_RNO_5\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/A  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[9\]/CLK  Main_ctl4SD_0/Data2ACC\[9\]/Q  My_adder0_0/MAJ3_Carry_9_inst/C  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[27\]/CLK  Main_ctl4SD_0/Data2ACC\[27\]/Q  My_adder0_1/MAJ3_Carry_9_inst/C  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/sdram_enReg_RNI9B9H1/C  Sdram_cmd_0/sdram_enReg_RNI9B9H1/Y  Sdram_cmd_0/SD_WrAddr_col\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/sdram_enReg_RNI9B9H1/C  Sdram_cmd_0/sdram_enReg_RNI9B9H1/Y  Sdram_cmd_0/SD_WrAddr_col\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/sdram_enReg_RNI9B9H1/C  Sdram_cmd_0/sdram_enReg_RNI9B9H1/Y  Sdram_cmd_0/SD_WrAddr_col\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/sdram_enReg_RNI9B9H1/C  Sdram_cmd_0/sdram_enReg_RNI9B9H1/Y  Sdram_cmd_0/SD_WrAddr_col\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/sdram_enReg_RNI9B9H1/C  Sdram_cmd_0/sdram_enReg_RNI9B9H1/Y  Sdram_cmd_0/SD_WrAddr_col\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/sdram_enReg_RNI9B9H1/C  Sdram_cmd_0/sdram_enReg_RNI9B9H1/Y  Sdram_cmd_0/SD_WrAddr_col\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/sdram_enReg_RNI9B9H1/C  Sdram_cmd_0/sdram_enReg_RNI9B9H1/Y  Sdram_cmd_0/SD_WrAddr_col\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/sdram_enReg_RNI9B9H1/C  Sdram_cmd_0/sdram_enReg_RNI9B9H1/Y  Sdram_cmd_0/SD_WrAddr_col\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[5\]/CLK  Sdram_ini_0/counter_200\[5\]/Q  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/A  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNII2SD\[2\]/A  FrameMk_0/ByteSel_0_RNII2SD\[2\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/C  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNIRR6B_0\[2\]/A  FrameMk_0/ByteSel_RNIRR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNI2A2Q\[2\]/C  FrameMk_0/ByteSel_RNI2A2Q\[2\]/Y  FrameMk_0/data_reg_RNO_14\[5\]/B  FrameMk_0/data_reg_RNO_14\[5\]/Y  FrameMk_0/data_reg_RNO_4\[5\]/C  FrameMk_0/data_reg_RNO_4\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/B  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/MAJ3_Carry_7_inst/A  My_adder0_2/MAJ3_Carry_7_inst/Y  My_adder0_2/XOR3_Sum_8_inst/C  My_adder0_2/XOR3_Sum_8_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[44\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[44\]/Y  Main_ctl4SD_0/Data2Fifo\[44\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/MAJ3_Carry_7_inst/A  My_adder0_3/MAJ3_Carry_7_inst/Y  My_adder0_3/XOR3_Sum_8_inst/C  My_adder0_3/XOR3_Sum_8_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[62\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[62\]/Y  Main_ctl4SD_0/Data2Fifo\[62\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_12\[0\]/A  FrameMk_0/data_reg_RNO_12\[0\]/Y  FrameMk_0/data_reg_RNO_5\[0\]/C  FrameMk_0/data_reg_RNO_5\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/C  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNI6KJ7\[2\]/S  FrameMk_0/ByteSel_RNI6KJ7\[2\]/Y  FrameMk_0/ByteSel_RNI36RE_0\[2\]/B  FrameMk_0/ByteSel_RNI36RE_0\[2\]/Y  FrameMk_0/ByteSel_RNIQ12Q\[2\]/A  FrameMk_0/ByteSel_RNIQ12Q\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/B  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/MAJ3_Carry_7_inst/A  My_adder0_0/MAJ3_Carry_7_inst/Y  My_adder0_0/XOR3_Sum_8_inst/C  My_adder0_0/XOR3_Sum_8_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[8\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[8\]/Y  Main_ctl4SD_0/Data2Fifo\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/MAJ3_Carry_7_inst/A  My_adder0_1/MAJ3_Carry_7_inst/Y  My_adder0_1/XOR3_Sum_8_inst/C  My_adder0_1/XOR3_Sum_8_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[26\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[26\]/Y  Main_ctl4SD_0/Data2Fifo\[26\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI49GH\[2\]/B  FrameMk_0/ByteSel_0_RNI49GH\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/A  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/A  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1P0_EMPTY/CLK  Fifo_wr_0/DFN1P0_EMPTY/Q  Fifo_wr_0/NAND2_1/A  Fifo_wr_0/NAND2_1/Y  Fifo_wr_0/AND2_MEMORYRE/A  Fifo_wr_0/AND2_MEMORYRE/Y  Fifo_wr_0/AND2_28/B  Fifo_wr_0/AND2_28/Y  Fifo_wr_0/AO1_8/B  Fifo_wr_0/AO1_8/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_2_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_2_inst/Y  Fifo_wr_0/XNOR2_5/A  Fifo_wr_0/XNOR2_5/Y  Fifo_wr_0/AND3_1/C  Fifo_wr_0/AND3_1/Y  Fifo_wr_0/AND2_25/A  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/A  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/B  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNIVCD9\[0\]/A  FrameMk_0/DelayCnt_RNIVCD9\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[7\]/C  FrameMk_0/ByteDout_RNO_4\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/A  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[0\]/CLK  FrameMk_0/DelayCnt\[0\]/Q  FrameMk_0/DelayCnt_RNIMQBD\[0\]/B  FrameMk_0/DelayCnt_RNIMQBD\[0\]/Y  FrameMk_0/DelayCnt_RNIB8AH\[1\]/B  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[2\]/B  FrameMk_0/DelayCnt_RNI1M8L\[2\]/Y  FrameMk_0/ByteDout_RNO_2\[3\]/C  FrameMk_0/ByteDout_RNO_2\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/C  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/A  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_14_i_0_a2\[28\]/B  FrameMk_0/CRC_Reg_14_i_0_a2\[28\]/Y  FrameMk_0/CRC_Reg_14_i_0\[28\]/A  FrameMk_0/CRC_Reg_14_i_0\[28\]/Y  FrameMk_0/CRC_Reg\[28\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_1/A  FrameMk_0/GenFIFO_Byte/AND2_1/Y  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/C  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/Y  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/B  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/ByteDout_RNO_11\[4\]/B  FrameMk_0/ByteDout_RNO_11\[4\]/Y  FrameMk_0/ByteDout_RNO_8\[4\]/B  FrameMk_0/ByteDout_RNO_8\[4\]/Y  FrameMk_0/ByteDout_RNO_3\[4\]/C  FrameMk_0/ByteDout_RNO_3\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/A  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I71_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I71_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I85_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I85_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[6\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[6\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[8\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNI9IRE\[2\]/B  FrameMk_0/ByteSel_RNI9IRE\[2\]/Y  FrameMk_0/data_reg_RNO_17\[0\]/A  FrameMk_0/data_reg_RNO_17\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/A  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/data_reg_RNO_8\[0\]/C  FrameMk_0/data_reg_RNO_8\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/C  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/B  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/A  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[10\]/A  FrameMk_0/CRC_Reg_RNO_2\[10\]/Y  FrameMk_0/CRC_Reg_RNO\[10\]/C  FrameMk_0/CRC_Reg_RNO\[10\]/Y  FrameMk_0/CRC_Reg\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[2\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[2\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/B  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/LPDL6/CLK  FrameMk_0/Com_8b10b/LPDL6/Q  FrameMk_0/Com_8b10b/LPDL4_RNO_0/A  FrameMk_0/Com_8b10b/LPDL4_RNO_0/Y  FrameMk_0/Com_8b10b/LPDL4_RNO/C  FrameMk_0/Com_8b10b/LPDL4_RNO/Y  FrameMk_0/Com_8b10b/LPDL4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_rd_0/INV_4/A  Fifo_rd_0/INV_4/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/B  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_wr_0/AND2_3/A  Fifo_wr_0/AND2_3/Y  Fifo_wr_0/AO1_10/B  Fifo_wr_0/AO1_10/Y  Fifo_wr_0/AO1_10_RNIG4T71/A  Fifo_wr_0/AO1_10_RNIG4T71/Y  Fifo_wr_0/INV_0_RNI3UC45/A  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/B  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[29\]/A  FrameMk_0/CRC_Reg_RNO_2\[29\]/Y  FrameMk_0/CRC_Reg_RNO\[29\]/C  FrameMk_0/CRC_Reg_RNO\[29\]/Y  FrameMk_0/CRC_Reg\[29\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/data_reg_RNO_18\[7\]/A  FrameMk_0/data_reg_RNO_18\[7\]/Y  FrameMk_0/data_reg_RNO_7\[7\]/A  FrameMk_0/data_reg_RNO_7\[7\]/Y  FrameMk_0/data_reg_RNO_1\[7\]/B  FrameMk_0/data_reg_RNO_1\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/B  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/notfirstFrame/CLK  Main_ctl4SD_0/notfirstFrame/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/A  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/A  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[53\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[53\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[53\]/C  Main_ctl4SD_0/Data2ACC_RNO\[53\]/Y  Main_ctl4SD_0/Data2ACC\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/ClkEn_1_RNI418K/A  FrameMk_0/ClkEn_1_RNI418K/Y  FrameMk_0/StepCnt_RNO\[0\]/A  FrameMk_0/StepCnt_RNO\[0\]/Y  FrameMk_0/StepCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIP778\[0\]/S  FrameMk_0/Din_Delay4_RNIP778\[0\]/Y  FrameMk_0/Com_8b10b/L13_0_tz/A  FrameMk_0/Com_8b10b/L13_0_tz/Y  FrameMk_0/Com_8b10b/L13_0/A  FrameMk_0/Com_8b10b/L13_0/Y  FrameMk_0/Com_8b10b/L13/B  FrameMk_0/Com_8b10b/L13/Y  FrameMk_0/Com_8b10b/un4_nio/B  FrameMk_0/Com_8b10b/un4_nio/Y  FrameMk_0/Com_8b10b/S_RNO/A  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNI9IRE\[2\]/B  FrameMk_0/ByteSel_RNI9IRE\[2\]/Y  FrameMk_0/data_reg_RNO_16\[1\]/A  FrameMk_0/data_reg_RNO_16\[1\]/Y  FrameMk_0/data_reg_RNO_14\[1\]/B  FrameMk_0/data_reg_RNO_14\[1\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/C  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_3_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_3_inst/Q  Fifo_wr_0/AND2_1/A  Fifo_wr_0/AND2_1/Y  Fifo_wr_0/AO1_10/C  Fifo_wr_0/AO1_10/Y  Fifo_wr_0/AO1_10_RNIG4T71/A  Fifo_wr_0/AO1_10_RNIG4T71/Y  Fifo_wr_0/INV_0_RNI3UC45/A  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI36RE\[2\]/B  FrameMk_0/ByteSel_RNI36RE\[2\]/Y  FrameMk_0/ByteSel_RNIBL851_0\[2\]/A  FrameMk_0/ByteSel_RNIBL851_0\[2\]/Y  FrameMk_0/data_reg_RNO_9\[4\]/A  FrameMk_0/data_reg_RNO_9\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/B  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/ClkEn_1_RNI418K/A  FrameMk_0/ClkEn_1_RNI418K/Y  FrameMk_0/StepCnt_RNO\[1\]/C  FrameMk_0/StepCnt_RNO\[1\]/Y  FrameMk_0/StepCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/ClkEn_1_RNI418K/A  FrameMk_0/ClkEn_1_RNI418K/Y  FrameMk_0/StepCnt_RNO\[2\]/C  FrameMk_0/StepCnt_RNO\[2\]/Y  FrameMk_0/StepCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[1\]/A  FrameMk_0/data_reg_RNO_10\[1\]/Y  FrameMk_0/data_reg_RNO_4\[1\]/A  FrameMk_0/data_reg_RNO_4\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/A  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6M4O\[11\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6M4O\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/B  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[10\]/A  FrameMk_0/CRC_Reg_RNO_2\[10\]/Y  FrameMk_0/CRC_Reg_RNO\[10\]/C  FrameMk_0/CRC_Reg_RNO\[10\]/Y  FrameMk_0/CRC_Reg\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_9\[4\]/B  FrameMk_0/data_reg_RNO_9\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/B  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_9/A  FrameMk_0/GenFIFO_Byte/XOR2_9/Y  FrameMk_0/GenFIFO_Byte/AO1_24/A  FrameMk_0/GenFIFO_Byte/AO1_24/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_3_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_3_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_14/A  FrameMk_0/GenFIFO_Byte/XNOR2_14/Y  FrameMk_0/GenFIFO_Byte/AND3_6/A  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNIFJ6B_0\[2\]/A  FrameMk_0/ByteSel_RNIFJ6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/A  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/A  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_wr_0/INV_4/A  Fifo_wr_0/INV_4/Y  Fifo_wr_0/INV_4_RNIMEJ52_0/B  Fifo_wr_0/INV_4_RNIMEJ52_0/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/A  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_9\[2\]/A  FrameMk_0/data_reg_RNO_9\[2\]/Y  FrameMk_0/data_reg_RNO_3\[2\]/C  FrameMk_0/data_reg_RNO_3\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/A  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/NAND2_0_RNIIDKD/A  Fifo_rd_0/NAND2_0_RNIIDKD/Y  Fifo_rd_0/XOR2_WDIFF_0_inst/A  Fifo_rd_0/XOR2_WDIFF_0_inst/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_4/C  Fifo_rd_0/DFN1C0_AFULL_RNO_4/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/C  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_RNIRR6B_0\[2\]/A  FrameMk_0/ByteSel_RNIRR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNI2A2Q\[2\]/C  FrameMk_0/ByteSel_RNI2A2Q\[2\]/Y  FrameMk_0/data_reg_RNO_8\[4\]/B  FrameMk_0/data_reg_RNO_8\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/A  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[5\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[5\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIT9QG\[7\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIT9QG\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI9IRE_0\[2\]/B  FrameMk_0/ByteSel_RNI9IRE_0\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/B  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/A  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_2\[12\]/A  Sdram_cmd_0/addr_RNO_2\[12\]/Y  Sdram_cmd_0/addr_RNO\[12\]/C  Sdram_cmd_0/addr_RNO\[12\]/Y  Sdram_cmd_0/addr\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_2\[11\]/A  Sdram_cmd_0/addr_RNO_2\[11\]/Y  Sdram_cmd_0/addr_RNO\[11\]/C  Sdram_cmd_0/addr_RNO\[11\]/Y  Sdram_cmd_0/addr\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_7\[5\]/C  FrameMk_0/data_reg_RNO_7\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/B  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNIBR6B\[2\]/B  FrameMk_0/ByteSel_RNIBR6B\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/B  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_12\[7\]/A  FrameMk_0/data_reg_RNO_12\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/A  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_53/A  FrameMk_0/GenFIFO_Byte/XOR2_53/Y  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/A  FrameMk_0/GenFIFO_Byte/AND2_1_RNIQFI81/Y  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/B  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_3_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_3_inst/Q  Fifo_wr_0/XOR2_35/A  Fifo_wr_0/XOR2_35/Y  Fifo_wr_0/AO1_10/A  Fifo_wr_0/AO1_10/Y  Fifo_wr_0/AO1_10_RNIG4T71/A  Fifo_wr_0/AO1_10_RNIG4T71/Y  Fifo_wr_0/INV_0_RNI3UC45/A  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/B  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_7\[6\]/C  FrameMk_0/data_reg_RNO_7\[6\]/Y  FrameMk_0/data_reg_RNO_1\[6\]/B  FrameMk_0/data_reg_RNO_1\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/B  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_7\[7\]/C  FrameMk_0/data_reg_RNO_7\[7\]/Y  FrameMk_0/data_reg_RNO_1\[7\]/B  FrameMk_0/data_reg_RNO_1\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/B  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[2\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIS9V3\[2\]/S  FrameMk_0/ByteSel_RNIS9V3\[2\]/Y  FrameMk_0/ByteSel_RNIPR6B\[2\]/A  FrameMk_0/ByteSel_RNIPR6B\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/B  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/Y  FrameMk_0/data_reg_RNO_19\[6\]/A  FrameMk_0/data_reg_RNO_19\[6\]/Y  FrameMk_0/data_reg_RNO_13\[6\]/C  FrameMk_0/data_reg_RNO_13\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/A  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB\[0\]/Y  FrameMk_0/ByteDout_RNO_11\[0\]/B  FrameMk_0/ByteDout_RNO_11\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[0\]/C  FrameMk_0/ByteDout_RNO_8\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/C  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[3\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[3\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/Y  FrameMk_0/data_reg_RNO_9\[2\]/B  FrameMk_0/data_reg_RNO_9\[2\]/Y  FrameMk_0/data_reg_RNO_3\[2\]/C  FrameMk_0/data_reg_RNO_3\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/A  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_0\[5\]/A  Sdram_cmd_0/addr_RNO_0\[5\]/Y  Sdram_cmd_0/addr_RNO\[5\]/A  Sdram_cmd_0/addr_RNO\[5\]/Y  Sdram_cmd_0/addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_3\[2\]/Y  FrameMk_0/data_reg_RNO_10\[0\]/A  FrameMk_0/data_reg_RNO_10\[0\]/Y  FrameMk_0/data_reg_RNO_3\[0\]/B  FrameMk_0/data_reg_RNO_3\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/A  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/data_reg_RNO_9\[5\]/B  FrameMk_0/data_reg_RNO_9\[5\]/Y  FrameMk_0/data_reg_RNO_2\[5\]/A  FrameMk_0/data_reg_RNO_2\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/C  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[0\]/CLK  FrameMk_0/DelayCnt\[0\]/Q  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_1\[0\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[0\]/A  FrameMk_0/DelayCnt_RNI1M8L\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[2\]/B  FrameMk_0/ByteDout_RNO_8\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/C  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_1\[12\]/B  Sdram_cmd_0/addr_RNO_1\[12\]/Y  Sdram_cmd_0/addr_RNO\[12\]/B  Sdram_cmd_0/addr_RNO\[12\]/Y  Sdram_cmd_0/addr\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_1\[11\]/B  Sdram_cmd_0/addr_RNO_1\[11\]/Y  Sdram_cmd_0/addr_RNO\[11\]/B  Sdram_cmd_0/addr_RNO\[11\]/Y  Sdram_cmd_0/addr\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNIRGK6\[2\]/S  FrameMk_0/ByteSel_0_RNIRGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/B  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNISBCV\[2\]/B  FrameMk_0/ByteSel_0_RNISBCV\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/A  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIT778\[2\]/S  FrameMk_0/Din_Delay4_RNIT778\[2\]/Y  FrameMk_0/Com_8b10b/un1_l40/C  FrameMk_0/Com_8b10b/un1_l40/Y  FrameMk_0/Com_8b10b/L31/A  FrameMk_0/Com_8b10b/L31/Y  FrameMk_0/Com_8b10b/S_RNO_0/C  FrameMk_0/Com_8b10b/S_RNO_0/Y  FrameMk_0/Com_8b10b/S_RNO/B  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[1\]/CLK  SDram_rd_0/rd_state\[1\]/Q  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/B  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/we_n_4_0_0_o3_0/A  Sdram_cmd_0/we_n_4_0_0_o3_0/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/C  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/Y  FrameMk_0/ByteDout_RNO_5\[5\]/C  FrameMk_0/ByteDout_RNO_5\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/C  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_1\[2\]/Y  FrameMk_0/data_reg_RNO_9\[0\]/A  FrameMk_0/data_reg_RNO_9\[0\]/Y  FrameMk_0/data_reg_RNO_3\[0\]/A  FrameMk_0/data_reg_RNO_3\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/A  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB\[0\]/Y  FrameMk_0/ByteDout_RNO_12\[2\]/B  FrameMk_0/ByteDout_RNO_12\[2\]/Y  FrameMk_0/ByteDout_RNO_8\[2\]/C  FrameMk_0/ByteDout_RNO_8\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/C  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[7\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/FO_RNO/A  FrameMk_0/Com_8b10b/FO_RNO/Y  FrameMk_0/Com_8b10b/FO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_rd_0/AND2_3/A  Fifo_rd_0/AND2_3/Y  Fifo_rd_0/AND2_1_RNIU93E/B  Fifo_rd_0/AND2_1_RNIU93E/Y  Fifo_rd_0/XOR2_16_RNIS2U91/B  Fifo_rd_0/XOR2_16_RNIS2U91/Y  Fifo_rd_0/INV_0_RNITVGD4/A  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_8\[0\]/A  FrameMk_0/data_reg_RNO_8\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/C  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[3\]/CLK  FrameMk_0/REGEN/CycCnt\[3\]/Q  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/A  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/B  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/Y  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/A  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[11\]/B  FrameMk_0/REGEN/CycCnt_RNO\[11\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[4\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[4\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIASJ7\[2\]/S  FrameMk_0/ByteSel_RNIASJ7\[2\]/Y  FrameMk_0/ByteSel_RNI7ERE\[2\]/A  FrameMk_0/ByteSel_RNI7ERE\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/C  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[4\]/C  FrameMk_0/ByteDout_RNO_4\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/B  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_4\[2\]/B  FrameMk_0/data_reg_RNO_4\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/B  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/B  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_11\[1\]/B  FrameMk_0/data_reg_RNO_11\[1\]/Y  FrameMk_0/data_reg_RNO_4\[1\]/B  FrameMk_0/data_reg_RNO_4\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/A  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_15\[7\]/B  FrameMk_0/data_reg_RNO_15\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/A  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_12\[3\]/B  FrameMk_0/data_reg_RNO_12\[3\]/Y  FrameMk_0/data_reg_RNO_6\[3\]/A  FrameMk_0/data_reg_RNO_6\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/A  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[2\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[2\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[2\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[2\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNIEA451\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/S  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_3_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_3_inst/Q  Fifo_rd_0/AND2_1/A  Fifo_rd_0/AND2_1/Y  Fifo_rd_0/AND2_1_RNIU93E/C  Fifo_rd_0/AND2_1_RNIU93E/Y  Fifo_rd_0/XOR2_16_RNIS2U91/B  Fifo_rd_0/XOR2_16_RNIS2U91/Y  Fifo_rd_0/INV_0_RNITVGD4/A  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_13\[4\]/A  FrameMk_0/data_reg_RNO_13\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/B  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNIMQBD\[3\]/C  FrameMk_0/DelayCnt_RNIMQBD\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[5\]/A  FrameMk_0/ByteDout_RNO_4\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/B  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[3\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[3\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNI8OJ7\[2\]/S  FrameMk_0/ByteSel_RNI8OJ7\[2\]/Y  FrameMk_0/ByteSel_RNI5ARE\[2\]/A  FrameMk_0/ByteSel_RNI5ARE\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/A  FrameMk_0/ByteSel_RNIU52Q_0\[2\]/Y  FrameMk_0/data_reg_RNO_19\[6\]/A  FrameMk_0/data_reg_RNO_19\[6\]/Y  FrameMk_0/data_reg_RNO_13\[6\]/C  FrameMk_0/data_reg_RNO_13\[6\]/Y  FrameMk_0/data_reg_RNO_5\[6\]/A  FrameMk_0/data_reg_RNO_5\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/C  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_16\[5\]/B  FrameMk_0/data_reg_RNO_16\[5\]/Y  FrameMk_0/data_reg_RNO_6\[5\]/B  FrameMk_0/data_reg_RNO_6\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/A  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNII2SD_0\[2\]/A  FrameMk_0/ByteSel_0_RNII2SD_0\[2\]/Y  FrameMk_0/data_reg_RNO_16\[2\]/A  FrameMk_0/data_reg_RNO_16\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/C  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB\[0\]/Y  FrameMk_0/ByteDout_RNO_11\[1\]/C  FrameMk_0/ByteDout_RNO_11\[1\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/C  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[2\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[2\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/DelayCnt_RNI2DD9\[3\]/A  FrameMk_0/DelayCnt_RNI2DD9\[3\]/Y  FrameMk_0/ByteDout_RNO_0\[6\]/A  FrameMk_0/ByteDout_RNO_0\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/A  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_7\[0\]/A  FrameMk_0/data_reg_RNO_7\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/B  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[5\]/CLK  FrameMk_0/DataClkCnt\[5\]/Q  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/B  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/A  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[3\]/CLK  ParaUpdata_0/Accnum\[3\]/Q  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_9\[1\]/A  FrameMk_0/data_reg_RNO_9\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/C  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[3\]/CLK  ParaUpdata_0/Accnum\[3\]/Q  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_11\[6\]/A  FrameMk_0/data_reg_RNO_11\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/C  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[3\]/CLK  ParaUpdata_0/Accnum\[3\]/Q  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_8\[2\]/A  FrameMk_0/data_reg_RNO_8\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/C  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[3\]/CLK  ParaUpdata_0/Accnum\[3\]/Q  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_11\[7\]/A  FrameMk_0/data_reg_RNO_11\[7\]/Y  FrameMk_0/data_reg_RNO_2\[7\]/C  FrameMk_0/data_reg_RNO_2\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/C  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNI5J8A\[2\]/S  FrameMk_0/ByteSel_0_RNI5J8A\[2\]/Y  FrameMk_0/ByteSel_0_RNI25GH\[2\]/A  FrameMk_0/ByteSel_0_RNI25GH\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/B  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/ByteDout_RNO_9\[1\]/B  FrameMk_0/ByteDout_RNO_9\[1\]/Y  FrameMk_0/ByteDout_RNO_6\[1\]/C  FrameMk_0/ByteDout_RNO_6\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/A  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/B  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[8\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[1\]/CLK  Sdram_ctl_v2_0/temp\[1\]/Q  Sdram_ctl_v2_0/temp_c2/B  Sdram_ctl_v2_0/temp_c2/Y  Sdram_ctl_v2_0/temp_c4/C  Sdram_ctl_v2_0/temp_c4/Y  Sdram_ctl_v2_0/temp_c6/C  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_c8/C  Sdram_ctl_v2_0/temp_c8/Y  Sdram_ctl_v2_0/temp_c9/B  Sdram_ctl_v2_0/temp_c9/Y  Sdram_ctl_v2_0/temp_n10_0/A  Sdram_ctl_v2_0/temp_n10_0/Y  Sdram_ctl_v2_0/temp_10/A  Sdram_ctl_v2_0/temp_10/Y  Sdram_ctl_v2_0/temp\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_c2/A  Sdram_ctl_v2_0/temp_c2/Y  Sdram_ctl_v2_0/temp_c4/C  Sdram_ctl_v2_0/temp_c4/Y  Sdram_ctl_v2_0/temp_c6/C  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_c8/C  Sdram_ctl_v2_0/temp_c8/Y  Sdram_ctl_v2_0/temp_c9/B  Sdram_ctl_v2_0/temp_c9/Y  Sdram_ctl_v2_0/temp_n10_0/A  Sdram_ctl_v2_0/temp_n10_0/Y  Sdram_ctl_v2_0/temp_10/A  Sdram_ctl_v2_0/temp_10/Y  Sdram_ctl_v2_0/temp\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_3_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_3_inst/Q  Fifo_rd_0/XOR2_35/A  Fifo_rd_0/XOR2_35/Y  Fifo_rd_0/AND2_1_RNIU93E/A  Fifo_rd_0/AND2_1_RNIU93E/Y  Fifo_rd_0/XOR2_16_RNIS2U91/B  Fifo_rd_0/XOR2_16_RNIS2U91/Y  Fifo_rd_0/INV_0_RNITVGD4/A  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[3\]/CLK  ParaUpdata_0/Accnum\[3\]/Q  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_11\[5\]/A  FrameMk_0/data_reg_RNO_11\[5\]/Y  FrameMk_0/data_reg_RNO_2\[5\]/C  FrameMk_0/data_reg_RNO_2\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/C  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIUBEB1\[4\]/A  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI5HDH1/A  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNI7N8A\[2\]/S  FrameMk_0/ByteSel_0_RNI7N8A\[2\]/Y  FrameMk_0/ByteSel_0_RNI49GH_0\[2\]/B  FrameMk_0/ByteSel_0_RNI49GH_0\[2\]/Y  FrameMk_0/ByteSel_0_RNISBCV\[2\]/A  FrameMk_0/ByteSel_0_RNISBCV\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/A  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNINGK6\[2\]/S  FrameMk_0/ByteSel_0_RNINGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNIK2SD\[2\]/A  FrameMk_0/ByteSel_0_RNIK2SD\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/A  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[37\]/CLK  adc_muxtmp_test_0/DataOut\[37\]/Q  My_adder0_2/MAJ3_Carry_9_inst/B  My_adder0_2/MAJ3_Carry_9_inst/Y  My_adder0_2/MAJ3_Carry_10_inst/A  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[51\]/CLK  adc_muxtmp_test_0/DataOut\[51\]/Q  My_adder0_3/MAJ3_Carry_9_inst/B  My_adder0_3/MAJ3_Carry_9_inst/Y  My_adder0_3/MAJ3_Carry_10_inst/A  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/B  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/G4/CLK  FrameMk_0/Com_8b10b/G4/Q  FrameMk_0/Com_8b10b/GO_RNO/A  FrameMk_0/Com_8b10b/GO_RNO/Y  FrameMk_0/Com_8b10b/GO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/C  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_1_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_1_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_7/A  FrameMk_0/GenFIFO_Byte/XNOR2_7/Y  FrameMk_0/GenFIFO_Byte/AND3_7/B  FrameMk_0/GenFIFO_Byte/AND3_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[9\]/CLK  adc_muxtmp_test_0/DataOut\[9\]/Q  My_adder0_0/MAJ3_Carry_9_inst/B  My_adder0_0/MAJ3_Carry_9_inst/Y  My_adder0_0/MAJ3_Carry_10_inst/A  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[23\]/CLK  adc_muxtmp_test_0/DataOut\[23\]/Q  My_adder0_1/MAJ3_Carry_9_inst/B  My_adder0_1/MAJ3_Carry_9_inst/Y  My_adder0_1/MAJ3_Carry_10_inst/A  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_9\[0\]/C  FrameMk_0/data_reg_RNO_9\[0\]/Y  FrameMk_0/data_reg_RNO_3\[0\]/A  FrameMk_0/data_reg_RNO_3\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/A  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[8\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[8\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/A  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/addr_RNO_4\[5\]/B  Sdram_cmd_0/addr_RNO_4\[5\]/Y  Sdram_cmd_0/addr_RNO_2\[5\]/A  Sdram_cmd_0/addr_RNO_2\[5\]/Y  Sdram_cmd_0/addr_RNO\[5\]/C  Sdram_cmd_0/addr_RNO\[5\]/Y  Sdram_cmd_0/addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[14\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[14\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I19_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I19_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[1\]/CLK  COREUART_0/CUARTliOL/CUARTol\[1\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/A  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/BaudPulse_inferred_clock_RNIESJ6/B  Uart_ctl_0/BaudPulse_inferred_clock_RNIESJ6/Y  Uart_ctl_0/PrState_RNIBQUD\[1\]/C  Uart_ctl_0/PrState_RNIBQUD\[1\]/Y  Uart_ctl_0/un1_P_AddrA_sig_I_1/B  Uart_ctl_0/un1_P_AddrA_sig_I_1/Y  Uart_ctl_0/un1_P_AddrA_sig_I_15/A  Uart_ctl_0/un1_P_AddrA_sig_I_15/Y  Uart_ctl_0/un1_P_AddrA_sig_I_14/B  Uart_ctl_0/un1_P_AddrA_sig_I_14/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_58/A  FrameMk_0/GenFIFO_Byte/AND2_58/Y  FrameMk_0/GenFIFO_Byte/AO1_17/B  FrameMk_0/GenFIFO_Byte/AO1_17/Y  FrameMk_0/GenFIFO_Byte/AO1_28/B  FrameMk_0/GenFIFO_Byte/AO1_28/Y  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/C  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/B  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/B  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO\[36\]/B  FrameMk_0/CRC_Reg_RNO\[36\]/Y  FrameMk_0/CRC_Reg\[36\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/B  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO\[37\]/B  FrameMk_0/CRC_Reg_RNO\[37\]/Y  FrameMk_0/CRC_Reg\[37\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/B  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO\[38\]/B  FrameMk_0/CRC_Reg_RNO\[38\]/Y  FrameMk_0/CRC_Reg\[38\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/WFO/CLK  Main_ctl4SD_0/fifo_rdGen/WFO/Q  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/B  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/Y  Fifo_rd_0/AND2_MEMORYRE/B  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/AND2_28/B  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/AO1_8/B  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/AO1_5/B  Fifo_rd_0/AO1_5/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_rd_0/XNOR2_10/A  Fifo_rd_0/XNOR2_10/Y  Fifo_rd_0/AND2_EMPTYINT/B  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/data_reg_RNO_4\[7\]/C  FrameMk_0/data_reg_RNO_4\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/B  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIEPE3\[0\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIEPE3\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4C59\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4C59\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_9\[5\]/A  FrameMk_0/data_reg_RNO_9\[5\]/Y  FrameMk_0/data_reg_RNO_2\[5\]/A  FrameMk_0/data_reg_RNO_2\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/C  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/Y  FrameMk_0/DelayCnt_RNIA8AH\[0\]/A  FrameMk_0/DelayCnt_RNIA8AH\[0\]/Y  FrameMk_0/ByteDout_RNO_6\[1\]/A  FrameMk_0/ByteDout_RNO_6\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/A  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_2/A  FrameMk_0/GenFIFO_Byte/AND2_2/Y  FrameMk_0/GenFIFO_Byte/AO1_35/B  FrameMk_0/GenFIFO_Byte/AO1_35/Y  FrameMk_0/GenFIFO_Byte/AO1_28/C  FrameMk_0/GenFIFO_Byte/AO1_28/Y  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/C  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/B  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/ByteDout_RNO_10\[4\]/B  FrameMk_0/ByteDout_RNO_10\[4\]/Y  FrameMk_0/ByteDout_RNO_6\[4\]/C  FrameMk_0/ByteDout_RNO_6\[4\]/Y  FrameMk_0/ByteDout_RNO_3\[4\]/A  FrameMk_0/ByteDout_RNO_3\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/A  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_7\[3\]/B  FrameMk_0/data_reg_RNO_7\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/B  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI5J6B\[2\]/A  FrameMk_0/ByteSel_RNI5J6B\[2\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/B  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[2\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[2\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_0/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_0/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_rd_0/XOR2_14_RNO/A  Fifo_rd_0/XOR2_14_RNO/Y  Fifo_rd_0/XOR2_14/B  Fifo_rd_0/XOR2_14/Y  Fifo_rd_0/XNOR2_WDIFF_1_inst/A  Fifo_rd_0/XNOR2_WDIFF_1_inst/Y  Fifo_rd_0/AO1C_0/B  Fifo_rd_0/AO1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_4/B  Fifo_rd_0/DFN1C0_AFULL_RNO_4/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/C  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/addr_RNO_5\[3\]/C  Sdram_cmd_0/addr_RNO_5\[3\]/Y  Sdram_cmd_0/addr_RNO_0\[3\]/C  Sdram_cmd_0/addr_RNO_0\[3\]/Y  Sdram_cmd_0/addr_RNO\[3\]/A  Sdram_cmd_0/addr_RNO\[3\]/Y  Sdram_cmd_0/addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/addr_RNO_5\[8\]/C  Sdram_cmd_0/addr_RNO_5\[8\]/Y  Sdram_cmd_0/addr_RNO_0\[8\]/C  Sdram_cmd_0/addr_RNO_0\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/A  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/addr_RNO_5\[4\]/C  Sdram_cmd_0/addr_RNO_5\[4\]/Y  Sdram_cmd_0/addr_RNO_0\[4\]/C  Sdram_cmd_0/addr_RNO_0\[4\]/Y  Sdram_cmd_0/addr_RNO\[4\]/A  Sdram_cmd_0/addr_RNO\[4\]/Y  Sdram_cmd_0/addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/addr_RNO_5\[6\]/C  Sdram_cmd_0/addr_RNO_5\[6\]/Y  Sdram_cmd_0/addr_RNO_0\[6\]/C  Sdram_cmd_0/addr_RNO_0\[6\]/Y  Sdram_cmd_0/addr_RNO\[6\]/A  Sdram_cmd_0/addr_RNO\[6\]/Y  Sdram_cmd_0/addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/addr_RNO_5\[7\]/C  Sdram_cmd_0/addr_RNO_5\[7\]/Y  Sdram_cmd_0/addr_RNO_0\[7\]/C  Sdram_cmd_0/addr_RNO_0\[7\]/Y  Sdram_cmd_0/addr_RNO\[7\]/A  Sdram_cmd_0/addr_RNO\[7\]/Y  Sdram_cmd_0/addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/addr_RNO_5\[9\]/C  Sdram_cmd_0/addr_RNO_5\[9\]/Y  Sdram_cmd_0/addr_RNO_0\[9\]/C  Sdram_cmd_0/addr_RNO_0\[9\]/Y  Sdram_cmd_0/addr_RNO\[9\]/A  Sdram_cmd_0/addr_RNO\[9\]/Y  Sdram_cmd_0/addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[6\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[6\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIT9QG\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIT9QG\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_17\[5\]/A  FrameMk_0/data_reg_RNO_17\[5\]/Y  FrameMk_0/data_reg_RNO_6\[5\]/C  FrameMk_0/data_reg_RNO_6\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/A  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_5\[5\]/B  Sdram_cmd_0/addr_RNO_5\[5\]/Y  Sdram_cmd_0/addr_RNO_2\[5\]/B  Sdram_cmd_0/addr_RNO_2\[5\]/Y  Sdram_cmd_0/addr_RNO\[5\]/C  Sdram_cmd_0/addr_RNO\[5\]/Y  Sdram_cmd_0/addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNII2SD_0\[2\]/A  FrameMk_0/ByteSel_0_RNII2SD_0\[2\]/Y  FrameMk_0/ByteSel_RNID0QH1\[2\]/A  FrameMk_0/ByteSel_RNID0QH1\[2\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/A  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/we_n_RNO_0/B  Sdram_cmd_0/we_n_RNO_0/Y  Sdram_cmd_0/we_n_RNO/A  Sdram_cmd_0/we_n_RNO/Y  Sdram_cmd_0/we_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_5/A  FrameMk_0/GenFIFO_Byte/AND2_5/Y  FrameMk_0/GenFIFO_Byte/AO1_35/C  FrameMk_0/GenFIFO_Byte/AO1_35/Y  FrameMk_0/GenFIFO_Byte/AO1_28/C  FrameMk_0/GenFIFO_Byte/AO1_28/Y  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/C  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/B  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/data_reg_RNO_4\[6\]/A  FrameMk_0/data_reg_RNO_4\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/B  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNI5J6B_0\[2\]/A  FrameMk_0/ByteSel_RNI5J6B_0\[2\]/Y  FrameMk_0/ByteSel_RNID0QH1\[2\]/B  FrameMk_0/ByteSel_RNID0QH1\[2\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/A  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_2\[10\]/B  Sdram_cmd_0/addr_RNO_2\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/C  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/data_reg_RNO_3\[1\]/C  FrameMk_0/data_reg_RNO_3\[1\]/Y  FrameMk_0/data_reg_RNO_0\[1\]/C  FrameMk_0/data_reg_RNO_0\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/A  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD\[2\]/Y  FrameMk_0/data_reg_RNO_3\[4\]/B  FrameMk_0/data_reg_RNO_3\[4\]/Y  FrameMk_0/data_reg_RNO_0\[4\]/C  FrameMk_0/data_reg_RNO_0\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/A  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_6\[6\]/A  FrameMk_0/data_reg_RNO_6\[6\]/Y  FrameMk_0/data_reg_RNO_1\[6\]/A  FrameMk_0/data_reg_RNO_1\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/B  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_6\[7\]/A  FrameMk_0/data_reg_RNO_6\[7\]/Y  FrameMk_0/data_reg_RNO_1\[7\]/A  FrameMk_0/data_reg_RNO_1\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/B  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_22/A  FrameMk_0/GenFIFO_Byte/XOR2_22/Y  FrameMk_0/GenFIFO_Byte/AO1_35/A  FrameMk_0/GenFIFO_Byte/AO1_35/Y  FrameMk_0/GenFIFO_Byte/AO1_28/C  FrameMk_0/GenFIFO_Byte/AO1_28/Y  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/C  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/B  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[5\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[5\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_12\[6\]/B  FrameMk_0/data_reg_RNO_12\[6\]/Y  FrameMk_0/data_reg_RNO_4\[6\]/C  FrameMk_0/data_reg_RNO_4\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/B  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_10\[2\]/B  FrameMk_0/data_reg_RNO_10\[2\]/Y  FrameMk_0/data_reg_RNO_4\[2\]/C  FrameMk_0/data_reg_RNO_4\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/B  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/B  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_2/A  FrameMk_0/GenFIFO_Byte/AND2_2/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/C  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/AND2_12_RNIDKIR/B  Fifo_rd_0/AND2_12_RNIDKIR/Y  Fifo_rd_0/XOR2_16_RNIS2U91/A  Fifo_rd_0/XOR2_16_RNIS2U91/Y  Fifo_rd_0/XOR2_23/B  Fifo_rd_0/XOR2_23/Y  Fifo_rd_0/AND2_FULLINT/B  Fifo_rd_0/AND2_FULLINT/Y  Fifo_rd_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/AND2_12_RNI2PQR/B  Fifo_wr_0/AND2_12_RNI2PQR/Y  Fifo_wr_0/AO1_10_RNIG4T71/B  Fifo_wr_0/AO1_10_RNIG4T71/Y  Fifo_wr_0/XOR2_23/B  Fifo_wr_0/XOR2_23/Y  Fifo_wr_0/AND2_FULLINT/B  Fifo_wr_0/AND2_FULLINT/Y  Fifo_wr_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/WFifo_re/CLK  Sdram_cmd_0/WFifo_re/Q  Fifo_wr_0/AND2_MEMORYRE/B  Fifo_wr_0/AND2_MEMORYRE/Y  Fifo_wr_0/AND2_28/B  Fifo_wr_0/AND2_28/Y  Fifo_wr_0/AO1_8/B  Fifo_wr_0/AO1_8/Y  Fifo_wr_0/AO1_13/B  Fifo_wr_0/AO1_13/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_wr_0/XNOR2_6/A  Fifo_wr_0/XNOR2_6/Y  Fifo_wr_0/AND2_25/B  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[4\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[4\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_11_i_o2_0\[1\]/B  Sdram_cmd_0/addr_11_i_o2_0\[1\]/Y  Sdram_cmd_0/addr_RNO_1\[0\]/B  Sdram_cmd_0/addr_RNO_1\[0\]/Y  Sdram_cmd_0/addr_RNO\[0\]/B  Sdram_cmd_0/addr_RNO\[0\]/Y  Sdram_cmd_0/addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_11_i_o2_0\[1\]/B  Sdram_cmd_0/addr_11_i_o2_0\[1\]/Y  Sdram_cmd_0/addr_RNO_1\[1\]/B  Sdram_cmd_0/addr_RNO_1\[1\]/Y  Sdram_cmd_0/addr_RNO\[1\]/B  Sdram_cmd_0/addr_RNO\[1\]/Y  Sdram_cmd_0/addr\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_0\[2\]/Y  FrameMk_0/data_reg_RNO_3\[6\]/C  FrameMk_0/data_reg_RNO_3\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/A  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I24_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I24_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNI0AV3\[2\]/S  FrameMk_0/ByteSel_RNI0AV3\[2\]/Y  FrameMk_0/ByteSel_RNITR6B\[2\]/A  FrameMk_0/ByteSel_RNITR6B\[2\]/Y  FrameMk_0/ByteSel_RNIANDM\[2\]/B  FrameMk_0/ByteSel_RNIANDM\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/A  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/A  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[8\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_22/A  FrameMk_0/GenFIFO_Byte/XOR2_22/Y  FrameMk_0/GenFIFO_Byte/AND2_12/B  FrameMk_0/GenFIFO_Byte/AND2_12/Y  FrameMk_0/GenFIFO_Byte/AO1_28/A  FrameMk_0/GenFIFO_Byte/AO1_28/Y  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/C  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/B  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[3\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[3\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I1_S_0/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I1_S_0/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/C  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/B  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_1\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNI0OGD_2\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_2\[2\]/Y  FrameMk_0/data_reg_RNO_24\[7\]/A  FrameMk_0/data_reg_RNO_24\[7\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/A  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/data_reg_RNO_3\[2\]/B  FrameMk_0/data_reg_RNO_3\[2\]/Y  FrameMk_0/data_reg_RNO_0\[2\]/A  FrameMk_0/data_reg_RNO_0\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/A  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIEPE3\[0\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIEPE3\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_60/A  FrameMk_0/GenFIFO_Byte/XOR2_60/Y  FrameMk_0/GenFIFO_Byte/AND2_12/A  FrameMk_0/GenFIFO_Byte/AND2_12/Y  FrameMk_0/GenFIFO_Byte/AO1_28/A  FrameMk_0/GenFIFO_Byte/AO1_28/Y  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/C  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/B  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[10\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNIIS44\[9\]/A  Sdram_cmd_0/SD_rdAddr_row_RNIIS44\[9\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI8MI5\[5\]/A  Sdram_cmd_0/SD_rdAddr_row_RNI8MI5\[5\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/A  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/addSel_0_RNI5RGB_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNI5RGB_0\[0\]/Y  Main_ctl4SD_0/intData2acc_RNO\[53\]/S  Main_ctl4SD_0/intData2acc_RNO\[53\]/Y  Main_ctl4SD_0/intData2acc\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_1\[7\]/A  FrameMk_0/CRC_Reg_RNO_1\[7\]/Y  FrameMk_0/CRC_Reg_RNO\[7\]/C  FrameMk_0/CRC_Reg_RNO\[7\]/Y  FrameMk_0/CRC_Reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_1\[6\]/A  FrameMk_0/CRC_Reg_RNO_1\[6\]/Y  FrameMk_0/CRC_Reg_RNO\[6\]/C  FrameMk_0/CRC_Reg_RNO\[6\]/Y  FrameMk_0/CRC_Reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_1\[5\]/A  FrameMk_0/CRC_Reg_RNO_1\[5\]/Y  FrameMk_0/CRC_Reg_RNO\[5\]/C  FrameMk_0/CRC_Reg_RNO\[5\]/Y  FrameMk_0/CRC_Reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_1\[4\]/A  FrameMk_0/CRC_Reg_RNO_1\[4\]/Y  FrameMk_0/CRC_Reg_RNO\[4\]/C  FrameMk_0/CRC_Reg_RNO\[4\]/Y  FrameMk_0/CRC_Reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_1\[3\]/A  FrameMk_0/CRC_Reg_RNO_1\[3\]/Y  FrameMk_0/CRC_Reg_RNO\[3\]/C  FrameMk_0/CRC_Reg_RNO\[3\]/Y  FrameMk_0/CRC_Reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_1\[2\]/A  FrameMk_0/CRC_Reg_RNO_1\[2\]/Y  FrameMk_0/CRC_Reg_RNO\[2\]/C  FrameMk_0/CRC_Reg_RNO\[2\]/Y  FrameMk_0/CRC_Reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_1\[1\]/A  FrameMk_0/CRC_Reg_RNO_1\[1\]/Y  FrameMk_0/CRC_Reg_RNO\[1\]/C  FrameMk_0/CRC_Reg_RNO\[1\]/Y  FrameMk_0/CRC_Reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/addr_11_i_a2_0\[1\]/A  Sdram_cmd_0/addr_11_i_a2_0\[1\]/Y  Sdram_cmd_0/addr_RNO_1\[0\]/A  Sdram_cmd_0/addr_RNO_1\[0\]/Y  Sdram_cmd_0/addr_RNO\[0\]/B  Sdram_cmd_0/addr_RNO\[0\]/Y  Sdram_cmd_0/addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_0\[0\]/Y  FrameMk_0/data_reg_RNO_9\[1\]/A  FrameMk_0/data_reg_RNO_9\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/C  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/DelayCnt_RNIV8RB\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB\[0\]/Y  FrameMk_0/ByteDout_RNO_11\[0\]/B  FrameMk_0/ByteDout_RNO_11\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[0\]/C  FrameMk_0/ByteDout_RNO_8\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/C  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB\[0\]/Y  FrameMk_0/ByteDout_RNO_10\[4\]/C  FrameMk_0/ByteDout_RNO_10\[4\]/Y  FrameMk_0/ByteDout_RNO_6\[4\]/C  FrameMk_0/ByteDout_RNO_6\[4\]/Y  FrameMk_0/ByteDout_RNO_3\[4\]/A  FrameMk_0/ByteDout_RNO_3\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/A  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[4\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[4\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[3\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[3\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNIFTC1\[3\]/B  Sdram_cmd_0/SD_rdAddr_row_RNIFTC1\[3\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIQAP2\[1\]/A  Sdram_cmd_0/SD_rdAddr_row_RNIQAP2\[1\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/B  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_8\[6\]/A  FrameMk_0/data_reg_RNO_8\[6\]/Y  FrameMk_0/data_reg_RNO_1\[6\]/C  FrameMk_0/data_reg_RNO_1\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/B  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_60/A  FrameMk_0/GenFIFO_Byte/XOR2_60/Y  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/A  FrameMk_0/GenFIFO_Byte/AND2_2_RNI0NIJ1/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/B  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[3\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[3\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_0/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y_0/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_41/A  FrameMk_0/GenFIFO_Byte/XOR2_41/Y  FrameMk_0/GenFIFO_Byte/AND2_8/B  FrameMk_0/GenFIFO_Byte/AND2_8/Y  FrameMk_0/GenFIFO_Byte/AND2_43/A  FrameMk_0/GenFIFO_Byte/AND2_43/Y  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/A  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/B  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_60/A  FrameMk_0/GenFIFO_Byte/XOR2_60/Y  FrameMk_0/GenFIFO_Byte/AND2_12/A  FrameMk_0/GenFIFO_Byte/AND2_12/Y  FrameMk_0/GenFIFO_Byte/AND2_43/B  FrameMk_0/GenFIFO_Byte/AND2_43/Y  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/A  FrameMk_0/GenFIFO_Byte/AND2_43_RNITPDF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/B  FrameMk_0/GenFIFO_Byte/XOR2_12_RNILKMH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_3\[4\]/A  FrameMk_0/data_reg_RNO_3\[4\]/Y  FrameMk_0/data_reg_RNO_0\[4\]/C  FrameMk_0/data_reg_RNO_0\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/A  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[5\]/CLK  FrameMk_0/PKGCnt\[5\]/Q  FrameMk_0/PKGCnt_RNICNE41\[6\]/A  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[53\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[53\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[53\]/C  Main_ctl4SD_0/Data2ACC_RNO\[53\]/Y  Main_ctl4SD_0/Data2ACC\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/ClkEn_1_RNI0K5H2/B  FrameMk_0/ClkEn_1_RNI0K5H2/Y  FrameMk_0/DataClkCnt_RNO\[10\]/A  FrameMk_0/DataClkCnt_RNO\[10\]/Y  FrameMk_0/DataClkCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/data_reg_RNO_17\[4\]/C  FrameMk_0/data_reg_RNO_17\[4\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/C  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/data_reg_RNO_18\[0\]/C  FrameMk_0/data_reg_RNO_18\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/B  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[53\]/A  Main_ctl4SD_0/Data2ACC_RNO\[53\]/Y  Main_ctl4SD_0/Data2ACC\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[37\]/A  Main_ctl4SD_0/Data2ACC_RNO\[37\]/Y  Main_ctl4SD_0/Data2ACC\[37\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[36\]/A  Main_ctl4SD_0/Data2ACC_RNO\[36\]/Y  Main_ctl4SD_0/Data2ACC\[36\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[35\]/A  Main_ctl4SD_0/Data2ACC_RNO\[35\]/Y  Main_ctl4SD_0/Data2ACC\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[29\]/A  Main_ctl4SD_0/Data2ACC_RNO\[29\]/Y  Main_ctl4SD_0/Data2ACC\[29\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[28\]/A  Main_ctl4SD_0/Data2ACC_RNO\[28\]/Y  Main_ctl4SD_0/Data2ACC\[28\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[27\]/A  Main_ctl4SD_0/Data2ACC_RNO\[27\]/Y  Main_ctl4SD_0/Data2ACC\[27\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[26\]/A  Main_ctl4SD_0/Data2ACC_RNO\[26\]/Y  Main_ctl4SD_0/Data2ACC\[26\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[25\]/A  Main_ctl4SD_0/Data2ACC_RNO\[25\]/Y  Main_ctl4SD_0/Data2ACC\[25\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[24\]/A  Main_ctl4SD_0/Data2ACC_RNO\[24\]/Y  Main_ctl4SD_0/Data2ACC\[24\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[23\]/A  Main_ctl4SD_0/Data2ACC_RNO\[23\]/Y  Main_ctl4SD_0/Data2ACC\[23\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[22\]/A  Main_ctl4SD_0/Data2ACC_RNO\[22\]/Y  Main_ctl4SD_0/Data2ACC\[22\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[21\]/A  Main_ctl4SD_0/Data2ACC_RNO\[21\]/Y  Main_ctl4SD_0/Data2ACC\[21\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[20\]/A  Main_ctl4SD_0/Data2ACC_RNO\[20\]/Y  Main_ctl4SD_0/Data2ACC\[20\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[19\]/A  Main_ctl4SD_0/Data2ACC_RNO\[19\]/Y  Main_ctl4SD_0/Data2ACC\[19\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/C  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[18\]/A  Main_ctl4SD_0/Data2ACC_RNO\[18\]/Y  Main_ctl4SD_0/Data2ACC\[18\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIG9V3\[2\]/S  FrameMk_0/ByteSel_RNIG9V3\[2\]/Y  FrameMk_0/ByteSel_RNIDR6B\[2\]/A  FrameMk_0/ByteSel_RNIDR6B\[2\]/Y  FrameMk_0/ByteSel_RNIANDM\[2\]/A  FrameMk_0/ByteSel_RNIANDM\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/A  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/A  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/B  FrameMk_0/GenFIFO_Byte/AND2_14_RNI5L741/Y  FrameMk_0/GenFIFO_Byte/XOR2_68_RNI84H61/B  FrameMk_0/GenFIFO_Byte/XOR2_68_RNI84H61/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[2\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[2\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNIFTC1\[3\]/A  Sdram_cmd_0/SD_rdAddr_row_RNIFTC1\[3\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIQAP2\[1\]/A  Sdram_cmd_0/SD_rdAddr_row_RNIQAP2\[1\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/B  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_1\[2\]/C  Sdram_cmd_0/addr_RNO_1\[2\]/Y  Sdram_cmd_0/addr_RNO_0\[2\]/C  Sdram_cmd_0/addr_RNO_0\[2\]/Y  Sdram_cmd_0/addr_RNO\[2\]/C  Sdram_cmd_0/addr_RNO\[2\]/Y  Sdram_cmd_0/addr\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_3\[4\]/Y  FrameMk_0/data_reg_RNO_3\[1\]/A  FrameMk_0/data_reg_RNO_3\[1\]/Y  FrameMk_0/data_reg_RNO_0\[1\]/C  FrameMk_0/data_reg_RNO_0\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/A  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_wr_0/INV_1/A  Fifo_wr_0/INV_1/Y  Fifo_wr_0/XOR2_14/B  Fifo_wr_0/XOR2_14/Y  Fifo_wr_0/XNOR2_WDIFF_1_inst/A  Fifo_wr_0/XNOR2_WDIFF_1_inst/Y  Fifo_wr_0/AO1C_0/B  Fifo_wr_0/AO1C_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_3/B  Fifo_wr_0/DFN1C0_AFULL_RNO_3/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/A  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[37\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[37\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[37\]/C  Main_ctl4SD_0/Data2ACC_RNO\[37\]/Y  Main_ctl4SD_0/Data2ACC\[37\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[52\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[52\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[52\]/C  Main_ctl4SD_0/Data2ACC_RNO\[52\]/Y  Main_ctl4SD_0/Data2ACC\[52\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[51\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[51\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[51\]/C  Main_ctl4SD_0/Data2ACC_RNO\[51\]/Y  Main_ctl4SD_0/Data2ACC\[51\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[50\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[50\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[50\]/C  Main_ctl4SD_0/Data2ACC_RNO\[50\]/Y  Main_ctl4SD_0/Data2ACC\[50\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[49\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[49\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[49\]/C  Main_ctl4SD_0/Data2ACC_RNO\[49\]/Y  Main_ctl4SD_0/Data2ACC\[49\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[48\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[48\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[48\]/C  Main_ctl4SD_0/Data2ACC_RNO\[48\]/Y  Main_ctl4SD_0/Data2ACC\[48\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[47\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[47\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[47\]/C  Main_ctl4SD_0/Data2ACC_RNO\[47\]/Y  Main_ctl4SD_0/Data2ACC\[47\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[46\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[46\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[46\]/C  Main_ctl4SD_0/Data2ACC_RNO\[46\]/Y  Main_ctl4SD_0/Data2ACC\[46\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[45\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[45\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[45\]/C  Main_ctl4SD_0/Data2ACC_RNO\[45\]/Y  Main_ctl4SD_0/Data2ACC\[45\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[44\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[44\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[44\]/C  Main_ctl4SD_0/Data2ACC_RNO\[44\]/Y  Main_ctl4SD_0/Data2ACC\[44\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[43\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[43\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[43\]/C  Main_ctl4SD_0/Data2ACC_RNO\[43\]/Y  Main_ctl4SD_0/Data2ACC\[43\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[42\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[42\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[42\]/C  Main_ctl4SD_0/Data2ACC_RNO\[42\]/Y  Main_ctl4SD_0/Data2ACC\[42\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[41\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[41\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[41\]/C  Main_ctl4SD_0/Data2ACC_RNO\[41\]/Y  Main_ctl4SD_0/Data2ACC\[41\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[40\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[40\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[40\]/C  Main_ctl4SD_0/Data2ACC_RNO\[40\]/Y  Main_ctl4SD_0/Data2ACC\[40\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[39\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[39\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[39\]/C  Main_ctl4SD_0/Data2ACC_RNO\[39\]/Y  Main_ctl4SD_0/Data2ACC\[39\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_RNIB36K\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[38\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[38\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[38\]/C  Main_ctl4SD_0/Data2ACC_RNO\[38\]/Y  Main_ctl4SD_0/Data2ACC\[38\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[36\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[36\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[36\]/C  Main_ctl4SD_0/Data2ACC_RNO\[36\]/Y  Main_ctl4SD_0/Data2ACC\[36\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/DataClkCnt_RNO_2\[9\]/A  FrameMk_0/DataClkCnt_RNO_2\[9\]/Y  FrameMk_0/DataClkCnt_RNO\[9\]/C  FrameMk_0/DataClkCnt_RNO\[9\]/Y  FrameMk_0/DataClkCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[2\]/CLK  Sdram_ctl_v2_0/temp\[2\]/Q  Sdram_ctl_v2_0/temp_c2/C  Sdram_ctl_v2_0/temp_c2/Y  Sdram_ctl_v2_0/temp_c4/C  Sdram_ctl_v2_0/temp_c4/Y  Sdram_ctl_v2_0/temp_c6/C  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_c8/C  Sdram_ctl_v2_0/temp_c8/Y  Sdram_ctl_v2_0/temp_c9/B  Sdram_ctl_v2_0/temp_c9/Y  Sdram_ctl_v2_0/temp_n10_0/A  Sdram_ctl_v2_0/temp_n10_0/Y  Sdram_ctl_v2_0/temp_10/A  Sdram_ctl_v2_0/temp_10/Y  Sdram_ctl_v2_0/temp\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNIRGK6\[2\]/S  FrameMk_0/ByteSel_0_RNIRGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNIO2SD\[2\]/A  FrameMk_0/ByteSel_0_RNIO2SD\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/C  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/A  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNO\[10\]/A  FrameMk_0/PKGCnt_RNO\[10\]/Y  FrameMk_0/PKGCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[1\]/A  FrameMk_0/DelayCnt_RNI1M8L\[1\]/Y  FrameMk_0/ByteDout_RNO_5\[2\]/A  FrameMk_0/ByteDout_RNO_5\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/C  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/C  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst_RNI3RE51/Y  Fifo_rd_0/INV_4_RNI1SOU1_0/A  Fifo_rd_0/INV_4_RNI1SOU1_0/Y  Fifo_rd_0/INV_2_RNI1K8V2/C  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[4\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[8\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[8\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[6\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I24_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I24_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_4\[7\]/A  FrameMk_0/data_reg_RNO_4\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/B  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[6\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[6\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIE9V3\[2\]/S  FrameMk_0/ByteSel_RNIE9V3\[2\]/Y  FrameMk_0/ByteSel_RNIBR6B\[2\]/A  FrameMk_0/ByteSel_RNIBR6B\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/B  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/B  FrameMk_0/GenFIFO_Byte/AND2_10_RNI9DNV/Y  FrameMk_0/GenFIFO_Byte/XOR2_59_RNICO021/B  FrameMk_0/GenFIFO_Byte/XOR2_59_RNICO021/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/AND2_4_RNI5IET/B  FrameMk_0/GenFIFO_Byte/AND2_4_RNI5IET/Y  FrameMk_0/GenFIFO_Byte/XOR2_20_RNISGNV/B  FrameMk_0/GenFIFO_Byte/XOR2_20_RNISGNV/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/Y  FrameMk_0/data_reg_RNO_10\[5\]/A  FrameMk_0/data_reg_RNO_10\[5\]/Y  FrameMk_0/data_reg_RNO_2\[5\]/B  FrameMk_0/data_reg_RNO_2\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/C  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[4\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[4\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNI29RB\[3\]/A  FrameMk_0/DelayCnt_RNI29RB\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[7\]/B  FrameMk_0/ByteDout_RNO_4\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/A  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI2A2Q\[2\]/B  FrameMk_0/ByteSel_RNI2A2Q\[2\]/Y  FrameMk_0/data_reg_RNO_14\[5\]/B  FrameMk_0/data_reg_RNO_14\[5\]/Y  FrameMk_0/data_reg_RNO_4\[5\]/C  FrameMk_0/data_reg_RNO_4\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/B  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[0\]/CLK  FrameMk_0/DelayCnt\[0\]/Q  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/A  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/Y  FrameMk_0/DelayCnt_RNIA8AH\[0\]/A  FrameMk_0/DelayCnt_RNIA8AH\[0\]/Y  FrameMk_0/ByteDout_RNO_6\[1\]/A  FrameMk_0/ByteDout_RNO_6\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/A  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[1\]/CLK  Sdram_ctl_v2_0/temp\[1\]/Q  Sdram_ctl_v2_0/temp_c2/B  Sdram_ctl_v2_0/temp_c2/Y  Sdram_ctl_v2_0/temp_c4/C  Sdram_ctl_v2_0/temp_c4/Y  Sdram_ctl_v2_0/temp_c6/C  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_c8/C  Sdram_ctl_v2_0/temp_c8/Y  Sdram_ctl_v2_0/temp_c9/B  Sdram_ctl_v2_0/temp_c9/Y  Sdram_ctl_v2_0/temp_n11_0/B  Sdram_ctl_v2_0/temp_n11_0/Y  Sdram_ctl_v2_0/temp\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_24/A  FrameMk_0/GenFIFO_Byte/AND2_24/Y  FrameMk_0/GenFIFO_Byte/AO1_32/B  FrameMk_0/GenFIFO_Byte/AO1_32/Y  FrameMk_0/GenFIFO_Byte/AO1_0/B  FrameMk_0/GenFIFO_Byte/AO1_0/Y  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/C  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/Y  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/B  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[3\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[3\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_1\[0\]/A  FrameMk_0/CRC_Reg_RNO_1\[0\]/Y  FrameMk_0/CRC_Reg_RNO\[0\]/B  FrameMk_0/CRC_Reg_RNO\[0\]/Y  FrameMk_0/CRC_Reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_rd_0/AND2_13/A  Fifo_rd_0/AND2_13/Y  Fifo_rd_0/AO1_8/C  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/AO1_13/B  Fifo_rd_0/AO1_13/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_rd_0/XNOR2_6/A  Fifo_rd_0/XNOR2_6/Y  Fifo_rd_0/AND2_25/B  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[0\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[0\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[46\]/CLK  Main_ctl4SD_0/Data2ACC\[46\]/Q  My_adder0_2/MAJ3_Carry_10_inst/C  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[64\]/CLK  Main_ctl4SD_0/Data2ACC\[64\]/Q  My_adder0_3/MAJ3_Carry_10_inst/C  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[10\]/CLK  Main_ctl4SD_0/Data2ACC\[10\]/Q  My_adder0_0/MAJ3_Carry_10_inst/C  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[28\]/CLK  Main_ctl4SD_0/Data2ACC\[28\]/Q  My_adder0_1/MAJ3_Carry_10_inst/C  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst/Q  Fifo_wr_0/AND2_28/A  Fifo_wr_0/AND2_28/Y  Fifo_wr_0/AO1_8/B  Fifo_wr_0/AO1_8/Y  Fifo_wr_0/AO1_13/B  Fifo_wr_0/AO1_13/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_wr_0/XNOR2_6/A  Fifo_wr_0/XNOR2_6/Y  Fifo_wr_0/AND2_25/B  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[11\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[11\]/Y  COREUART_0/CUARTliOL/CUARTol\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/AND2_49_RNITHTO/B  FrameMk_0/GenFIFO_Byte/AND2_49_RNITHTO/Y  FrameMk_0/GenFIFO_Byte/XOR2_38_RNITK6R/B  FrameMk_0/GenFIFO_Byte/XOR2_38_RNITK6R/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[1\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[1\]/Y  Sdram_cmd_0/SD_rdAddr_row\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1P0_EMPTY/CLK  Fifo_wr_0/DFN1P0_EMPTY/Q  Fifo_wr_0/NAND2_1/A  Fifo_wr_0/NAND2_1/Y  Fifo_wr_0/AND2_MEMORYRE/A  Fifo_wr_0/AND2_MEMORYRE/Y  Fifo_wr_0/AND2_28/B  Fifo_wr_0/AND2_28/Y  Fifo_wr_0/AO1_8/B  Fifo_wr_0/AO1_8/Y  Fifo_wr_0/AO1_5/B  Fifo_wr_0/AO1_5/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_wr_0/XNOR2_10/A  Fifo_wr_0/XNOR2_10/Y  Fifo_wr_0/AND2_EMPTYINT/B  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/MAJ3_Carry_6_inst/A  My_adder0_2/MAJ3_Carry_6_inst/Y  My_adder0_2/XOR3_Sum_7_inst/C  My_adder0_2/XOR3_Sum_7_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[43\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[43\]/Y  Main_ctl4SD_0/Data2Fifo\[43\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/MAJ3_Carry_6_inst/A  My_adder0_3/MAJ3_Carry_6_inst/Y  My_adder0_3/XOR3_Sum_7_inst/C  My_adder0_3/XOR3_Sum_7_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[61\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[61\]/Y  Main_ctl4SD_0/Data2Fifo\[61\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_26/A  FrameMk_0/GenFIFO_Byte/AND2_26/Y  FrameMk_0/GenFIFO_Byte/AO1_15/B  FrameMk_0/GenFIFO_Byte/AO1_15/Y  FrameMk_0/GenFIFO_Byte/AO1_0/C  FrameMk_0/GenFIFO_Byte/AO1_0/Y  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/C  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/Y  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/B  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[8\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/PAT_Ok/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/MAJ3_Carry_6_inst/A  My_adder0_0/MAJ3_Carry_6_inst/Y  My_adder0_0/XOR3_Sum_7_inst/C  My_adder0_0/XOR3_Sum_7_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[7\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[7\]/Y  Main_ctl4SD_0/Data2Fifo\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/MAJ3_Carry_6_inst/A  My_adder0_1/MAJ3_Carry_6_inst/Y  My_adder0_1/XOR3_Sum_7_inst/C  My_adder0_1/XOR3_Sum_7_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[25\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[25\]/Y  Main_ctl4SD_0/Data2Fifo\[25\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[7\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[7\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIT9QG\[7\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIT9QG\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y_0/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/Y  FrameMk_0/data_reg_RNO_9\[7\]/A  FrameMk_0/data_reg_RNO_9\[7\]/Y  FrameMk_0/data_reg_RNO_2\[7\]/A  FrameMk_0/data_reg_RNO_2\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/C  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/Y  FrameMk_0/data_reg_RNO_5\[3\]/A  FrameMk_0/data_reg_RNO_5\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/C  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/Y  FrameMk_0/data_reg_RNO_9\[6\]/A  FrameMk_0/data_reg_RNO_9\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/A  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_wr_0/AND2_13/A  Fifo_wr_0/AND2_13/Y  Fifo_wr_0/AO1_8/C  Fifo_wr_0/AO1_8/Y  Fifo_wr_0/AO1_13/B  Fifo_wr_0/AO1_13/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_wr_0/XNOR2_6/A  Fifo_wr_0/XNOR2_6/Y  Fifo_wr_0/AND2_25/B  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/B  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/Y  FrameMk_0/data_reg_RNO_7\[2\]/A  FrameMk_0/data_reg_RNO_7\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/B  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIU9V3\[2\]/S  FrameMk_0/ByteSel_RNIU9V3\[2\]/Y  FrameMk_0/ByteSel_RNIRR6B\[2\]/A  FrameMk_0/ByteSel_RNIRR6B\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/A  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/data_reg_RNO_8\[1\]/A  FrameMk_0/data_reg_RNO_8\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/B  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_32/A  FrameMk_0/GenFIFO_Byte/AND2_32/Y  FrameMk_0/GenFIFO_Byte/AO1_15/C  FrameMk_0/GenFIFO_Byte/AO1_15/Y  FrameMk_0/GenFIFO_Byte/AO1_0/C  FrameMk_0/GenFIFO_Byte/AO1_0/Y  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/C  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/Y  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/B  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNI7N8A\[2\]/S  FrameMk_0/ByteSel_0_RNI7N8A\[2\]/Y  FrameMk_0/ByteSel_0_RNI49GH\[2\]/A  FrameMk_0/ByteSel_0_RNI49GH\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/A  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/A  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNI29RB\[3\]/A  FrameMk_0/DelayCnt_RNI29RB\[3\]/Y  FrameMk_0/ByteDout_RNO_7\[6\]/A  FrameMk_0/ByteDout_RNO_7\[6\]/Y  FrameMk_0/ByteDout_RNO_4\[6\]/C  FrameMk_0/ByteDout_RNO_4\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/B  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[1\]/CLK  FrameMk_0/rowcnt\[1\]/Q  FrameMk_0/rowcnt_RNIO28F\[2\]/B  FrameMk_0/rowcnt_RNIO28F\[2\]/Y  FrameMk_0/rowcnt_RNIDFDP\[4\]/A  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNI6SI31\[6\]/C  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/rowcnt_RNO\[10\]/A  FrameMk_0/rowcnt_RNO\[10\]/Y  FrameMk_0/rowcnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[1\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[1\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/C  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I21_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I21_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I25_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I25_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/DataClkCnt_RNO_0\[8\]/A  FrameMk_0/DataClkCnt_RNO_0\[8\]/Y  FrameMk_0/DataClkCnt_RNO\[8\]/A  FrameMk_0/DataClkCnt_RNO\[8\]/Y  FrameMk_0/DataClkCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/H4/CLK  FrameMk_0/Com_8b10b/H4/Q  FrameMk_0/Com_8b10b/HO_RNO/A  FrameMk_0/Com_8b10b/HO_RNO/Y  FrameMk_0/Com_8b10b/HO/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/A  FrameMk_0/data_reg_9_6_i_o16_0_0\[4\]/Y  FrameMk_0/data_reg_RNO_3\[5\]/A  FrameMk_0/data_reg_RNO_3\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/A  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_7/A  FrameMk_0/GenFIFO_Byte/XOR2_7/Y  FrameMk_0/GenFIFO_Byte/AO1_15/A  FrameMk_0/GenFIFO_Byte/AO1_15/Y  FrameMk_0/GenFIFO_Byte/AO1_0/C  FrameMk_0/GenFIFO_Byte/AO1_0/Y  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/C  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/Y  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/B  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/ByteDout_RNO_10\[5\]/B  FrameMk_0/ByteDout_RNO_10\[5\]/Y  FrameMk_0/ByteDout_RNO_4\[5\]/B  FrameMk_0/ByteDout_RNO_4\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/B  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNII1V3\[2\]/S  FrameMk_0/ByteSel_RNII1V3\[2\]/Y  FrameMk_0/ByteSel_RNIFJ6B\[2\]/A  FrameMk_0/ByteSel_RNIFJ6B\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/A  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_o2_2\[4\]/Y  FrameMk_0/data_reg_9_6_i_o16\[4\]/A  FrameMk_0/data_reg_9_6_i_o16\[4\]/Y  FrameMk_0/data_reg_RNO_3\[6\]/A  FrameMk_0/data_reg_RNO_3\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/A  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[10\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIM1V3\[2\]/S  FrameMk_0/ByteSel_RNIM1V3\[2\]/Y  FrameMk_0/ByteSel_RNIJJ6B\[2\]/A  FrameMk_0/ByteSel_RNIJJ6B\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/B  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_26/A  FrameMk_0/GenFIFO_Byte/AND2_26/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/C  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIC0K7\[2\]/S  FrameMk_0/ByteSel_RNIC0K7\[2\]/Y  FrameMk_0/ByteSel_RNI9IRE\[2\]/A  FrameMk_0/ByteSel_RNI9IRE\[2\]/Y  FrameMk_0/data_reg_RNO_17\[0\]/A  FrameMk_0/data_reg_RNO_17\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/A  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_38/A  FrameMk_0/GenFIFO_Byte/XOR2_38/Y  FrameMk_0/GenFIFO_Byte/XOR2_38_RNITK6R/A  FrameMk_0/GenFIFO_Byte/XOR2_38_RNITK6R/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_13/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_13/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I35_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[11\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[11\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/A  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I0_CO1/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[1\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[1\]/Y  Sdram_cmd_0/SD_wrAddr_row\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/ByteDout_RNO_8\[1\]/B  FrameMk_0/ByteDout_RNO_8\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/C  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[4\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[4\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/latchGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[1\]/CLK  FrameMk_0/rowcnt\[1\]/Q  FrameMk_0/rowcnt_RNIO28F\[2\]/B  FrameMk_0/rowcnt_RNIO28F\[2\]/Y  FrameMk_0/rowcnt_RNIDFDP\[4\]/A  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNI6SI31\[6\]/C  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/LVDS_ok_RNO/A  FrameMk_0/LVDS_ok_RNO/Y  FrameMk_0/LVDS_ok/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_11_i_0_a5_1_0\[12\]/A  Sdram_cmd_0/addr_11_i_0_a5_1_0\[12\]/Y  Sdram_cmd_0/addr_RNO_0\[12\]/C  Sdram_cmd_0/addr_RNO_0\[12\]/Y  Sdram_cmd_0/addr_RNO\[12\]/A  Sdram_cmd_0/addr_RNO\[12\]/Y  Sdram_cmd_0/addr\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[7\]/CLK  Uart_ctl_0/OvertimeCnt\[7\]/Q  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/B  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIQ9V3\[2\]/S  FrameMk_0/ByteSel_RNIQ9V3\[2\]/Y  FrameMk_0/ByteSel_RNINR6B\[2\]/A  FrameMk_0/ByteSel_RNINR6B\[2\]/Y  FrameMk_0/ByteSel_RNIBL851_0\[2\]/C  FrameMk_0/ByteSel_RNIBL851_0\[2\]/Y  FrameMk_0/data_reg_RNO_9\[4\]/A  FrameMk_0/data_reg_RNO_9\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/B  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[1\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[1\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/C  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[6\]/CLK  FrameMk_0/PKGCnt\[6\]/Q  FrameMk_0/PKGCnt_RNICNE41\[6\]/B  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[5\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[5\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_wr_0/INV_2/A  Fifo_wr_0/INV_2/Y  Fifo_wr_0/INV_2_RNI0DUL3_0/B  Fifo_wr_0/INV_2_RNI0DUL3_0/Y  Fifo_wr_0/INV_0_RNI3UC45/C  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/A  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/A  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/Y  COREUART_0/CUARTliOL/CUARTol\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIK1V3\[2\]/S  FrameMk_0/ByteSel_RNIK1V3\[2\]/Y  FrameMk_0/ByteSel_RNIHJ6B_0\[2\]/B  FrameMk_0/ByteSel_RNIHJ6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/A  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_7/A  FrameMk_0/GenFIFO_Byte/XOR2_7/Y  FrameMk_0/GenFIFO_Byte/AND2_41/B  FrameMk_0/GenFIFO_Byte/AND2_41/Y  FrameMk_0/GenFIFO_Byte/AO1_0/A  FrameMk_0/GenFIFO_Byte/AO1_0/Y  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/C  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/Y  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/B  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_11/A  FrameMk_0/GenFIFO_Byte/XOR2_11/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_2_inst/A  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_2_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_21/B  FrameMk_0/GenFIFO_Byte/XNOR2_21/Y  FrameMk_0/GenFIFO_Byte/AND3_5/C  FrameMk_0/GenFIFO_Byte/AND3_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_75/A  FrameMk_0/GenFIFO_Byte/XOR2_75/Y  FrameMk_0/GenFIFO_Byte/XOR2_75_RNID4MM/A  FrameMk_0/GenFIFO_Byte/XOR2_75_RNID4MM/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_12/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_12/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[3\]/CLK  FrameMk_0/rowcnt\[3\]/Q  FrameMk_0/rowcnt_RNIDFDP\[4\]/B  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNI6SI31\[6\]/C  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/A  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_un1_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I39_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I83_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I83_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[4\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[4\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIK1V3\[2\]/S  FrameMk_0/ByteSel_RNIK1V3\[2\]/Y  FrameMk_0/ByteSel_RNIHJ6B\[2\]/A  FrameMk_0/ByteSel_RNIHJ6B\[2\]/Y  FrameMk_0/ByteSel_RNIBL851_0\[2\]/B  FrameMk_0/ByteSel_RNIBL851_0\[2\]/Y  FrameMk_0/data_reg_RNO_9\[4\]/A  FrameMk_0/data_reg_RNO_9\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/B  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst/Q  Fifo_rd_0/AND2_28/A  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/AO1_8/B  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/AO1_13/B  Fifo_rd_0/AO1_13/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_rd_0/XNOR2_6/A  Fifo_rd_0/XNOR2_6/Y  Fifo_rd_0/AND2_25/B  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/C  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[8\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[8\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_rd_0/XOR2_2/A  Fifo_rd_0/XOR2_2/Y  Fifo_rd_0/AO1_8/A  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/AO1_13/B  Fifo_rd_0/AO1_13/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_rd_0/XNOR2_6/A  Fifo_rd_0/XNOR2_6/Y  Fifo_rd_0/AND2_25/B  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I19_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I19_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[3\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[3\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/B  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[8\]/CLK  Uart_ctl_0/OvertimeCnt\[8\]/Q  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/C  Uart_ctl_0/OvertimeCnt_RNIBRFL1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIC0K7\[2\]/S  FrameMk_0/ByteSel_RNIC0K7\[2\]/Y  FrameMk_0/ByteSel_RNI9IRE_0\[2\]/A  FrameMk_0/ByteSel_RNI9IRE_0\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/B  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/A  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_50/A  FrameMk_0/GenFIFO_Byte/XOR2_50/Y  FrameMk_0/GenFIFO_Byte/AND2_41/A  FrameMk_0/GenFIFO_Byte/AND2_41/Y  FrameMk_0/GenFIFO_Byte/AO1_0/A  FrameMk_0/GenFIFO_Byte/AO1_0/Y  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/C  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/Y  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/B  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[0\]/CLK  FrameMk_0/DelayCnt\[0\]/Q  FrameMk_0/DelayCnt_RNIV8RB\[0\]/A  FrameMk_0/DelayCnt_RNIV8RB\[0\]/Y  FrameMk_0/ByteDout_RNO_11\[0\]/B  FrameMk_0/ByteDout_RNO_11\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[0\]/C  FrameMk_0/ByteDout_RNO_8\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/C  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[8\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[8\]/Y  Sdram_cmd_0/SD_rdAddr_row\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[9\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[9\]/Y  Sdram_cmd_0/SD_rdAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[7\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[7\]/Y  Sdram_cmd_0/SD_rdAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[6\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[6\]/Y  Sdram_cmd_0/SD_rdAddr_row\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[5\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[5\]/Y  Sdram_cmd_0/SD_rdAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[4\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[10\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[3\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[3\]/Y  Sdram_cmd_0/SD_rdAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[2\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[2\]/Y  Sdram_cmd_0/SD_rdAddr_row\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/A  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[0\]/C  Sdram_cmd_0/SD_rdAddr_row_RNO\[0\]/Y  Sdram_cmd_0/SD_rdAddr_row\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[9\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[9\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNIIS44\[9\]/B  Sdram_cmd_0/SD_rdAddr_row_RNIIS44\[9\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI8MI5\[5\]/A  Sdram_cmd_0/SD_rdAddr_row_RNI8MI5\[5\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/A  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[3\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[3\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_1_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_1_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_48/A  FrameMk_0/GenFIFO_Byte/XOR2_48/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_1_inst/A  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_1_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_17/B  FrameMk_0/GenFIFO_Byte/XNOR2_17/Y  FrameMk_0/GenFIFO_Byte/AND3_5/B  FrameMk_0/GenFIFO_Byte/AND3_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/Y  FrameMk_0/ByteDout_RNO_10\[3\]/B  FrameMk_0/ByteDout_RNO_10\[3\]/Y  FrameMk_0/ByteDout_RNO_5\[3\]/C  FrameMk_0/ByteDout_RNO_5\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/C  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_Reg\[37\]/CLK  FrameMk_0/CRC_Reg\[37\]/Q  FrameMk_0/Com_8b10b/F4_RNO/B  FrameMk_0/Com_8b10b/F4_RNO/Y  FrameMk_0/Com_8b10b/F4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/CRC_Reg\[38\]/CLK  FrameMk_0/CRC_Reg\[38\]/Q  FrameMk_0/Com_8b10b/G4_RNO/B  FrameMk_0/Com_8b10b/G4_RNO/Y  FrameMk_0/Com_8b10b/G4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/data_reg_RNO_16\[4\]/C  FrameMk_0/data_reg_RNO_16\[4\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/C  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/A  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[0\]/CLK  FrameMk_0/DelayCnt\[0\]/Q  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/A  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/Y  FrameMk_0/ByteDout_RNO_11\[2\]/B  FrameMk_0/ByteDout_RNO_11\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/C  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/A  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[4\]/B  Sdram_cmd_0/addr_RNO_2\[4\]/Y  Sdram_cmd_0/addr_RNO\[4\]/C  Sdram_cmd_0/addr_RNO\[4\]/Y  Sdram_cmd_0/addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/A  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[3\]/B  Sdram_cmd_0/addr_RNO_2\[3\]/Y  Sdram_cmd_0/addr_RNO\[3\]/C  Sdram_cmd_0/addr_RNO\[3\]/Y  Sdram_cmd_0/addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_wr_0/XOR2_2/A  Fifo_wr_0/XOR2_2/Y  Fifo_wr_0/AO1_8/A  Fifo_wr_0/AO1_8/Y  Fifo_wr_0/AO1_13/B  Fifo_wr_0/AO1_13/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_wr_0/XNOR2_6/A  Fifo_wr_0/XNOR2_6/Y  Fifo_wr_0/AND2_25/B  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[6\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[6\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIRN6B\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIRN6B\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIEFCM\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIEFCM\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[4\]/CLK  ParaUpdata_0/ExposureT\[4\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_50/A  FrameMk_0/GenFIFO_Byte/XOR2_50/Y  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/A  FrameMk_0/GenFIFO_Byte/AND2_26_RNI289S1/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/B  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[6\]/CLK  Sdram_ini_0/counter_200\[6\]/Q  Sdram_ini_0/counter_200_RNI5P6N\[6\]/A  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_65/A  FrameMk_0/GenFIFO_Byte/XOR2_65/Y  FrameMk_0/GenFIFO_Byte/AND2_48/B  FrameMk_0/GenFIFO_Byte/AND2_48/Y  FrameMk_0/GenFIFO_Byte/AND2_56/A  FrameMk_0/GenFIFO_Byte/AND2_56/Y  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/A  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/Y  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/B  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_50/A  FrameMk_0/GenFIFO_Byte/XOR2_50/Y  FrameMk_0/GenFIFO_Byte/AND2_41/A  FrameMk_0/GenFIFO_Byte/AND2_41/Y  FrameMk_0/GenFIFO_Byte/AND2_56/B  FrameMk_0/GenFIFO_Byte/AND2_56/Y  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/A  FrameMk_0/GenFIFO_Byte/AND2_56_RNIRT9Q1/Y  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/B  FrameMk_0/GenFIFO_Byte/XOR2_74_RNIRGJS1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/C  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNILGK6\[2\]/S  FrameMk_0/ByteSel_0_RNILGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNII2SD\[2\]/B  FrameMk_0/ByteSel_0_RNII2SD\[2\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/C  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNI287M\[6\]/A  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNO_0\[7\]/B  FrameMk_0/DataClkCnt_RNO_0\[7\]/Y  FrameMk_0/DataClkCnt_RNO\[7\]/B  FrameMk_0/DataClkCnt_RNO\[7\]/Y  FrameMk_0/DataClkCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_69/A  FrameMk_0/GenFIFO_Byte/XOR2_69/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_3_inst/A  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_3_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_19/B  FrameMk_0/GenFIFO_Byte/XNOR2_19/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_1/A  FrameMk_0/GenFIFO_Byte/XOR2_1/Y  FrameMk_0/GenFIFO_Byte/XOR2_1_RNI6J0D1/A  FrameMk_0/GenFIFO_Byte/XOR2_1_RNI6J0D1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_11/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_11/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/ClkEn_1_RNI6E5E/A  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/ClkEn_1_RNI418K/A  FrameMk_0/ClkEn_1_RNI418K/Y  FrameMk_0/StepCnt_RNIF8SQ\[3\]/A  FrameMk_0/StepCnt_RNIF8SQ\[3\]/Y  FrameMk_0/StepCnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNI6KJ7\[2\]/S  FrameMk_0/ByteSel_RNI6KJ7\[2\]/Y  FrameMk_0/ByteSel_RNI36RE\[2\]/A  FrameMk_0/ByteSel_RNI36RE\[2\]/Y  FrameMk_0/ByteSel_RNIBL851_0\[2\]/A  FrameMk_0/ByteSel_RNIBL851_0\[2\]/Y  FrameMk_0/data_reg_RNO_9\[4\]/A  FrameMk_0/data_reg_RNO_9\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/B  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[8\]/B  FrameMk_0/REGEN/CycCnt_RNO\[8\]/Y  FrameMk_0/REGEN/CycCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[0\]/CLK  Sdram_ini_0/counter_200\[0\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/B  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNISCHQ\[7\]/B  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNO\[8\]/A  Sdram_ini_0/counter_200_RNO\[8\]/Y  Sdram_ini_0/counter_200\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/WFO/CLK  Main_ctl4SD_0/fifo_rdGen/WFO/Q  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/B  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/Y  Fifo_rd_0/AND2_MEMORYRE/B  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/AND2_28/B  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_1_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_1_inst/Y  Fifo_rd_0/XNOR2_2/A  Fifo_rd_0/XNOR2_2/Y  Fifo_rd_0/AND3_1/B  Fifo_rd_0/AND3_1/Y  Fifo_rd_0/AND2_25/A  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_rd_0/INV_2/A  Fifo_rd_0/INV_2/Y  Fifo_rd_0/INV_2_RNI1K8V2_0/B  Fifo_rd_0/INV_2_RNI1K8V2_0/Y  Fifo_rd_0/INV_0_RNITVGD4/C  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/Y  FrameMk_0/ByteDout_RNO_7\[2\]/B  FrameMk_0/ByteDout_RNO_7\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/B  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_24/A  FrameMk_0/GenFIFO_Byte/XOR2_24/Y  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/A  FrameMk_0/GenFIFO_Byte/XOR2_24_RNIN2A61/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I20_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I20_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Bit_En/CLK  FrameMk_0/Bit_En/Q  FrameMk_0/Com_8b10b/AO/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Bit_En/CLK  FrameMk_0/Bit_En/Q  FrameMk_0/Com_8b10b/BO/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Bit_En/CLK  FrameMk_0/Bit_En/Q  FrameMk_0/Com_8b10b/CO/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Bit_En/CLK  FrameMk_0/Bit_En/Q  FrameMk_0/Com_8b10b/DO/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Bit_En/CLK  FrameMk_0/Bit_En/Q  FrameMk_0/Com_8b10b/EO/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Bit_En/CLK  FrameMk_0/Bit_En/Q  FrameMk_0/Com_8b10b/IO/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/Y  FrameMk_0/Prstate_RNO_1\[5\]/C  FrameMk_0/Prstate_RNO_1\[5\]/Y  FrameMk_0/Prstate_RNO\[5\]/C  FrameMk_0/Prstate_RNO\[5\]/Y  FrameMk_0/Prstate\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I34_un1_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I34_un1_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[9\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[9\]/Y  Sdram_cmd_0/SD_rdAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_0_RNI0KUD/A  Fifo_rd_0/XOR2_0_RNI0KUD/Y  Fifo_rd_0/XNOR2_7/B  Fifo_rd_0/XNOR2_7/Y  Fifo_rd_0/AND3_0/B  Fifo_rd_0/AND3_0/Y  Fifo_rd_0/AND2_7/A  Fifo_rd_0/AND2_7/Y  Fifo_rd_0/AND2_FULLINT/A  Fifo_rd_0/AND2_FULLINT/Y  Fifo_rd_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_0_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_0_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_1/B  FrameMk_0/GenFIFO_Byte/XNOR2_1/Y  FrameMk_0/GenFIFO_Byte/AND3_5/A  FrameMk_0/GenFIFO_Byte/AND3_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I23_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[2\]/CLK  ParaUpdata_0/ExposureT\[2\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[13\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[13\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[4\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[4\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[5\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[1\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIM0F52\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[6\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[6\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[12\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[12\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/A  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/A  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/CRC_Reg_RNO_0\[0\]/A  FrameMk_0/CRC_Reg_RNO_0\[0\]/Y  FrameMk_0/CRC_Reg_RNO\[0\]/A  FrameMk_0/CRC_Reg_RNO\[0\]/Y  FrameMk_0/CRC_Reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/temp_w_n3_0_i_0/C  Sdram_cmd_0/temp_w_n3_0_i_0/Y  Sdram_cmd_0/temp_w\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/temp_w_n2_0_i_0/C  Sdram_cmd_0/temp_w_n2_0_i_0/Y  Sdram_cmd_0/temp_w\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/temp_w_n1_0_i_0/C  Sdram_cmd_0/temp_w_n1_0_i_0/Y  Sdram_cmd_0/temp_w\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_rd_0/INV_4/A  Fifo_rd_0/INV_4/Y  Fifo_rd_0/INV_4_RNI1SOU1/A  Fifo_rd_0/INV_4_RNI1SOU1/Y  Fifo_rd_0/OR2A_1/A  Fifo_rd_0/OR2A_1/Y  Fifo_rd_0/NAND3A_0/C  Fifo_rd_0/NAND3A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/B  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[5\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[5\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIRN6B\[5\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIRN6B\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIEFCM\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIEFCM\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[2\]/CLK  COREUART_0/CUARTliOL/CUARTol\[2\]/Q  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/B  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIU9V3\[2\]/S  FrameMk_0/ByteSel_RNIU9V3\[2\]/Y  FrameMk_0/ByteSel_RNIRR6B_0\[2\]/B  FrameMk_0/ByteSel_RNIRR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNI2A2Q\[2\]/C  FrameMk_0/ByteSel_RNI2A2Q\[2\]/Y  FrameMk_0/data_reg_RNO_14\[5\]/B  FrameMk_0/data_reg_RNO_14\[5\]/Y  FrameMk_0/data_reg_RNO_4\[5\]/C  FrameMk_0/data_reg_RNO_4\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/B  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/Y  FrameMk_0/ByteDout_RNO_7\[0\]/B  FrameMk_0/ByteDout_RNO_7\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/B  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/ByteDout_RNO_7\[5\]/B  FrameMk_0/ByteDout_RNO_7\[5\]/Y  FrameMk_0/ByteDout_RNO_3\[5\]/A  FrameMk_0/ByteDout_RNO_3\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/A  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I20_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I20_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/Q  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3_0/B  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst_RNI7CG3_0/Y  Fifo_wr_0/XOR2_0_RNIRCMG/B  Fifo_wr_0/XOR2_0_RNIRCMG/Y  Fifo_wr_0/XNOR2_7/B  Fifo_wr_0/XNOR2_7/Y  Fifo_wr_0/AND3_0/B  Fifo_wr_0/AND3_0/Y  Fifo_wr_0/AND2_7/A  Fifo_wr_0/AND2_7/Y  Fifo_wr_0/AND2_FULLINT/A  Fifo_wr_0/AND2_FULLINT/Y  Fifo_wr_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/WFifo_re_RNO/C  Sdram_cmd_0/WFifo_re_RNO/Y  Sdram_cmd_0/WFifo_re/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[38\]/CLK  adc_muxtmp_test_0/DataOut\[38\]/Q  My_adder0_2/MAJ3_Carry_10_inst/B  My_adder0_2/MAJ3_Carry_10_inst/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/A  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[52\]/CLK  adc_muxtmp_test_0/DataOut\[52\]/Q  My_adder0_3/MAJ3_Carry_10_inst/B  My_adder0_3/MAJ3_Carry_10_inst/Y  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/A  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[2\]/CLK  SDRAM_wr_0/wr_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/A  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[4\]/CLK  FrameMk_0/REGEN/CycCnt\[4\]/Q  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/B  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/B  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/Y  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/A  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[11\]/B  FrameMk_0/REGEN/CycCnt_RNO\[11\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[2\]/Y  COREUART_0/CUARTliOL/CUARTol\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[3\]/Y  COREUART_0/CUARTliOL/CUARTol\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[4\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[6\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[6\]/Y  COREUART_0/CUARTliOL/CUARTol\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/Y  COREUART_0/CUARTliOL/CUARTol\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[9\]/Y  COREUART_0/CUARTliOL/CUARTol\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[10\]/Y  COREUART_0/CUARTliOL/CUARTol\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[11\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[11\]/Y  COREUART_0/CUARTliOL/CUARTol\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[10\]/CLK  adc_muxtmp_test_0/DataOut\[10\]/Q  My_adder0_0/MAJ3_Carry_10_inst/B  My_adder0_0/MAJ3_Carry_10_inst/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/A  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[24\]/CLK  adc_muxtmp_test_0/DataOut\[24\]/Q  My_adder0_1/MAJ3_Carry_10_inst/B  My_adder0_1/MAJ3_Carry_10_inst/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/A  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_col_RNIKHCB\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIKHCB\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/A  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIG9V3\[2\]/S  FrameMk_0/ByteSel_RNIG9V3\[2\]/Y  FrameMk_0/ByteSel_RNIDR6B_0\[2\]/A  FrameMk_0/ByteSel_RNIDR6B_0\[2\]/Y  FrameMk_0/data_reg_RNO_17\[0\]/B  FrameMk_0/data_reg_RNO_17\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/A  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_59/A  FrameMk_0/GenFIFO_Byte/XOR2_59/Y  FrameMk_0/GenFIFO_Byte/XOR2_59_RNICO021/A  FrameMk_0/GenFIFO_Byte/XOR2_59_RNICO021/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_9/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_9/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIGH79\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIGH79\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIOUDI\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIOUDI\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/addr_RNO_0\[0\]/B  Sdram_cmd_0/addr_RNO_0\[0\]/Y  Sdram_cmd_0/addr_RNO\[0\]/A  Sdram_cmd_0/addr_RNO\[0\]/Y  Sdram_cmd_0/addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/addr_RNO_0\[1\]/B  Sdram_cmd_0/addr_RNO_0\[1\]/Y  Sdram_cmd_0/addr_RNO\[1\]/A  Sdram_cmd_0/addr_RNO\[1\]/Y  Sdram_cmd_0/addr\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[3\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[3\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[3\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[3\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNI0OGD_4\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_4\[2\]/Y  FrameMk_0/data_reg_RNO_23\[7\]/A  FrameMk_0/data_reg_RNO_23\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/B  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[7\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[7\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[7\]/B  Uart_ctl_0/OvertimeCnt_RNO\[7\]/Y  Uart_ctl_0/OvertimeCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[3\]/CLK  ParaUpdata_0/Accnum\[3\]/Q  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/A  FrameMk_0/ByteSel_RNIIB7K_1\[0\]/Y  FrameMk_0/data_reg_RNO_10\[5\]/A  FrameMk_0/data_reg_RNO_10\[5\]/Y  FrameMk_0/data_reg_RNO_2\[5\]/B  FrameMk_0/data_reg_RNO_2\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/C  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/NAND2_0_RNIIDKD/A  Fifo_rd_0/NAND2_0_RNIIDKD/Y  Fifo_rd_0/XNOR2_0/B  Fifo_rd_0/XNOR2_0/Y  Fifo_rd_0/AND3_0/A  Fifo_rd_0/AND3_0/Y  Fifo_rd_0/AND2_7/A  Fifo_rd_0/AND2_7/Y  Fifo_rd_0/AND2_FULLINT/A  Fifo_rd_0/AND2_FULLINT/Y  Fifo_rd_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNIVNIJ\[4\]/B  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNIVNIJ\[4\]/B  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNIVNIJ\[4\]/B  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNIVNIJ\[4\]/B  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNIVNIJ\[4\]/B  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNIVNIJ\[4\]/B  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNIVNIJ\[4\]/B  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNIVNIJ\[4\]/B  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/XOR2_WDIFF_0_inst/A  Fifo_wr_0/XOR2_WDIFF_0_inst/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_3/C  Fifo_wr_0/DFN1C0_AFULL_RNO_3/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/A  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNID6HD1/A  Sdram_cmd_0/sdram_enReg_RNID6HD1/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[5\]/C  Sdram_cmd_0/SD_WrAddr_col_RNO\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[4\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[4\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[4\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[4\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/C  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/A  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/temp_w_n0_0_i_0/A  Sdram_cmd_0/temp_w_n0_0_i_0/Y  Sdram_cmd_0/temp_w\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/Prstate_RNIUBEB1\[4\]/B  FrameMk_0/Prstate_RNIUBEB1\[4\]/Y  FrameMk_0/DataClkCnt_RNO\[0\]/A  FrameMk_0/DataClkCnt_RNO\[0\]/Y  FrameMk_0/DataClkCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[3\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[3\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I21_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I21_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I34_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_ResultAva_RNIFHTG/A  FrameMk_0/CRC_ResultAva_RNIFHTG/Y  FrameMk_0/CRC_Reg_RNO\[0\]/C  FrameMk_0/CRC_Reg_RNO\[0\]/Y  FrameMk_0/CRC_Reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[6\]/CLK  FrameMk_0/DataClkCnt\[6\]/Q  FrameMk_0/DataClkCnt_RNI287M\[6\]/B  FrameMk_0/DataClkCnt_RNI287M\[6\]/Y  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/B  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/A  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[8\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[8\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[8\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[8\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/C  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNO\[9\]/A  FrameMk_0/PKGCnt_RNO\[9\]/Y  FrameMk_0/PKGCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNII1V3\[2\]/S  FrameMk_0/ByteSel_RNII1V3\[2\]/Y  FrameMk_0/ByteSel_RNIFJ6B_0\[2\]/B  FrameMk_0/ByteSel_RNIFJ6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/A  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/A  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[15\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[15\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO_0\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO_0\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4VOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_4\[0\]/B  FrameMk_0/data_reg_RNO_4\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/B  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[4\]/CLK  FrameMk_0/rowcnt\[4\]/Q  FrameMk_0/rowcnt_RNIDFDP\[4\]/C  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNI6SI31\[6\]/C  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/A  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNO\[8\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNO\[8\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNO\[8\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNO\[8\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[6\]/CLK  COREUART_0/CUARTliOL/CUARTol\[6\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/B  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNI81V3\[2\]/S  FrameMk_0/ByteSel_RNI81V3\[2\]/Y  FrameMk_0/ByteSel_RNI5J6B\[2\]/B  FrameMk_0/ByteSel_RNI5J6B\[2\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/B  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[8\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[6\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_col_RNIKHCB\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIKHCB\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/Y  Sdram_cmd_0/addr_RNO_5\[10\]/C  Sdram_cmd_0/addr_RNO_5\[10\]/Y  Sdram_cmd_0/addr_RNO_2\[10\]/A  Sdram_cmd_0/addr_RNO_2\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/C  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO_1\[7\]/A  Uart_ctl_0/OvertimeCnt_RNO_1\[7\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[7\]/C  Uart_ctl_0/OvertimeCnt_RNO\[7\]/Y  Uart_ctl_0/OvertimeCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[8\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB\[0\]/Y  FrameMk_0/ByteDout_RNO_7\[5\]/C  FrameMk_0/ByteDout_RNO_7\[5\]/Y  FrameMk_0/ByteDout_RNO_3\[5\]/A  FrameMk_0/ByteDout_RNO_3\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/A  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_20/A  FrameMk_0/GenFIFO_Byte/XOR2_20/Y  FrameMk_0/GenFIFO_Byte/XOR2_20_RNISGNV/A  FrameMk_0/GenFIFO_Byte/XOR2_20_RNISGNV/Y  FrameMk_0/GenFIFO_Byte/AND3_6_RNO_0/A  FrameMk_0/GenFIFO_Byte/AND3_6_RNO_0/Y  FrameMk_0/GenFIFO_Byte/AND3_6/C  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[3\]/CLK  Uart_ctl_0/PrState\[3\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/A  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNIVNIJ\[4\]/B  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/A  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIASJ7\[2\]/S  FrameMk_0/ByteSel_RNIASJ7\[2\]/Y  FrameMk_0/ByteSel_RNI2A2Q\[2\]/A  FrameMk_0/ByteSel_RNI2A2Q\[2\]/Y  FrameMk_0/data_reg_RNO_14\[5\]/B  FrameMk_0/data_reg_RNO_14\[5\]/Y  FrameMk_0/data_reg_RNO_4\[5\]/C  FrameMk_0/data_reg_RNO_4\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/B  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[1\]/CLK  ParaUpdata_0/Accnum\[1\]/Q  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/B  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_2\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_2\[2\]/Y  FrameMk_0/data_reg_RNO_6\[7\]/B  FrameMk_0/data_reg_RNO_6\[7\]/Y  FrameMk_0/data_reg_RNO_1\[7\]/A  FrameMk_0/data_reg_RNO_1\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/B  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_2\[2\]/B  FrameMk_0/ByteSel_0_RNI0OGD_2\[2\]/Y  FrameMk_0/data_reg_RNO_6\[6\]/B  FrameMk_0/data_reg_RNO_6\[6\]/Y  FrameMk_0/data_reg_RNO_1\[6\]/A  FrameMk_0/data_reg_RNO_1\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/B  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[5\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[5\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNID6HD1/A  Sdram_cmd_0/sdram_enReg_RNID6HD1/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[3\]/B  Sdram_cmd_0/SD_WrAddr_col_RNO\[3\]/Y  Sdram_cmd_0/SD_WrAddr_col\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I25_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I25_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I36_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I50_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[3\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[3\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNI13HF\[3\]/B  Sdram_cmd_0/SD_rdAddr_col_RNI13HF\[3\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/B  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_34/A  FrameMk_0/GenFIFO_Byte/XOR2_34/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_2_inst/A  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_2_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_13/A  FrameMk_0/GenFIFO_Byte/XNOR2_13/Y  FrameMk_0/GenFIFO_Byte/AND3_7/C  FrameMk_0/GenFIFO_Byte/AND3_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_72/A  FrameMk_0/GenFIFO_Byte/XOR2_72/Y  FrameMk_0/GenFIFO_Byte/XOR2_72_RNIIQDR/A  FrameMk_0/GenFIFO_Byte/XOR2_72_RNIIQDR/Y  FrameMk_0/GenFIFO_Byte/AND3_6_RNO/A  FrameMk_0/GenFIFO_Byte/AND3_6_RNO/Y  FrameMk_0/GenFIFO_Byte/AND3_6/B  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[2\]/CLK  ParaUpdata_0/Accnum\[2\]/Q  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_28\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4_0\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[2\]/B  FrameMk_0/data_reg_RNO_1\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/B  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/StepCnt\[3\]/CLK  FrameMk_0/StepCnt\[3\]/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/A  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/B  FrameMk_0/StepCnt_RNIS5FH_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[29\]/A  FrameMk_0/CRC_Reg_RNO_2\[29\]/Y  FrameMk_0/CRC_Reg_RNO\[29\]/C  FrameMk_0/CRC_Reg_RNO\[29\]/Y  FrameMk_0/CRC_Reg\[29\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[8\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_2\[0\]/B  Sdram_cmd_0/addr_RNO_2\[0\]/Y  Sdram_cmd_0/addr_RNO\[0\]/C  Sdram_cmd_0/addr_RNO\[0\]/Y  Sdram_cmd_0/addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_2\[1\]/B  Sdram_cmd_0/addr_RNO_2\[1\]/Y  Sdram_cmd_0/addr_RNO\[1\]/C  Sdram_cmd_0/addr_RNO\[1\]/Y  Sdram_cmd_0/addr\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNILGK6\[2\]/S  FrameMk_0/ByteSel_0_RNILGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNII2SD_0\[2\]/B  FrameMk_0/ByteSel_0_RNII2SD_0\[2\]/Y  FrameMk_0/data_reg_RNO_16\[2\]/A  FrameMk_0/data_reg_RNO_16\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/C  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[2\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[2\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_0/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/A  Uart_ctl_0/OvertimeCnt_RNIUDJ91\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[4\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[4\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/C  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[6\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[6\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI36I7\[5\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI36I7\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNID9611\[10\]/Y  Sdram_cmd_0/sdram_enReg_RNID6HD1/B  Sdram_cmd_0/sdram_enReg_RNID6HD1/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[5\]/C  Sdram_cmd_0/SD_WrAddr_col_RNO\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_11_i_a3\[1\]/B  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/dqm_1_RNO\[0\]/B  Sdram_cmd_0/dqm_1_RNO\[0\]/Y  Sdram_cmd_0/dqm_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[5\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[5\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/C  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/A  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_1\[8\]/C  Sdram_cmd_0/addr_RNO_1\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/B  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_1\[3\]/C  Sdram_cmd_0/addr_RNO_1\[3\]/Y  Sdram_cmd_0/addr_RNO\[3\]/B  Sdram_cmd_0/addr_RNO\[3\]/Y  Sdram_cmd_0/addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_1\[4\]/C  Sdram_cmd_0/addr_RNO_1\[4\]/Y  Sdram_cmd_0/addr_RNO\[4\]/B  Sdram_cmd_0/addr_RNO\[4\]/Y  Sdram_cmd_0/addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_1\[6\]/C  Sdram_cmd_0/addr_RNO_1\[6\]/Y  Sdram_cmd_0/addr_RNO\[6\]/B  Sdram_cmd_0/addr_RNO\[6\]/Y  Sdram_cmd_0/addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_1\[7\]/C  Sdram_cmd_0/addr_RNO_1\[7\]/Y  Sdram_cmd_0/addr_RNO\[7\]/B  Sdram_cmd_0/addr_RNO\[7\]/Y  Sdram_cmd_0/addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_1\[9\]/C  Sdram_cmd_0/addr_RNO_1\[9\]/Y  Sdram_cmd_0/addr_RNO\[9\]/B  Sdram_cmd_0/addr_RNO\[9\]/Y  Sdram_cmd_0/addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_1_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_1_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_36/A  FrameMk_0/GenFIFO_Byte/XOR2_36/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_1_inst/A  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_1_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_7/A  FrameMk_0/GenFIFO_Byte/XNOR2_7/Y  FrameMk_0/GenFIFO_Byte/AND3_7/B  FrameMk_0/GenFIFO_Byte/AND3_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[5\]/CLK  COREUART_0/CUARTliOL/CUARTol\[5\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/A  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/StepCnt\[3\]/CLK  FrameMk_0/StepCnt\[3\]/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/A  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/StepCnt_RNIS5FH\[3\]/B  FrameMk_0/StepCnt_RNIS5FH\[3\]/Y  FrameMk_0/CRC_Reg_RNO_2\[10\]/A  FrameMk_0/CRC_Reg_RNO_2\[10\]/Y  FrameMk_0/CRC_Reg_RNO\[10\]/C  FrameMk_0/CRC_Reg_RNO\[10\]/Y  FrameMk_0/CRC_Reg\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[3\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[3\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_0\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[0\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[0\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNIQAP2\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIQAP2\[1\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/B  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/ras_n_RNO_0/B  Sdram_cmd_0/ras_n_RNO_0/Y  Sdram_cmd_0/ras_n_RNO/A  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[4\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[4\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1P0_EMPTY/CLK  Fifo_wr_0/DFN1P0_EMPTY/Q  Fifo_wr_0/NAND2_1/A  Fifo_wr_0/NAND2_1/Y  Fifo_wr_0/AND2_MEMORYRE/A  Fifo_wr_0/AND2_MEMORYRE/Y  Fifo_wr_0/AND2_28/B  Fifo_wr_0/AND2_28/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_1_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_1_inst/Y  Fifo_wr_0/XNOR2_2/A  Fifo_wr_0/XNOR2_2/Y  Fifo_wr_0/AND3_1/B  Fifo_wr_0/AND3_1/Y  Fifo_wr_0/AND2_25/A  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I49_Y_0_0/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I49_Y_0_0/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_ResultAva_RNIFHTG/A  FrameMk_0/CRC_ResultAva_RNIFHTG/Y  FrameMk_0/CRC_Reg_RNO\[4\]/A  FrameMk_0/CRC_Reg_RNO\[4\]/Y  FrameMk_0/CRC_Reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_ResultAva_RNIFHTG/A  FrameMk_0/CRC_ResultAva_RNIFHTG/Y  FrameMk_0/CRC_Reg_RNO\[6\]/A  FrameMk_0/CRC_Reg_RNO\[6\]/Y  FrameMk_0/CRC_Reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_ResultAva_RNIFHTG/A  FrameMk_0/CRC_ResultAva_RNIFHTG/Y  FrameMk_0/CRC_Reg_RNO\[1\]/A  FrameMk_0/CRC_Reg_RNO\[1\]/Y  FrameMk_0/CRC_Reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_ResultAva_RNIFHTG/A  FrameMk_0/CRC_ResultAva_RNIFHTG/Y  FrameMk_0/CRC_Reg_RNO\[2\]/A  FrameMk_0/CRC_Reg_RNO\[2\]/Y  FrameMk_0/CRC_Reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_ResultAva_RNIFHTG/A  FrameMk_0/CRC_ResultAva_RNIFHTG/Y  FrameMk_0/CRC_Reg_RNO\[3\]/A  FrameMk_0/CRC_Reg_RNO\[3\]/Y  FrameMk_0/CRC_Reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_ResultAva_RNIFHTG/A  FrameMk_0/CRC_ResultAva_RNIFHTG/Y  FrameMk_0/CRC_Reg_RNO\[5\]/A  FrameMk_0/CRC_Reg_RNO\[5\]/Y  FrameMk_0/CRC_Reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_ResultAva_RNIFHTG/A  FrameMk_0/CRC_ResultAva_RNIFHTG/Y  FrameMk_0/CRC_Reg_RNO\[7\]/A  FrameMk_0/CRC_Reg_RNO\[7\]/Y  FrameMk_0/CRC_Reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Din_Delay4\[5\]/CLK  FrameMk_0/Din_Delay4\[5\]/Q  FrameMk_0/Com_8b10b/F4_RNO/A  FrameMk_0/Com_8b10b/F4_RNO/Y  FrameMk_0/Com_8b10b/F4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Din_Delay4\[6\]/CLK  FrameMk_0/Din_Delay4\[6\]/Q  FrameMk_0/Com_8b10b/G4_RNO/A  FrameMk_0/Com_8b10b/G4_RNO/Y  FrameMk_0/Com_8b10b/G4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/Din_Delay4\[7\]/CLK  FrameMk_0/Din_Delay4\[7\]/Q  FrameMk_0/Com_8b10b/H4_RNO/A  FrameMk_0/Com_8b10b/H4_RNO/Y  FrameMk_0/Com_8b10b/H4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT Main_ctl4SD_0/notfirstFrame/CLK  Main_ctl4SD_0/notfirstFrame/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/A  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/B  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[35\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[35\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[35\]/C  Main_ctl4SD_0/Data2ACC_RNO\[35\]/Y  Main_ctl4SD_0/Data2ACC\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/notfirstFrame/CLK  Main_ctl4SD_0/notfirstFrame/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/A  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/B  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[18\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[18\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[18\]/C  Main_ctl4SD_0/Data2ACC_RNO\[18\]/Y  Main_ctl4SD_0/Data2ACC\[18\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_58/A  FrameMk_0/GenFIFO_Byte/AND2_58/Y  FrameMk_0/GenFIFO_Byte/AND2_58_RNIJ2FF1/C  FrameMk_0/GenFIFO_Byte/AND2_58_RNIJ2FF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_61_RNIFHOH1/B  FrameMk_0/GenFIFO_Byte/XOR2_61_RNIFHOH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_2/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/LVDS_enReg/CLK  Sdram_cmd_0/LVDS_enReg/Q  Main_ctl4SD_0/un6_sdramenreg/A  Main_ctl4SD_0/un6_sdramenreg/Y  Sdram_cmd_0/sdram_enReg_RNIU39L/B  Sdram_cmd_0/sdram_enReg_RNIU39L/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_51/A  FrameMk_0/GenFIFO_Byte/XOR2_51/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_3_inst/A  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_3_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_14/A  FrameMk_0/GenFIFO_Byte/XNOR2_14/Y  FrameMk_0/GenFIFO_Byte/AND3_6/A  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_73/A  FrameMk_0/GenFIFO_Byte/XOR2_73/Y  FrameMk_0/GenFIFO_Byte/XOR2_73_RNIRUIL1/A  FrameMk_0/GenFIFO_Byte/XOR2_73_RNIRUIL1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_10/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_10/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[4\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[4\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNI13HF\[3\]/A  Sdram_cmd_0/SD_rdAddr_col_RNI13HF\[3\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/B  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_0_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_0_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_12/A  FrameMk_0/GenFIFO_Byte/XNOR2_12/Y  FrameMk_0/GenFIFO_Byte/AND3_7/A  FrameMk_0/GenFIFO_Byte/AND3_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/ras_n_5_7_0_0_a3/B  Sdram_cmd_0/ras_n_5_7_0_0_a3/Y  Sdram_cmd_0/ras_n_5_7_0_0_o5/C  Sdram_cmd_0/ras_n_5_7_0_0_o5/Y  Sdram_cmd_0/ras_n_RNO/C  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_13\[4\]/B  FrameMk_0/data_reg_RNO_13\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/B  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/data_reg_RNO_14\[0\]/C  FrameMk_0/data_reg_RNO_14\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/B  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[7\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[7\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I25_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I25_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I64_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I64_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I75_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I75_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I90_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I90_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_63/A  FrameMk_0/GenFIFO_Byte/XOR2_63/Y  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/A  FrameMk_0/GenFIFO_Byte/XOR2_63_RNIOURA1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[26\]/CLK  Main_ctl4SD_0/LVDS_data\[26\]/Q  FrameMk_0/ByteSel_RNIQ9V3\[2\]/A  FrameMk_0/ByteSel_RNIQ9V3\[2\]/Y  FrameMk_0/ByteSel_RNINR6B_0\[2\]/B  FrameMk_0/ByteSel_RNINR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIQ12Q\[2\]/B  FrameMk_0/ByteSel_RNIQ12Q\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/B  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[66\]/CLK  Main_ctl4SD_0/LVDS_data\[66\]/Q  FrameMk_0/ByteSel_RNIQ9V3\[2\]/B  FrameMk_0/ByteSel_RNIQ9V3\[2\]/Y  FrameMk_0/ByteSel_RNINR6B_0\[2\]/B  FrameMk_0/ByteSel_RNINR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIQ12Q\[2\]/B  FrameMk_0/ByteSel_RNIQ12Q\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/B  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_14_i_0_RNO_0\[28\]/B  FrameMk_0/CRC_Reg_14_i_0_RNO_0\[28\]/Y  FrameMk_0/CRC_Reg_14_i_0_RNO\[28\]/A  FrameMk_0/CRC_Reg_14_i_0_RNO\[28\]/Y  FrameMk_0/CRC_Reg_14_i_0\[28\]/B  FrameMk_0/CRC_Reg_14_i_0\[28\]/Y  FrameMk_0/CRC_Reg\[28\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_1\[37\]/B  FrameMk_0/CRC_Reg_RNO_1\[37\]/Y  FrameMk_0/CRC_Reg_RNO_0\[37\]/C  FrameMk_0/CRC_Reg_RNO_0\[37\]/Y  FrameMk_0/CRC_Reg_RNO\[37\]/C  FrameMk_0/CRC_Reg_RNO\[37\]/Y  FrameMk_0/CRC_Reg\[37\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_1\[36\]/B  FrameMk_0/CRC_Reg_RNO_1\[36\]/Y  FrameMk_0/CRC_Reg_RNO_0\[36\]/C  FrameMk_0/CRC_Reg_RNO_0\[36\]/Y  FrameMk_0/CRC_Reg_RNO\[36\]/C  FrameMk_0/CRC_Reg_RNO\[36\]/Y  FrameMk_0/CRC_Reg\[36\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_1\[38\]/B  FrameMk_0/CRC_Reg_RNO_1\[38\]/Y  FrameMk_0/CRC_Reg_RNO_0\[38\]/C  FrameMk_0/CRC_Reg_RNO_0\[38\]/Y  FrameMk_0/CRC_Reg_RNO\[38\]/C  FrameMk_0/CRC_Reg_RNO\[38\]/Y  FrameMk_0/CRC_Reg\[38\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNID6HD1/A  Sdram_cmd_0/sdram_enReg_RNID6HD1/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/C  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNID6HD1/A  Sdram_cmd_0/sdram_enReg_RNID6HD1/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[4\]/C  Sdram_cmd_0/SD_WrAddr_col_RNO\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNID6HD1/A  Sdram_cmd_0/sdram_enReg_RNID6HD1/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[6\]/C  Sdram_cmd_0/SD_WrAddr_col_RNO\[6\]/Y  Sdram_cmd_0/SD_WrAddr_col\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNID6HD1/A  Sdram_cmd_0/sdram_enReg_RNID6HD1/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[8\]/C  Sdram_cmd_0/SD_WrAddr_col_RNO\[8\]/Y  Sdram_cmd_0/SD_WrAddr_col\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNID6HD1/A  Sdram_cmd_0/sdram_enReg_RNID6HD1/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[9\]/C  Sdram_cmd_0/SD_WrAddr_col_RNO\[9\]/Y  Sdram_cmd_0/SD_WrAddr_col\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNID6HD1/A  Sdram_cmd_0/sdram_enReg_RNID6HD1/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[7\]/C  Sdram_cmd_0/SD_WrAddr_col_RNO\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNI81V3\[2\]/S  FrameMk_0/ByteSel_RNI81V3\[2\]/Y  FrameMk_0/ByteSel_RNI5J6B_0\[2\]/B  FrameMk_0/ByteSel_RNI5J6B_0\[2\]/Y  FrameMk_0/ByteSel_RNID0QH1\[2\]/B  FrameMk_0/ByteSel_RNID0QH1\[2\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/A  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_2\[12\]/B  Sdram_cmd_0/addr_RNO_2\[12\]/Y  Sdram_cmd_0/addr_RNO\[12\]/C  Sdram_cmd_0/addr_RNO\[12\]/Y  Sdram_cmd_0/addr\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/addr_11_i_0_o3\[12\]/A  Sdram_cmd_0/addr_11_i_0_o3\[12\]/Y  Sdram_cmd_0/addr_RNO_2\[11\]/B  Sdram_cmd_0/addr_RNO_2\[11\]/Y  Sdram_cmd_0/addr_RNO\[11\]/C  Sdram_cmd_0/addr_RNO\[11\]/Y  Sdram_cmd_0/addr\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[47\]/CLK  Main_ctl4SD_0/Data2ACC\[47\]/Q  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/C  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[65\]/CLK  Main_ctl4SD_0/Data2ACC\[65\]/Q  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/C  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[8\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[8\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIUR6B\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIUR6B\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJJCM\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJJCM\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[11\]/CLK  Main_ctl4SD_0/Data2ACC\[11\]/Q  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/C  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[29\]/CLK  Main_ctl4SD_0/Data2ACC\[29\]/Q  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/C  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/MAJ3_Carry_5_inst/A  My_adder0_2/MAJ3_Carry_5_inst/Y  My_adder0_2/XOR3_Sum_6_inst/C  My_adder0_2/XOR3_Sum_6_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[42\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[42\]/Y  Main_ctl4SD_0/Data2Fifo\[42\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/MAJ3_Carry_5_inst/A  My_adder0_3/MAJ3_Carry_5_inst/Y  My_adder0_3/XOR3_Sum_6_inst/C  My_adder0_3/XOR3_Sum_6_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[60\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[60\]/Y  Main_ctl4SD_0/Data2Fifo\[60\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/MAJ3_Carry_5_inst/A  My_adder0_0/MAJ3_Carry_5_inst/Y  My_adder0_0/XOR3_Sum_6_inst/C  My_adder0_0/XOR3_Sum_6_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[6\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[6\]/Y  Main_ctl4SD_0/Data2Fifo\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/MAJ3_Carry_5_inst/A  My_adder0_1/MAJ3_Carry_5_inst/Y  My_adder0_1/XOR3_Sum_6_inst/C  My_adder0_1/XOR3_Sum_6_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[24\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[24\]/Y  Main_ctl4SD_0/Data2Fifo\[24\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIASJ7\[2\]/S  FrameMk_0/ByteSel_RNIASJ7\[2\]/Y  FrameMk_0/data_reg_RNO_18\[0\]/A  FrameMk_0/data_reg_RNO_18\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/B  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[35\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[35\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[35\]/C  Main_ctl4SD_0/Data2ACC_RNO\[35\]/Y  Main_ctl4SD_0/Data2ACC\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[34\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[34\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[34\]/C  Main_ctl4SD_0/Data2ACC_RNO\[34\]/Y  Main_ctl4SD_0/Data2ACC\[34\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[33\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[33\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[33\]/C  Main_ctl4SD_0/Data2ACC_RNO\[33\]/Y  Main_ctl4SD_0/Data2ACC\[33\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[32\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[32\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[32\]/C  Main_ctl4SD_0/Data2ACC_RNO\[32\]/Y  Main_ctl4SD_0/Data2ACC\[32\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[31\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[31\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[31\]/C  Main_ctl4SD_0/Data2ACC_RNO\[31\]/Y  Main_ctl4SD_0/Data2ACC\[31\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[30\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[30\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[30\]/C  Main_ctl4SD_0/Data2ACC_RNO\[30\]/Y  Main_ctl4SD_0/Data2ACC\[30\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[29\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[29\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[29\]/C  Main_ctl4SD_0/Data2ACC_RNO\[29\]/Y  Main_ctl4SD_0/Data2ACC\[29\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[28\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[28\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[28\]/C  Main_ctl4SD_0/Data2ACC_RNO\[28\]/Y  Main_ctl4SD_0/Data2ACC\[28\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[27\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[27\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[27\]/C  Main_ctl4SD_0/Data2ACC_RNO\[27\]/Y  Main_ctl4SD_0/Data2ACC\[27\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[26\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[26\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[26\]/C  Main_ctl4SD_0/Data2ACC_RNO\[26\]/Y  Main_ctl4SD_0/Data2ACC\[26\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[25\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[25\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[25\]/C  Main_ctl4SD_0/Data2ACC_RNO\[25\]/Y  Main_ctl4SD_0/Data2ACC\[25\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[24\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[24\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[24\]/C  Main_ctl4SD_0/Data2ACC_RNO\[24\]/Y  Main_ctl4SD_0/Data2ACC\[24\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[23\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[23\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[23\]/C  Main_ctl4SD_0/Data2ACC_RNO\[23\]/Y  Main_ctl4SD_0/Data2ACC\[23\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[22\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[22\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[22\]/C  Main_ctl4SD_0/Data2ACC_RNO\[22\]/Y  Main_ctl4SD_0/Data2ACC\[22\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[21\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[21\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[21\]/C  Main_ctl4SD_0/Data2ACC_RNO\[21\]/Y  Main_ctl4SD_0/Data2ACC\[21\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[20\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[20\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[20\]/C  Main_ctl4SD_0/Data2ACC_RNO\[20\]/Y  Main_ctl4SD_0/Data2ACC\[20\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[19\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[19\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[19\]/C  Main_ctl4SD_0/Data2ACC_RNO\[19\]/Y  Main_ctl4SD_0/Data2ACC\[19\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[3\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[3\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_19/A  FrameMk_0/GenFIFO_Byte/XOR2_19/Y  FrameMk_0/GenFIFO_Byte/AND2_58_RNIJ2FF1/A  FrameMk_0/GenFIFO_Byte/AND2_58_RNIJ2FF1/Y  FrameMk_0/GenFIFO_Byte/XOR2_61_RNIFHOH1/B  FrameMk_0/GenFIFO_Byte/XOR2_61_RNIFHOH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_2/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_17\[5\]/B  FrameMk_0/data_reg_RNO_17\[5\]/Y  FrameMk_0/data_reg_RNO_6\[5\]/C  FrameMk_0/data_reg_RNO_6\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/A  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[24\]/CLK  Main_ctl4SD_0/LVDS_data\[24\]/Q  FrameMk_0/ByteSel_0_RNIPGK6\[2\]/A  FrameMk_0/ByteSel_0_RNIPGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNIP59L\[2\]/A  FrameMk_0/ByteSel_0_RNIP59L\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/A  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_FULL/CLK  Fifo_wr_0/DFN1C0_FULL/Q  Fifo_wr_0/NAND2_0/A  Fifo_wr_0/NAND2_0/Y  Fifo_wr_0/NAND2_0_RNIQAN9/A  Fifo_wr_0/NAND2_0_RNIQAN9/Y  Fifo_wr_0/XNOR2_0/B  Fifo_wr_0/XNOR2_0/Y  Fifo_wr_0/AND3_0/A  Fifo_wr_0/AND3_0/Y  Fifo_wr_0/AND2_7/A  Fifo_wr_0/AND2_7/Y  Fifo_wr_0/AND2_FULLINT/A  Fifo_wr_0/AND2_FULLINT/Y  Fifo_wr_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[64\]/CLK  Main_ctl4SD_0/LVDS_data\[64\]/Q  FrameMk_0/ByteSel_0_RNIPGK6\[2\]/B  FrameMk_0/ByteSel_0_RNIPGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNIP59L\[2\]/A  FrameMk_0/ByteSel_0_RNIP59L\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/A  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_68/A  FrameMk_0/GenFIFO_Byte/XOR2_68/Y  FrameMk_0/GenFIFO_Byte/XOR2_68_RNI84H61/A  FrameMk_0/GenFIFO_Byte/XOR2_68_RNI84H61/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_8/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[10\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[10\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIGH79\[10\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIGH79\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIOUDI\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIOUDI\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/A  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[35\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[35\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[35\]/C  Main_ctl4SD_0/Data2ACC_RNO\[35\]/Y  Main_ctl4SD_0/Data2ACC\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[6\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[6\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/B  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[7\]/CLK  Main_ctl4SD_0/LVDS_data\[7\]/Q  FrameMk_0/ByteSel_RNI8OJ7\[2\]/A  FrameMk_0/ByteSel_RNI8OJ7\[2\]/Y  FrameMk_0/ByteSel_RNI5ARE_0\[2\]/B  FrameMk_0/ByteSel_RNI5ARE_0\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q\[2\]/B  FrameMk_0/ByteSel_RNIU52Q\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/A  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_15\[7\]/C  FrameMk_0/data_reg_RNO_15\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/A  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_12\[3\]/C  FrameMk_0/data_reg_RNO_12\[3\]/Y  FrameMk_0/data_reg_RNO_6\[3\]/A  FrameMk_0/data_reg_RNO_6\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/A  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[5\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[5\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8MI5\[5\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI8MI5\[5\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/A  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[7\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[47\]/CLK  Main_ctl4SD_0/LVDS_data\[47\]/Q  FrameMk_0/ByteSel_RNI8OJ7\[2\]/B  FrameMk_0/ByteSel_RNI8OJ7\[2\]/Y  FrameMk_0/ByteSel_RNI5ARE_0\[2\]/B  FrameMk_0/ByteSel_RNI5ARE_0\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q\[2\]/B  FrameMk_0/ByteSel_RNIU52Q\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/A  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/B  FrameMk_0/GenFIFO_Byte/XOR2_3_RNIK74P/Y  FrameMk_0/GenFIFO_Byte/XOR2_72_RNIIQDR/B  FrameMk_0/GenFIFO_Byte/XOR2_72_RNIIQDR/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1\[14\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[7\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[69\]/S  Main_ctl4SD_0/intData2acc_RNO\[69\]/Y  Main_ctl4SD_0/intData2acc\[69\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[65\]/S  Main_ctl4SD_0/intData2acc_RNO\[65\]/Y  Main_ctl4SD_0/intData2acc\[65\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[60\]/S  Main_ctl4SD_0/intData2acc_RNO\[60\]/Y  Main_ctl4SD_0/intData2acc\[60\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[56\]/S  Main_ctl4SD_0/intData2acc_RNO\[56\]/Y  Main_ctl4SD_0/intData2acc\[56\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[68\]/S  Main_ctl4SD_0/intData2acc_RNO\[68\]/Y  Main_ctl4SD_0/intData2acc\[68\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[66\]/S  Main_ctl4SD_0/intData2acc_RNO\[66\]/Y  Main_ctl4SD_0/intData2acc\[66\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[59\]/S  Main_ctl4SD_0/intData2acc_RNO\[59\]/Y  Main_ctl4SD_0/intData2acc\[59\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[57\]/S  Main_ctl4SD_0/intData2acc_RNO\[57\]/Y  Main_ctl4SD_0/intData2acc\[57\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[70\]/S  Main_ctl4SD_0/intData2acc_RNO\[70\]/Y  Main_ctl4SD_0/intData2acc\[70\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[62\]/S  Main_ctl4SD_0/intData2acc_RNO\[62\]/Y  Main_ctl4SD_0/intData2acc\[62\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[61\]/S  Main_ctl4SD_0/intData2acc_RNO\[61\]/Y  Main_ctl4SD_0/intData2acc\[61\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[67\]/S  Main_ctl4SD_0/intData2acc_RNO\[67\]/Y  Main_ctl4SD_0/intData2acc\[67\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[64\]/S  Main_ctl4SD_0/intData2acc_RNO\[64\]/Y  Main_ctl4SD_0/intData2acc\[64\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[63\]/S  Main_ctl4SD_0/intData2acc_RNO\[63\]/Y  Main_ctl4SD_0/intData2acc\[63\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[58\]/S  Main_ctl4SD_0/intData2acc_RNO\[58\]/Y  Main_ctl4SD_0/intData2acc\[58\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/B  Main_ctl4SD_0/addSel_RNIGJCC\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[71\]/S  Main_ctl4SD_0/intData2acc_RNO\[71\]/Y  Main_ctl4SD_0/intData2acc\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[5\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[5\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/latchGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[0\]/CLK  SDRAM_Ref_0/Ref_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/ras_n_5_7_0_0_a3/B  Sdram_cmd_0/ras_n_5_7_0_0_a3/Y  Sdram_cmd_0/ras_n_5_7_0_0_o5/C  Sdram_cmd_0/ras_n_5_7_0_0_o5/Y  Sdram_cmd_0/ras_n_RNO/C  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/ini_state\[1\]/CLK  Sdram_ini_0/ini_state\[1\]/Q  Sdram_cmd_0/we_n_4_0_0_o3/B  Sdram_cmd_0/we_n_4_0_0_o3/Y  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/A  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/B  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_13\[1\]/C  FrameMk_0/data_reg_RNO_13\[1\]/Y  FrameMk_0/data_reg_RNO_6\[1\]/C  FrameMk_0/data_reg_RNO_6\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/C  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_20\[7\]/C  FrameMk_0/data_reg_RNO_20\[7\]/Y  FrameMk_0/data_reg_RNO_10\[7\]/C  FrameMk_0/data_reg_RNO_10\[7\]/Y  FrameMk_0/data_reg_RNO_2\[7\]/B  FrameMk_0/data_reg_RNO_2\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/C  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[0\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[0\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIEPE3\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIEPE3\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4C59\[0\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4C59\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[6\]/CLK  Main_ctl4SD_0/LVDS_data\[6\]/Q  FrameMk_0/ByteSel_RNI6KJ7\[2\]/A  FrameMk_0/ByteSel_RNI6KJ7\[2\]/Y  FrameMk_0/ByteSel_RNI36RE_0\[2\]/B  FrameMk_0/ByteSel_RNI36RE_0\[2\]/Y  FrameMk_0/ByteSel_RNIQ12Q\[2\]/A  FrameMk_0/ByteSel_RNIQ12Q\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/B  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/cas_n_RNO_5/C  Sdram_cmd_0/cas_n_RNO_5/Y  Sdram_cmd_0/cas_n_RNO_0/C  Sdram_cmd_0/cas_n_RNO_0/Y  Sdram_cmd_0/cas_n_RNO/A  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[46\]/CLK  Main_ctl4SD_0/LVDS_data\[46\]/Q  FrameMk_0/ByteSel_RNI6KJ7\[2\]/B  FrameMk_0/ByteSel_RNI6KJ7\[2\]/Y  FrameMk_0/ByteSel_RNI36RE_0\[2\]/B  FrameMk_0/ByteSel_RNI36RE_0\[2\]/Y  FrameMk_0/ByteSel_RNIQ12Q\[2\]/A  FrameMk_0/ByteSel_RNIQ12Q\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/B  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[4\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[4\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_0_RNII2SD\[2\]/A  FrameMk_0/ByteSel_0_RNII2SD\[2\]/Y  FrameMk_0/data_reg_RNO_7\[6\]/B  FrameMk_0/data_reg_RNO_7\[6\]/Y  FrameMk_0/data_reg_RNO_1\[6\]/B  FrameMk_0/data_reg_RNO_1\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/B  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIOUDI\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIOUDI\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[14\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[14\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_0/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[10\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[10\]/Y  COREUART_0/CUARTliOL/CUARTol\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I32_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I32_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I79_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I79_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I82_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I82_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/ByteDout_RNO_6\[7\]/A  FrameMk_0/ByteDout_RNO_6\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/C  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/IO/CLK  FrameMk_0/Com_8b10b/IO/Q  FrameMk_0/Shifter_RNO\[5\]/B  FrameMk_0/Shifter_RNO\[5\]/Y  FrameMk_0/Shifter\[5\]/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/EO/CLK  FrameMk_0/Com_8b10b/EO/Q  FrameMk_0/Shifter_RNO\[4\]/B  FrameMk_0/Shifter_RNO\[4\]/Y  FrameMk_0/Shifter\[4\]/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/DO/CLK  FrameMk_0/Com_8b10b/DO/Q  FrameMk_0/Shifter_RNO\[3\]/B  FrameMk_0/Shifter_RNO\[3\]/Y  FrameMk_0/Shifter\[3\]/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/CO/CLK  FrameMk_0/Com_8b10b/CO/Q  FrameMk_0/Shifter_RNO\[2\]/B  FrameMk_0/Shifter_RNO\[2\]/Y  FrameMk_0/Shifter\[2\]/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/BO/CLK  FrameMk_0/Com_8b10b/BO/Q  FrameMk_0/Shifter_RNO\[1\]/B  FrameMk_0/Shifter_RNO\[1\]/Y  FrameMk_0/Shifter\[1\]/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/AO/CLK  FrameMk_0/Com_8b10b/AO/Q  FrameMk_0/Shifter_RNO\[0\]/B  FrameMk_0/Shifter_RNO\[0\]/Y  FrameMk_0/Shifter\[0\]/D  	(4.6:4.6:4.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/data_reg_RNO_19\[5\]/A  FrameMk_0/data_reg_RNO_19\[5\]/Y  FrameMk_0/data_reg_RNO_7\[5\]/B  FrameMk_0/data_reg_RNO_7\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/B  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI02JP\[4\]/A  Uart_ctl_0/PrState_RNI02JP\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I28_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I28_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I71_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I71_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I77_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I77_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I86_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I86_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I24_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I24_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I64_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I64_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I75_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I75_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I90_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I90_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/B  FrameMk_0/GenFIFO_Byte/AND2_6_RNICHCK/Y  FrameMk_0/GenFIFO_Byte/XOR2_75_RNID4MM/B  FrameMk_0/GenFIFO_Byte/XOR2_75_RNID4MM/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/we_n_RNO_2/C  Sdram_cmd_0/we_n_RNO_2/Y  Sdram_cmd_0/we_n_RNO_1/A  Sdram_cmd_0/we_n_RNO_1/Y  Sdram_cmd_0/we_n_RNO/B  Sdram_cmd_0/we_n_RNO/Y  Sdram_cmd_0/we_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[1\]/CLK  Sdram_ctl_v2_0/temp\[1\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/B  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO_5\[0\]/B  Sdram_cmd_0/cs_n_1_RNO_5\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO_1\[0\]/C  Sdram_cmd_0/cs_n_1_RNO_1\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO\[0\]/B  Sdram_cmd_0/cs_n_1_RNO\[0\]/Y  Sdram_cmd_0/cs_n_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_10\[4\]/B  FrameMk_0/data_reg_RNO_10\[4\]/Y  FrameMk_0/data_reg_RNO_4\[4\]/C  FrameMk_0/data_reg_RNO_4\[4\]/Y  FrameMk_0/data_reg_RNO_1\[4\]/C  FrameMk_0/data_reg_RNO_1\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/B  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/B  Sdram_cmd_0/un1_cs_n7_4_i_0_o3/Y  Sdram_cmd_0/addr_RNO_3\[5\]/B  Sdram_cmd_0/addr_RNO_3\[5\]/Y  Sdram_cmd_0/addr_RNO_0\[5\]/C  Sdram_cmd_0/addr_RNO_0\[5\]/Y  Sdram_cmd_0/addr_RNO\[5\]/A  Sdram_cmd_0/addr_RNO\[5\]/Y  Sdram_cmd_0/addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[67\]/CLK  Main_ctl4SD_0/LVDS_data\[67\]/Q  FrameMk_0/ByteSel_RNIS9V3\[2\]/B  FrameMk_0/ByteSel_RNIS9V3\[2\]/Y  FrameMk_0/ByteSel_RNIPR6B_0\[2\]/B  FrameMk_0/ByteSel_RNIPR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q\[2\]/A  FrameMk_0/ByteSel_RNIU52Q\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/A  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[27\]/CLK  Main_ctl4SD_0/LVDS_data\[27\]/Q  FrameMk_0/ByteSel_RNIS9V3\[2\]/A  FrameMk_0/ByteSel_RNIS9V3\[2\]/Y  FrameMk_0/ByteSel_RNIPR6B_0\[2\]/B  FrameMk_0/ByteSel_RNIPR6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIU52Q\[2\]/A  FrameMk_0/ByteSel_RNIU52Q\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/A  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/ini_state\[0\]/CLK  Sdram_ini_0/ini_state\[0\]/Q  Sdram_cmd_0/we_n_4_0_0_o3/A  Sdram_cmd_0/we_n_4_0_0_o3/Y  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/A  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/B  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/ByteDout_RNO_5\[5\]/B  FrameMk_0/ByteDout_RNO_5\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/C  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_12\[0\]/C  FrameMk_0/data_reg_RNO_12\[0\]/Y  FrameMk_0/data_reg_RNO_5\[0\]/C  FrameMk_0/data_reg_RNO_5\[0\]/Y  FrameMk_0/data_reg_RNO_0\[0\]/C  FrameMk_0/data_reg_RNO_0\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/A  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTllo0_RNO/B  COREUART_0/CUARTIIOL/CUARTllo0_RNO/Y  COREUART_0/CUARTIIOL/CUARTllo0/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4D571\[6\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4D571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[7\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[1\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[1\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNIQAP2\[1\]/B  Sdram_cmd_0/SD_rdAddr_row_RNIQAP2\[1\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/B  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a5\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIBVE5\[5\]/B  FrameMk_0/Prstate_RNIBVE5\[5\]/Y  FrameMk_0/ByteDout_RNO_4\[4\]/B  FrameMk_0/ByteDout_RNO_4\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/B  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_27\[4\]/Y  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/A  FrameMk_0/data_reg_9_6_i_a2_1\[4\]/Y  FrameMk_0/data_reg_RNO_1\[0\]/A  FrameMk_0/data_reg_RNO_1\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/B  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[6\]/C  FrameMk_0/REGEN/CycCnt_RNO\[6\]/Y  FrameMk_0/REGEN/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_wr_0/INV_4/A  Fifo_wr_0/INV_4/Y  Fifo_wr_0/INV_4_RNIMEJ52/A  Fifo_wr_0/INV_4_RNIMEJ52/Y  Fifo_wr_0/OR2A_1/A  Fifo_wr_0/OR2A_1/Y  Fifo_wr_0/NAND3A_0/C  Fifo_wr_0/NAND3A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/C  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a5\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_14_i_0_RNO_1\[28\]/A  FrameMk_0/CRC_Reg_14_i_0_RNO_1\[28\]/Y  FrameMk_0/CRC_Reg_14_i_0_RNO\[28\]/B  FrameMk_0/CRC_Reg_14_i_0_RNO\[28\]/Y  FrameMk_0/CRC_Reg_14_i_0\[28\]/B  FrameMk_0/CRC_Reg_14_i_0\[28\]/Y  FrameMk_0/CRC_Reg\[28\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_12\[6\]/C  FrameMk_0/data_reg_RNO_12\[6\]/Y  FrameMk_0/data_reg_RNO_4\[6\]/C  FrameMk_0/data_reg_RNO_4\[6\]/Y  FrameMk_0/data_reg_RNO_0\[6\]/B  FrameMk_0/data_reg_RNO_0\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/A  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I21_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I21_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1\[14\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[7\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[7\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[6\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[6\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[29\]/CLK  Main_ctl4SD_0/LVDS_data\[29\]/Q  FrameMk_0/ByteSel_RNI0AV3\[2\]/A  FrameMk_0/ByteSel_RNI0AV3\[2\]/Y  FrameMk_0/ByteSel_RNITR6B\[2\]/A  FrameMk_0/ByteSel_RNITR6B\[2\]/Y  FrameMk_0/ByteSel_RNIANDM\[2\]/B  FrameMk_0/ByteSel_RNIANDM\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/A  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/A  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[60\]/CLK  Main_ctl4SD_0/LVDS_data\[60\]/Q  FrameMk_0/ByteSel_RNIE9V3\[2\]/B  FrameMk_0/ByteSel_RNIE9V3\[2\]/Y  FrameMk_0/ByteSel_RNIBR6B\[2\]/A  FrameMk_0/ByteSel_RNIBR6B\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/B  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/A  FrameMk_0/DataClkCnt_RNIHK1J\[5\]/Y  FrameMk_0/DataClkCnt_RNO_0\[6\]/A  FrameMk_0/DataClkCnt_RNO_0\[6\]/Y  FrameMk_0/DataClkCnt_RNO\[6\]/B  FrameMk_0/DataClkCnt_RNO\[6\]/Y  FrameMk_0/DataClkCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_rd_0/INV_2/A  Fifo_rd_0/INV_2/Y  Fifo_rd_0/INV_2_RNI1K8V2/A  Fifo_rd_0/INV_2_RNI1K8V2/Y  Fifo_rd_0/OA1C_0/B  Fifo_rd_0/OA1C_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_3/B  Fifo_rd_0/DFN1C0_AFULL_RNO_3/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/A  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[7\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[6\]/CLK  COREUART_0/CUARTliOL/CUARTol\[6\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/B  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4D571\[6\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI4D571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[8\]/CLK  Main_ctl4SD_0/LVDS_data\[8\]/Q  FrameMk_0/ByteSel_RNIASJ7\[2\]/A  FrameMk_0/ByteSel_RNIASJ7\[2\]/Y  FrameMk_0/ByteSel_RNI7ERE\[2\]/A  FrameMk_0/ByteSel_RNI7ERE\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/C  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_1/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y_2/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I43_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[1\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[1\]/Y  COREUART_0/CUARTliOL/CUARTol\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[5\]/C  COREUART_0/CUARTliOL/CUARTol_RNO\[5\]/Y  COREUART_0/CUARTliOL/CUARTol\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_1\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_1\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_0\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_0\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[3\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[3\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[48\]/CLK  Main_ctl4SD_0/LVDS_data\[48\]/Q  FrameMk_0/ByteSel_RNIASJ7\[2\]/B  FrameMk_0/ByteSel_RNIASJ7\[2\]/Y  FrameMk_0/ByteSel_RNI7ERE\[2\]/A  FrameMk_0/ByteSel_RNI7ERE\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/C  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/C  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[7\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[7\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[4\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[4\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/B  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  FrameMk_0/validata113_0_a2_0/C  FrameMk_0/validata113_0_a2_0/Y  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/B  FrameMk_0/data_reg_9_6_i_a2_2\[4\]/Y  FrameMk_0/data_reg_RNO_0\[1\]/B  FrameMk_0/data_reg_RNO_0\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/A  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[2\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[2\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/C  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNIIB7K\[0\]/B  FrameMk_0/ByteSel_RNIIB7K\[0\]/Y  FrameMk_0/data_reg_RNO_8\[7\]/A  FrameMk_0/data_reg_RNO_8\[7\]/Y  FrameMk_0/data_reg_RNO_1\[7\]/C  FrameMk_0/data_reg_RNO_1\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/B  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[7\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[7\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8MI5\[5\]/B  Sdram_cmd_0/SD_rdAddr_row_RNI8MI5\[5\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/A  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[4\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[4\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIUR6B\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIUR6B\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJJCM\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJJCM\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/PAT_En/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/PAT_En/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4C59\[0\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4C59\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[3\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[3\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/A  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[8\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[8\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/A  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I49_Y_0_0/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I49_Y_0_0/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[4\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[4\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[8\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[8\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/A  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I47_Y_0_0/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I47_Y_0_0/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/we_n_RNO_4/A  Sdram_cmd_0/we_n_RNO_4/Y  Sdram_cmd_0/we_n_RNO_1/C  Sdram_cmd_0/we_n_RNO_1/Y  Sdram_cmd_0/we_n_RNO/B  Sdram_cmd_0/we_n_RNO/Y  Sdram_cmd_0/we_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/A  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/A  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[6\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[6\]/Y  COREUART_0/CUARTliOL/CUARTol\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ClkEn_1_RNI6E5E/B  FrameMk_0/ClkEn_1_RNI6E5E/Y  FrameMk_0/StepCnt_RNO\[3\]/A  FrameMk_0/StepCnt_RNO\[3\]/Y  FrameMk_0/StepCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ByteDout_RNO_8\[4\]/C  FrameMk_0/ByteDout_RNO_8\[4\]/Y  FrameMk_0/ByteDout_RNO_3\[4\]/C  FrameMk_0/ByteDout_RNO_3\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/A  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIEFCM\[1\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIEFCM\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[3\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[3\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/A  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/Y  Sdram_cmd_0/wrrow_end_RNO/B  Sdram_cmd_0/wrrow_end_RNO/Y  Sdram_cmd_0/wrrow_end/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/AND2_24/A  FrameMk_0/GenFIFO_Byte/AND2_24/Y  FrameMk_0/GenFIFO_Byte/AND2_24_RNI3GPN1/C  FrameMk_0/GenFIFO_Byte/AND2_24_RNI3GPN1/Y  FrameMk_0/GenFIFO_Byte/XOR2_8_RNIGHRP1/B  FrameMk_0/GenFIFO_Byte/XOR2_8_RNIGHRP1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_2/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_2/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[8\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[8\]/Y  Sdram_cmd_0/SD_rdAddr_row\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[39\]/CLK  adc_muxtmp_test_0/DataOut\[39\]/Q  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/B  My_adder0_2/MAJ3_Carry_10_inst_RNI36OG/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[53\]/CLK  adc_muxtmp_test_0/DataOut\[53\]/Q  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/B  My_adder0_3/MAJ3_Carry_10_inst_RNI6TLK/Y  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I29_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I29_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I71_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I71_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I77_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I77_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I86_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I86_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[25\]/CLK  Main_ctl4SD_0/LVDS_data\[25\]/Q  FrameMk_0/ByteSel_0_RNIRGK6\[2\]/A  FrameMk_0/ByteSel_0_RNIRGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/B  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNISBCV\[2\]/B  FrameMk_0/ByteSel_0_RNISBCV\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/A  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[11\]/CLK  adc_muxtmp_test_0/DataOut\[11\]/Q  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/B  My_adder0_0/MAJ3_Carry_10_inst_RNI6NRG/Y  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[25\]/CLK  adc_muxtmp_test_0/DataOut\[25\]/Q  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/B  My_adder0_1/MAJ3_Carry_10_inst_RNIPIQK/Y  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[65\]/CLK  Main_ctl4SD_0/LVDS_data\[65\]/Q  FrameMk_0/ByteSel_0_RNIRGK6\[2\]/B  FrameMk_0/ByteSel_0_RNIRGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/B  FrameMk_0/ByteSel_0_RNIO2SD_0\[2\]/Y  FrameMk_0/ByteSel_0_RNISBCV\[2\]/B  FrameMk_0/ByteSel_0_RNISBCV\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/A  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[5\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[5\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/C  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/data_reg_RNO_18\[5\]/A  FrameMk_0/data_reg_RNO_18\[5\]/Y  FrameMk_0/data_reg_RNO_7\[5\]/A  FrameMk_0/data_reg_RNO_7\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/B  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/B  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[7\]/B  FrameMk_0/REGEN/CycCnt_RNO\[7\]/Y  FrameMk_0/REGEN/CycCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_1\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_1\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_0\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_0\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_49/A  FrameMk_0/GenFIFO_Byte/XOR2_49/Y  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/A  FrameMk_0/GenFIFO_Byte/XOR2_49_RNI2URL1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB\[0\]/Y  FrameMk_0/ByteDout_RNO_3\[7\]/B  FrameMk_0/ByteDout_RNO_3\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/C  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/C  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[8\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[8\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/A  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/C  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_10/S  Sdram_ctl_v2_0/temp_10/Y  Sdram_ctl_v2_0/temp\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[1\]/CLK  Uart_ctl_0/ParaCnt\[1\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/A  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNIPGK6\[2\]/S  FrameMk_0/ByteSel_0_RNIPGK6\[2\]/Y  FrameMk_0/data_reg_RNO_17\[4\]/B  FrameMk_0/data_reg_RNO_17\[4\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/C  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I35_un1_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I35_un1_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[7\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[7\]/Y  Sdram_cmd_0/SD_rdAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[3\]/CLK  Sdram_ctl_v2_0/temp\[3\]/Q  Sdram_ctl_v2_0/temp_c4/A  Sdram_ctl_v2_0/temp_c4/Y  Sdram_ctl_v2_0/temp_c6/C  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_c8/C  Sdram_ctl_v2_0/temp_c8/Y  Sdram_ctl_v2_0/temp_c9/B  Sdram_ctl_v2_0/temp_c9/Y  Sdram_ctl_v2_0/temp_n10_0/A  Sdram_ctl_v2_0/temp_n10_0/Y  Sdram_ctl_v2_0/temp_10/A  Sdram_ctl_v2_0/temp_10/Y  Sdram_ctl_v2_0/temp\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_27/A  FrameMk_0/GenFIFO_Byte/XOR2_27/Y  FrameMk_0/GenFIFO_Byte/XOR2_27_RNIANGH1/A  FrameMk_0/GenFIFO_Byte/XOR2_27_RNIANGH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_7/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[7\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[7\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[7\]/CLK  Sdram_ini_0/counter_200\[7\]/Q  Sdram_ini_0/counter_200_RNISCHQ\[7\]/A  Sdram_ini_0/counter_200_RNISCHQ\[7\]/Y  Sdram_ini_0/counter_200_RNIK4ST\[8\]/B  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[4\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[4\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/C  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[3\]/CLK  COREUART_0/CUARTliOL/CUARTol\[3\]/Q  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/B  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[4\]/CLK  Main_ctl4SD_0/LVDS_data\[4\]/Q  FrameMk_0/ByteSel_0_RNI5J8A\[2\]/A  FrameMk_0/ByteSel_0_RNI5J8A\[2\]/Y  FrameMk_0/ByteSel_0_RNI25GH\[2\]/A  FrameMk_0/ByteSel_0_RNI25GH\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/B  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/Y  FrameMk_0/ByteDout_RNO_5\[6\]/B  FrameMk_0/ByteDout_RNO_5\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/C  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[1\]/CLK  Sdram_ctl_v2_0/temp\[1\]/Q  Sdram_ctl_v2_0/temp_c2/B  Sdram_ctl_v2_0/temp_c2/Y  Sdram_ctl_v2_0/temp_c4/C  Sdram_ctl_v2_0/temp_c4/Y  Sdram_ctl_v2_0/temp_c6/C  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_c8/C  Sdram_ctl_v2_0/temp_c8/Y  Sdram_ctl_v2_0/temp_n9_0/A  Sdram_ctl_v2_0/temp_n9_0/Y  Sdram_ctl_v2_0/temp\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[44\]/CLK  Main_ctl4SD_0/LVDS_data\[44\]/Q  FrameMk_0/ByteSel_0_RNI5J8A\[2\]/B  FrameMk_0/ByteSel_0_RNI5J8A\[2\]/Y  FrameMk_0/ByteSel_0_RNI25GH\[2\]/A  FrameMk_0/ByteSel_0_RNI25GH\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/B  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[6\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[6\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/C  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/latchGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[6\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[6\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[1\]/CLK  FrameMk_0/rowcnt\[1\]/Q  FrameMk_0/rowcnt_RNIO28F\[2\]/B  FrameMk_0/rowcnt_RNIO28F\[2\]/Y  FrameMk_0/rowcnt_RNIDFDP\[4\]/A  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNI6SI31\[6\]/C  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNO\[9\]/A  FrameMk_0/rowcnt_RNO\[9\]/Y  FrameMk_0/rowcnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_2\[0\]/A  FrameMk_0/ByteSel_RNITH77_2\[0\]/Y  FrameMk_0/ByteSel_RNI5J6B\[2\]/A  FrameMk_0/ByteSel_RNI5J6B\[2\]/Y  FrameMk_0/data_reg_RNO_7\[6\]/A  FrameMk_0/data_reg_RNO_7\[6\]/Y  FrameMk_0/data_reg_RNO_1\[6\]/B  FrameMk_0/data_reg_RNO_1\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/B  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_14/A  FrameMk_0/GenFIFO_Byte/XOR2_14/Y  FrameMk_0/GenFIFO_Byte/AND2_24_RNI3GPN1/A  FrameMk_0/GenFIFO_Byte/AND2_24_RNI3GPN1/Y  FrameMk_0/GenFIFO_Byte/XOR2_8_RNIGHRP1/B  FrameMk_0/GenFIFO_Byte/XOR2_8_RNIGHRP1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_2/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_2/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[4\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[4\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[4\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[4\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[0\]/CLK  Sdram_ini_0/counter_200\[0\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/B  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNI5P6N\[6\]/B  Sdram_ini_0/counter_200_RNI5P6N\[6\]/Y  Sdram_ini_0/counter_200_RNO\[7\]/A  Sdram_ini_0/counter_200_RNO\[7\]/Y  Sdram_ini_0/counter_200\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_rd_0/AND2_4/A  Fifo_rd_0/AND2_4/Y  Fifo_rd_0/AO1_11/B  Fifo_rd_0/AO1_11/Y  Fifo_rd_0/AO1_5/C  Fifo_rd_0/AO1_5/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_rd_0/XNOR2_10/A  Fifo_rd_0/XNOR2_10/Y  Fifo_rd_0/AND2_EMPTYINT/B  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_wr_0/AND2_4/A  Fifo_wr_0/AND2_4/Y  Fifo_wr_0/AO1_11/B  Fifo_wr_0/AO1_11/Y  Fifo_wr_0/AO1_5/C  Fifo_wr_0/AO1_5/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_wr_0/XNOR2_10/A  Fifo_wr_0/XNOR2_10/Y  Fifo_wr_0/AND2_EMPTYINT/B  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[5\]/CLK  Main_ctl4SD_0/LVDS_data\[5\]/Q  FrameMk_0/ByteSel_0_RNI7N8A\[2\]/A  FrameMk_0/ByteSel_0_RNI7N8A\[2\]/Y  FrameMk_0/ByteSel_0_RNI49GH_0\[2\]/B  FrameMk_0/ByteSel_0_RNI49GH_0\[2\]/Y  FrameMk_0/ByteSel_0_RNISBCV\[2\]/A  FrameMk_0/ByteSel_0_RNISBCV\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/A  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[7\]/B  FrameMk_0/ByteDout_RNO_1\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/A  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTIL/CLK  COREUART_0/CUARTliOL/CUARTIL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/A  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[45\]/CLK  Main_ctl4SD_0/LVDS_data\[45\]/Q  FrameMk_0/ByteSel_0_RNI7N8A\[2\]/B  FrameMk_0/ByteSel_0_RNI7N8A\[2\]/Y  FrameMk_0/ByteSel_0_RNI49GH_0\[2\]/B  FrameMk_0/ByteSel_0_RNI49GH_0\[2\]/Y  FrameMk_0/ByteSel_0_RNISBCV\[2\]/A  FrameMk_0/ByteSel_0_RNISBCV\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1\[2\]/Y  FrameMk_0/data_reg_RNO_10\[3\]/A  FrameMk_0/data_reg_RNO_10\[3\]/Y  FrameMk_0/data_reg_RNO_4\[3\]/B  FrameMk_0/data_reg_RNO_4\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/B  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[23\]/CLK  Main_ctl4SD_0/LVDS_data\[23\]/Q  FrameMk_0/ByteSel_0_RNINGK6\[2\]/A  FrameMk_0/ByteSel_0_RNINGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNIK2SD\[2\]/A  FrameMk_0/ByteSel_0_RNIK2SD\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/A  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[5\]/CLK  FrameMk_0/rowcnt\[5\]/Q  FrameMk_0/rowcnt_RNI6SI31\[6\]/A  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/A  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNILN5B\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNILN5B\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[63\]/CLK  Main_ctl4SD_0/LVDS_data\[63\]/Q  FrameMk_0/ByteSel_0_RNINGK6\[2\]/B  FrameMk_0/ByteSel_0_RNINGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNIK2SD\[2\]/A  FrameMk_0/ByteSel_0_RNIK2SD\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/A  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_0_inst/A  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_0_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_1/B  FrameMk_0/GenFIFO_Byte/XNOR2_1/Y  FrameMk_0/GenFIFO_Byte/AND3_5/A  FrameMk_0/GenFIFO_Byte/AND3_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNI5J8A\[2\]/S  FrameMk_0/ByteSel_0_RNI5J8A\[2\]/Y  FrameMk_0/data_reg_RNO_16\[4\]/B  FrameMk_0/data_reg_RNO_16\[4\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/C  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/ByteDout_RNO_12\[1\]/B  FrameMk_0/ByteDout_RNO_12\[1\]/Y  FrameMk_0/ByteDout_RNO_10\[1\]/C  FrameMk_0/ByteDout_RNO_10\[1\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/A  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_wr_0/AND2_21/A  Fifo_wr_0/AND2_21/Y  Fifo_wr_0/AO1_11/C  Fifo_wr_0/AO1_11/Y  Fifo_wr_0/AO1_5/C  Fifo_wr_0/AO1_5/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_wr_0/XNOR2_10/A  Fifo_wr_0/XNOR2_10/Y  Fifo_wr_0/AND2_EMPTYINT/B  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_rd_0/AND2_21/A  Fifo_rd_0/AND2_21/Y  Fifo_rd_0/AO1_11/C  Fifo_rd_0/AO1_11/Y  Fifo_rd_0/AO1_5/C  Fifo_rd_0/AO1_5/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_rd_0/XNOR2_10/A  Fifo_rd_0/XNOR2_10/Y  Fifo_rd_0/AND2_EMPTYINT/B  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/WFO/CLK  Main_ctl4SD_0/fifo_rdGen/WFO/Q  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/B  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/Y  Fifo_rd_0/AND2_MEMORYRE/B  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/AND2_28/B  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/AO1_8/B  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/AO1_13/B  Fifo_rd_0/AO1_13/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/WFO/CLK  Main_ctl4SD_0/fifo_rdGen/WFO/Q  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/B  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/Y  Fifo_rd_0/AND2_MEMORYRE/B  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/AND2_28/B  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/AO1_8/B  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/AO1_5/B  Fifo_rd_0/AO1_5/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_4_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[6\]/C  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[8\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[8\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/A  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[32\]/CLK  Main_ctl4SD_0/LVDS_data\[32\]/Q  FrameMk_0/ByteSel_RNI33D7\[0\]/A  FrameMk_0/ByteSel_RNI33D7\[0\]/Y  FrameMk_0/ByteSel_0_RNIP59L\[2\]/C  FrameMk_0/ByteSel_0_RNIP59L\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/A  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[8\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[8\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/A  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNO_0\[0\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO_0\[0\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[0\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[0\]/Y  Sdram_cmd_0/SD_rdAddr_row\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[5\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[5\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/PowerOK_RNO/A  Sdram_ctl_v2_0/PowerOK_RNO/Y  Sdram_ctl_v2_0/PowerOK/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/A  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[4\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[4\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[1\]/CLK  Uart_ctl_0/PrState\[1\]/Q  Uart_ctl_0/PrState_RNIQC0B\[1\]/B  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNIVNIJ\[4\]/B  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNIBQUD\[1\]/A  Uart_ctl_0/PrState_RNIBQUD\[1\]/Y  Uart_ctl_0/un1_P_AddrA_sig_I_1/B  Uart_ctl_0/un1_P_AddrA_sig_I_1/Y  Uart_ctl_0/un1_P_AddrA_sig_I_15/A  Uart_ctl_0/un1_P_AddrA_sig_I_15/Y  Uart_ctl_0/un1_P_AddrA_sig_I_14/B  Uart_ctl_0/un1_P_AddrA_sig_I_14/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[59\]/CLK  Main_ctl4SD_0/LVDS_data\[59\]/Q  FrameMk_0/ByteSel_RNIM1V3\[2\]/B  FrameMk_0/ByteSel_RNIM1V3\[2\]/Y  FrameMk_0/ByteSel_RNIJJ6B\[2\]/A  FrameMk_0/ByteSel_RNIJJ6B\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/B  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNISD97\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[7\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[7\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[2\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[2\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIEFCM\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIEFCM\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_RNO_3\[0\]/A  Sdram_cmd_0/addr_RNO_3\[0\]/Y  Sdram_cmd_0/addr_RNO_0\[0\]/C  Sdram_cmd_0/addr_RNO_0\[0\]/Y  Sdram_cmd_0/addr_RNO\[0\]/A  Sdram_cmd_0/addr_RNO\[0\]/Y  Sdram_cmd_0/addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_RNO_3\[1\]/A  Sdram_cmd_0/addr_RNO_3\[1\]/Y  Sdram_cmd_0/addr_RNO_0\[1\]/C  Sdram_cmd_0/addr_RNO_0\[1\]/Y  Sdram_cmd_0/addr_RNO\[1\]/A  Sdram_cmd_0/addr_RNO\[1\]/Y  Sdram_cmd_0/addr\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[7\]/CLK  FrameMk_0/DataClkCnt\[7\]/Q  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/A  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/A  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/ByteDout_RNO_9\[6\]/S  FrameMk_0/ByteDout_RNO_9\[6\]/Y  FrameMk_0/ByteDout_RNO_8\[6\]/B  FrameMk_0/ByteDout_RNO_8\[6\]/Y  FrameMk_0/ByteDout_RNO_7\[6\]/B  FrameMk_0/ByteDout_RNO_7\[6\]/Y  FrameMk_0/ByteDout_RNO_4\[6\]/C  FrameMk_0/ByteDout_RNO_4\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/B  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/ras_n_5_7_0_0_a3/B  Sdram_cmd_0/ras_n_5_7_0_0_a3/Y  Sdram_cmd_0/ras_n_5_7_0_0_o5/C  Sdram_cmd_0/ras_n_5_7_0_0_o5/Y  Sdram_cmd_0/ras_n_RNO/C  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_wr_0/XOR2_1/A  Fifo_wr_0/XOR2_1/Y  Fifo_wr_0/AO1_11/A  Fifo_wr_0/AO1_11/Y  Fifo_wr_0/AO1_5/C  Fifo_wr_0/AO1_5/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_wr_0/XNOR2_10/A  Fifo_wr_0/XNOR2_10/Y  Fifo_wr_0/AND2_EMPTYINT/B  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_rd_0/XOR2_1/A  Fifo_rd_0/XOR2_1/Y  Fifo_rd_0/AO1_11/A  Fifo_rd_0/AO1_11/Y  Fifo_rd_0/AO1_5/C  Fifo_rd_0/AO1_5/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_rd_0/XNOR2_10/A  Fifo_rd_0/XNOR2_10/Y  Fifo_rd_0/AND2_EMPTYINT/B  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_rd_0/AND2_4/A  Fifo_rd_0/AND2_4/Y  Fifo_rd_0/AO1_13/C  Fifo_rd_0/AO1_13/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_rd_0/XNOR2_6/A  Fifo_rd_0/XNOR2_6/Y  Fifo_rd_0/AND2_25/B  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_wr_0/AND2_4/A  Fifo_wr_0/AND2_4/Y  Fifo_wr_0/AO1_13/C  Fifo_wr_0/AO1_13/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_wr_0/XNOR2_6/A  Fifo_wr_0/XNOR2_6/Y  Fifo_wr_0/AND2_25/B  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/WFO/CLK  Main_ctl4SD_0/fifo_rdGen/WFO/Q  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/B  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/Y  Fifo_rd_0/AND2_MEMORYRE/B  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_0_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_0_inst/Y  Fifo_rd_0/XNOR2_3/A  Fifo_rd_0/XNOR2_3/Y  Fifo_rd_0/AND3_1/A  Fifo_rd_0/AND3_1/Y  Fifo_rd_0/AND2_25/A  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_11_RNIONVK/B  Fifo_rd_0/XOR2_11_RNIONVK/Y  Fifo_rd_0/XOR2_32_RNIUE5S/B  Fifo_rd_0/XOR2_32_RNIUE5S/Y  Fifo_rd_0/DFN1C0_MEM_WADDR_3_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[2\]/CLK  ParaUpdata_0/ExposureT\[2\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a5\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/B  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[8\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[8\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI8CI7\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/A  Sdram_cmd_0/SD_rdAddr_row_RNISTV8\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/C  Sdram_cmd_0/SD_rdAddr_row_RNIUUBH\[1\]/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/C  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[1\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[15\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[15\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[6\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[6\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[7\]/CLK  FrameMk_0/PKGCnt\[7\]/Q  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/A  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_11_RNIDS7T/B  Fifo_wr_0/XOR2_11_RNIDS7T/Y  Fifo_wr_0/XOR2_32_RNILHP91/B  Fifo_wr_0/XOR2_32_RNILHP91/Y  Fifo_wr_0/DFN1C0_MEM_WADDR_3_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[7\]/CLK  FrameMk_0/DataClkCnt\[7\]/Q  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/A  FrameMk_0/DataClkCnt_RNIKRCP\[7\]/Y  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/B  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[10\]/B  FrameMk_0/DataClkCnt_RNO_0\[10\]/Y  FrameMk_0/DataClkCnt_RNO\[10\]/C  FrameMk_0/DataClkCnt_RNO\[10\]/Y  FrameMk_0/DataClkCnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO_0\[2\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNO_0\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNO\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/CmdWord_RNINQB6\[6\]/A  Uart_ctl_0/CmdWord_RNINQB6\[6\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/C  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_3_i_0_o2_RNO/C  Uart_ctl_0/Err_3_i_0_o2_RNO/Y  Uart_ctl_0/Err_3_i_0_o2/B  Uart_ctl_0/Err_3_i_0_o2/Y  Uart_ctl_0/Err_3_i_0_a5/A  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_5\[5\]/A  Sdram_cmd_0/addr_RNO_5\[5\]/Y  Sdram_cmd_0/addr_RNO_2\[5\]/B  Sdram_cmd_0/addr_RNO_2\[5\]/Y  Sdram_cmd_0/addr_RNO\[5\]/C  Sdram_cmd_0/addr_RNO\[5\]/Y  Sdram_cmd_0/addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[0\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[0\]/C  Main_ctl4SD_0/Data2ACC_RNO\[0\]/Y  Main_ctl4SD_0/Data2ACC\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO_3\[0\]/C  Sdram_cmd_0/cs_n_1_RNO_3\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO_1\[0\]/A  Sdram_cmd_0/cs_n_1_RNO_1\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO\[0\]/B  Sdram_cmd_0/cs_n_1_RNO\[0\]/Y  Sdram_cmd_0/cs_n_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAEA73\[10\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[0\]/A  Sdram_cmd_0/SD_wrAddr_row_RNO\[0\]/Y  Sdram_cmd_0/SD_wrAddr_row\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_11_i_o2_0\[1\]/A  Sdram_cmd_0/addr_11_i_o2_0\[1\]/Y  Sdram_cmd_0/addr_RNO_1\[0\]/B  Sdram_cmd_0/addr_RNO_1\[0\]/Y  Sdram_cmd_0/addr_RNO\[0\]/B  Sdram_cmd_0/addr_RNO\[0\]/Y  Sdram_cmd_0/addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[3\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[3\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNI13HF\[3\]/B  Sdram_cmd_0/SD_rdAddr_col_RNI13HF\[3\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/B  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[9\]/A  Sdram_cmd_0/SD_rdAddr_col_RNO\[9\]/Y  Sdram_cmd_0/SD_rdAddr_col\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[5\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[5\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[5\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[5\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/C  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[8\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[8\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/DelayCnt_RNIB8AH\[1\]/A  FrameMk_0/DelayCnt_RNIB8AH\[1\]/Y  FrameMk_0/DelayCnt_RNI1M8L\[2\]/B  FrameMk_0/DelayCnt_RNI1M8L\[2\]/Y  FrameMk_0/ByteDout_RNO_2\[3\]/C  FrameMk_0/ByteDout_RNO_2\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/C  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[13\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/C  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[10\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[10\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[10\]/C  Main_ctl4SD_0/Data2ACC_RNO\[10\]/Y  Main_ctl4SD_0/Data2ACC\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[7\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[7\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[7\]/C  Main_ctl4SD_0/Data2ACC_RNO\[7\]/Y  Main_ctl4SD_0/Data2ACC\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[5\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[5\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[5\]/C  Main_ctl4SD_0/Data2ACC_RNO\[5\]/Y  Main_ctl4SD_0/Data2ACC\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[3\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[3\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[3\]/C  Main_ctl4SD_0/Data2ACC_RNO\[3\]/Y  Main_ctl4SD_0/Data2ACC\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[2\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[2\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[2\]/C  Main_ctl4SD_0/Data2ACC_RNO\[2\]/Y  Main_ctl4SD_0/Data2ACC\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[1\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[1\]/C  Main_ctl4SD_0/Data2ACC_RNO\[1\]/Y  Main_ctl4SD_0/Data2ACC\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[16\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[16\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[16\]/C  Main_ctl4SD_0/Data2ACC_RNO\[16\]/Y  Main_ctl4SD_0/Data2ACC\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[12\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[12\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[12\]/C  Main_ctl4SD_0/Data2ACC_RNO\[12\]/Y  Main_ctl4SD_0/Data2ACC\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[9\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[9\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[9\]/C  Main_ctl4SD_0/Data2ACC_RNO\[9\]/Y  Main_ctl4SD_0/Data2ACC\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[6\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[6\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[6\]/C  Main_ctl4SD_0/Data2ACC_RNO\[6\]/Y  Main_ctl4SD_0/Data2ACC\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[4\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[4\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[4\]/C  Main_ctl4SD_0/Data2ACC_RNO\[4\]/Y  Main_ctl4SD_0/Data2ACC\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[15\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[15\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[15\]/C  Main_ctl4SD_0/Data2ACC_RNO\[15\]/Y  Main_ctl4SD_0/Data2ACC\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[14\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[14\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[14\]/C  Main_ctl4SD_0/Data2ACC_RNO\[14\]/Y  Main_ctl4SD_0/Data2ACC\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[13\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[13\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[13\]/C  Main_ctl4SD_0/Data2ACC_RNO\[13\]/Y  Main_ctl4SD_0/Data2ACC\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[11\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[11\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[11\]/C  Main_ctl4SD_0/Data2ACC_RNO\[11\]/Y  Main_ctl4SD_0/Data2ACC\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[8\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[8\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[8\]/C  Main_ctl4SD_0/Data2ACC_RNO\[8\]/Y  Main_ctl4SD_0/Data2ACC\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4_0/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[17\]/C  Main_ctl4SD_0/Data2ACC_RNO_0\[17\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[17\]/C  Main_ctl4SD_0/Data2ACC_RNO\[17\]/Y  Main_ctl4SD_0/Data2ACC\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[3\]/B  FrameMk_0/CRC_Reg_RNO_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO\[3\]/B  FrameMk_0/CRC_Reg_RNO\[3\]/Y  FrameMk_0/CRC_Reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[2\]/B  FrameMk_0/CRC_Reg_RNO_0\[2\]/Y  FrameMk_0/CRC_Reg_RNO\[2\]/B  FrameMk_0/CRC_Reg_RNO\[2\]/Y  FrameMk_0/CRC_Reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[1\]/B  FrameMk_0/CRC_Reg_RNO_0\[1\]/Y  FrameMk_0/CRC_Reg_RNO\[1\]/B  FrameMk_0/CRC_Reg_RNO\[1\]/Y  FrameMk_0/CRC_Reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[4\]/B  FrameMk_0/CRC_Reg_RNO_0\[4\]/Y  FrameMk_0/CRC_Reg_RNO\[4\]/B  FrameMk_0/CRC_Reg_RNO\[4\]/Y  FrameMk_0/CRC_Reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[6\]/B  FrameMk_0/CRC_Reg_RNO_0\[6\]/Y  FrameMk_0/CRC_Reg_RNO\[6\]/B  FrameMk_0/CRC_Reg_RNO\[6\]/Y  FrameMk_0/CRC_Reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[5\]/B  FrameMk_0/CRC_Reg_RNO_0\[5\]/Y  FrameMk_0/CRC_Reg_RNO\[5\]/B  FrameMk_0/CRC_Reg_RNO\[5\]/Y  FrameMk_0/CRC_Reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNO\[8\]/A  FrameMk_0/PKGCnt_RNO\[8\]/Y  FrameMk_0/PKGCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[11\]/CLK  COREUART_0/CUARTliOL/CUARTol\[11\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/C  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I20_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I20_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I57_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[7\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/A  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[7\]/CLK  Sdram_ctl_v2_0/temp\[7\]/Q  Sdram_ctl_v2_0/temp_RNI1OEF\[6\]/C  Sdram_ctl_v2_0/temp_RNI1OEF\[6\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/C  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[61\]/CLK  Main_ctl4SD_0/LVDS_data\[61\]/Q  FrameMk_0/ByteSel_RNIG9V3\[2\]/B  FrameMk_0/ByteSel_RNIG9V3\[2\]/Y  FrameMk_0/ByteSel_RNIDR6B\[2\]/A  FrameMk_0/ByteSel_RNIDR6B\[2\]/Y  FrameMk_0/ByteSel_RNIANDM\[2\]/A  FrameMk_0/ByteSel_RNIANDM\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/A  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/A  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/C  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[4\]/CLK  Sdram_ctl_v2_0/temp\[4\]/Q  Sdram_ctl_v2_0/temp_c4/B  Sdram_ctl_v2_0/temp_c4/Y  Sdram_ctl_v2_0/temp_c6/C  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_c8/C  Sdram_ctl_v2_0/temp_c8/Y  Sdram_ctl_v2_0/temp_c9/B  Sdram_ctl_v2_0/temp_c9/Y  Sdram_ctl_v2_0/temp_n10_0/A  Sdram_ctl_v2_0/temp_n10_0/Y  Sdram_ctl_v2_0/temp_10/A  Sdram_ctl_v2_0/temp_10/Y  Sdram_ctl_v2_0/temp\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI8O2K\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[14\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[14\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[5\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[5\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[5\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[5\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_wr_0/XOR2_1/A  Fifo_wr_0/XOR2_1/Y  Fifo_wr_0/AND2_24/B  Fifo_wr_0/AND2_24/Y  Fifo_wr_0/AO1_5/A  Fifo_wr_0/AO1_5/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_wr_0/XNOR2_10/A  Fifo_wr_0/XNOR2_10/Y  Fifo_wr_0/AND2_EMPTYINT/B  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_rd_0/XOR2_1/A  Fifo_rd_0/XOR2_1/Y  Fifo_rd_0/AND2_24/B  Fifo_rd_0/AND2_24/Y  Fifo_rd_0/AO1_5/A  Fifo_rd_0/AO1_5/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_rd_0/XNOR2_10/A  Fifo_rd_0/XNOR2_10/Y  Fifo_rd_0/AND2_EMPTYINT/B  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_rd_0/XOR2_4/A  Fifo_rd_0/XOR2_4/Y  Fifo_rd_0/AO1_13/A  Fifo_rd_0/AO1_13/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_rd_0/XNOR2_6/A  Fifo_rd_0/XNOR2_6/Y  Fifo_rd_0/AND2_25/B  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_wr_0/XOR2_4/A  Fifo_wr_0/XOR2_4/Y  Fifo_wr_0/AO1_13/A  Fifo_wr_0/AO1_13/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_wr_0/XNOR2_6/A  Fifo_wr_0/XNOR2_6/Y  Fifo_wr_0/AND2_25/B  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Kin_Delay4/CLK  FrameMk_0/Kin_Delay4/Q  FrameMk_0/Com_8b10b/K4/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[20\]/CLK  Main_ctl4SD_0/LVDS_data\[20\]/Q  FrameMk_0/ByteSel_RNIE9V3\[2\]/A  FrameMk_0/ByteSel_RNIE9V3\[2\]/Y  FrameMk_0/ByteSel_RNIBR6B\[2\]/A  FrameMk_0/ByteSel_RNIBR6B\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/B  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI48IM1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[7\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[5\]/CLK  Sdram_ctl_v2_0/temp\[5\]/Q  Sdram_ctl_v2_0/temp_RNI1OEF\[6\]/B  Sdram_ctl_v2_0/temp_RNI1OEF\[6\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/C  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[69\]/CLK  Main_ctl4SD_0/LVDS_data\[69\]/Q  FrameMk_0/ByteSel_RNI0AV3\[2\]/B  FrameMk_0/ByteSel_RNI0AV3\[2\]/Y  FrameMk_0/ByteSel_RNITR6B\[2\]/A  FrameMk_0/ByteSel_RNITR6B\[2\]/Y  FrameMk_0/ByteSel_RNIANDM\[2\]/B  FrameMk_0/ByteSel_RNIANDM\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/A  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/A  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNO\[7\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNO\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNO\[7\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNO\[7\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/ClkEn_1_RNI5HDH1/B  FrameMk_0/ClkEn_1_RNI5HDH1/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/B  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_rd_0/XOR2_4/A  Fifo_rd_0/XOR2_4/Y  Fifo_rd_0/AND2_24/A  Fifo_rd_0/AND2_24/Y  Fifo_rd_0/AO1_5/A  Fifo_rd_0/AO1_5/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_rd_0/XNOR2_10/A  Fifo_rd_0/XNOR2_10/Y  Fifo_rd_0/AND2_EMPTYINT/B  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_wr_0/XOR2_4/A  Fifo_wr_0/XOR2_4/Y  Fifo_wr_0/AND2_24/A  Fifo_wr_0/AND2_24/Y  Fifo_wr_0/AO1_5/A  Fifo_wr_0/AO1_5/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_wr_0/XNOR2_10/A  Fifo_wr_0/XNOR2_10/Y  Fifo_wr_0/AND2_EMPTYINT/B  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/sdram_enReg_RNI9B9H1/A  Sdram_cmd_0/sdram_enReg_RNI9B9H1/Y  Sdram_cmd_0/SD_WrAddr_col\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI0QJ71\[4\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI0QJ71\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO_0\[6\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO_0\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[6\]/C  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_RNO_4\[5\]/A  Sdram_cmd_0/addr_RNO_4\[5\]/Y  Sdram_cmd_0/addr_RNO_2\[5\]/A  Sdram_cmd_0/addr_RNO_2\[5\]/Y  Sdram_cmd_0/addr_RNO\[5\]/C  Sdram_cmd_0/addr_RNO\[5\]/Y  Sdram_cmd_0/addr\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[2\]/CLK  Sdram_ctl_v2_0/temp\[2\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/C  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[21\]/CLK  Main_ctl4SD_0/LVDS_data\[21\]/Q  FrameMk_0/ByteSel_RNIG9V3\[2\]/A  FrameMk_0/ByteSel_RNIG9V3\[2\]/Y  FrameMk_0/ByteSel_RNIDR6B\[2\]/A  FrameMk_0/ByteSel_RNIDR6B\[2\]/Y  FrameMk_0/ByteSel_RNIANDM\[2\]/A  FrameMk_0/ByteSel_RNIANDM\[2\]/Y  FrameMk_0/ByteSel_RNIJ9951\[2\]/A  FrameMk_0/ByteSel_RNIJ9951\[2\]/Y  FrameMk_0/data_reg_RNO_13\[7\]/A  FrameMk_0/data_reg_RNO_13\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/B  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[28\]/CLK  Main_ctl4SD_0/LVDS_data\[28\]/Q  FrameMk_0/ByteSel_RNIU9V3\[2\]/A  FrameMk_0/ByteSel_RNIU9V3\[2\]/Y  FrameMk_0/ByteSel_RNIRR6B\[2\]/A  FrameMk_0/ByteSel_RNIRR6B\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/A  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[3\]/CLK  Sdram_ctl_v2_0/temp\[3\]/Q  Sdram_ctl_v2_0/temp_RNIH69A\[4\]/A  Sdram_ctl_v2_0/temp_RNIH69A\[4\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/B  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI140B\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[7\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNICNE41\[6\]/C  FrameMk_0/PKGCnt_RNICNE41\[6\]/Y  FrameMk_0/PKGCnt_RNO\[7\]/B  FrameMk_0/PKGCnt_RNO\[7\]/Y  FrameMk_0/PKGCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[7\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[7\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[7\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[7\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/A  Sdram_cmd_0/SD_rdAddr_collde_0_0_o3/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/addr_11_i_a3\[1\]/A  Sdram_cmd_0/addr_11_i_a3\[1\]/Y  Sdram_cmd_0/addr_RNO_4\[8\]/B  Sdram_cmd_0/addr_RNO_4\[8\]/Y  Sdram_cmd_0/addr_RNO_0\[8\]/B  Sdram_cmd_0/addr_RNO_0\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/A  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[5\]/CLK  FrameMk_0/REGEN/CycCnt\[5\]/Q  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/A  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/B  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/Y  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/A  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[11\]/B  FrameMk_0/REGEN/CycCnt_RNO\[11\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI4K5A\[2\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/C  COREUART_0/CUARTIIOL/CUARToio0_RNO\[3\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/ByteDout_RNO_8\[7\]/S  FrameMk_0/ByteDout_RNO_8\[7\]/Y  FrameMk_0/ByteDout_RNO_7\[7\]/B  FrameMk_0/ByteDout_RNO_7\[7\]/Y  FrameMk_0/ByteDout_RNO_4\[7\]/A  FrameMk_0/ByteDout_RNO_4\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/A  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[5\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[5\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/XLRESET/CLK  FrameMk_0/Com_8b10b/XLRESET/Q  FrameMk_0/Com_8b10b/LRESET/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_76/A  FrameMk_0/GenFIFO_Byte/XOR2_76/Y  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/A  FrameMk_0/GenFIFO_Byte/XOR2_76_RNI4RIU1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[9\]/CLK  Uart_ctl_0/OvertimeCnt\[9\]/Q  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/A  Uart_ctl_0/OvertimeCnt_RNI32ER1\[9\]/Y  Uart_ctl_0/Answer_ok_RNIRQG32/B  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[7\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[7\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[48\]/CLK  Main_ctl4SD_0/Data2ACC\[48\]/Q  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/C  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[66\]/CLK  Main_ctl4SD_0/Data2ACC\[66\]/Q  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/C  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO_0\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO_0\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[12\]/CLK  Main_ctl4SD_0/Data2ACC\[12\]/Q  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/C  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[30\]/CLK  Main_ctl4SD_0/Data2ACC\[30\]/Q  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/C  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_8\[6\]/C  FrameMk_0/data_reg_RNO_8\[6\]/Y  FrameMk_0/data_reg_RNO_1\[6\]/C  FrameMk_0/data_reg_RNO_1\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/B  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I1_S_0/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I1_S_0/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[10\]/A  Sdram_cmd_0/SD_wrAddr_row_RNO\[10\]/Y  Sdram_cmd_0/SD_wrAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I2_S_0/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/A  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/MAJ3_Carry_4_inst/A  My_adder0_2/MAJ3_Carry_4_inst/Y  My_adder0_2/XOR3_Sum_5_inst/C  My_adder0_2/XOR3_Sum_5_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[41\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[41\]/Y  Main_ctl4SD_0/Data2Fifo\[41\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/MAJ3_Carry_4_inst/A  My_adder0_3/MAJ3_Carry_4_inst/Y  My_adder0_3/XOR3_Sum_5_inst/C  My_adder0_3/XOR3_Sum_5_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[59\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[59\]/Y  Main_ctl4SD_0/Data2Fifo\[59\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/MAJ3_Carry_4_inst/A  My_adder0_0/MAJ3_Carry_4_inst/Y  My_adder0_0/XOR3_Sum_5_inst/C  My_adder0_0/XOR3_Sum_5_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[5\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[5\]/Y  Main_ctl4SD_0/Data2Fifo\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/MAJ3_Carry_4_inst/A  My_adder0_1/MAJ3_Carry_4_inst/Y  My_adder0_1/XOR3_Sum_5_inst/C  My_adder0_1/XOR3_Sum_5_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[23\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[23\]/Y  Main_ctl4SD_0/Data2Fifo\[23\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/C  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIG3T11\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[7\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[6\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[6\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[68\]/CLK  Main_ctl4SD_0/LVDS_data\[68\]/Q  FrameMk_0/ByteSel_RNIU9V3\[2\]/B  FrameMk_0/ByteSel_RNIU9V3\[2\]/Y  FrameMk_0/ByteSel_RNIRR6B\[2\]/A  FrameMk_0/ByteSel_RNIRR6B\[2\]/Y  FrameMk_0/ByteSel_RNID5951\[2\]/A  FrameMk_0/ByteSel_RNID5951\[2\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/A  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/NumCnt\[0\]/CLK  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[0\]/Q  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI7CJ3\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI7CJ3\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIPC19\[4\]/A  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIPC19\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI1LRA\[5\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI1LRA\[5\]/Y  CMOS_DrvX_0/Module_SPI_Set/Eof_RNO/B  CMOS_DrvX_0/Module_SPI_Set/Eof_RNO/Y  CMOS_DrvX_0/Module_SPI_Set/Eof/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_5\[8\]/A  Sdram_cmd_0/addr_RNO_5\[8\]/Y  Sdram_cmd_0/addr_RNO_0\[8\]/C  Sdram_cmd_0/addr_RNO_0\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/A  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_5\[3\]/A  Sdram_cmd_0/addr_RNO_5\[3\]/Y  Sdram_cmd_0/addr_RNO_0\[3\]/C  Sdram_cmd_0/addr_RNO_0\[3\]/Y  Sdram_cmd_0/addr_RNO\[3\]/A  Sdram_cmd_0/addr_RNO\[3\]/Y  Sdram_cmd_0/addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_5\[4\]/A  Sdram_cmd_0/addr_RNO_5\[4\]/Y  Sdram_cmd_0/addr_RNO_0\[4\]/C  Sdram_cmd_0/addr_RNO_0\[4\]/Y  Sdram_cmd_0/addr_RNO\[4\]/A  Sdram_cmd_0/addr_RNO\[4\]/Y  Sdram_cmd_0/addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_5\[6\]/A  Sdram_cmd_0/addr_RNO_5\[6\]/Y  Sdram_cmd_0/addr_RNO_0\[6\]/C  Sdram_cmd_0/addr_RNO_0\[6\]/Y  Sdram_cmd_0/addr_RNO\[6\]/A  Sdram_cmd_0/addr_RNO\[6\]/Y  Sdram_cmd_0/addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_5\[7\]/A  Sdram_cmd_0/addr_RNO_5\[7\]/Y  Sdram_cmd_0/addr_RNO_0\[7\]/C  Sdram_cmd_0/addr_RNO_0\[7\]/Y  Sdram_cmd_0/addr_RNO\[7\]/A  Sdram_cmd_0/addr_RNO\[7\]/Y  Sdram_cmd_0/addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_RNO_5\[9\]/A  Sdram_cmd_0/addr_RNO_5\[9\]/Y  Sdram_cmd_0/addr_RNO_0\[9\]/C  Sdram_cmd_0/addr_RNO_0\[9\]/Y  Sdram_cmd_0/addr_RNO\[9\]/A  Sdram_cmd_0/addr_RNO\[9\]/Y  Sdram_cmd_0/addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_0\[0\]/A  FrameMk_0/ByteSel_RNITH77_0\[0\]/Y  FrameMk_0/ByteSel_0_RNI0OGD_4\[2\]/A  FrameMk_0/ByteSel_0_RNI0OGD_4\[2\]/Y  FrameMk_0/ByteSel_RNO\[1\]/B  FrameMk_0/ByteSel_RNO\[1\]/Y  FrameMk_0/ByteSel\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNI89KH\[1\]/A  Uart_ctl_0/PrState_RNI89KH\[1\]/Y  Uart_ctl_0/P_DataA\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNO_0\[6\]/A  FrameMk_0/REGEN/CycCnt_RNO_0\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[6\]/A  FrameMk_0/REGEN/CycCnt_RNO\[6\]/Y  FrameMk_0/REGEN/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/B  FrameMk_0/DelayCnt_RNIV8RB_2\[0\]/Y  FrameMk_0/Prstate_RNO\[4\]/A  FrameMk_0/Prstate_RNO\[4\]/Y  FrameMk_0/Prstate\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[13\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[4\]/CLK  COREUART_0/CUARTliOL/CUARTol\[4\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO\[6\]/A  Uart_ctl_0/ParaCnt_RNO\[6\]/Y  Uart_ctl_0/ParaCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[9\]/CLK  Main_ctl4SD_0/LVDS_data\[9\]/Q  FrameMk_0/ByteSel_RNIC0K7\[2\]/A  FrameMk_0/ByteSel_RNIC0K7\[2\]/Y  FrameMk_0/ByteSel_RNI9IRE\[2\]/A  FrameMk_0/ByteSel_RNI9IRE\[2\]/Y  FrameMk_0/data_reg_RNO_17\[0\]/A  FrameMk_0/data_reg_RNO_17\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/A  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_29/A  FrameMk_0/GenFIFO_Byte/XOR2_29/Y  FrameMk_0/GenFIFO_Byte/XOR2_29_RNIPI1Q1/A  FrameMk_0/GenFIFO_Byte/XOR2_29_RNIPI1Q1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_6/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[49\]/CLK  Main_ctl4SD_0/LVDS_data\[49\]/Q  FrameMk_0/ByteSel_RNIC0K7\[2\]/B  FrameMk_0/ByteSel_RNIC0K7\[2\]/Y  FrameMk_0/ByteSel_RNI9IRE\[2\]/A  FrameMk_0/ByteSel_RNI9IRE\[2\]/Y  FrameMk_0/data_reg_RNO_17\[0\]/A  FrameMk_0/data_reg_RNO_17\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/A  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNO\[1\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[3\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[3\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[6\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[6\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI36I7\[5\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI36I7\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIAS4F\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI92RL\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNID9611\[10\]/Y  Sdram_cmd_0/sdram_enReg_RNI9B9H1/B  Sdram_cmd_0/sdram_enReg_RNI9B9H1/Y  Sdram_cmd_0/SD_WrAddr_col\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/Y  Sdram_cmd_0/addr_RNO_1\[10\]/A  Sdram_cmd_0/addr_RNO_1\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/B  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[8\]/CLK  FrameMk_0/PKGCnt\[8\]/Q  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/B  FrameMk_0/PKGCnt_RNIT2SE1\[8\]/Y  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/C  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[3\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[3\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIQ5UI\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIQ5UI\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_1\[2\]/A  Sdram_cmd_0/addr_RNO_1\[2\]/Y  Sdram_cmd_0/addr_RNO_0\[2\]/C  Sdram_cmd_0/addr_RNO_0\[2\]/Y  Sdram_cmd_0/addr_RNO\[2\]/C  Sdram_cmd_0/addr_RNO\[2\]/Y  Sdram_cmd_0/addr\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[14\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[14\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNISFMN\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/ByteDout_RNO_10\[1\]/A  FrameMk_0/ByteDout_RNO_10\[1\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/A  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJJCM\[1\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJJCM\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[5\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[5\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/A  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/B  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIC0K7\[2\]/S  FrameMk_0/ByteSel_RNIC0K7\[2\]/Y  FrameMk_0/data_reg_RNO_18\[5\]/B  FrameMk_0/data_reg_RNO_18\[5\]/Y  FrameMk_0/data_reg_RNO_7\[5\]/A  FrameMk_0/data_reg_RNO_7\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/B  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/A  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO_0\[6\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO_0\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[6\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[6\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/ras_n_RNO_1/C  Sdram_cmd_0/ras_n_RNO_1/Y  Sdram_cmd_0/ras_n_RNO/B  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/AO1_24/B  FrameMk_0/GenFIFO_Byte/AO1_24/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_3_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_3_inst/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1P0_EMPTY/CLK  Fifo_wr_0/DFN1P0_EMPTY/Q  Fifo_wr_0/NAND2_1/A  Fifo_wr_0/NAND2_1/Y  Fifo_wr_0/AND2_MEMORYRE/A  Fifo_wr_0/AND2_MEMORYRE/Y  Fifo_wr_0/AND2_28/B  Fifo_wr_0/AND2_28/Y  Fifo_wr_0/AO1_8/B  Fifo_wr_0/AO1_8/Y  Fifo_wr_0/AO1_13/B  Fifo_wr_0/AO1_13/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1P0_EMPTY/CLK  Fifo_wr_0/DFN1P0_EMPTY/Q  Fifo_wr_0/NAND2_1/A  Fifo_wr_0/NAND2_1/Y  Fifo_wr_0/AND2_MEMORYRE/A  Fifo_wr_0/AND2_MEMORYRE/Y  Fifo_wr_0/AND2_28/B  Fifo_wr_0/AND2_28/Y  Fifo_wr_0/AO1_8/B  Fifo_wr_0/AO1_8/Y  Fifo_wr_0/AO1_5/B  Fifo_wr_0/AO1_5/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_4_inst/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_4_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[6\]/CLK  FrameMk_0/rowcnt\[6\]/Q  FrameMk_0/rowcnt_RNI6SI31\[6\]/B  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/A  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[17\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[17\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[17\]/C  Main_ctl4SD_0/Data2ACC_RNO\[17\]/Y  Main_ctl4SD_0/Data2ACC\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[10\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[10\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[10\]/C  Main_ctl4SD_0/Data2ACC_RNO\[10\]/Y  Main_ctl4SD_0/Data2ACC\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[7\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[7\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[7\]/C  Main_ctl4SD_0/Data2ACC_RNO\[7\]/Y  Main_ctl4SD_0/Data2ACC\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[5\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[5\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[5\]/C  Main_ctl4SD_0/Data2ACC_RNO\[5\]/Y  Main_ctl4SD_0/Data2ACC\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[3\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[3\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[3\]/C  Main_ctl4SD_0/Data2ACC_RNO\[3\]/Y  Main_ctl4SD_0/Data2ACC\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[2\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[2\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[2\]/C  Main_ctl4SD_0/Data2ACC_RNO\[2\]/Y  Main_ctl4SD_0/Data2ACC\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[1\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[1\]/C  Main_ctl4SD_0/Data2ACC_RNO\[1\]/Y  Main_ctl4SD_0/Data2ACC\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[16\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[16\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[16\]/C  Main_ctl4SD_0/Data2ACC_RNO\[16\]/Y  Main_ctl4SD_0/Data2ACC\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[12\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[12\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[12\]/C  Main_ctl4SD_0/Data2ACC_RNO\[12\]/Y  Main_ctl4SD_0/Data2ACC\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[9\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[9\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[9\]/C  Main_ctl4SD_0/Data2ACC_RNO\[9\]/Y  Main_ctl4SD_0/Data2ACC\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[6\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[6\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[6\]/C  Main_ctl4SD_0/Data2ACC_RNO\[6\]/Y  Main_ctl4SD_0/Data2ACC\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[4\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[4\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[4\]/C  Main_ctl4SD_0/Data2ACC_RNO\[4\]/Y  Main_ctl4SD_0/Data2ACC\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[15\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[15\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[15\]/C  Main_ctl4SD_0/Data2ACC_RNO\[15\]/Y  Main_ctl4SD_0/Data2ACC\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[14\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[14\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[14\]/C  Main_ctl4SD_0/Data2ACC_RNO\[14\]/Y  Main_ctl4SD_0/Data2ACC\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[13\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[13\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[13\]/C  Main_ctl4SD_0/Data2ACC_RNO\[13\]/Y  Main_ctl4SD_0/Data2ACC\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[11\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[11\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[11\]/C  Main_ctl4SD_0/Data2ACC_RNO\[11\]/Y  Main_ctl4SD_0/Data2ACC\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[8\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[8\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[8\]/C  Main_ctl4SD_0/Data2ACC_RNO\[8\]/Y  Main_ctl4SD_0/Data2ACC\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/B  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[0\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[0\]/C  Main_ctl4SD_0/Data2ACC_RNO\[0\]/Y  Main_ctl4SD_0/Data2ACC\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTLL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[16\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/cas_n_RNO_2/C  Sdram_cmd_0/cas_n_RNO_2/Y  Sdram_cmd_0/cas_n_RNO/C  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[8\]/CLK  COREUART_0/CUARTliOL/CUARTol\[8\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/A  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[58\]/CLK  Main_ctl4SD_0/LVDS_data\[58\]/Q  FrameMk_0/ByteSel_RNIK1V3\[2\]/B  FrameMk_0/ByteSel_RNIK1V3\[2\]/Y  FrameMk_0/ByteSel_RNIHJ6B_0\[2\]/B  FrameMk_0/ByteSel_RNIHJ6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/A  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[11\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[11\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIOUDI\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIOUDI\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[5\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[5\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIT9QG\[7\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIT9QG\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_1\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_1\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_0\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_0\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/Y  Uart_ctl_0/PrState_RNO_0\[2\]/C  Uart_ctl_0/PrState_RNO_0\[2\]/Y  Uart_ctl_0/PrState_RNO\[2\]/C  Uart_ctl_0/PrState_RNO\[2\]/Y  Uart_ctl_0/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[13\]/CLK  Main_ctl4SD_0/LVDS_data\[13\]/Q  FrameMk_0/ByteSel_RNII1V3\[2\]/A  FrameMk_0/ByteSel_RNII1V3\[2\]/Y  FrameMk_0/ByteSel_RNIFJ6B\[2\]/A  FrameMk_0/ByteSel_RNIFJ6B\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/A  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_0_inst/A  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_0_inst/Y  FrameMk_0/GenFIFO_Byte/XNOR2_12/A  FrameMk_0/GenFIFO_Byte/XNOR2_12/Y  FrameMk_0/GenFIFO_Byte/AND3_7/A  FrameMk_0/GenFIFO_Byte/AND3_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1\[14\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[8\]/B  FrameMk_0/CRC_Reg_RNO_1\[8\]/Y  FrameMk_0/CRC_Reg_RNO\[8\]/B  FrameMk_0/CRC_Reg_RNO\[8\]/Y  FrameMk_0/CRC_Reg\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[10\]/B  FrameMk_0/CRC_Reg_RNO_1\[10\]/Y  FrameMk_0/CRC_Reg_RNO\[10\]/B  FrameMk_0/CRC_Reg_RNO\[10\]/Y  FrameMk_0/CRC_Reg\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[12\]/B  FrameMk_0/CRC_Reg_RNO_1\[12\]/Y  FrameMk_0/CRC_Reg_RNO\[12\]/B  FrameMk_0/CRC_Reg_RNO\[12\]/Y  FrameMk_0/CRC_Reg\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[13\]/B  FrameMk_0/CRC_Reg_RNO_1\[13\]/Y  FrameMk_0/CRC_Reg_RNO\[13\]/B  FrameMk_0/CRC_Reg_RNO\[13\]/Y  FrameMk_0/CRC_Reg\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[15\]/B  FrameMk_0/CRC_Reg_RNO_1\[15\]/Y  FrameMk_0/CRC_Reg_RNO\[15\]/B  FrameMk_0/CRC_Reg_RNO\[15\]/Y  FrameMk_0/CRC_Reg\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[16\]/B  FrameMk_0/CRC_Reg_RNO_1\[16\]/Y  FrameMk_0/CRC_Reg_RNO\[16\]/B  FrameMk_0/CRC_Reg_RNO\[16\]/Y  FrameMk_0/CRC_Reg\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[20\]/B  FrameMk_0/CRC_Reg_RNO_1\[20\]/Y  FrameMk_0/CRC_Reg_RNO\[20\]/B  FrameMk_0/CRC_Reg_RNO\[20\]/Y  FrameMk_0/CRC_Reg\[20\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[24\]/B  FrameMk_0/CRC_Reg_RNO_1\[24\]/Y  FrameMk_0/CRC_Reg_RNO\[24\]/B  FrameMk_0/CRC_Reg_RNO\[24\]/Y  FrameMk_0/CRC_Reg\[24\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[30\]/B  FrameMk_0/CRC_Reg_RNO_1\[30\]/Y  FrameMk_0/CRC_Reg_RNO\[30\]/B  FrameMk_0/CRC_Reg_RNO\[30\]/Y  FrameMk_0/CRC_Reg\[30\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[31\]/B  FrameMk_0/CRC_Reg_RNO_1\[31\]/Y  FrameMk_0/CRC_Reg_RNO\[31\]/B  FrameMk_0/CRC_Reg_RNO\[31\]/Y  FrameMk_0/CRC_Reg\[31\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[34\]/B  FrameMk_0/CRC_Reg_RNO_1\[34\]/Y  FrameMk_0/CRC_Reg_RNO\[34\]/B  FrameMk_0/CRC_Reg_RNO\[34\]/Y  FrameMk_0/CRC_Reg\[34\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[19\]/B  FrameMk_0/CRC_Reg_RNO_1\[19\]/Y  FrameMk_0/CRC_Reg_RNO\[19\]/B  FrameMk_0/CRC_Reg_RNO\[19\]/Y  FrameMk_0/CRC_Reg\[19\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[18\]/B  FrameMk_0/CRC_Reg_RNO_1\[18\]/Y  FrameMk_0/CRC_Reg_RNO\[18\]/B  FrameMk_0/CRC_Reg_RNO\[18\]/Y  FrameMk_0/CRC_Reg\[18\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[9\]/B  FrameMk_0/CRC_Reg_RNO_1\[9\]/Y  FrameMk_0/CRC_Reg_RNO\[9\]/B  FrameMk_0/CRC_Reg_RNO\[9\]/Y  FrameMk_0/CRC_Reg\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_1\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_1\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_0\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_0\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/Y  Uart_ctl_0/PrState_RNO_0\[3\]/C  Uart_ctl_0/PrState_RNO_0\[3\]/Y  Uart_ctl_0/PrState_RNO\[3\]/C  Uart_ctl_0/PrState_RNO\[3\]/Y  Uart_ctl_0/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[1\]/A  Uart_ctl_0/CheckSum_RNO_2\[1\]/Y  Uart_ctl_0/CheckSum_RNO\[1\]/C  Uart_ctl_0/CheckSum_RNO\[1\]/Y  Uart_ctl_0/CheckSum\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[5\]/A  Uart_ctl_0/CheckSum_RNO_2\[5\]/Y  Uart_ctl_0/CheckSum_RNO\[5\]/C  Uart_ctl_0/CheckSum_RNO\[5\]/Y  Uart_ctl_0/CheckSum\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[7\]/A  Uart_ctl_0/CheckSum_RNO_2\[7\]/Y  Uart_ctl_0/CheckSum_RNO\[7\]/C  Uart_ctl_0/CheckSum_RNO\[7\]/Y  Uart_ctl_0/CheckSum\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[6\]/A  Uart_ctl_0/CheckSum_RNO_2\[6\]/Y  Uart_ctl_0/CheckSum_RNO\[6\]/C  Uart_ctl_0/CheckSum_RNO\[6\]/Y  Uart_ctl_0/CheckSum\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[4\]/A  Uart_ctl_0/CheckSum_RNO_2\[4\]/Y  Uart_ctl_0/CheckSum_RNO\[4\]/C  Uart_ctl_0/CheckSum_RNO\[4\]/Y  Uart_ctl_0/CheckSum\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[3\]/A  Uart_ctl_0/CheckSum_RNO_2\[3\]/Y  Uart_ctl_0/CheckSum_RNO\[3\]/C  Uart_ctl_0/CheckSum_RNO\[3\]/Y  Uart_ctl_0/CheckSum\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[2\]/A  Uart_ctl_0/CheckSum_RNO_2\[2\]/Y  Uart_ctl_0/CheckSum_RNO\[2\]/C  Uart_ctl_0/CheckSum_RNO\[2\]/Y  Uart_ctl_0/CheckSum\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_2\[0\]/A  Uart_ctl_0/CheckSum_RNO_2\[0\]/Y  Uart_ctl_0/CheckSum_RNO\[0\]/C  Uart_ctl_0/CheckSum_RNO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/AND2_12_RNIDKIR/B  Fifo_rd_0/AND2_12_RNIDKIR/Y  Fifo_rd_0/XOR2_16_RNIS2U91/A  Fifo_rd_0/XOR2_16_RNIS2U91/Y  Fifo_rd_0/DFN1C0_MEM_WADDR_4_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO_2\[0\]/B  Sdram_cmd_0/cs_n_1_RNO_2\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO\[0\]/C  Sdram_cmd_0/cs_n_1_RNO\[0\]/Y  Sdram_cmd_0/cs_n_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[6\]/CLK  FrameMk_0/REGEN/CycCnt\[6\]/Q  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/C  FrameMk_0/REGEN/CycCnt_RNIEUA\[6\]/Y  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/A  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/B  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/Y  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/A  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[11\]/B  FrameMk_0/REGEN/CycCnt_RNO\[11\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/cas_n_RNO_1/C  Sdram_cmd_0/cas_n_RNO_1/Y  Sdram_cmd_0/cas_n_RNO/B  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[6\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[6\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[6\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNILLCB\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNILLCB\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI629J\[10\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI629J\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/A  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/A  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/A  Main_ctl4SD_0/addSel_0_RNI8FRF\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[37\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[37\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[37\]/C  Main_ctl4SD_0/Data2ACC_RNO\[37\]/Y  Main_ctl4SD_0/Data2ACC\[37\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[0\]/CLK  FrameMk_0/DelayCnt\[0\]/Q  FrameMk_0/DelayCnt_RNIMQBD\[3\]/B  FrameMk_0/DelayCnt_RNIMQBD\[3\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/B  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[4\]/CLK  Sdram_ctl_v2_0/temp\[4\]/Q  Sdram_ctl_v2_0/temp_RNIH69A\[4\]/B  Sdram_ctl_v2_0/temp_RNIH69A\[4\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/B  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[5\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[5\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1P0_EMPTY/CLK  Fifo_wr_0/DFN1P0_EMPTY/Q  Fifo_wr_0/NAND2_1/A  Fifo_wr_0/NAND2_1/Y  Fifo_wr_0/AND2_MEMORYRE/A  Fifo_wr_0/AND2_MEMORYRE/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_0_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_0_inst/Y  Fifo_wr_0/XNOR2_3/A  Fifo_wr_0/XNOR2_3/Y  Fifo_wr_0/AND3_1/A  Fifo_wr_0/AND3_1/Y  Fifo_wr_0/AND2_25/A  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/AO1_26/B  FrameMk_0/GenFIFO_Byte/AO1_26/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_3_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_3_inst/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/AND3_6_RNO_0/B  FrameMk_0/GenFIFO_Byte/AND3_6_RNO_0/Y  FrameMk_0/GenFIFO_Byte/AND3_6/C  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[4\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/AND2_12_RNI2PQR/B  Fifo_wr_0/AND2_12_RNI2PQR/Y  Fifo_wr_0/AO1_10_RNIG4T71/B  Fifo_wr_0/AO1_10_RNIG4T71/Y  Fifo_wr_0/DFN1C0_MEM_WADDR_4_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_x2_0\[5\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_x2_0\[5\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[14\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[9\]/Y  COREUART_0/CUARTliOL/CUARTol\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I32_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I32_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I81_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I81_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868\[3\]/B  FrameMk_0/Prstate_RNIV868\[3\]/Y  FrameMk_0/ByteDout_RNO_5\[7\]/C  FrameMk_0/ByteDout_RNO_5\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/B  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[3\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[3\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNILN5B\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNILN5B\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[57\]/CLK  Main_ctl4SD_0/LVDS_data\[57\]/Q  FrameMk_0/ByteSel_RNII1V3\[2\]/B  FrameMk_0/ByteSel_RNII1V3\[2\]/Y  FrameMk_0/ByteSel_RNIFJ6B\[2\]/A  FrameMk_0/ByteSel_RNIFJ6B\[2\]/Y  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/B  FrameMk_0/ByteSel_RNIBVIA1_0\[2\]/Y  FrameMk_0/data_reg_RNO_12\[4\]/A  FrameMk_0/data_reg_RNO_12\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/A  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[14\]/CLK  Main_ctl4SD_0/LVDS_data\[14\]/Q  FrameMk_0/ByteSel_RNIK1V3\[2\]/A  FrameMk_0/ByteSel_RNIK1V3\[2\]/Y  FrameMk_0/ByteSel_RNIHJ6B_0\[2\]/B  FrameMk_0/ByteSel_RNIHJ6B_0\[2\]/Y  FrameMk_0/ByteSel_RNIBL851\[2\]/A  FrameMk_0/ByteSel_RNIBL851\[2\]/Y  FrameMk_0/data_reg_RNO_13\[2\]/A  FrameMk_0/data_reg_RNO_13\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/A  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[1\]/A  Main_ctl4SD_0/addSel_RNIB36K\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[53\]/B  Main_ctl4SD_0/Data2ACC_RNO_0\[53\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[53\]/C  Main_ctl4SD_0/Data2ACC_RNO\[53\]/Y  Main_ctl4SD_0/Data2ACC\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNI5K5A\[3\]/Y  COREUART_0/CUARTIIOL/CUARTilo0\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[0\]/CLK  Main_ctl4SD_0/addSel_0\[0\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/A  Main_ctl4SD_0/addSel_0_RNIFNT6_0\[0\]/Y  Main_ctl4SD_0/addSel_0_RNI5RGB_0\[0\]/A  Main_ctl4SD_0/addSel_0_RNI5RGB_0\[0\]/Y  Main_ctl4SD_0/intData2acc_RNO\[53\]/S  Main_ctl4SD_0/intData2acc_RNO\[53\]/Y  Main_ctl4SD_0/intData2acc\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[6\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[6\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIOFUK1\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/PAT_En/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/PAT_En/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[6\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[6\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIKIKB1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[15\]/CLK  Main_ctl4SD_0/LVDS_data\[15\]/Q  FrameMk_0/ByteSel_RNIM1V3\[2\]/A  FrameMk_0/ByteSel_RNIM1V3\[2\]/Y  FrameMk_0/ByteSel_RNIJJ6B\[2\]/A  FrameMk_0/ByteSel_RNIJJ6B\[2\]/Y  FrameMk_0/ByteSel_RNIHP851\[2\]/B  FrameMk_0/ByteSel_RNIHP851\[2\]/Y  FrameMk_0/data_reg_RNO_14\[4\]/B  FrameMk_0/data_reg_RNO_14\[4\]/Y  FrameMk_0/data_reg_RNO_6\[4\]/C  FrameMk_0/data_reg_RNO_6\[4\]/Y  FrameMk_0/data_reg_RNO_2\[4\]/B  FrameMk_0/data_reg_RNO_2\[4\]/Y  FrameMk_0/data_reg_RNO\[4\]/C  FrameMk_0/data_reg_RNO\[4\]/Y  FrameMk_0/data_reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cas_n_4_6_i_i_a5_4/A  Sdram_cmd_0/cas_n_4_6_i_i_a5_4/Y  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/B  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/C  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/XNOR2_13/B  FrameMk_0/GenFIFO_Byte/XNOR2_13/Y  FrameMk_0/GenFIFO_Byte/AND3_7/C  FrameMk_0/GenFIFO_Byte/AND3_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/AND3_6_RNO/B  FrameMk_0/GenFIFO_Byte/AND3_6_RNO/Y  FrameMk_0/GenFIFO_Byte/AND3_6/B  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/StepCnt_RNIF8SQ\[3\]/B  FrameMk_0/StepCnt_RNIF8SQ\[3\]/Y  FrameMk_0/StepCnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/StepCnt_RNIF8SQ\[3\]/B  FrameMk_0/StepCnt_RNIF8SQ\[3\]/Y  FrameMk_0/StepCnt\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/StepCnt_RNIF8SQ\[3\]/B  FrameMk_0/StepCnt_RNIF8SQ\[3\]/Y  FrameMk_0/StepCnt\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/StepCnt_RNIF8SQ\[3\]/B  FrameMk_0/StepCnt_RNIF8SQ\[3\]/Y  FrameMk_0/StepCnt\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/A  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/A  Main_ctl4SD_0/addSel_0_RNIFNT6\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO_0\[17\]/A  Main_ctl4SD_0/Data2ACC_RNO_0\[17\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[17\]/C  Main_ctl4SD_0/Data2ACC_RNO\[17\]/Y  Main_ctl4SD_0/Data2ACC\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[1\]/CLK  FrameMk_0/rowcnt\[1\]/Q  FrameMk_0/rowcnt_RNIO28F\[2\]/B  FrameMk_0/rowcnt_RNIO28F\[2\]/Y  FrameMk_0/rowcnt_RNIDFDP\[4\]/A  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNI6SI31\[6\]/C  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNIKIL81\[7\]/B  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNO\[8\]/B  FrameMk_0/rowcnt_RNO\[8\]/Y  FrameMk_0/rowcnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[7\]/CLK  COREUART_0/CUARTliOL/CUARTol\[7\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/C  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[8\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[8\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNID4C9\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_wr_0/INV_2/A  Fifo_wr_0/INV_2/Y  Fifo_wr_0/INV_2_RNI0DUL3/A  Fifo_wr_0/INV_2_RNI0DUL3/Y  Fifo_wr_0/XNOR2_4/B  Fifo_wr_0/XNOR2_4/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/A  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[8\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[8\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[7\]/B  FrameMk_0/CRC_Reg_RNO_0\[7\]/Y  FrameMk_0/CRC_Reg_RNO\[7\]/B  FrameMk_0/CRC_Reg_RNO\[7\]/Y  FrameMk_0/CRC_Reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[1\]/CLK  Sdram_ctl_v2_0/temp\[1\]/Q  Sdram_ctl_v2_0/temp_c2/B  Sdram_ctl_v2_0/temp_c2/Y  Sdram_ctl_v2_0/temp_c4/C  Sdram_ctl_v2_0/temp_c4/Y  Sdram_ctl_v2_0/temp_c6/C  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_n8_0/A  Sdram_ctl_v2_0/temp_n8_0/Y  Sdram_ctl_v2_0/temp\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/ByteDout_RNO_8\[6\]/S  FrameMk_0/ByteDout_RNO_8\[6\]/Y  FrameMk_0/ByteDout_RNO_7\[6\]/B  FrameMk_0/ByteDout_RNO_7\[6\]/Y  FrameMk_0/ByteDout_RNO_4\[6\]/C  FrameMk_0/ByteDout_RNO_4\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/B  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[25\]/B  FrameMk_0/CRC_Reg_RNO_0\[25\]/Y  FrameMk_0/CRC_Reg_RNO\[25\]/A  FrameMk_0/CRC_Reg_RNO\[25\]/Y  FrameMk_0/CRC_Reg\[25\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[27\]/B  FrameMk_0/CRC_Reg_RNO_0\[27\]/Y  FrameMk_0/CRC_Reg_RNO\[27\]/A  FrameMk_0/CRC_Reg_RNO\[27\]/Y  FrameMk_0/CRC_Reg\[27\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[32\]/B  FrameMk_0/CRC_Reg_RNO_0\[32\]/Y  FrameMk_0/CRC_Reg_RNO\[32\]/A  FrameMk_0/CRC_Reg_RNO\[32\]/Y  FrameMk_0/CRC_Reg\[32\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[33\]/B  FrameMk_0/CRC_Reg_RNO_0\[33\]/Y  FrameMk_0/CRC_Reg_RNO\[33\]/A  FrameMk_0/CRC_Reg_RNO\[33\]/Y  FrameMk_0/CRC_Reg\[33\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[35\]/B  FrameMk_0/CRC_Reg_RNO_0\[35\]/Y  FrameMk_0/CRC_Reg_RNO\[35\]/A  FrameMk_0/CRC_Reg_RNO\[35\]/Y  FrameMk_0/CRC_Reg\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[39\]/B  FrameMk_0/CRC_Reg_RNO_0\[39\]/Y  FrameMk_0/CRC_Reg_RNO\[39\]/A  FrameMk_0/CRC_Reg_RNO\[39\]/Y  FrameMk_0/CRC_Reg\[39\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[29\]/B  FrameMk_0/CRC_Reg_RNO_0\[29\]/Y  FrameMk_0/CRC_Reg_RNO\[29\]/A  FrameMk_0/CRC_Reg_RNO\[29\]/Y  FrameMk_0/CRC_Reg\[29\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[26\]/B  FrameMk_0/CRC_Reg_RNO_0\[26\]/Y  FrameMk_0/CRC_Reg_RNO\[26\]/A  FrameMk_0/CRC_Reg_RNO\[26\]/Y  FrameMk_0/CRC_Reg\[26\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[23\]/B  FrameMk_0/CRC_Reg_RNO_0\[23\]/Y  FrameMk_0/CRC_Reg_RNO\[23\]/A  FrameMk_0/CRC_Reg_RNO\[23\]/Y  FrameMk_0/CRC_Reg\[23\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[22\]/B  FrameMk_0/CRC_Reg_RNO_0\[22\]/Y  FrameMk_0/CRC_Reg_RNO\[22\]/A  FrameMk_0/CRC_Reg_RNO\[22\]/Y  FrameMk_0/CRC_Reg\[22\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[21\]/B  FrameMk_0/CRC_Reg_RNO_0\[21\]/Y  FrameMk_0/CRC_Reg_RNO\[21\]/A  FrameMk_0/CRC_Reg_RNO\[21\]/Y  FrameMk_0/CRC_Reg\[21\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[17\]/B  FrameMk_0/CRC_Reg_RNO_0\[17\]/Y  FrameMk_0/CRC_Reg_RNO\[17\]/A  FrameMk_0/CRC_Reg_RNO\[17\]/Y  FrameMk_0/CRC_Reg\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[14\]/B  FrameMk_0/CRC_Reg_RNO_0\[14\]/Y  FrameMk_0/CRC_Reg_RNO\[14\]/A  FrameMk_0/CRC_Reg_RNO\[14\]/Y  FrameMk_0/CRC_Reg\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/B  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[11\]/B  FrameMk_0/CRC_Reg_RNO_0\[11\]/Y  FrameMk_0/CRC_Reg_RNO\[11\]/A  FrameMk_0/CRC_Reg_RNO\[11\]/Y  FrameMk_0/CRC_Reg\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868\[3\]/B  FrameMk_0/Prstate_RNIV868\[3\]/Y  FrameMk_0/ByteDout_RNO_7\[3\]/C  FrameMk_0/ByteDout_RNO_7\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[3\]/B  FrameMk_0/ByteDout_RNO_4\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/B  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[5\]/C  Uart_ctl_0/CheckSum_RNO_0\[5\]/Y  Uart_ctl_0/CheckSum_RNO\[5\]/A  Uart_ctl_0/CheckSum_RNO\[5\]/Y  Uart_ctl_0/CheckSum\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[1\]/C  Uart_ctl_0/CheckSum_RNO_0\[1\]/Y  Uart_ctl_0/CheckSum_RNO\[1\]/A  Uart_ctl_0/CheckSum_RNO\[1\]/Y  Uart_ctl_0/CheckSum\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[0\]/C  Uart_ctl_0/CheckSum_RNO_0\[0\]/Y  Uart_ctl_0/CheckSum_RNO\[0\]/A  Uart_ctl_0/CheckSum_RNO\[0\]/Y  Uart_ctl_0/CheckSum\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[2\]/C  Uart_ctl_0/CheckSum_RNO_0\[2\]/Y  Uart_ctl_0/CheckSum_RNO\[2\]/A  Uart_ctl_0/CheckSum_RNO\[2\]/Y  Uart_ctl_0/CheckSum\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[3\]/C  Uart_ctl_0/CheckSum_RNO_0\[3\]/Y  Uart_ctl_0/CheckSum_RNO\[3\]/A  Uart_ctl_0/CheckSum_RNO\[3\]/Y  Uart_ctl_0/CheckSum\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[4\]/C  Uart_ctl_0/CheckSum_RNO_0\[4\]/Y  Uart_ctl_0/CheckSum_RNO\[4\]/A  Uart_ctl_0/CheckSum_RNO\[4\]/Y  Uart_ctl_0/CheckSum\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[6\]/C  Uart_ctl_0/CheckSum_RNO_0\[6\]/Y  Uart_ctl_0/CheckSum_RNO\[6\]/A  Uart_ctl_0/CheckSum_RNO\[6\]/Y  Uart_ctl_0/CheckSum\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/CheckSum_RNO_0\[7\]/C  Uart_ctl_0/CheckSum_RNO_0\[7\]/Y  Uart_ctl_0/CheckSum_RNO\[7\]/A  Uart_ctl_0/CheckSum_RNO\[7\]/Y  Uart_ctl_0/CheckSum\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/ini_state\[2\]/CLK  Sdram_ini_0/ini_state\[2\]/Q  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/B  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/Y  Sdram_cmd_0/addr_11_0_o2\[3\]/B  Sdram_cmd_0/addr_11_0_o2\[3\]/Y  Sdram_cmd_0/addr_RNO_2\[8\]/B  Sdram_cmd_0/addr_RNO_2\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/C  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIVUH11\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[6\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO_0\[0\]/C  Sdram_cmd_0/cs_n_1_RNO_0\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO\[0\]/A  Sdram_cmd_0/cs_n_1_RNO\[0\]/Y  Sdram_cmd_0/cs_n_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_1_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_1_inst/Q  FrameMk_0/GenFIFO_Byte/XNOR2_7/B  FrameMk_0/GenFIFO_Byte/XNOR2_7/Y  FrameMk_0/GenFIFO_Byte/AND3_7/B  FrameMk_0/GenFIFO_Byte/AND3_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[30\]/CLK  Main_ctl4SD_0/LVDS_data\[30\]/Q  FrameMk_0/ByteSel_RNI13D7\[0\]/A  FrameMk_0/ByteSel_RNI13D7\[0\]/Y  FrameMk_0/ByteSel_0_RNIMANO\[2\]/C  FrameMk_0/ByteSel_0_RNIMANO\[2\]/Y  FrameMk_0/ByteSel_RNID0QH1\[2\]/C  FrameMk_0/ByteSel_RNID0QH1\[2\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/A  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[9\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[9\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[5\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[5\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[15\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[15\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/data_reg_RNO_3\[5\]/B  FrameMk_0/data_reg_RNO_3\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/A  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[27\]/A  FrameMk_0/CRC_Reg_RNO_1\[27\]/Y  FrameMk_0/CRC_Reg_RNO\[27\]/B  FrameMk_0/CRC_Reg_RNO\[27\]/Y  FrameMk_0/CRC_Reg\[27\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[32\]/A  FrameMk_0/CRC_Reg_RNO_1\[32\]/Y  FrameMk_0/CRC_Reg_RNO\[32\]/B  FrameMk_0/CRC_Reg_RNO\[32\]/Y  FrameMk_0/CRC_Reg\[32\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[33\]/A  FrameMk_0/CRC_Reg_RNO_1\[33\]/Y  FrameMk_0/CRC_Reg_RNO\[33\]/B  FrameMk_0/CRC_Reg_RNO\[33\]/Y  FrameMk_0/CRC_Reg\[33\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[35\]/A  FrameMk_0/CRC_Reg_RNO_1\[35\]/Y  FrameMk_0/CRC_Reg_RNO\[35\]/B  FrameMk_0/CRC_Reg_RNO\[35\]/Y  FrameMk_0/CRC_Reg\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[39\]/A  FrameMk_0/CRC_Reg_RNO_1\[39\]/Y  FrameMk_0/CRC_Reg_RNO\[39\]/B  FrameMk_0/CRC_Reg_RNO\[39\]/Y  FrameMk_0/CRC_Reg\[39\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[25\]/A  FrameMk_0/CRC_Reg_RNO_1\[25\]/Y  FrameMk_0/CRC_Reg_RNO\[25\]/B  FrameMk_0/CRC_Reg_RNO\[25\]/Y  FrameMk_0/CRC_Reg\[25\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[29\]/A  FrameMk_0/CRC_Reg_RNO_1\[29\]/Y  FrameMk_0/CRC_Reg_RNO\[29\]/B  FrameMk_0/CRC_Reg_RNO\[29\]/Y  FrameMk_0/CRC_Reg\[29\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[26\]/A  FrameMk_0/CRC_Reg_RNO_1\[26\]/Y  FrameMk_0/CRC_Reg_RNO\[26\]/B  FrameMk_0/CRC_Reg_RNO\[26\]/Y  FrameMk_0/CRC_Reg\[26\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[23\]/A  FrameMk_0/CRC_Reg_RNO_1\[23\]/Y  FrameMk_0/CRC_Reg_RNO\[23\]/B  FrameMk_0/CRC_Reg_RNO\[23\]/Y  FrameMk_0/CRC_Reg\[23\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[22\]/A  FrameMk_0/CRC_Reg_RNO_1\[22\]/Y  FrameMk_0/CRC_Reg_RNO\[22\]/B  FrameMk_0/CRC_Reg_RNO\[22\]/Y  FrameMk_0/CRC_Reg\[22\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[21\]/A  FrameMk_0/CRC_Reg_RNO_1\[21\]/Y  FrameMk_0/CRC_Reg_RNO\[21\]/B  FrameMk_0/CRC_Reg_RNO\[21\]/Y  FrameMk_0/CRC_Reg\[21\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[17\]/A  FrameMk_0/CRC_Reg_RNO_1\[17\]/Y  FrameMk_0/CRC_Reg_RNO\[17\]/B  FrameMk_0/CRC_Reg_RNO\[17\]/Y  FrameMk_0/CRC_Reg\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[14\]/A  FrameMk_0/CRC_Reg_RNO_1\[14\]/Y  FrameMk_0/CRC_Reg_RNO\[14\]/B  FrameMk_0/CRC_Reg_RNO\[14\]/Y  FrameMk_0/CRC_Reg\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/CRC_ResultAva_RNIHUQA/A  FrameMk_0/CRC_ResultAva_RNIHUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[11\]/A  FrameMk_0/CRC_Reg_RNO_1\[11\]/Y  FrameMk_0/CRC_Reg_RNO\[11\]/B  FrameMk_0/CRC_Reg_RNO\[11\]/Y  FrameMk_0/CRC_Reg\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIUST62\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/B  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_1\[8\]/B  FrameMk_0/CRC_Reg_RNO_1\[8\]/Y  FrameMk_0/CRC_Reg_RNO\[8\]/B  FrameMk_0/CRC_Reg_RNO\[8\]/Y  FrameMk_0/CRC_Reg\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNI0VHP\[4\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNI0VHP\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO_0\[6\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO_0\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[6\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[12\]/CLK  COREUART_0/CUARTliOL/CUARTol\[12\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNIIAIF\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_3_inst/Q  FrameMk_0/GenFIFO_Byte/XNOR2_14/B  FrameMk_0/GenFIFO_Byte/XNOR2_14/Y  FrameMk_0/GenFIFO_Byte/AND3_6/A  FrameMk_0/GenFIFO_Byte/AND3_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_10/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_10/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI7LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[5\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/Y  FrameMk_0/ByteDout_RNO_3\[0\]/A  FrameMk_0/ByteDout_RNO_3\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/A  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[40\]/CLK  adc_muxtmp_test_0/DataOut\[40\]/Q  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/B  My_adder0_2/MAJ3_Carry_10_inst_RNI3DNT_0/Y  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/A  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[54\]/CLK  adc_muxtmp_test_0/DataOut\[54\]/Q  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/B  My_adder0_3/MAJ3_Carry_10_inst_RNID0L11_0/Y  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/A  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[2\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[2\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJJCM\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJJCM\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI5LCI1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[12\]/CLK  adc_muxtmp_test_0/DataOut\[12\]/Q  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/B  My_adder0_0/MAJ3_Carry_10_inst_RNIMPPT_0/Y  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/A  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[26\]/CLK  adc_muxtmp_test_0/DataOut\[26\]/Q  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/B  My_adder0_1/MAJ3_Carry_10_inst_RNIGHO11_0/Y  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/A  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[22\]/CLK  Main_ctl4SD_0/LVDS_data\[22\]/Q  FrameMk_0/ByteSel_0_RNILGK6\[2\]/A  FrameMk_0/ByteSel_0_RNILGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNII2SD\[2\]/B  FrameMk_0/ByteSel_0_RNII2SD\[2\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/C  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[3\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[3\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_a2/A  Sdram_cmd_0/ras_n_5_7_0_0_a2/Y  Sdram_cmd_0/addr_14_i_0_o2_1_1_tz_0\[10\]/A  Sdram_cmd_0/addr_14_i_0_o2_1_1_tz_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/B  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/A  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNI11SF\[4\]/A  FrameMk_0/DataClkCnt_RNI11SF\[4\]/Y  FrameMk_0/DataClkCnt_RNO_0\[5\]/A  FrameMk_0/DataClkCnt_RNO_0\[5\]/Y  FrameMk_0/DataClkCnt_RNO\[5\]/B  FrameMk_0/DataClkCnt_RNO\[5\]/Y  FrameMk_0/DataClkCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[62\]/CLK  Main_ctl4SD_0/LVDS_data\[62\]/Q  FrameMk_0/ByteSel_0_RNILGK6\[2\]/B  FrameMk_0/ByteSel_0_RNILGK6\[2\]/Y  FrameMk_0/ByteSel_0_RNII2SD\[2\]/B  FrameMk_0/ByteSel_0_RNII2SD\[2\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/C  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO_0\[6\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO_0\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[6\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO_0\[6\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO_0\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[6\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO_0\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO_0\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[6\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[9\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[9\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI47BB\[4\]/C  Sdram_cmd_0/SD_WrAddr_col_RNI47BB\[4\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNID9611\[10\]/B  Sdram_cmd_0/SD_WrAddr_col_RNID9611\[10\]/Y  Sdram_cmd_0/sdram_enReg_RNID6HD1/B  Sdram_cmd_0/sdram_enReg_RNID6HD1/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[5\]/C  Sdram_cmd_0/SD_WrAddr_col_RNO\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[4\]/CLK  ParaUpdata_0/ExposureT\[4\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[2\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[2\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIQ5UI\[4\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIQ5UI\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/C  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[6\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[1\]/CLK  Uart_ctl_0/PrState\[1\]/Q  Uart_ctl_0/PrState_RNIBQUD\[1\]/B  Uart_ctl_0/PrState_RNIBQUD\[1\]/Y  Uart_ctl_0/un1_P_AddrA_sig_I_1/B  Uart_ctl_0/un1_P_AddrA_sig_I_1/Y  Uart_ctl_0/un1_P_AddrA_sig_I_15/A  Uart_ctl_0/un1_P_AddrA_sig_I_15/Y  Uart_ctl_0/un1_P_AddrA_sig_I_14/B  Uart_ctl_0/un1_P_AddrA_sig_I_14/Y  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/A  Uart_ctl_0/P_AddrA_sig_RNO\[2\]/Y  Uart_ctl_0/P_AddrA_sig\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[5\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[5\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/B  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[3\]/CLK  Main_ctl4SD_0/LVDS_data\[3\]/Q  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/B  FrameMk_0/ByteSel_0_RNIMBAH\[2\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/C  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_7_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_9/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/Y  Uart_ctl_0/PrState_RNO_0\[4\]/A  Uart_ctl_0/PrState_RNO_0\[4\]/Y  Uart_ctl_0/PrState_RNO\[4\]/C  Uart_ctl_0/PrState_RNO\[4\]/Y  Uart_ctl_0/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/Y  Uart_ctl_0/PrState_RNO_0\[2\]/A  Uart_ctl_0/PrState_RNO_0\[2\]/Y  Uart_ctl_0/PrState_RNO\[2\]/C  Uart_ctl_0/PrState_RNO\[2\]/Y  Uart_ctl_0/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_1\[7\]/B  FrameMk_0/CRC_Reg_RNO_1\[7\]/Y  FrameMk_0/CRC_Reg_RNO\[7\]/C  FrameMk_0/CRC_Reg_RNO\[7\]/Y  FrameMk_0/CRC_Reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_1\[6\]/B  FrameMk_0/CRC_Reg_RNO_1\[6\]/Y  FrameMk_0/CRC_Reg_RNO\[6\]/C  FrameMk_0/CRC_Reg_RNO\[6\]/Y  FrameMk_0/CRC_Reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_1\[5\]/B  FrameMk_0/CRC_Reg_RNO_1\[5\]/Y  FrameMk_0/CRC_Reg_RNO\[5\]/C  FrameMk_0/CRC_Reg_RNO\[5\]/Y  FrameMk_0/CRC_Reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_1\[4\]/B  FrameMk_0/CRC_Reg_RNO_1\[4\]/Y  FrameMk_0/CRC_Reg_RNO\[4\]/C  FrameMk_0/CRC_Reg_RNO\[4\]/Y  FrameMk_0/CRC_Reg\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_1\[3\]/B  FrameMk_0/CRC_Reg_RNO_1\[3\]/Y  FrameMk_0/CRC_Reg_RNO\[3\]/C  FrameMk_0/CRC_Reg_RNO\[3\]/Y  FrameMk_0/CRC_Reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_1\[2\]/B  FrameMk_0/CRC_Reg_RNO_1\[2\]/Y  FrameMk_0/CRC_Reg_RNO\[2\]/C  FrameMk_0/CRC_Reg_RNO\[2\]/Y  FrameMk_0/CRC_Reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_1\[1\]/B  FrameMk_0/CRC_Reg_RNO_1\[1\]/Y  FrameMk_0/CRC_Reg_RNO\[1\]/C  FrameMk_0/CRC_Reg_RNO\[1\]/Y  FrameMk_0/CRC_Reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[5\]/CLK  FrameMk_0/Prstate\[5\]/Q  FrameMk_0/ByteDout_RNO_12\[1\]/C  FrameMk_0/ByteDout_RNO_12\[1\]/Y  FrameMk_0/ByteDout_RNO_10\[1\]/C  FrameMk_0/ByteDout_RNO_10\[1\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/A  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_rd_0/XOR2_10/A  Fifo_rd_0/XOR2_10/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_2_inst/A  Fifo_rd_0/XOR2_RBINNXTSHIFT_2_inst/Y  Fifo_rd_0/XNOR2_5/A  Fifo_rd_0/XNOR2_5/Y  Fifo_rd_0/AND3_1/C  Fifo_rd_0/AND3_1/Y  Fifo_rd_0/AND2_25/A  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_wr_0/XOR2_10/A  Fifo_wr_0/XOR2_10/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_2_inst/A  Fifo_wr_0/XOR2_RBINNXTSHIFT_2_inst/Y  Fifo_wr_0/XNOR2_5/A  Fifo_wr_0/XNOR2_5/Y  Fifo_wr_0/AND3_1/C  Fifo_wr_0/AND3_1/Y  Fifo_wr_0/AND2_25/A  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[0\]/CLK  FrameMk_0/Prstate\[0\]/Q  FrameMk_0/ByteDout_RNO_13\[2\]/B  FrameMk_0/ByteDout_RNO_13\[2\]/Y  FrameMk_0/ByteDout_RNO_9\[2\]/A  FrameMk_0/ByteDout_RNO_9\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/A  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/Y  FrameMk_0/ByteDout_RNO_3\[2\]/A  FrameMk_0/ByteDout_RNO_3\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/A  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_rd_0/XOR2_29/A  Fifo_rd_0/XOR2_29/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_1_inst/A  Fifo_rd_0/XOR2_RBINNXTSHIFT_1_inst/Y  Fifo_rd_0/XNOR2_2/A  Fifo_rd_0/XNOR2_2/Y  Fifo_rd_0/AND3_1/B  Fifo_rd_0/AND3_1/Y  Fifo_rd_0/AND2_25/A  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[6\]/CLK  Sdram_ctl_v2_0/temp\[6\]/Q  Sdram_ctl_v2_0/temp_RNI1OEF\[6\]/A  Sdram_ctl_v2_0/temp_RNI1OEF\[6\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/C  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/ByteDout_RNO_9\[2\]/B  FrameMk_0/ByteDout_RNO_9\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/A  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[1\]/CLK  ParaUpdata_0/BaudCnt\[1\]/Q  ParaUpdata_0/un4_baudcnt_1_I_16/B  ParaUpdata_0/un4_baudcnt_1_I_16/Y  ParaUpdata_0/un4_baudcnt_1_I_48/A  ParaUpdata_0/un4_baudcnt_1_I_48/Y  ParaUpdata_0/un4_baudcnt_1_I_51/B  ParaUpdata_0/un4_baudcnt_1_I_51/Y  ParaUpdata_0/un4_baudcnt_1_I_52/A  ParaUpdata_0/un4_baudcnt_1_I_52/Y  ParaUpdata_0/BaudCnt_RNO\[9\]/A  ParaUpdata_0/BaudCnt_RNO\[9\]/Y  ParaUpdata_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_48/A  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNILQTA\[5\]/B  FrameMk_0/Prstate_RNILQTA\[5\]/Y  FrameMk_0/ByteDout_RNO_6\[0\]/A  FrameMk_0/ByteDout_RNO_6\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/A  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/StepCnt\[3\]/CLK  FrameMk_0/StepCnt\[3\]/Q  FrameMk_0/StepCnt_RNIA7K6\[3\]/A  FrameMk_0/StepCnt_RNIA7K6\[3\]/Y  FrameMk_0/CRC_Reg_14_i_0_RNO_0\[28\]/B  FrameMk_0/CRC_Reg_14_i_0_RNO_0\[28\]/Y  FrameMk_0/CRC_Reg_14_i_0_RNO\[28\]/A  FrameMk_0/CRC_Reg_14_i_0_RNO\[28\]/Y  FrameMk_0/CRC_Reg_14_i_0\[28\]/B  FrameMk_0/CRC_Reg_14_i_0\[28\]/Y  FrameMk_0/CRC_Reg\[28\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/PAT_En/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/PAT_En/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[12\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/PAT_En/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/PAT_En/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[13\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[13\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[13\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[13\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/PAT_En/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/PAT_En/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNICJ5B2_0\[0\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[14\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_0\[14\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[14\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[14\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[3\]/CLK  FrameMk_0/DelayCnt\[3\]/Q  FrameMk_0/DelayCnt_RNIMQBD\[3\]/A  FrameMk_0/DelayCnt_RNIMQBD\[3\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/B  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst/Q  Fifo_rd_0/XOR2_WDIFF_0_inst/B  Fifo_rd_0/XOR2_WDIFF_0_inst/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_4/C  Fifo_rd_0/DFN1C0_AFULL_RNO_4/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_2/C  Fifo_rd_0/DFN1C0_AFULL_RNO_2/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_0/C  Fifo_rd_0/DFN1C0_AFULL_RNO_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/A  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[1\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[1\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI0QJ71\[4\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI0QJ71\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO_0\[6\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO_0\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[6\]/C  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/ByteDout_RNO_9\[0\]/A  FrameMk_0/ByteDout_RNO_9\[0\]/Y  FrameMk_0/ByteDout_RNO_6\[0\]/B  FrameMk_0/ByteDout_RNO_6\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/A  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_wr_0/XOR2_29/A  Fifo_wr_0/XOR2_29/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_1_inst/A  Fifo_wr_0/XOR2_RBINNXTSHIFT_1_inst/Y  Fifo_wr_0/XNOR2_2/A  Fifo_wr_0/XNOR2_2/Y  Fifo_wr_0/AND3_1/B  Fifo_wr_0/AND3_1/Y  Fifo_wr_0/AND2_25/A  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNI0AV3\[2\]/S  FrameMk_0/ByteSel_RNI0AV3\[2\]/Y  FrameMk_0/data_reg_RNO_19\[5\]/B  FrameMk_0/data_reg_RNO_19\[5\]/Y  FrameMk_0/data_reg_RNO_7\[5\]/B  FrameMk_0/data_reg_RNO_7\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/B  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[6\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[9\]/C  FrameMk_0/CRC_Reg_RNO_0\[9\]/Y  FrameMk_0/CRC_Reg_RNO\[9\]/A  FrameMk_0/CRC_Reg_RNO\[9\]/Y  FrameMk_0/CRC_Reg\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[8\]/C  FrameMk_0/CRC_Reg_RNO_0\[8\]/Y  FrameMk_0/CRC_Reg_RNO\[8\]/A  FrameMk_0/CRC_Reg_RNO\[8\]/Y  FrameMk_0/CRC_Reg\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/B  FrameMk_0/StepCnt_RNIB7K6_0\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[18\]/C  FrameMk_0/CRC_Reg_RNO_0\[18\]/Y  FrameMk_0/CRC_Reg_RNO\[18\]/A  FrameMk_0/CRC_Reg_RNO\[18\]/Y  FrameMk_0/CRC_Reg\[18\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[3\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[3\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/A  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[9\]/A  Sdram_cmd_0/SD_WrAddr_col_RNO\[9\]/Y  Sdram_cmd_0/SD_WrAddr_col\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[6\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[6\]/Y  Sdram_cmd_0/SD_rdAddr_row\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_4_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_4_inst/Q  Fifo_wr_0/XOR2_16/A  Fifo_wr_0/XOR2_16/Y  Fifo_wr_0/AO1_10_RNIG4T71/C  Fifo_wr_0/AO1_10_RNIG4T71/Y  Fifo_wr_0/INV_0_RNI3UC45/A  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/ByteDout_RNO_7\[7\]/S  FrameMk_0/ByteDout_RNO_7\[7\]/Y  FrameMk_0/ByteDout_RNO_4\[7\]/A  FrameMk_0/ByteDout_RNO_4\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/A  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/Y  FrameMk_0/ByteDout_RNO_3\[1\]/A  FrameMk_0/ByteDout_RNO_3\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/A  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/DelayCnt_RNIG0SD\[0\]/C  FrameMk_0/DelayCnt_RNIG0SD\[0\]/Y  FrameMk_0/DelayCnt_RNO_0\[3\]/A  FrameMk_0/DelayCnt_RNO_0\[3\]/Y  FrameMk_0/DelayCnt_RNO\[3\]/B  FrameMk_0/DelayCnt_RNO\[3\]/Y  FrameMk_0/DelayCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_8/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[2\]/CLK  ParaUpdata_0/BaudCnt\[2\]/Q  ParaUpdata_0/un4_baudcnt_1_I_16/C  ParaUpdata_0/un4_baudcnt_1_I_16/Y  ParaUpdata_0/un4_baudcnt_1_I_48/A  ParaUpdata_0/un4_baudcnt_1_I_48/Y  ParaUpdata_0/un4_baudcnt_1_I_51/B  ParaUpdata_0/un4_baudcnt_1_I_51/Y  ParaUpdata_0/un4_baudcnt_1_I_52/A  ParaUpdata_0/un4_baudcnt_1_I_52/Y  ParaUpdata_0/BaudCnt_RNO\[9\]/A  ParaUpdata_0/BaudCnt_RNO\[9\]/Y  ParaUpdata_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[2\]/CLK  Uart_ctl_0/BaudCnt\[2\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/C  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_48/A  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[2\]/CLK  FrameMk_0/Prstate\[2\]/Q  FrameMk_0/Prstate_RNIARE5\[6\]/B  FrameMk_0/Prstate_RNIARE5\[6\]/Y  FrameMk_0/Prstate_RNILQTA\[5\]/A  FrameMk_0/Prstate_RNILQTA\[5\]/Y  FrameMk_0/ByteDout_RNO_6\[0\]/A  FrameMk_0/ByteDout_RNO_6\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/A  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_1\[0\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_1\[0\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[5\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[5\]/C  Uart_ctl_0/OvertimeCnt_RNO\[5\]/Y  Uart_ctl_0/OvertimeCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIE9V3\[2\]/S  FrameMk_0/ByteSel_RNIE9V3\[2\]/Y  FrameMk_0/data_reg_RNO_14\[0\]/B  FrameMk_0/data_reg_RNO_14\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/B  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[10\]/C  FrameMk_0/CRC_Reg_RNO_0\[10\]/Y  FrameMk_0/CRC_Reg_RNO\[10\]/A  FrameMk_0/CRC_Reg_RNO\[10\]/Y  FrameMk_0/CRC_Reg\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[12\]/C  FrameMk_0/CRC_Reg_RNO_0\[12\]/Y  FrameMk_0/CRC_Reg_RNO\[12\]/A  FrameMk_0/CRC_Reg_RNO\[12\]/Y  FrameMk_0/CRC_Reg\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[13\]/C  FrameMk_0/CRC_Reg_RNO_0\[13\]/Y  FrameMk_0/CRC_Reg_RNO\[13\]/A  FrameMk_0/CRC_Reg_RNO\[13\]/Y  FrameMk_0/CRC_Reg\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[15\]/C  FrameMk_0/CRC_Reg_RNO_0\[15\]/Y  FrameMk_0/CRC_Reg_RNO\[15\]/A  FrameMk_0/CRC_Reg_RNO\[15\]/Y  FrameMk_0/CRC_Reg\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[16\]/C  FrameMk_0/CRC_Reg_RNO_0\[16\]/Y  FrameMk_0/CRC_Reg_RNO\[16\]/A  FrameMk_0/CRC_Reg_RNO\[16\]/Y  FrameMk_0/CRC_Reg\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[20\]/C  FrameMk_0/CRC_Reg_RNO_0\[20\]/Y  FrameMk_0/CRC_Reg_RNO\[20\]/A  FrameMk_0/CRC_Reg_RNO\[20\]/Y  FrameMk_0/CRC_Reg\[20\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[24\]/C  FrameMk_0/CRC_Reg_RNO_0\[24\]/Y  FrameMk_0/CRC_Reg_RNO\[24\]/A  FrameMk_0/CRC_Reg_RNO\[24\]/Y  FrameMk_0/CRC_Reg\[24\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[30\]/C  FrameMk_0/CRC_Reg_RNO_0\[30\]/Y  FrameMk_0/CRC_Reg_RNO\[30\]/A  FrameMk_0/CRC_Reg_RNO\[30\]/Y  FrameMk_0/CRC_Reg\[30\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[31\]/C  FrameMk_0/CRC_Reg_RNO_0\[31\]/Y  FrameMk_0/CRC_Reg_RNO\[31\]/A  FrameMk_0/CRC_Reg_RNO\[31\]/Y  FrameMk_0/CRC_Reg\[31\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[34\]/C  FrameMk_0/CRC_Reg_RNO_0\[34\]/Y  FrameMk_0/CRC_Reg_RNO\[34\]/A  FrameMk_0/CRC_Reg_RNO\[34\]/Y  FrameMk_0/CRC_Reg\[34\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/StepCnt_RNIB7K6\[3\]/B  FrameMk_0/StepCnt_RNIB7K6\[3\]/Y  FrameMk_0/CRC_Reg_RNO_0\[19\]/C  FrameMk_0/CRC_Reg_RNO_0\[19\]/Y  FrameMk_0/CRC_Reg_RNO\[19\]/A  FrameMk_0/CRC_Reg_RNO\[19\]/Y  FrameMk_0/CRC_Reg\[19\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[4\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[4\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[10\]/CLK  Main_ctl4SD_0/LVDS_data\[10\]/Q  FrameMk_0/ByteSel_RNI81V3\[2\]/A  FrameMk_0/ByteSel_RNI81V3\[2\]/Y  FrameMk_0/ByteSel_RNI5J6B\[2\]/B  FrameMk_0/ByteSel_RNI5J6B\[2\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/B  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[12\]/CLK  Main_ctl4SD_0/LVDS_data\[12\]/Q  FrameMk_0/ByteSel_0_RNI01MD\[2\]/A  FrameMk_0/ByteSel_0_RNI01MD\[2\]/Y  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/C  FrameMk_0/ByteSel_0_RNIRBFK1\[2\]/Y  FrameMk_0/data_reg_RNO_15\[2\]/A  FrameMk_0/data_reg_RNO_15\[2\]/Y  FrameMk_0/data_reg_RNO_6\[2\]/C  FrameMk_0/data_reg_RNO_6\[2\]/Y  FrameMk_0/data_reg_RNO_2\[2\]/A  FrameMk_0/data_reg_RNO_2\[2\]/Y  FrameMk_0/data_reg_RNO\[2\]/C  FrameMk_0/data_reg_RNO\[2\]/Y  FrameMk_0/data_reg\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[31\]/CLK  Main_ctl4SD_0/LVDS_data\[31\]/Q  FrameMk_0/ByteSel_RNI23D7\[0\]/A  FrameMk_0/ByteSel_RNI23D7\[0\]/Y  FrameMk_0/ByteSel_RNICHJ61\[0\]/B  FrameMk_0/ByteSel_RNICHJ61\[0\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/B  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/ByteDout_RNO_10\[2\]/A  FrameMk_0/ByteDout_RNO_10\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/B  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_0\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNO_0\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[6\]/CLK  FrameMk_0/Prstate\[6\]/Q  FrameMk_0/ByteDout_RNO_13\[2\]/C  FrameMk_0/ByteDout_RNO_13\[2\]/Y  FrameMk_0/ByteDout_RNO_9\[2\]/A  FrameMk_0/ByteDout_RNO_9\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/A  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO_0\[6\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO_0\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[6\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[0\]/CLK  Sdram_ctl_v2_0/temp\[0\]/Q  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/A  Sdram_ctl_v2_0/temp_RNIIRCF\[2\]/Y  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/A  Sdram_ctl_v2_0/temp_RNI4Q491\[2\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/A  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_RNO_0\[0\]/A  Sdram_cmd_0/addr_RNO_0\[0\]/Y  Sdram_cmd_0/addr_RNO\[0\]/A  Sdram_cmd_0/addr_RNO\[0\]/Y  Sdram_cmd_0/addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_RNO_0\[1\]/A  Sdram_cmd_0/addr_RNO_0\[1\]/Y  Sdram_cmd_0/addr_RNO\[1\]/A  Sdram_cmd_0/addr_RNO\[1\]/Y  Sdram_cmd_0/addr\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[17\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[17\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7\[1\]/Y  FrameMk_0/ByteDout_RNO_3\[6\]/A  FrameMk_0/ByteDout_RNO_3\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/A  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I36_un1_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I36_un1_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[5\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[5\]/Y  Sdram_cmd_0/SD_rdAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/DelayCnt_RNIG0SD\[0\]/C  FrameMk_0/DelayCnt_RNIG0SD\[0\]/Y  FrameMk_0/DelayCnt_RNIFTFO\[2\]/C  FrameMk_0/DelayCnt_RNIFTFO\[2\]/Y  FrameMk_0/Prstate_RNO\[0\]/A  FrameMk_0/Prstate_RNO\[0\]/Y  FrameMk_0/Prstate\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[9\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[4\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[4\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIQ5UI\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIQ5UI\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[0\]/CLK  ParaUpdata_0/BaudCnt\[0\]/Q  ParaUpdata_0/un4_baudcnt_1_I_16/A  ParaUpdata_0/un4_baudcnt_1_I_16/Y  ParaUpdata_0/un4_baudcnt_1_I_48/A  ParaUpdata_0/un4_baudcnt_1_I_48/Y  ParaUpdata_0/un4_baudcnt_1_I_51/B  ParaUpdata_0/un4_baudcnt_1_I_51/Y  ParaUpdata_0/un4_baudcnt_1_I_52/A  ParaUpdata_0/un4_baudcnt_1_I_52/Y  ParaUpdata_0/BaudCnt_RNO\[9\]/A  ParaUpdata_0/BaudCnt_RNO\[9\]/Y  ParaUpdata_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[0\]/CLK  Uart_ctl_0/BaudCnt\[0\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/A  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_48/A  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[1\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[1\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBVR51\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[6\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[50\]/CLK  Main_ctl4SD_0/LVDS_data\[50\]/Q  FrameMk_0/ByteSel_RNI81V3\[2\]/B  FrameMk_0/ByteSel_RNI81V3\[2\]/Y  FrameMk_0/ByteSel_RNI5J6B\[2\]/B  FrameMk_0/ByteSel_RNI5J6B\[2\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/B  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_61/A  FrameMk_0/GenFIFO_Byte/XOR2_61/Y  FrameMk_0/GenFIFO_Byte/XOR2_61_RNIFHOH1/A  FrameMk_0/GenFIFO_Byte/XOR2_61_RNIFHOH1/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_2/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[1\]/CLK  SDram_rd_0/rd_state\[1\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNILLCB\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNILLCB\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI629J\[10\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI629J\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/A  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/A  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[6\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[6\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/C  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI4AD7\[6\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst/Q  FrameMk_0/GenFIFO_Byte/XNOR2_12/B  FrameMk_0/GenFIFO_Byte/XNOR2_12/Y  FrameMk_0/GenFIFO_Byte/AND3_7/A  FrameMk_0/GenFIFO_Byte/AND3_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/ini_state\[1\]/CLK  Sdram_ini_0/ini_state\[1\]/Q  Sdram_cmd_0/we_n_4_0_0_o3/B  Sdram_cmd_0/we_n_4_0_0_o3/Y  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/A  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/Y  Sdram_cmd_0/addr_11_i_a2_0\[1\]/B  Sdram_cmd_0/addr_11_i_a2_0\[1\]/Y  Sdram_cmd_0/addr_RNO_1\[0\]/A  Sdram_cmd_0/addr_RNO_1\[0\]/Y  Sdram_cmd_0/addr_RNO\[0\]/B  Sdram_cmd_0/addr_RNO\[0\]/Y  Sdram_cmd_0/addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNII7C51\[5\]/A  Uart_ctl_0/OvertimeCnt_RNII7C51\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/A  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[43\]/CLK  Main_ctl4SD_0/LVDS_data\[43\]/Q  FrameMk_0/ByteSel_0_RNIADMD\[2\]/B  FrameMk_0/ByteSel_0_RNIADMD\[2\]/Y  FrameMk_0/ByteSel_0_RNI9ECR\[2\]/C  FrameMk_0/ByteSel_0_RNI9ECR\[2\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/A  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_0\[38\]/A  FrameMk_0/CRC_Reg_RNO_0\[38\]/Y  FrameMk_0/CRC_Reg_RNO\[38\]/C  FrameMk_0/CRC_Reg_RNO\[38\]/Y  FrameMk_0/CRC_Reg\[38\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_0\[37\]/A  FrameMk_0/CRC_Reg_RNO_0\[37\]/Y  FrameMk_0/CRC_Reg_RNO\[37\]/C  FrameMk_0/CRC_Reg_RNO\[37\]/Y  FrameMk_0/CRC_Reg\[37\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/CRC_ResultAva_RNIGUQA/A  FrameMk_0/CRC_ResultAva_RNIGUQA/Y  FrameMk_0/CRC_Reg_RNO_0\[36\]/A  FrameMk_0/CRC_Reg_RNO_0\[36\]/Y  FrameMk_0/CRC_Reg_RNO\[36\]/C  FrameMk_0/CRC_Reg_RNO\[36\]/Y  FrameMk_0/CRC_Reg\[36\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[17\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[0\]/CLK  FrameMk_0/DelayCnt\[0\]/Q  FrameMk_0/DelayCnt_RNIVCD9\[0\]/B  FrameMk_0/DelayCnt_RNIVCD9\[0\]/Y  FrameMk_0/ByteDout_RNO_7\[6\]/C  FrameMk_0/ByteDout_RNO_7\[6\]/Y  FrameMk_0/ByteDout_RNO_4\[6\]/C  FrameMk_0/ByteDout_RNO_4\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/B  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_a2\[0\]/Y  Sdram_cmd_0/ras_n_RNO_0/A  Sdram_cmd_0/ras_n_RNO_0/Y  Sdram_cmd_0/ras_n_RNO/A  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI52CF\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI52CF\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI5P1N\[0\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI5P1N\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[6\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[2\]/CLK  Uart_ctl_0/ParaCnt\[2\]/Q  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/A  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/DelayCnt\[0\]/CLK  FrameMk_0/REGEN/DelayCnt\[0\]/Q  FrameMk_0/REGEN/DelayCnt_RNIVLDE\[1\]/B  FrameMk_0/REGEN/DelayCnt_RNIVLDE\[1\]/Y  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[3\]/B  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[3\]/Y  FrameMk_0/REGEN/DelayCnt_RNI57241\[4\]/A  FrameMk_0/REGEN/DelayCnt_RNI57241\[4\]/Y  FrameMk_0/REGEN/DelayCnt_RNO_0\[6\]/B  FrameMk_0/REGEN/DelayCnt_RNO_0\[6\]/Y  FrameMk_0/REGEN/DelayCnt_RNO\[6\]/B  FrameMk_0/REGEN/DelayCnt_RNO\[6\]/Y  FrameMk_0/REGEN/DelayCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[6\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[6\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIBD6C1\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNILLCB\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNILLCB\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI629J\[10\]/C  Sdram_cmd_0/SD_rdAddr_row_RNI629J\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/A  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/A  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/addr_14_i_0_a2_0\[10\]/C  Sdram_cmd_0/addr_14_i_0_a2_0\[10\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/C  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/C  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[5\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[5\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_5_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_13/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_13/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_4_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_4_inst/Q  Fifo_rd_0/XOR2_16/A  Fifo_rd_0/XOR2_16/Y  Fifo_rd_0/XOR2_16_RNIS2U91/C  Fifo_rd_0/XOR2_16_RNIS2U91/Y  Fifo_rd_0/INV_0_RNITVGD4/A  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[0\]/CLK  FrameMk_0/Prstate\[0\]/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/A  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/C  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/WFO/CLK  Main_ctl4SD_0/fifo_rdGen/WFO/Q  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/B  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/Y  Fifo_rd_0/AND2_MEMORYRE/B  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/AND2_28/B  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/AO1_8/B  Fifo_rd_0/AO1_8/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_2_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_2_inst/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO_0\[6\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO_0\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[6\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cas_n_4_6_i_i_a5_4/A  Sdram_cmd_0/cas_n_4_6_i_i_a5_4/Y  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/B  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/Y  Sdram_cmd_0/addr_RNO_1\[10\]/B  Sdram_cmd_0/addr_RNO_1\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/B  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[8\]/CLK  Sdram_ini_0/counter_200\[8\]/Q  Sdram_ini_0/counter_200_RNIK4ST\[8\]/A  Sdram_ini_0/counter_200_RNIK4ST\[8\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/B  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[9\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[15\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[15\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNIHCS7\[10\]/B  Sdram_cmd_0/SD_rdAddr_row_RNIHCS7\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/A  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[5\]/C  FrameMk_0/ByteDout_RNO_4\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/B  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[1\]/CLK  SDram_rd_0/rd_state\[1\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_a2/B  Sdram_cmd_0/ras_n_5_7_0_0_a2/Y  Sdram_cmd_0/addr_14_i_0_o2_1_1_tz_0\[10\]/A  Sdram_cmd_0/addr_14_i_0_o2_1_1_tz_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/B  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/A  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[7\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[7\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI47CU1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[5\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[5\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[5\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[5\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/Q  FrameMk_0/GenFIFO_Byte/XNOR2_21/A  FrameMk_0/GenFIFO_Byte/XNOR2_21/Y  FrameMk_0/GenFIFO_Byte/AND3_5/C  FrameMk_0/GenFIFO_Byte/AND3_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_4_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_12/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_12/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/DelayCnt_RNIG0SD\[0\]/C  FrameMk_0/DelayCnt_RNIG0SD\[0\]/Y  FrameMk_0/Prstate_RNO_1\[3\]/C  FrameMk_0/Prstate_RNO_1\[3\]/Y  FrameMk_0/Prstate_RNO\[3\]/C  FrameMk_0/Prstate_RNO\[3\]/Y  FrameMk_0/Prstate\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[2\]/CLK  ParaUpdata_0/ExposureT\[2\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[13\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[11\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[11\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[5\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[5\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[0\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[2\]/CLK  FrameMk_0/Prstate\[2\]/Q  FrameMk_0/ByteDout_RNO_12\[1\]/A  FrameMk_0/ByteDout_RNO_12\[1\]/Y  FrameMk_0/ByteDout_RNO_10\[1\]/C  FrameMk_0/ByteDout_RNO_10\[1\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/A  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[0\]/CLK  Sdram_ini_0/counter_200\[0\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/B  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/B  Sdram_ini_0/counter_200_RNIF9SJ\[5\]/Y  Sdram_ini_0/counter_200_RNO\[6\]/A  Sdram_ini_0/counter_200_RNO\[6\]/Y  Sdram_ini_0/counter_200\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[3\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/A  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_1_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_1_inst/Q  FrameMk_0/GenFIFO_Byte/XNOR2_17/A  FrameMk_0/GenFIFO_Byte/XNOR2_17/Y  FrameMk_0/GenFIFO_Byte/AND3_5/B  FrameMk_0/GenFIFO_Byte/AND3_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I79_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I79_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I82_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I82_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_x2_0\[5\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_x2_0\[5\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[14\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[0\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[0\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNIVJ5A\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/B  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI629J\[10\]/A  Sdram_cmd_0/SD_rdAddr_row_RNI629J\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/A  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/A  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNIV778\[3\]/S  FrameMk_0/Din_Delay4_RNIV778\[3\]/Y  FrameMk_0/Com_8b10b/S_RNO_0/A  FrameMk_0/Com_8b10b/S_RNO_0/Y  FrameMk_0/Com_8b10b/S_RNO/B  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[6\]/CLK  FrameMk_0/Prstate\[6\]/Q  FrameMk_0/Prstate_RNIARE5\[6\]/A  FrameMk_0/Prstate_RNIARE5\[6\]/Y  FrameMk_0/Prstate_RNILQTA\[5\]/A  FrameMk_0/Prstate_RNILQTA\[5\]/Y  FrameMk_0/ByteDout_RNO_6\[0\]/A  FrameMk_0/ByteDout_RNO_6\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/A  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[1\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[1\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI2UON\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI2UON\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[1\]/CLK  FrameMk_0/Prstate\[1\]/Q  FrameMk_0/ByteDout_RNO_13\[2\]/A  FrameMk_0/ByteDout_RNO_13\[2\]/Y  FrameMk_0/ByteDout_RNO_9\[2\]/A  FrameMk_0/ByteDout_RNO_9\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/A  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/ByteDout_RNO_11\[3\]/A  FrameMk_0/ByteDout_RNO_11\[3\]/Y  FrameMk_0/ByteDout_RNO_6\[3\]/A  FrameMk_0/ByteDout_RNO_6\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[3\]/A  FrameMk_0/ByteDout_RNO_4\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/B  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/A  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[5\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[5\]/Y  COREUART_0/CUARTliOL/CUARTol\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[53\]/A  Main_ctl4SD_0/Data2ACC_RNO\[53\]/Y  Main_ctl4SD_0/Data2ACC\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[52\]/A  Main_ctl4SD_0/Data2ACC_RNO\[52\]/Y  Main_ctl4SD_0/Data2ACC\[52\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[51\]/A  Main_ctl4SD_0/Data2ACC_RNO\[51\]/Y  Main_ctl4SD_0/Data2ACC\[51\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[50\]/A  Main_ctl4SD_0/Data2ACC_RNO\[50\]/Y  Main_ctl4SD_0/Data2ACC\[50\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[49\]/A  Main_ctl4SD_0/Data2ACC_RNO\[49\]/Y  Main_ctl4SD_0/Data2ACC\[49\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[48\]/A  Main_ctl4SD_0/Data2ACC_RNO\[48\]/Y  Main_ctl4SD_0/Data2ACC\[48\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[47\]/A  Main_ctl4SD_0/Data2ACC_RNO\[47\]/Y  Main_ctl4SD_0/Data2ACC\[47\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[46\]/A  Main_ctl4SD_0/Data2ACC_RNO\[46\]/Y  Main_ctl4SD_0/Data2ACC\[46\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[45\]/A  Main_ctl4SD_0/Data2ACC_RNO\[45\]/Y  Main_ctl4SD_0/Data2ACC\[45\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[44\]/A  Main_ctl4SD_0/Data2ACC_RNO\[44\]/Y  Main_ctl4SD_0/Data2ACC\[44\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[43\]/A  Main_ctl4SD_0/Data2ACC_RNO\[43\]/Y  Main_ctl4SD_0/Data2ACC\[43\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[42\]/A  Main_ctl4SD_0/Data2ACC_RNO\[42\]/Y  Main_ctl4SD_0/Data2ACC\[42\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[41\]/A  Main_ctl4SD_0/Data2ACC_RNO\[41\]/Y  Main_ctl4SD_0/Data2ACC\[41\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[40\]/A  Main_ctl4SD_0/Data2ACC_RNO\[40\]/Y  Main_ctl4SD_0/Data2ACC\[40\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[39\]/A  Main_ctl4SD_0/Data2ACC_RNO\[39\]/Y  Main_ctl4SD_0/Data2ACC\[39\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[38\]/A  Main_ctl4SD_0/Data2ACC_RNO\[38\]/Y  Main_ctl4SD_0/Data2ACC\[38\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_3_inst/Q  FrameMk_0/GenFIFO_Byte/XNOR2_19/A  FrameMk_0/GenFIFO_Byte/XNOR2_19/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_8_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_11/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_11/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[49\]/CLK  Main_ctl4SD_0/Data2ACC\[49\]/Q  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/C  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[67\]/CLK  Main_ctl4SD_0/Data2ACC\[67\]/Q  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/C  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_RNO_2\[0\]/A  Sdram_cmd_0/addr_RNO_2\[0\]/Y  Sdram_cmd_0/addr_RNO\[0\]/C  Sdram_cmd_0/addr_RNO\[0\]/Y  Sdram_cmd_0/addr\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_RNO_2\[1\]/A  Sdram_cmd_0/addr_RNO_2\[1\]/Y  Sdram_cmd_0/addr_RNO\[1\]/C  Sdram_cmd_0/addr_RNO\[1\]/Y  Sdram_cmd_0/addr\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNI0VHP\[4\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNI0VHP\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[5\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[13\]/CLK  Main_ctl4SD_0/Data2ACC\[13\]/Q  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/C  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[31\]/CLK  Main_ctl4SD_0/Data2ACC\[31\]/Q  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/C  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[1\]/CLK  Sdram_ctl_v2_0/temp\[1\]/Q  Sdram_ctl_v2_0/temp_c2/B  Sdram_ctl_v2_0/temp_c2/Y  Sdram_ctl_v2_0/temp_c4/C  Sdram_ctl_v2_0/temp_c4/Y  Sdram_ctl_v2_0/temp_c6/C  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_n7_0/A  Sdram_ctl_v2_0/temp_n7_0/Y  Sdram_ctl_v2_0/temp\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[7\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[7\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[15\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/MAJ3_Carry_3_inst/A  My_adder0_2/MAJ3_Carry_3_inst/Y  My_adder0_2/XOR3_Sum_4_inst/C  My_adder0_2/XOR3_Sum_4_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[40\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[40\]/Y  Main_ctl4SD_0/Data2Fifo\[40\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/MAJ3_Carry_3_inst/A  My_adder0_3/MAJ3_Carry_3_inst/Y  My_adder0_3/XOR3_Sum_4_inst/C  My_adder0_3/XOR3_Sum_4_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[58\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[58\]/Y  Main_ctl4SD_0/Data2Fifo\[58\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB_0\[0\]/Y  FrameMk_0/CRC_ResultAva_RNO_1/A  FrameMk_0/CRC_ResultAva_RNO_1/Y  FrameMk_0/CRC_ResultAva_RNO/C  FrameMk_0/CRC_ResultAva_RNO/Y  FrameMk_0/CRC_ResultAva/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ParaLoad/CLK  ParaUpdata_0/ParaLoad/Q  Uart_ctl_0/Answer_ok_RNIOO28/B  Uart_ctl_0/Answer_ok_RNIOO28/Y  Uart_ctl_0/Answer_ok_RNIRQG32/A  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/MAJ3_Carry_3_inst/A  My_adder0_0/MAJ3_Carry_3_inst/Y  My_adder0_0/XOR3_Sum_4_inst/C  My_adder0_0/XOR3_Sum_4_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[4\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[4\]/Y  Main_ctl4SD_0/Data2Fifo\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/MAJ3_Carry_3_inst/A  My_adder0_1/MAJ3_Carry_3_inst/Y  My_adder0_1/XOR3_Sum_4_inst/C  My_adder0_1/XOR3_Sum_4_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[22\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[22\]/Y  Main_ctl4SD_0/Data2Fifo\[22\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[35\]/A  Main_ctl4SD_0/Data2ACC_RNO\[35\]/Y  Main_ctl4SD_0/Data2ACC\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[5\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[5\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[34\]/A  Main_ctl4SD_0/Data2ACC_RNO\[34\]/Y  Main_ctl4SD_0/Data2ACC\[34\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[33\]/A  Main_ctl4SD_0/Data2ACC_RNO\[33\]/Y  Main_ctl4SD_0/Data2ACC\[33\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[32\]/A  Main_ctl4SD_0/Data2ACC_RNO\[32\]/Y  Main_ctl4SD_0/Data2ACC\[32\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[31\]/A  Main_ctl4SD_0/Data2ACC_RNO\[31\]/Y  Main_ctl4SD_0/Data2ACC\[31\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/A  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[30\]/A  Main_ctl4SD_0/Data2ACC_RNO\[30\]/Y  Main_ctl4SD_0/Data2ACC\[30\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/B  Main_ctl4SD_0/addSel_RNIB36K_0\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[35\]/A  Main_ctl4SD_0/Data2ACC_RNO\[35\]/Y  Main_ctl4SD_0/Data2ACC\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNINH5V\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[5\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/DelayCnt_RNIG0SD\[0\]/C  FrameMk_0/DelayCnt_RNIG0SD\[0\]/Y  FrameMk_0/DelayCnt_RNIFTFO\[2\]/C  FrameMk_0/DelayCnt_RNIFTFO\[2\]/Y  FrameMk_0/Prstate_RNO\[1\]/C  FrameMk_0/Prstate_RNO\[1\]/Y  FrameMk_0/Prstate\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIV8RB\[0\]/C  FrameMk_0/DelayCnt_RNIV8RB\[0\]/Y  FrameMk_0/ByteDout_RNO_0\[6\]/B  FrameMk_0/ByteDout_RNO_0\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/A  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_7_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_10/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Sdram_ctl_v2_0/pr_state_RNO\[7\]/C  Sdram_ctl_v2_0/pr_state_RNO\[7\]/Y  Sdram_ctl_v2_0/pr_state\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI7GSS\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNO\[6\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI15G9\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNO\[6\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNO\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[2\]/CLK  ParaUpdata_0/ExposureT\[2\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[17\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[17\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[0\]/CLK  Main_ctl4SD_0/addSel\[0\]/Q  Main_ctl4SD_0/addSel_RNIB36K\[0\]/B  Main_ctl4SD_0/addSel_RNIB36K\[0\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[53\]/A  Main_ctl4SD_0/Data2ACC_RNO\[53\]/Y  Main_ctl4SD_0/Data2ACC\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[6\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[6\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I15_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[11\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[11\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/ByteDout_RNO_5\[7\]/A  FrameMk_0/ByteDout_RNO_5\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/B  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIUH4A\[10\]/B  Sdram_cmd_0/SD_wrAddr_row_RNIUH4A\[10\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/A  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/C  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/rowcnt_RNO\[0\]/B  FrameMk_0/rowcnt_RNO\[0\]/Y  FrameMk_0/rowcnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt_RNO\[0\]/B  FrameMk_0/PKGCnt_RNO\[0\]/Y  FrameMk_0/PKGCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[3\]/CLK  Uart_ctl_0/Wen_cnt\[3\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[1\]/A  Uart_ctl_0/Wen_cnt_RNIEGR\[1\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/C  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/B  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/B  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_1\[8\]/A  Sdram_cmd_0/addr_RNO_1\[8\]/Y  Sdram_cmd_0/addr_RNO\[8\]/B  Sdram_cmd_0/addr_RNO\[8\]/Y  Sdram_cmd_0/addr\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_1\[3\]/A  Sdram_cmd_0/addr_RNO_1\[3\]/Y  Sdram_cmd_0/addr_RNO\[3\]/B  Sdram_cmd_0/addr_RNO\[3\]/Y  Sdram_cmd_0/addr\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_1\[4\]/A  Sdram_cmd_0/addr_RNO_1\[4\]/Y  Sdram_cmd_0/addr_RNO\[4\]/B  Sdram_cmd_0/addr_RNO\[4\]/Y  Sdram_cmd_0/addr\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_1\[6\]/A  Sdram_cmd_0/addr_RNO_1\[6\]/Y  Sdram_cmd_0/addr_RNO\[6\]/B  Sdram_cmd_0/addr_RNO\[6\]/Y  Sdram_cmd_0/addr\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3\[0\]/Y  Sdram_cmd_0/addr_RNO_1\[7\]/A  Sdram_cmd_0/addr_RNO_1\[7\]/Y  Sdram_cmd_0/addr_RNO\[7\]/B  Sdram_cmd_0/addr_RNO\[7\]/Y  Sdram_cmd_0/addr\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/A  Sdram_cmd_0/cs_n_5_0_iv_0_0_o3_0\[0\]/Y  Sdram_cmd_0/addr_RNO_1\[9\]/A  Sdram_cmd_0/addr_RNO_1\[9\]/Y  Sdram_cmd_0/addr_RNO\[9\]/B  Sdram_cmd_0/addr_RNO\[9\]/Y  Sdram_cmd_0/addr\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Sdram_ctl_v2_0/pr_state_RNO\[4\]/A  Sdram_ctl_v2_0/pr_state_RNO\[4\]/Y  Sdram_ctl_v2_0/pr_state\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Sdram_ctl_v2_0/pr_state_RNO\[9\]/A  Sdram_ctl_v2_0/pr_state_RNO\[9\]/Y  Sdram_ctl_v2_0/pr_state\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Sdram_ctl_v2_0/pr_state_RNO\[8\]/A  Sdram_ctl_v2_0/pr_state_RNO\[8\]/Y  Sdram_ctl_v2_0/pr_state\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Sdram_ctl_v2_0/pr_state_RNO\[10\]/A  Sdram_ctl_v2_0/pr_state_RNO\[10\]/Y  Sdram_ctl_v2_0/pr_state\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Sdram_ctl_v2_0/pr_state_RNO\[11\]/A  Sdram_ctl_v2_0/pr_state_RNO\[11\]/Y  Sdram_ctl_v2_0/pr_state\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[3\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[3\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNI13HF\[3\]/B  Sdram_cmd_0/SD_rdAddr_col_RNI13HF\[3\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/B  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[8\]/A  Sdram_cmd_0/SD_rdAddr_col_RNO\[8\]/Y  Sdram_cmd_0/SD_rdAddr_col\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/DelayCnt_RNIG0SD\[0\]/B  FrameMk_0/DelayCnt_RNIG0SD\[0\]/Y  FrameMk_0/DelayCnt_RNO_0\[3\]/A  FrameMk_0/DelayCnt_RNO_0\[3\]/Y  FrameMk_0/DelayCnt_RNO\[3\]/B  FrameMk_0/DelayCnt_RNO\[3\]/Y  FrameMk_0/DelayCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Sdram_ctl_v2_0/pr_state_RNO\[0\]/B  Sdram_ctl_v2_0/pr_state_RNO\[0\]/Y  Sdram_ctl_v2_0/pr_state\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Sdram_ctl_v2_0/pr_state_RNO\[1\]/B  Sdram_ctl_v2_0/pr_state_RNO\[1\]/Y  Sdram_ctl_v2_0/pr_state\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt\[1\]/CLK  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt\[1\]/Q  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt_RNIGND3\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt_RNIGND3\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNID3G9\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNID3G9\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[0\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt\[1\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt\[1\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt_RNIKGGK\[2\]/C  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt_RNIKGGK\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNILTDS\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNILTDS\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[0\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[2\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[2\]/Y  Sdram_cmd_0/SD_wrAddr_row\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[3\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[3\]/Y  Sdram_cmd_0/SD_wrAddr_row\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[1\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[1\]/Y  Sdram_cmd_0/SD_wrAddr_row\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[0\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[0\]/Y  Sdram_cmd_0/SD_wrAddr_row\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[8\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[8\]/Y  Sdram_cmd_0/SD_wrAddr_row\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[5\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[5\]/Y  Sdram_cmd_0/SD_wrAddr_row\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[7\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[7\]/Y  Sdram_cmd_0/SD_wrAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[9\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[9\]/Y  Sdram_cmd_0/SD_wrAddr_row\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[6\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[6\]/Y  Sdram_cmd_0/SD_wrAddr_row\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_cmd_0/sdram_enReg_RNI0TAC/B  Sdram_cmd_0/sdram_enReg_RNI0TAC/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[10\]/C  Sdram_cmd_0/SD_wrAddr_row_RNO\[10\]/Y  Sdram_cmd_0/SD_wrAddr_row\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/FrameCnt\[1\]/CLK  FrameMk_0/FrameCnt\[1\]/Q  FrameMk_0/FrameCnt_RNINQC6\[2\]/B  FrameMk_0/FrameCnt_RNINQC6\[2\]/Y  FrameMk_0/FrameCnt_RNIMCLA\[4\]/B  FrameMk_0/FrameCnt_RNIMCLA\[4\]/Y  FrameMk_0/FrameCnt_RNIPUTE\[6\]/B  FrameMk_0/FrameCnt_RNIPUTE\[6\]/Y  FrameMk_0/FrameCnt_RNO\[8\]/B  FrameMk_0/FrameCnt_RNO\[8\]/Y  FrameMk_0/FrameCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[5\]/CLK  FrameMk_0/Prstate\[5\]/Q  FrameMk_0/Prstate_RNIV868\[3\]/C  FrameMk_0/Prstate_RNIV868\[3\]/Y  FrameMk_0/ByteDout_RNO_5\[7\]/C  FrameMk_0/ByteDout_RNO_5\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/B  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI0QJ71\[4\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI0QJ71\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[5\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Answer_ok/CLK  Uart_ctl_0/Answer_ok/Q  Uart_ctl_0/Answer_ok_RNIOO28/A  Uart_ctl_0/Answer_ok_RNIOO28/Y  Uart_ctl_0/Answer_ok_RNIRQG32/A  Uart_ctl_0/Answer_ok_RNIRQG32/Y  Uart_ctl_0/Answer_ok_RNI0ND82/A  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[5\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[5\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI2UON\[1\]/C  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI2UON\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[4\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[4\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNIBPB5\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNIBPB5\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_0\[3\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_0\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[3\]/CLK  ParaUpdata_0/BaudCnt\[3\]/Q  ParaUpdata_0/un4_baudcnt_1_I_34/A  ParaUpdata_0/un4_baudcnt_1_I_34/Y  ParaUpdata_0/un4_baudcnt_1_I_48/B  ParaUpdata_0/un4_baudcnt_1_I_48/Y  ParaUpdata_0/un4_baudcnt_1_I_51/B  ParaUpdata_0/un4_baudcnt_1_I_51/Y  ParaUpdata_0/un4_baudcnt_1_I_52/A  ParaUpdata_0/un4_baudcnt_1_I_52/Y  ParaUpdata_0/BaudCnt_RNO\[9\]/A  ParaUpdata_0/BaudCnt_RNO\[9\]/Y  ParaUpdata_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/un4_baudcnt_1_I_34/A  Uart_ctl_0/un4_baudcnt_1_I_34/Y  Uart_ctl_0/un4_baudcnt_1_I_48/B  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/ByteDout_RNO_7\[3\]/A  FrameMk_0/ByteDout_RNO_7\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[3\]/B  FrameMk_0/ByteDout_RNO_4\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/B  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[4\]/CLK  ParaUpdata_0/BaudCnt\[4\]/Q  ParaUpdata_0/un4_baudcnt_1_I_34/B  ParaUpdata_0/un4_baudcnt_1_I_34/Y  ParaUpdata_0/un4_baudcnt_1_I_48/B  ParaUpdata_0/un4_baudcnt_1_I_48/Y  ParaUpdata_0/un4_baudcnt_1_I_51/B  ParaUpdata_0/un4_baudcnt_1_I_51/Y  ParaUpdata_0/un4_baudcnt_1_I_52/A  ParaUpdata_0/un4_baudcnt_1_I_52/Y  ParaUpdata_0/BaudCnt_RNO\[9\]/A  ParaUpdata_0/BaudCnt_RNO\[9\]/Y  ParaUpdata_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[4\]/CLK  Uart_ctl_0/BaudCnt\[4\]/Q  Uart_ctl_0/un4_baudcnt_1_I_34/B  Uart_ctl_0/un4_baudcnt_1_I_34/Y  Uart_ctl_0/un4_baudcnt_1_I_48/B  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Sdram_ctl_v2_0/pr_state_RNO\[2\]/B  Sdram_ctl_v2_0/pr_state_RNO\[2\]/Y  Sdram_ctl_v2_0/pr_state\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI3S56\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI3S56\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI6Q89\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI6Q89\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNIFMEF\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNIFMEF\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState_RNO_2\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState_RNO_2\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState_RNO\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[9\]/CLK  COREUART_0/CUARTliOL/CUARTol\[9\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/C  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/B  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVDOD\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVDOD\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[0\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[0\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn_0/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn_0/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[1\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[1\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNI0VHP\[4\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNI0VHP\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO_0\[6\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO_0\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[6\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst/Q  Fifo_wr_0/XOR2_WDIFF_0_inst/B  Fifo_wr_0/XOR2_WDIFF_0_inst/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_3/C  Fifo_wr_0/DFN1C0_AFULL_RNO_3/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_2/A  Fifo_wr_0/DFN1C0_AFULL_RNO_2/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_0/C  Fifo_wr_0/DFN1C0_AFULL_RNO_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/A  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[12\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[6\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[6\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNITC571\[6\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[9\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[15\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[15\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_6_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_9/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_9/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/FrameCnt\[0\]/CLK  FrameMk_0/FrameCnt\[0\]/Q  FrameMk_0/FrameCnt_RNINQC6\[2\]/A  FrameMk_0/FrameCnt_RNINQC6\[2\]/Y  FrameMk_0/FrameCnt_RNIMCLA\[4\]/B  FrameMk_0/FrameCnt_RNIMCLA\[4\]/Y  FrameMk_0/FrameCnt_RNIPUTE\[6\]/B  FrameMk_0/FrameCnt_RNIPUTE\[6\]/Y  FrameMk_0/FrameCnt_RNO\[8\]/B  FrameMk_0/FrameCnt_RNO\[8\]/Y  FrameMk_0/FrameCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I78_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I78_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I84_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I84_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[5\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/NumCnt\[0\]/CLK  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[0\]/Q  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI7CJ3\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI7CJ3\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIPC19\[4\]/A  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIPC19\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[4\]/C  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5DOE1\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[6\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/SD_RefEn/CLK  Sdram_ctl_v2_0/SD_RefEn/Q  SDRAM_Ref_0/un2_sd_refen/B  SDRAM_Ref_0/un2_sd_refen/Y  SDRAM_Ref_0/un1_refen/A  SDRAM_Ref_0/un1_refen/Y  SDRAM_Ref_0/pr_state_RNO_0\[4\]/B  SDRAM_Ref_0/pr_state_RNO_0\[4\]/Y  SDRAM_Ref_0/pr_state_RNO\[4\]/C  SDRAM_Ref_0/pr_state_RNO\[4\]/Y  SDRAM_Ref_0/pr_state\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[5\]/CLK  Uart_ctl_0/Pr_State\[5\]/Q  Uart_ctl_0/Pr_State_RNISTN9\[5\]/A  Uart_ctl_0/Pr_State_RNISTN9\[5\]/Y  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/C  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/Y  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/B  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/C  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7_0\[1\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7_0\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4RMD\[4\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4RMD\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/sample_RNO/B  CMOS_DrvX_0/Module_PixelArrayTiming/sample_RNO/Y  CMOS_DrvX_0/Module_PixelArrayTiming/sample/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/ByteDout_RNO_9\[3\]/A  FrameMk_0/ByteDout_RNO_9\[3\]/Y  FrameMk_0/ByteDout_RNO_5\[3\]/B  FrameMk_0/ByteDout_RNO_5\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/C  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/S  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/Y  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/A  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/Y  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/B  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/C  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[5\]/CLK  ParaUpdata_0/BaudCnt\[5\]/Q  ParaUpdata_0/un4_baudcnt_1_I_34/C  ParaUpdata_0/un4_baudcnt_1_I_34/Y  ParaUpdata_0/un4_baudcnt_1_I_48/B  ParaUpdata_0/un4_baudcnt_1_I_48/Y  ParaUpdata_0/un4_baudcnt_1_I_51/B  ParaUpdata_0/un4_baudcnt_1_I_51/Y  ParaUpdata_0/un4_baudcnt_1_I_52/A  ParaUpdata_0/un4_baudcnt_1_I_52/Y  ParaUpdata_0/BaudCnt_RNO\[9\]/A  ParaUpdata_0/BaudCnt_RNO\[9\]/Y  ParaUpdata_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[5\]/CLK  Uart_ctl_0/BaudCnt\[5\]/Q  Uart_ctl_0/un4_baudcnt_1_I_34/C  Uart_ctl_0/un4_baudcnt_1_I_34/Y  Uart_ctl_0/un4_baudcnt_1_I_48/B  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7_0\[1\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7_0\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4RMD\[4\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4RMD\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL_RNO/B  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL_RNO/Y  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/PrState_RNI66TA\[0\]/B  Uart_ctl_0/PrState_RNI66TA\[0\]/Y  Uart_ctl_0/PrState_RNI02JP\[4\]/C  Uart_ctl_0/PrState_RNI02JP\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[3\]/CLK  Uart_ctl_0/Wen_cnt\[3\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[1\]/A  Uart_ctl_0/Wen_cnt_RNIEGR\[1\]/Y  Uart_ctl_0/Pr_State_RNIDN93\[2\]/B  Uart_ctl_0/Pr_State_RNIDN93\[2\]/Y  Uart_ctl_0/TxData_18_7__m3_i_0_0/B  Uart_ctl_0/TxData_18_7__m3_i_0_0/Y  Uart_ctl_0/TxData_18_7__m3_i_0/C  Uart_ctl_0/TxData_18_7__m3_i_0/Y  Uart_ctl_0/TxData_1\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[6\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[6\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/C  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIUQ251\[6\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIKSCA1\[7\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIB2NF1\[8\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[6\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[6\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIAPAK1\[6\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIKHQR1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIVDA32\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[7\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[7\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNI4KO61\[7\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/A  Uart_ctl_0/OvertimeCnt_RNIL0NT\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[4\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[4\]/C  Uart_ctl_0/OvertimeCnt_RNO\[4\]/Y  Uart_ctl_0/OvertimeCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[3\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[3\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3GRF\[4\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3GRF\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a5_0_2\[1\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a5_0_2\[1\]/Y  Uart_ctl_0/PrState_RNIRNCD\[4\]/B  Uart_ctl_0/PrState_RNIRNCD\[4\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/C  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/C  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/B  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/B  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/B  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNIKHCB\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNIKHCB\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/A  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/B  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/Y  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/C  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/B  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/PrState_RNO_0\[0\]/A  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/ByteDout_RNO_6\[4\]/A  FrameMk_0/ByteDout_RNO_6\[4\]/Y  FrameMk_0/ByteDout_RNO_3\[4\]/A  FrameMk_0/ByteDout_RNO_3\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/A  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[8\]/CLK  FrameMk_0/DataClkCnt\[8\]/Q  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/A  FrameMk_0/DataClkCnt_RNI7FIS\[8\]/Y  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/B  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/A  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[4\]/CLK  Uart_ctl_0/Pr_State\[4\]/Q  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/A  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/Y  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/A  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/Y  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/B  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/C  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[9\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[9\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNINFDA\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[3\]/CLK  FrameMk_0/DelayCnt\[3\]/Q  FrameMk_0/DelayCnt_RNI29RB\[3\]/B  FrameMk_0/DelayCnt_RNI29RB\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[7\]/B  FrameMk_0/ByteDout_RNO_4\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/A  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/addr_14_i_0_a2_0\[10\]/A  Sdram_cmd_0/addr_14_i_0_a2_0\[10\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/C  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/C  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/precharge_RNO/C  CMOS_DrvX_0/Module_PixelArrayTiming/precharge_RNO/Y  CMOS_DrvX_0/Module_PixelArrayTiming/precharge/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL_RNO/C  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL_RNO/Y  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/A  FrameMk_0/REGEN/CycCnt_RNI5Q7\[4\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[5\]/B  FrameMk_0/REGEN/CycCnt_RNO\[5\]/Y  FrameMk_0/REGEN/CycCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[12\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[11\]/CLK  Main_ctl4SD_0/LVDS_data\[11\]/Q  FrameMk_0/ByteSel_0_RNI9ECR\[2\]/A  FrameMk_0/ByteSel_0_RNI9ECR\[2\]/Y  FrameMk_0/ByteSel_0_RNILVV12\[2\]/A  FrameMk_0/ByteSel_0_RNILVV12\[2\]/Y  FrameMk_0/data_reg_RNO_8\[3\]/A  FrameMk_0/data_reg_RNO_8\[3\]/Y  FrameMk_0/data_reg_RNO_2\[3\]/C  FrameMk_0/data_reg_RNO_2\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/C  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/B  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/B  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/B  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/B  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[3\]/CLK  ParaUpdata_0/BaudCnt\[3\]/Q  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/B  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/Y  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/B  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/A  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[0\]/A  ParaUpdata_0/BaudCnt_RNO\[0\]/Y  ParaUpdata_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[35\]/S  Main_ctl4SD_0/intData2acc_RNO\[35\]/Y  Main_ctl4SD_0/intData2acc\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Main_ctl4SD_0/fifo_rst_n_4_i/A  Main_ctl4SD_0/fifo_rst_n_4_i/Y  Sdram_ctl_v2_0/pr_state\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[34\]/S  Main_ctl4SD_0/intData2acc_RNO\[34\]/Y  Main_ctl4SD_0/intData2acc\[34\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[33\]/S  Main_ctl4SD_0/intData2acc_RNO\[33\]/Y  Main_ctl4SD_0/intData2acc\[33\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[32\]/S  Main_ctl4SD_0/intData2acc_RNO\[32\]/Y  Main_ctl4SD_0/intData2acc\[32\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[31\]/S  Main_ctl4SD_0/intData2acc_RNO\[31\]/Y  Main_ctl4SD_0/intData2acc\[31\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[30\]/S  Main_ctl4SD_0/intData2acc_RNO\[30\]/Y  Main_ctl4SD_0/intData2acc\[30\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[29\]/S  Main_ctl4SD_0/intData2acc_RNO\[29\]/Y  Main_ctl4SD_0/intData2acc\[29\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[28\]/S  Main_ctl4SD_0/intData2acc_RNO\[28\]/Y  Main_ctl4SD_0/intData2acc\[28\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[27\]/S  Main_ctl4SD_0/intData2acc_RNO\[27\]/Y  Main_ctl4SD_0/intData2acc\[27\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[26\]/S  Main_ctl4SD_0/intData2acc_RNO\[26\]/Y  Main_ctl4SD_0/intData2acc\[26\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[25\]/S  Main_ctl4SD_0/intData2acc_RNO\[25\]/Y  Main_ctl4SD_0/intData2acc\[25\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[24\]/S  Main_ctl4SD_0/intData2acc_RNO\[24\]/Y  Main_ctl4SD_0/intData2acc\[24\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[23\]/S  Main_ctl4SD_0/intData2acc_RNO\[23\]/Y  Main_ctl4SD_0/intData2acc\[23\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[22\]/S  Main_ctl4SD_0/intData2acc_RNO\[22\]/Y  Main_ctl4SD_0/intData2acc\[22\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[21\]/S  Main_ctl4SD_0/intData2acc_RNO\[21\]/Y  Main_ctl4SD_0/intData2acc\[21\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[20\]/S  Main_ctl4SD_0/intData2acc_RNO\[20\]/Y  Main_ctl4SD_0/intData2acc\[20\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[19\]/S  Main_ctl4SD_0/intData2acc_RNO\[19\]/Y  Main_ctl4SD_0/intData2acc\[19\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel_0\[1\]/CLK  Main_ctl4SD_0/addSel_0\[1\]/Q  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/B  Main_ctl4SD_0/addSel_0_RNI8FRF_0\[1\]/Y  Main_ctl4SD_0/intData2acc_RNO\[18\]/S  Main_ctl4SD_0/intData2acc_RNO\[18\]/Y  Main_ctl4SD_0/intData2acc\[18\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_FULL/CLK  Fifo_rd_0/DFN1C0_FULL/Q  Fifo_rd_0/NAND2_0/A  Fifo_rd_0/NAND2_0/Y  Fifo_rd_0/XOR2_18_RNI5ISD/B  Fifo_rd_0/XOR2_18_RNI5ISD/Y  Fifo_rd_0/XOR2_13_RNIQNVK/B  Fifo_rd_0/XOR2_13_RNIQNVK/Y  Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/XOR2_8/A  FrameMk_0/GenFIFO_Byte/XOR2_8/Y  FrameMk_0/GenFIFO_Byte/XOR2_8_RNIGHRP1/A  FrameMk_0/GenFIFO_Byte/XOR2_8_RNIGHRP1/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_2/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_2/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/PrState\[3\]/CLK  FrameMk_0/REGEN/PrState\[3\]/Q  FrameMk_0/REGEN/PrState_RNIN1U\[0\]/B  FrameMk_0/REGEN/PrState_RNIN1U\[0\]/Y  FrameMk_0/REGEN/PrState_RNI3BM5\[2\]/B  FrameMk_0/REGEN/PrState_RNI3BM5\[2\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/B  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst/Q  FrameMk_0/GenFIFO_Byte/XNOR2_1/A  FrameMk_0/GenFIFO_Byte/XNOR2_1/Y  FrameMk_0/GenFIFO_Byte/AND3_5/A  FrameMk_0/GenFIFO_Byte/AND3_5/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_3/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XOR2_18/A  Fifo_wr_0/XOR2_18/Y  Fifo_wr_0/XOR2_18_RNISHMG/C  Fifo_wr_0/XOR2_18_RNISHMG/Y  Fifo_wr_0/XOR2_13_RNIFS7T/B  Fifo_wr_0/XOR2_13_RNIFS7T/Y  Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/CLK  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/Q  FrameMk_0/GenFIFO_Byte/NAND2_1/A  FrameMk_0/GenFIFO_Byte/NAND2_1/Y  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/A  FrameMk_0/GenFIFO_Byte/NAND2_1_RNI7N07/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_0_inst_RNIUT5A/Y  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/B  FrameMk_0/GenFIFO_Byte/XOR2_6_RNIOCFE/Y  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_2_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_RBINNXTSHIFT_2_inst/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_2_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1P0_EMPTY/CLK  Fifo_wr_0/DFN1P0_EMPTY/Q  Fifo_wr_0/NAND2_1/A  Fifo_wr_0/NAND2_1/Y  Fifo_wr_0/AND2_MEMORYRE/A  Fifo_wr_0/AND2_MEMORYRE/Y  Fifo_wr_0/AND2_28/B  Fifo_wr_0/AND2_28/Y  Fifo_wr_0/AO1_8/B  Fifo_wr_0/AO1_8/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_2_inst/B  Fifo_wr_0/XOR2_RBINNXTSHIFT_2_inst/Y  Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNIFB9A\[5\]/B  Uart_ctl_0/PrState_RNIFB9A\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[2\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[2\]/C  Uart_ctl_0/OvertimeCnt_RNO\[2\]/Y  Uart_ctl_0/OvertimeCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Com_8b10b/F4/CLK  FrameMk_0/Com_8b10b/F4/Q  FrameMk_0/Com_8b10b/G4_RNIBUVB/B  FrameMk_0/Com_8b10b/G4_RNIBUVB/Y  FrameMk_0/Com_8b10b/H4_RNII30I/A  FrameMk_0/Com_8b10b/H4_RNII30I/Y  FrameMk_0/Com_8b10b/LPDL4_RNO_0/B  FrameMk_0/Com_8b10b/LPDL4_RNO_0/Y  FrameMk_0/Com_8b10b/LPDL4_RNO/C  FrameMk_0/Com_8b10b/LPDL4_RNO/Y  FrameMk_0/Com_8b10b/LPDL4/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO_0\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/we_n_RNO_2/A  Sdram_cmd_0/we_n_RNO_2/Y  Sdram_cmd_0/we_n_RNO_1/A  Sdram_cmd_0/we_n_RNO_1/Y  Sdram_cmd_0/we_n_RNO/B  Sdram_cmd_0/we_n_RNO/Y  Sdram_cmd_0/we_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNO\[5\]/A  Uart_ctl_0/ParaCnt_RNO\[5\]/Y  Uart_ctl_0/ParaCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVDOD\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVDOD\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[0\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[0\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/fifo_rst_n_4/A  Main_ctl4SD_0/fifo_rst_n_4/Y  Sdram_ctl_v2_0/pr_state_RNO\[7\]/C  Sdram_ctl_v2_0/pr_state_RNO\[7\]/Y  Sdram_ctl_v2_0/pr_state\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[2\]/CLK  SDRAM_wr_0/wr_state\[2\]/Q  Sdram_cmd_0/addr_14_i_0_a2_0\[10\]/B  Sdram_cmd_0/addr_14_i_0_a2_0\[10\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/C  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/C  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Pr_State_RNIBN93\[2\]/B  Uart_ctl_0/Pr_State_RNIBN93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/A  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/B  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/B  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI6G2Q1\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[13\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[5\]/CLK  FrameMk_0/Prstate\[5\]/Q  FrameMk_0/ByteDout_RNO_9\[2\]/C  FrameMk_0/ByteDout_RNO_9\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/A  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/Prstate_RNO\[7\]/C  FrameMk_0/Prstate_RNO\[7\]/Y  FrameMk_0/Prstate\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[3\]/CLK  ParaUpdata_0/BaudCnt\[3\]/Q  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/B  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/Y  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/B  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/A  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[9\]/B  ParaUpdata_0/BaudCnt_RNO\[9\]/Y  ParaUpdata_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[3\]/CLK  ParaUpdata_0/BaudCnt\[3\]/Q  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/B  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/Y  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/B  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/A  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[2\]/B  ParaUpdata_0/BaudCnt_RNO\[2\]/Y  ParaUpdata_0/BaudCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[3\]/CLK  ParaUpdata_0/BaudCnt\[3\]/Q  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/B  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/Y  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/B  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/A  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[3\]/B  ParaUpdata_0/BaudCnt_RNO\[3\]/Y  ParaUpdata_0/BaudCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[3\]/CLK  ParaUpdata_0/BaudCnt\[3\]/Q  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/B  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/Y  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/B  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/A  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[4\]/B  ParaUpdata_0/BaudCnt_RNO\[4\]/Y  ParaUpdata_0/BaudCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[3\]/CLK  ParaUpdata_0/BaudCnt\[3\]/Q  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/B  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/Y  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/B  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/A  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[5\]/B  ParaUpdata_0/BaudCnt_RNO\[5\]/Y  ParaUpdata_0/BaudCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/B  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[2\]/B  Uart_ctl_0/BaudCnt_RNO\[2\]/Y  Uart_ctl_0/BaudCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[3\]/B  Uart_ctl_0/BaudCnt_RNO\[3\]/Y  Uart_ctl_0/BaudCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[4\]/B  Uart_ctl_0/BaudCnt_RNO\[4\]/Y  Uart_ctl_0/BaudCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[5\]/B  Uart_ctl_0/BaudCnt_RNO\[5\]/Y  Uart_ctl_0/BaudCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[5\]/CLK  FrameMk_0/Prstate\[5\]/Q  FrameMk_0/Prstate_RNILQTA\[5\]/C  FrameMk_0/Prstate_RNILQTA\[5\]/Y  FrameMk_0/ByteDout_RNO_6\[0\]/A  FrameMk_0/ByteDout_RNO_6\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/A  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[5\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a5_0_2\[1\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a5_0_2\[1\]/Y  Uart_ctl_0/PrState_RNIRNCD\[4\]/B  Uart_ctl_0/PrState_RNIRNCD\[4\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/C  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNI0VHP\[4\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNI0VHP\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[4\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[8\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[8\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_0/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_a5_2_0/B  Sdram_cmd_0/cas_n_4_6_i_i_a5_2_0/Y  Sdram_cmd_0/cas_n_RNO_3/A  Sdram_cmd_0/cas_n_RNO_3/Y  Sdram_cmd_0/cas_n_RNO_0/A  Sdram_cmd_0/cas_n_RNO_0/Y  Sdram_cmd_0/cas_n_RNO/A  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/B  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/Y  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/C  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/B  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/B  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/Q  FrameMk_0/GenFIFO_Byte/NAND2_0/A  FrameMk_0/GenFIFO_Byte/NAND2_0/Y  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/A  FrameMk_0/GenFIFO_Byte/NAND2_0_RNIJ7J2/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_0_inst_RNI94T4/Y  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/B  FrameMk_0/GenFIFO_Byte/AND2_45_RNIHOD9/Y  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_2_inst/B  FrameMk_0/GenFIFO_Byte/XOR2_WBINNXTSHIFT_2_inst/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_2_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/A  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/C  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[4\]/C  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[9\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNI39RC\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIL0FG\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[13\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Pr_State_RNIBN93\[2\]/A  Uart_ctl_0/Pr_State_RNIBN93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/A  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/B  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/B  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[8\]/CLK  COREUART_0/CUARTliOL/CUARTol\[8\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNIJI1C1\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/A  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/SD_RefEn/CLK  Sdram_ctl_v2_0/SD_RefEn/Q  SDRAM_Ref_0/un2_sd_refen/B  SDRAM_Ref_0/un2_sd_refen/Y  SDRAM_Ref_0/un1_refen/A  SDRAM_Ref_0/un1_refen/Y  SDRAM_Ref_0/pr_state_RNIJ9OK\[4\]/B  SDRAM_Ref_0/pr_state_RNIJ9OK\[4\]/Y  SDRAM_Ref_0/pr_state_RNO\[3\]/B  SDRAM_Ref_0/pr_state_RNO\[3\]/Y  SDRAM_Ref_0/pr_state\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[4\]/CLK  ParaUpdata_0/ExposureT\[4\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[10\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[8\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[41\]/CLK  adc_muxtmp_test_0/DataOut\[41\]/Q  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/B  My_adder0_2/MAJ3_Carry_10_inst_RNI5OMA1_0/Y  My_adder0_2/MAJ3_Carry_14_inst/A  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[55\]/CLK  adc_muxtmp_test_0/DataOut\[55\]/Q  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/B  My_adder0_3/MAJ3_Carry_10_inst_RNIM7KE1_0/Y  My_adder0_3/MAJ3_Carry_14_inst/A  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[10\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNIHCS7\[10\]/A  Sdram_cmd_0/SD_rdAddr_row_RNIHCS7\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIS36S\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/A  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[10\]/CLK  COREUART_0/CUARTliOL/CUARTol\[10\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIQJPP\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIEIU02\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/C  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[41\]/CLK  Main_ctl4SD_0/LVDS_data\[41\]/Q  FrameMk_0/data_reg_RNO_19\[0\]/B  FrameMk_0/data_reg_RNO_19\[0\]/Y  FrameMk_0/data_reg_RNO_15\[0\]/C  FrameMk_0/data_reg_RNO_15\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/C  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/sample_RNO/A  CMOS_DrvX_0/Module_PixelArrayTiming/sample_RNO/Y  CMOS_DrvX_0/Module_PixelArrayTiming/sample/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[13\]/CLK  adc_muxtmp_test_0/DataOut\[13\]/Q  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/B  My_adder0_0/MAJ3_Carry_10_inst_RNI80OA1_0/Y  My_adder0_0/MAJ3_Carry_14_inst/A  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT adc_muxtmp_test_0/DataOut\[27\]/CLK  adc_muxtmp_test_0/DataOut\[27\]/Q  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/B  My_adder0_1/MAJ3_Carry_10_inst_RNI9KME1_0/Y  My_adder0_1/MAJ3_Carry_14_inst/A  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_a2/A  Sdram_cmd_0/ras_n_5_7_0_0_a2/Y  Sdram_cmd_0/ras_n_5_7_0_0_a3/C  Sdram_cmd_0/ras_n_5_7_0_0_a3/Y  Sdram_cmd_0/ras_n_5_7_0_0_o5/C  Sdram_cmd_0/ras_n_5_7_0_0_o5/Y  Sdram_cmd_0/ras_n_RNO/C  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[6\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[6\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/A  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[5\]/CLK  ParaUpdata_0/BaudCnt\[5\]/Q  ParaUpdata_0/BaudCnt_RNI57E2\[5\]/A  ParaUpdata_0/BaudCnt_RNI57E2\[5\]/Y  ParaUpdata_0/BaudCnt_RNI9ES4\[8\]/B  ParaUpdata_0/BaudCnt_RNI9ES4\[8\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/B  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[0\]/A  ParaUpdata_0/BaudCnt_RNO\[0\]/Y  ParaUpdata_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[5\]/CLK  Uart_ctl_0/BaudCnt\[5\]/Q  Uart_ctl_0/BaudCnt_RNIV93\[5\]/A  Uart_ctl_0/BaudCnt_RNIV93\[5\]/Y  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/B  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/B  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_4_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_4_inst/Q  Fifo_wr_0/INV_0/A  Fifo_wr_0/INV_0/Y  Fifo_wr_0/INV_0_RNI3UC45/B  Fifo_wr_0/INV_0_RNI3UC45/Y  Fifo_wr_0/AND2A_0/B  Fifo_wr_0/AND2A_0/Y  Fifo_wr_0/DFN1C0_AFULL_RNO_1/C  Fifo_wr_0/DFN1C0_AFULL_RNO_1/Y  Fifo_wr_0/DFN1C0_AFULL_RNO/B  Fifo_wr_0/DFN1C0_AFULL_RNO/Y  Fifo_wr_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[6\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[6\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/A  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[16\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[16\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[54\]/A  Main_ctl4SD_0/Data2ACC_RNO\[54\]/Y  Main_ctl4SD_0/Data2ACC\[54\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[55\]/A  Main_ctl4SD_0/Data2ACC_RNO\[55\]/Y  Main_ctl4SD_0/Data2ACC\[55\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[56\]/A  Main_ctl4SD_0/Data2ACC_RNO\[56\]/Y  Main_ctl4SD_0/Data2ACC\[56\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[57\]/A  Main_ctl4SD_0/Data2ACC_RNO\[57\]/Y  Main_ctl4SD_0/Data2ACC\[57\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[58\]/A  Main_ctl4SD_0/Data2ACC_RNO\[58\]/Y  Main_ctl4SD_0/Data2ACC\[58\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[59\]/A  Main_ctl4SD_0/Data2ACC_RNO\[59\]/Y  Main_ctl4SD_0/Data2ACC\[59\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[60\]/A  Main_ctl4SD_0/Data2ACC_RNO\[60\]/Y  Main_ctl4SD_0/Data2ACC\[60\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[61\]/A  Main_ctl4SD_0/Data2ACC_RNO\[61\]/Y  Main_ctl4SD_0/Data2ACC\[61\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[62\]/A  Main_ctl4SD_0/Data2ACC_RNO\[62\]/Y  Main_ctl4SD_0/Data2ACC\[62\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[63\]/A  Main_ctl4SD_0/Data2ACC_RNO\[63\]/Y  Main_ctl4SD_0/Data2ACC\[63\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[64\]/A  Main_ctl4SD_0/Data2ACC_RNO\[64\]/Y  Main_ctl4SD_0/Data2ACC\[64\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[65\]/A  Main_ctl4SD_0/Data2ACC_RNO\[65\]/Y  Main_ctl4SD_0/Data2ACC\[65\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[66\]/A  Main_ctl4SD_0/Data2ACC_RNO\[66\]/Y  Main_ctl4SD_0/Data2ACC\[66\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[67\]/A  Main_ctl4SD_0/Data2ACC_RNO\[67\]/Y  Main_ctl4SD_0/Data2ACC\[67\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[68\]/A  Main_ctl4SD_0/Data2ACC_RNO\[68\]/Y  Main_ctl4SD_0/Data2ACC\[68\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[69\]/A  Main_ctl4SD_0/Data2ACC_RNO\[69\]/Y  Main_ctl4SD_0/Data2ACC\[69\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[70\]/A  Main_ctl4SD_0/Data2ACC_RNO\[70\]/Y  Main_ctl4SD_0/Data2ACC\[70\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/notfirstFrame_RNIM3J4/B  Main_ctl4SD_0/notfirstFrame_RNIM3J4/Y  Main_ctl4SD_0/Data2ACC_RNO\[71\]/A  Main_ctl4SD_0/Data2ACC_RNO\[71\]/Y  Main_ctl4SD_0/Data2ACC\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[10\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[8\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/A  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNO\[4\]/C  Uart_ctl_0/ParaCnt_RNO\[4\]/Y  Uart_ctl_0/ParaCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIUH4A\[10\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIUH4A\[10\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/A  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/C  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[5\]/C  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[3\]/C  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/addSel\[1\]/CLK  Main_ctl4SD_0/addSel\[1\]/Q  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/B  Main_ctl4SD_0/addSel_RNIB36K_0\[1\]/Y  Main_ctl4SD_0/Data2ACC_RNO\[0\]/A  Main_ctl4SD_0/Data2ACC_RNO\[0\]/Y  Main_ctl4SD_0/Data2ACC\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNI1M8L\[2\]/A  FrameMk_0/DelayCnt_RNI1M8L\[2\]/Y  FrameMk_0/ByteDout_RNO_2\[3\]/C  FrameMk_0/ByteDout_RNO_2\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/C  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIBT3Q\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIBT3Q\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/Sd_iniOK/CLK  Sdram_ini_0/Sd_iniOK/Q  SDRAM_Ref_0/un2_sd_refen/A  SDRAM_Ref_0/un2_sd_refen/Y  SDRAM_Ref_0/un1_refen/A  SDRAM_Ref_0/un1_refen/Y  SDRAM_Ref_0/pr_state_RNO_0\[4\]/B  SDRAM_Ref_0/pr_state_RNO_0\[4\]/Y  SDRAM_Ref_0/pr_state_RNO\[4\]/C  SDRAM_Ref_0/pr_state_RNO\[4\]/Y  SDRAM_Ref_0/pr_state\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt_RNIGND3\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt_RNIGND3\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNID3G9\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNID3G9\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[0\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt_RNIKGGK\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt_RNIKGGK\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNILTDS\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNILTDS\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[0\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/DelayCnt\[1\]/CLK  FrameMk_0/REGEN/DelayCnt\[1\]/Q  FrameMk_0/REGEN/DelayCnt_RNIVLDE\[1\]/A  FrameMk_0/REGEN/DelayCnt_RNIVLDE\[1\]/Y  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[3\]/B  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[3\]/Y  FrameMk_0/REGEN/DelayCnt_RNI57241\[4\]/A  FrameMk_0/REGEN/DelayCnt_RNI57241\[4\]/Y  FrameMk_0/REGEN/DelayCnt_RNO_0\[6\]/B  FrameMk_0/REGEN/DelayCnt_RNO_0\[6\]/Y  FrameMk_0/REGEN/DelayCnt_RNO\[6\]/B  FrameMk_0/REGEN/DelayCnt_RNO\[6\]/Y  FrameMk_0/REGEN/DelayCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/NumCnt\[0\]/CLK  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[0\]/Q  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI7CJ3\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI7CJ3\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIPC19\[4\]/A  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIPC19\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[5\]/A  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/Eof_RNO/C  CMOS_DrvX_0/Module_SPI_Set/Eof_RNO/Y  CMOS_DrvX_0/Module_SPI_Set/Eof/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/A  Uart_ctl_0/Wen_cnt_RNICR93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/B  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/B  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/B  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/A  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/Y  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/B  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/Y  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/B  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/C  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/NumCnt\[1\]/CLK  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[1\]/Q  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI7CJ3\[1\]/A  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI7CJ3\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIPC19\[4\]/A  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIPC19\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI1LRA\[5\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI1LRA\[5\]/Y  CMOS_DrvX_0/Module_SPI_Set/Eof_RNO/B  CMOS_DrvX_0/Module_SPI_Set/Eof_RNO/Y  CMOS_DrvX_0/Module_SPI_Set/Eof/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[1\]/CLK  ParaUpdata_0/BaudCnt\[1\]/Q  ParaUpdata_0/un4_baudcnt_1_I_16/B  ParaUpdata_0/un4_baudcnt_1_I_16/Y  ParaUpdata_0/un4_baudcnt_1_I_19/B  ParaUpdata_0/un4_baudcnt_1_I_19/Y  ParaUpdata_0/un4_baudcnt_1_I_20/A  ParaUpdata_0/un4_baudcnt_1_I_20/Y  ParaUpdata_0/BaudCnt_RNO\[4\]/A  ParaUpdata_0/BaudCnt_RNO\[4\]/Y  ParaUpdata_0/BaudCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_19/B  Uart_ctl_0/un4_baudcnt_1_I_19/Y  Uart_ctl_0/un4_baudcnt_1_I_20/A  Uart_ctl_0/un4_baudcnt_1_I_20/Y  Uart_ctl_0/BaudCnt_RNO\[4\]/A  Uart_ctl_0/BaudCnt_RNO\[4\]/Y  Uart_ctl_0/BaudCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Counter_ref_0/CntMap/DFN1E1C1_NU_4/CLK  Counter_ref_0/CntMap/DFN1E1C1_NU_4/Q  Counter_ref_0/CntMap/DFN1C1_NU_6_RNINRGA/C  Counter_ref_0/CntMap/DFN1C1_NU_6_RNINRGA/Y  SDRAM_Ref_0/un1_refen/B  SDRAM_Ref_0/un1_refen/Y  SDRAM_Ref_0/pr_state_RNO_0\[4\]/B  SDRAM_Ref_0/pr_state_RNO_0\[4\]/Y  SDRAM_Ref_0/pr_state_RNO\[4\]/C  SDRAM_Ref_0/pr_state_RNO\[4\]/Y  SDRAM_Ref_0/pr_state\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI0QJ71\[4\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI0QJ71\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[4\]/C  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/SD_refEN_cnt\[0\]/CLK  SDRAM_Ref_0/SD_refEN_cnt\[0\]/Q  SDRAM_Ref_0/SD_refEN_cnt_RNI6CH1\[2\]/B  SDRAM_Ref_0/SD_refEN_cnt_RNI6CH1\[2\]/Y  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/A  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/Y  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/B  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/A  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[6\]/CLK  Uart_ctl_0/CmdWord\[6\]/Q  Uart_ctl_0/CmdWord_RNINQB6\[6\]/C  Uart_ctl_0/CmdWord_RNINQB6\[6\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/C  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_3_i_0_o2_RNO/C  Uart_ctl_0/Err_3_i_0_o2_RNO/Y  Uart_ctl_0/Err_3_i_0_o2/B  Uart_ctl_0/Err_3_i_0_o2/Y  Uart_ctl_0/Err_3_i_0_a5/A  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[4\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[4\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3GRF\[4\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3GRF\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[1\]/CLK  Uart_ctl_0/Pr_State\[1\]/Q  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/B  Uart_ctl_0/Pr_State_RNI4AA5\[1\]/Y  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/A  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/Y  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/B  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/C  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNILQTA\[5\]/B  FrameMk_0/Prstate_RNILQTA\[5\]/Y  FrameMk_0/ByteDout_RNO_4\[6\]/A  FrameMk_0/ByteDout_RNO_4\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/B  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[0\]/CLK  FrameMk_0/rowcnt\[0\]/Q  FrameMk_0/ByteDout_RNO_11\[0\]/C  FrameMk_0/ByteDout_RNO_11\[0\]/Y  FrameMk_0/ByteDout_RNO_8\[0\]/C  FrameMk_0/ByteDout_RNO_8\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/C  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[9\]/CLK  Sdram_ini_0/counter_200\[9\]/Q  Sdram_ini_0/counter_200_RNI0VBG\[11\]/A  Sdram_ini_0/counter_200_RNI0VBG\[11\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/A  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[2\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[2\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI2UON\[1\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI2UON\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/OvertimeCnt_RNO_3\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_3\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_1\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[1\]/C  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[3\]/C  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[5\]/C  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNO/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNO/Y  CMOS_DrvX_0/Module_SPI_Set/ClkEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[1\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[4\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[7\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[7\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNISDIC\[7\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/latchGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/FrameCnt\[2\]/CLK  FrameMk_0/FrameCnt\[2\]/Q  FrameMk_0/FrameCnt_RNINQC6\[2\]/C  FrameMk_0/FrameCnt_RNINQC6\[2\]/Y  FrameMk_0/FrameCnt_RNIMCLA\[4\]/B  FrameMk_0/FrameCnt_RNIMCLA\[4\]/Y  FrameMk_0/FrameCnt_RNIPUTE\[6\]/B  FrameMk_0/FrameCnt_RNIPUTE\[6\]/Y  FrameMk_0/FrameCnt_RNO\[8\]/B  FrameMk_0/FrameCnt_RNO\[8\]/Y  FrameMk_0/FrameCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[11\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/ByteDout_RNO_6\[3\]/B  FrameMk_0/ByteDout_RNO_6\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[3\]/A  FrameMk_0/ByteDout_RNO_4\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/B  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[0\]/CLK  FrameMk_0/DelayCnt\[0\]/Q  FrameMk_0/DelayCnt_RNIG0SD\[0\]/A  FrameMk_0/DelayCnt_RNIG0SD\[0\]/Y  FrameMk_0/DelayCnt_RNO_0\[3\]/A  FrameMk_0/DelayCnt_RNO_0\[3\]/Y  FrameMk_0/DelayCnt_RNO\[3\]/B  FrameMk_0/DelayCnt_RNO\[3\]/Y  FrameMk_0/DelayCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[7\]/CLK  FrameMk_0/rowcnt\[7\]/Q  FrameMk_0/rowcnt_RNIKIL81\[7\]/A  FrameMk_0/rowcnt_RNIKIL81\[7\]/Y  FrameMk_0/rowcnt_RNI39OD1\[8\]/B  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/A  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[0\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[0\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/SD_refEN_cnt\[0\]/CLK  SDRAM_Ref_0/SD_refEN_cnt\[0\]/Q  SDRAM_Ref_0/SD_refEN_cnt_RNI6CH1\[2\]/B  SDRAM_Ref_0/SD_refEN_cnt_RNI6CH1\[2\]/Y  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/A  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/Y  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/B  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt_RNO\[1\]/S  SDRAM_Ref_0/SD_refEN_cnt_RNO\[1\]/Y  SDRAM_Ref_0/SD_refEN_cnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/SD_refEN_cnt\[0\]/CLK  SDRAM_Ref_0/SD_refEN_cnt\[0\]/Q  SDRAM_Ref_0/SD_refEN_cnt_RNI6CH1\[2\]/B  SDRAM_Ref_0/SD_refEN_cnt_RNI6CH1\[2\]/Y  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/A  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/Y  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/B  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt_RNO\[2\]/S  SDRAM_Ref_0/SD_refEN_cnt_RNO\[2\]/Y  SDRAM_Ref_0/SD_refEN_cnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIQC0B\[1\]/A  Uart_ctl_0/PrState_RNIQC0B\[1\]/Y  Uart_ctl_0/P_WEA_RNO/A  Uart_ctl_0/P_WEA_RNO/Y  Uart_ctl_0/P_WEA/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToo0i\[2\]/CLK  COREUART_0/CUARTo0ol/CUARToo0i\[2\]/Q  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/B  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/C  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I78_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I78_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I84_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I84_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[5\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[1\]/B  Uart_ctl_0/Wen_cnt_RNIEGR\[1\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/C  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/B  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/B  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[70\]/CLK  Main_ctl4SD_0/LVDS_data\[70\]/Q  FrameMk_0/data_reg_RNO_24\[7\]/B  FrameMk_0/data_reg_RNO_24\[7\]/Y  FrameMk_0/data_reg_RNO_22\[7\]/A  FrameMk_0/data_reg_RNO_22\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/A  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/A  FrameMk_0/DataClkCnt_RNIIDMC\[3\]/Y  FrameMk_0/DataClkCnt_RNO_0\[4\]/A  FrameMk_0/DataClkCnt_RNO_0\[4\]/Y  FrameMk_0/DataClkCnt_RNO\[4\]/B  FrameMk_0/DataClkCnt_RNO\[4\]/Y  FrameMk_0/DataClkCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[1\]/CLK  FrameMk_0/rowcnt\[1\]/Q  FrameMk_0/rowcnt_RNIO28F\[2\]/B  FrameMk_0/rowcnt_RNIO28F\[2\]/Y  FrameMk_0/rowcnt_RNIDFDP\[4\]/A  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNI6SI31\[6\]/C  FrameMk_0/rowcnt_RNI6SI31\[6\]/Y  FrameMk_0/rowcnt_RNO\[7\]/B  FrameMk_0/rowcnt_RNO\[7\]/Y  FrameMk_0/rowcnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[6\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[6\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI11N11\[6\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/B  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel_0\[2\]/CLK  FrameMk_0/ByteSel_0\[2\]/Q  FrameMk_0/ByteSel_0_RNINGK6\[2\]/S  FrameMk_0/ByteSel_0_RNINGK6\[2\]/Y  FrameMk_0/data_reg_RNO_8\[7\]/B  FrameMk_0/data_reg_RNO_8\[7\]/Y  FrameMk_0/data_reg_RNO_1\[7\]/C  FrameMk_0/data_reg_RNO_1\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/B  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[17\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/C  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNITMF4\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[5\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/DelayCnt\[2\]/CLK  FrameMk_0/REGEN/DelayCnt\[2\]/Q  FrameMk_0/REGEN/DelayCnt_RNI3MDE\[3\]/B  FrameMk_0/REGEN/DelayCnt_RNI3MDE\[3\]/Y  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[1\]/B  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[1\]/Y  FrameMk_0/REGEN/PrState_RNO_8\[2\]/B  FrameMk_0/REGEN/PrState_RNO_8\[2\]/Y  FrameMk_0/REGEN/PrState_RNO_2\[2\]/B  FrameMk_0/REGEN/PrState_RNO_2\[2\]/Y  FrameMk_0/REGEN/PrState_RNO\[2\]/C  FrameMk_0/REGEN/PrState_RNO\[2\]/Y  FrameMk_0/REGEN/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_wr_0/XOR2_28/A  Fifo_wr_0/XOR2_28/Y  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/A  Fifo_wr_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_wr_0/XNOR2_6/A  Fifo_wr_0/XNOR2_6/Y  Fifo_wr_0/AND2_25/B  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_3_inst/Q  Fifo_rd_0/XOR2_28/A  Fifo_rd_0/XOR2_28/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/A  Fifo_rd_0/XOR2_RBINNXTSHIFT_3_inst/Y  Fifo_rd_0/XNOR2_6/A  Fifo_rd_0/XNOR2_6/Y  Fifo_rd_0/AND2_25/B  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIBT3Q\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIBT3Q\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_4_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_4_inst/Q  Fifo_rd_0/INV_0/A  Fifo_rd_0/INV_0/Y  Fifo_rd_0/INV_0_RNITVGD4/B  Fifo_rd_0/INV_0_RNITVGD4/Y  Fifo_rd_0/AND2A_0/B  Fifo_rd_0/AND2A_0/Y  Fifo_rd_0/DFN1C0_AFULL_RNO_1/C  Fifo_rd_0/DFN1C0_AFULL_RNO_1/Y  Fifo_rd_0/DFN1C0_AFULL_RNO/C  Fifo_rd_0/DFN1C0_AFULL_RNO/Y  Fifo_rd_0/DFN1C0_AFULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/C  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/PrState_RNO_0\[0\]/A  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cas_n_4_6_i_i_a5_4/A  Sdram_cmd_0/cas_n_4_6_i_i_a5_4/Y  Sdram_cmd_0/cas_n_RNO_3/C  Sdram_cmd_0/cas_n_RNO_3/Y  Sdram_cmd_0/cas_n_RNO_0/A  Sdram_cmd_0/cas_n_RNO_0/Y  Sdram_cmd_0/cas_n_RNO/A  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIVQU3\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIQ5T7\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI2I5Q1\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/reset_RNO/A  CMOS_DrvX_0/Module_PixelArrayTiming/reset_RNO/Y  CMOS_DrvX_0/Module_PixelArrayTiming/reset/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNI2LUR\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[5\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_11_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[5\]/CLK  Uart_ctl_0/ParaCnt\[5\]/Q  Uart_ctl_0/ParaLen_RNI4RKF\[5\]/B  Uart_ctl_0/ParaLen_RNI4RKF\[5\]/Y  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/C  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/Y  Uart_ctl_0/ParaLen_RNI4CJU1\[2\]/C  Uart_ctl_0/ParaLen_RNI4CJU1\[2\]/Y  Uart_ctl_0/PrState_RNO_0\[0\]/B  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/ByteDout_RNO_6\[6\]/A  FrameMk_0/ByteDout_RNO_6\[6\]/Y  FrameMk_0/ByteDout_RNO_4\[6\]/B  FrameMk_0/ByteDout_RNO_4\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/B  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[4\]/A  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/ini_state\[1\]/CLK  Sdram_ini_0/ini_state\[1\]/Q  Sdram_cmd_0/we_n_4_0_0_o3/B  Sdram_cmd_0/we_n_4_0_0_o3/Y  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/A  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/B  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI9J43\[1\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIVSM4\[2\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIM696\[3\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIEGR7\[4\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[5\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNO\[5\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[0\]/CLK  COREUART_0/CUARTliOL/CUARTol\[0\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/B  COREUART_0/CUARTliOL/CUARTol_RNIF7P9\[1\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/A  COREUART_0/CUARTliOL/CUARTol_RNI8RLE\[2\]/Y  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/A  COREUART_0/CUARTliOL/CUARTol_RNI2FIJ\[3\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[4\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/DelayCnt\[0\]/CLK  FrameMk_0/REGEN/DelayCnt\[0\]/Q  FrameMk_0/REGEN/DelayCnt_RNIVLDE\[1\]/B  FrameMk_0/REGEN/DelayCnt_RNIVLDE\[1\]/Y  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[3\]/B  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[3\]/Y  FrameMk_0/REGEN/DelayCnt_RNI57241\[4\]/A  FrameMk_0/REGEN/DelayCnt_RNI57241\[4\]/Y  FrameMk_0/REGEN/DelayCnt_RNO\[5\]/B  FrameMk_0/REGEN/DelayCnt_RNO\[5\]/Y  FrameMk_0/REGEN/DelayCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[9\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[9\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_0/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[0\]/A  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[0\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[2\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/B  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/ByteDout_RNO_8\[5\]/A  FrameMk_0/ByteDout_RNO_8\[5\]/Y  FrameMk_0/ByteDout_RNO_3\[5\]/B  FrameMk_0/ByteDout_RNO_3\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/A  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  FrameMk_0/ClkEn_1_RNI418K/B  FrameMk_0/ClkEn_1_RNI418K/Y  FrameMk_0/StepCnt_RNIF8SQ\[3\]/A  FrameMk_0/StepCnt_RNIF8SQ\[3\]/Y  FrameMk_0/StepCnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/FrameCnt\[1\]/CLK  FrameMk_0/FrameCnt\[1\]/Q  FrameMk_0/FrameCnt_RNINQC6\[2\]/B  FrameMk_0/FrameCnt_RNINQC6\[2\]/Y  FrameMk_0/FrameCnt_RNIMCLA\[4\]/B  FrameMk_0/FrameCnt_RNIMCLA\[4\]/Y  FrameMk_0/FrameCnt_RNIPUTE\[6\]/B  FrameMk_0/FrameCnt_RNIPUTE\[6\]/Y  FrameMk_0/FrameCnt_RNO\[7\]/A  FrameMk_0/FrameCnt_RNO\[7\]/Y  FrameMk_0/FrameCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIRCL9\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIA9GE\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIQ9BJ\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIBE6O\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[5\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[5\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNIFB9A\[5\]/A  Uart_ctl_0/PrState_RNIFB9A\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[2\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[2\]/C  Uart_ctl_0/OvertimeCnt_RNO\[2\]/Y  Uart_ctl_0/OvertimeCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNIFB9A\[5\]/A  Uart_ctl_0/PrState_RNIFB9A\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[4\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[4\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[4\]/C  Uart_ctl_0/OvertimeCnt_RNO\[4\]/Y  Uart_ctl_0/OvertimeCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNIFB9A\[5\]/A  Uart_ctl_0/PrState_RNIFB9A\[5\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO_0\[6\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[6\]/C  Uart_ctl_0/OvertimeCnt_RNO\[6\]/Y  Uart_ctl_0/OvertimeCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_6/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_6/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIB44F\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNII6MM\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIQ88U\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI3BQ51\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[5\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNO\[5\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[0\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIJP32\[1\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIEM53\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNIAJ74\[3\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI7G95\[4\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[5\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNO\[5\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIVEIA\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIGSRF\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNI2E5L\[3\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/A  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNIL3FQ\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[5\]/B  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt_RNO\[5\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNI7STE\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIC0DM\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNII8ST\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNIPKB51\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[5\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/CycCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[1\]/CLK  Uart_ctl_0/ParaCnt\[1\]/Q  Uart_ctl_0/ParaLen_RNISQKF\[1\]/B  Uart_ctl_0/ParaLen_RNISQKF\[1\]/Y  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/C  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/A  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/PrState_RNO_0\[0\]/A  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[12\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIHF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIBDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[4\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[3\]/CLK  Uart_ctl_0/CmdWord\[3\]/Q  Uart_ctl_0/CmdWord_RNIJBM2\[2\]/B  Uart_ctl_0/CmdWord_RNIJBM2\[2\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/B  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_3_i_0_o2_RNO/C  Uart_ctl_0/Err_3_i_0_o2_RNO/Y  Uart_ctl_0/Err_3_i_0_o2/B  Uart_ctl_0/Err_3_i_0_o2/Y  Uart_ctl_0/Err_3_i_0_a5/A  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[4\]/CLK  ParaUpdata_0/ExposureT\[4\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1\[14\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[7\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[5\]/CLK  Sdram_ctl_v2_0/temp\[5\]/Q  Sdram_ctl_v2_0/temp_c6/A  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_c8/C  Sdram_ctl_v2_0/temp_c8/Y  Sdram_ctl_v2_0/temp_c9/B  Sdram_ctl_v2_0/temp_c9/Y  Sdram_ctl_v2_0/temp_n10_0/A  Sdram_ctl_v2_0/temp_n10_0/Y  Sdram_ctl_v2_0/temp_10/A  Sdram_ctl_v2_0/temp_10/Y  Sdram_ctl_v2_0/temp\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[3\]/CLK  Uart_ctl_0/Wen_cnt\[3\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[1\]/A  Uart_ctl_0/Wen_cnt_RNIEGR\[1\]/Y  Uart_ctl_0/Pr_State_RNIDN93\[2\]/B  Uart_ctl_0/Pr_State_RNIDN93\[2\]/Y  Uart_ctl_0/WEn_RNO_0/C  Uart_ctl_0/WEn_RNO_0/Y  Uart_ctl_0/WEn_RNO/A  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNITTA7\[0\]/A  Uart_ctl_0/PrState_RNITTA7\[0\]/Y  Uart_ctl_0/Rdy2_RNO_1/B  Uart_ctl_0/Rdy2_RNO_1/Y  Uart_ctl_0/Rdy2_RNO/C  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNITTA7\[0\]/A  Uart_ctl_0/PrState_RNITTA7\[0\]/Y  Uart_ctl_0/Rdy1_RNO_1/B  Uart_ctl_0/Rdy1_RNO_1/Y  Uart_ctl_0/Rdy1_RNO/C  Uart_ctl_0/Rdy1_RNO/Y  Uart_ctl_0/Rdy1/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[1\]/CLK  ParaUpdata_0/BaudCnt\[1\]/Q  ParaUpdata_0/un4_baudcnt_1_I_16/B  ParaUpdata_0/un4_baudcnt_1_I_16/Y  ParaUpdata_0/un4_baudcnt_1_I_23/A  ParaUpdata_0/un4_baudcnt_1_I_23/Y  ParaUpdata_0/un4_baudcnt_1_I_24/A  ParaUpdata_0/un4_baudcnt_1_I_24/Y  ParaUpdata_0/BaudCnt_RNO\[5\]/A  ParaUpdata_0/BaudCnt_RNO\[5\]/Y  ParaUpdata_0/BaudCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_23/A  Uart_ctl_0/un4_baudcnt_1_I_23/Y  Uart_ctl_0/un4_baudcnt_1_I_24/A  Uart_ctl_0/un4_baudcnt_1_I_24/Y  Uart_ctl_0/BaudCnt_RNO\[5\]/A  Uart_ctl_0/BaudCnt_RNO\[5\]/Y  Uart_ctl_0/BaudCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/dqm_4_iv_i_0_a5_0_0\[0\]/C  Sdram_cmd_0/dqm_4_iv_i_0_a5_0_0\[0\]/Y  Sdram_cmd_0/dqm_1_RNO\[0\]/C  Sdram_cmd_0/dqm_1_RNO\[0\]/Y  Sdram_cmd_0/dqm_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt\[1\]/CLK  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt\[1\]/Q  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt_RNIGND3\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt_RNIGND3\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNID3G9\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNID3G9\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt\[1\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt\[1\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt_RNIKGGK\[2\]/C  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt_RNIKGGK\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNILTDS\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNILTDS\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst/Q  Fifo_wr_0/XOR2_RBINNXTSHIFT_0_inst/A  Fifo_wr_0/XOR2_RBINNXTSHIFT_0_inst/Y  Fifo_wr_0/XNOR2_3/A  Fifo_wr_0/XNOR2_3/Y  Fifo_wr_0/AND3_1/A  Fifo_wr_0/AND3_1/Y  Fifo_wr_0/AND2_25/A  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[3\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[3\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIN76B\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIMFDM\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNIST7V1\[11\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_0\[1\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_0\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[1\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[41\]/CLK  Main_ctl4SD_0/LVDS_data\[41\]/Q  FrameMk_0/data_reg_RNO_17\[1\]/C  FrameMk_0/data_reg_RNO_17\[1\]/Y  FrameMk_0/data_reg_RNO_14\[1\]/C  FrameMk_0/data_reg_RNO_14\[1\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/C  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I10_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I14_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[4\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[4\]/Y  Sdram_cmd_0/SD_rdAddr_row\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/CRC_ResultAva/CLK  FrameMk_0/CRC_ResultAva/Q  FrameMk_0/Din_Delay4_RNI1878\[4\]/S  FrameMk_0/Din_Delay4_RNI1878\[4\]/Y  FrameMk_0/Com_8b10b/S_RNO_0/B  FrameMk_0/Com_8b10b/S_RNO_0/Y  FrameMk_0/Com_8b10b/S_RNO/B  FrameMk_0/Com_8b10b/S_RNO/Y  FrameMk_0/Com_8b10b/S/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/Prstate_RNIV868_0\[3\]/A  FrameMk_0/Prstate_RNIV868_0\[3\]/Y  FrameMk_0/Prstate_RNO_0\[7\]/C  FrameMk_0/Prstate_RNO_0\[7\]/Y  FrameMk_0/Prstate_RNO\[7\]/A  FrameMk_0/Prstate_RNO\[7\]/Y  FrameMk_0/Prstate\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[3\]/CLK  FrameMk_0/Prstate\[3\]/Q  FrameMk_0/Prstate_RNIV868\[3\]/A  FrameMk_0/Prstate_RNIV868\[3\]/Y  FrameMk_0/ByteDout_RNO_5\[7\]/C  FrameMk_0/ByteDout_RNO_5\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/B  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[3\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[3\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/DelayCnt_RNIEL39\[0\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/DelayCnt_RNIEL39\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[9\]/CLK  FrameMk_0/PKGCnt\[9\]/Q  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/A  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[2\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[2\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI0QJ71\[4\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI0QJ71\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO_0\[6\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO_0\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[6\]/C  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/C  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/PrState\[3\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[3\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_6\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_6\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_3\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[2\]/CLK  Uart_ctl_0/Pr_State\[2\]/Q  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/B  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/Y  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/B  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/Y  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/B  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/C  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARTllo0/CLK  COREUART_0/CUARTIIOL/CUARTllo0/Q  Uart_ctl_0/Pr_State_RNISTN9\[5\]/B  Uart_ctl_0/Pr_State_RNISTN9\[5\]/Y  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/C  Uart_ctl_0/Pr_State_RNIVPUJ\[1\]/Y  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/B  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/C  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/NumCnt\[0\]/CLK  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[0\]/Q  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI7CJ3\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI7CJ3\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO_0\[4\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[4\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[10\]/Q  Sdram_cmd_0/SD_rdAddr_row_RNI629J\[10\]/B  Sdram_cmd_0/SD_rdAddr_row_RNI629J\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/A  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/A  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNI98HE\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/C  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[39\]/CLK  Main_ctl4SD_0/LVDS_data\[39\]/Q  FrameMk_0/data_reg_RNO_20\[6\]/B  FrameMk_0/data_reg_RNO_20\[6\]/Y  FrameMk_0/data_reg_RNO_17\[6\]/C  FrameMk_0/data_reg_RNO_17\[6\]/Y  FrameMk_0/data_reg_RNO_10\[6\]/B  FrameMk_0/data_reg_RNO_10\[6\]/Y  FrameMk_0/data_reg_RNO_2\[6\]/B  FrameMk_0/data_reg_RNO_2\[6\]/Y  FrameMk_0/data_reg_RNO\[6\]/C  FrameMk_0/data_reg_RNO\[6\]/Y  FrameMk_0/data_reg\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/ini_state\[1\]/CLK  Sdram_ini_0/ini_state\[1\]/Q  Sdram_cmd_0/we_n_4_0_0_o3/B  Sdram_cmd_0/we_n_4_0_0_o3/Y  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/A  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[11\]/A  Sdram_cmd_0/addr_RNO_0\[11\]/Y  Sdram_cmd_0/addr_RNO\[11\]/A  Sdram_cmd_0/addr_RNO\[11\]/Y  Sdram_cmd_0/addr\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/ini_state\[1\]/CLK  Sdram_ini_0/ini_state\[1\]/Q  Sdram_cmd_0/we_n_4_0_0_o3/B  Sdram_cmd_0/we_n_4_0_0_o3/Y  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/A  Sdram_cmd_0/addr_14_i_0_a2_1\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[12\]/A  Sdram_cmd_0/addr_RNO_0\[12\]/Y  Sdram_cmd_0/addr_RNO\[12\]/A  Sdram_cmd_0/addr_RNO\[12\]/Y  Sdram_cmd_0/addr\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/Answer_ok_RNI0ND82/B  Uart_ctl_0/Answer_ok_RNI0ND82/Y  Uart_ctl_0/PrState_RNI520H2\[4\]/C  Uart_ctl_0/PrState_RNI520H2\[4\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/A  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[16\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[16\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[4\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[10\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/C  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/PrState\[3\]/CLK  Main_ctl4SD_0/fifo_wrGen/PrState\[3\]/Q  Main_ctl4SD_0/fifo_wrGen/DelayCnt_RNIGEN4\[0\]/A  Main_ctl4SD_0/fifo_wrGen/DelayCnt_RNIGEN4\[0\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_1\[2\]/B  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_wrGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt\[1\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt\[1\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI3S56\[1\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI3S56\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI6Q89\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI6Q89\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNIFMEF\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNIFMEF\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState_RNO_2\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState_RNO_2\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState_RNO\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[7\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[7\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNI4IGS1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIHK242\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNIVMKB2\[9\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt_RNILA5G2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNO\[6\]/A  FrameMk_0/PKGCnt_RNO\[6\]/Y  FrameMk_0/PKGCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[5\]/CLK  Uart_ctl_0/CmdWord\[5\]/Q  Uart_ctl_0/CmdWord_RNINBM2\[4\]/B  Uart_ctl_0/CmdWord_RNINBM2\[4\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/A  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_3_i_0_o2_RNO/C  Uart_ctl_0/Err_3_i_0_o2_RNO/Y  Uart_ctl_0/Err_3_i_0_o2/B  Uart_ctl_0/Err_3_i_0_o2/Y  Uart_ctl_0/Err_3_i_0_a5/A  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[3\]/CLK  Uart_ctl_0/ParaCnt\[3\]/Q  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/B  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[5\]/CLK  FrameMk_0/PKGCnt\[5\]/Q  FrameMk_0/ByteDout_RNO_11\[2\]/C  FrameMk_0/ByteDout_RNO_11\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/C  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[10\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[10\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[10\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB\[3\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/A  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[7\]/CLK  Uart_ctl_0/CmdWord\[7\]/Q  Uart_ctl_0/CmdWord_RNINQB6\[6\]/B  Uart_ctl_0/CmdWord_RNINQB6\[6\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/C  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_3_i_0_o2_RNO/C  Uart_ctl_0/Err_3_i_0_o2_RNO/Y  Uart_ctl_0/Err_3_i_0_o2/B  Uart_ctl_0/Err_3_i_0_o2/Y  Uart_ctl_0/Err_3_i_0_a5/A  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[9\]/CLK  Sdram_ctl_v2_0/temp\[9\]/Q  Sdram_ctl_v2_0/temp_RNIREAA\[8\]/B  Sdram_ctl_v2_0/temp_RNIREAA\[8\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/B  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[7\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[7\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[11\]/CLK  Sdram_ctl_v2_0/temp\[11\]/Q  Sdram_ctl_v2_0/temp_RNITBH2\[10\]/B  Sdram_ctl_v2_0/temp_RNITBH2\[10\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/C  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  FrameMk_0/CRC_ResultAva_RNIFHTG/B  FrameMk_0/CRC_ResultAva_RNIFHTG/Y  FrameMk_0/CRC_Reg_RNO\[0\]/C  FrameMk_0/CRC_Reg_RNO\[0\]/Y  FrameMk_0/CRC_Reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[3\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[3\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIBEN4\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIBEN4\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[6\]/CLK  ParaUpdata_0/BaudCnt\[6\]/Q  ParaUpdata_0/BaudCnt_RNI57E2\[5\]/B  ParaUpdata_0/BaudCnt_RNI57E2\[5\]/Y  ParaUpdata_0/BaudCnt_RNI9ES4\[8\]/B  ParaUpdata_0/BaudCnt_RNI9ES4\[8\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/B  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[0\]/A  ParaUpdata_0/BaudCnt_RNO\[0\]/Y  ParaUpdata_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[6\]/CLK  Uart_ctl_0/BaudCnt\[6\]/Q  Uart_ctl_0/BaudCnt_RNIV93\[5\]/B  Uart_ctl_0/BaudCnt_RNIV93\[5\]/Y  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/B  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/B  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[6\]/CLK  ParaUpdata_0/BaudCnt\[6\]/Q  ParaUpdata_0/un4_baudcnt_1_I_41/A  ParaUpdata_0/un4_baudcnt_1_I_41/Y  ParaUpdata_0/un4_baudcnt_1_I_48/C  ParaUpdata_0/un4_baudcnt_1_I_48/Y  ParaUpdata_0/un4_baudcnt_1_I_51/B  ParaUpdata_0/un4_baudcnt_1_I_51/Y  ParaUpdata_0/un4_baudcnt_1_I_52/A  ParaUpdata_0/un4_baudcnt_1_I_52/Y  ParaUpdata_0/BaudCnt_RNO\[9\]/A  ParaUpdata_0/BaudCnt_RNO\[9\]/Y  ParaUpdata_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[6\]/CLK  Uart_ctl_0/BaudCnt\[6\]/Q  Uart_ctl_0/un4_baudcnt_1_I_41/A  Uart_ctl_0/un4_baudcnt_1_I_41/Y  Uart_ctl_0/un4_baudcnt_1_I_48/C  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a5\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[3\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[3\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/A  Sdram_cmd_0/SD_WrAddr_col_RNI0NAB\[5\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI2S3F\[6\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[8\]/A  Sdram_cmd_0/SD_WrAddr_col_RNO\[8\]/Y  Sdram_cmd_0/SD_WrAddr_col\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[2\]/CLK  Uart_ctl_0/CmdWord\[2\]/Q  Uart_ctl_0/CmdWord_RNIJBM2\[2\]/A  Uart_ctl_0/CmdWord_RNIJBM2\[2\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/B  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_3_i_0_o2_RNO/C  Uart_ctl_0/Err_3_i_0_o2_RNO/Y  Uart_ctl_0/Err_3_i_0_o2/B  Uart_ctl_0/Err_3_i_0_o2/Y  Uart_ctl_0/Err_3_i_0_a5/A  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/DelayCnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/DelayCnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI12LC\[1\]/B  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI12LC\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI3JVI\[2\]/A  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI3JVI\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNO_0\[4\]/A  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNO_0\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNO\[4\]/B  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNO\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[15\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIVUM8\[7\]/A  FrameMk_0/Prstate_RNIVUM8\[7\]/Y  FrameMk_0/Prstate_RNO\[6\]/C  FrameMk_0/Prstate_RNO\[6\]/Y  FrameMk_0/Prstate\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[10\]/CLK  Sdram_ini_0/counter_200\[10\]/Q  Sdram_ini_0/counter_200_RNI0VBG\[11\]/B  Sdram_ini_0/counter_200_RNI0VBG\[11\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/A  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[10\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/un1_rfifo_ween2_3_0_0_o3_0/B  Sdram_cmd_0/un1_rfifo_ween2_3_0_0_o3_0/Y  Sdram_cmd_0/cas_n_RNO_5/A  Sdram_cmd_0/cas_n_RNO_5/Y  Sdram_cmd_0/cas_n_RNO_0/C  Sdram_cmd_0/cas_n_RNO_0/Y  Sdram_cmd_0/cas_n_RNO/A  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToo0i\[1\]/CLK  COREUART_0/CUARTo0ol/CUARToo0i\[1\]/Q  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/C  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/C  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[3\]/CLK  FrameMk_0/PKGCnt\[3\]/Q  FrameMk_0/ByteDout_RNO_10\[0\]/C  FrameMk_0/ByteDout_RNO_10\[0\]/Y  FrameMk_0/ByteDout_RNO_6\[0\]/C  FrameMk_0/ByteDout_RNO_6\[0\]/Y  FrameMk_0/ByteDout_RNO_4\[0\]/A  FrameMk_0/ByteDout_RNO_4\[0\]/Y  FrameMk_0/ByteDout_RNO_1\[0\]/B  FrameMk_0/ByteDout_RNO_1\[0\]/Y  FrameMk_0/ByteDout_RNO\[0\]/B  FrameMk_0/ByteDout_RNO\[0\]/Y  FrameMk_0/ByteDout\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[7\]/CLK  FrameMk_0/REGEN/CycCnt\[7\]/Q  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/B  FrameMk_0/REGEN/CycCnt_RNIKGC\[7\]/Y  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/A  FrameMk_0/REGEN/CycCnt_RNIR2E\[8\]/Y  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/B  FrameMk_0/REGEN/CycCnt_RNI3LF\[9\]/Y  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/A  FrameMk_0/REGEN/CycCnt_RNO_0\[11\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[11\]/B  FrameMk_0/REGEN/CycCnt_RNO\[11\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_0_inst/Q  Fifo_rd_0/XOR2_RBINNXTSHIFT_0_inst/A  Fifo_rd_0/XOR2_RBINNXTSHIFT_0_inst/Y  Fifo_rd_0/XNOR2_3/A  Fifo_rd_0/XNOR2_3/Y  Fifo_rd_0/AND3_1/A  Fifo_rd_0/AND3_1/Y  Fifo_rd_0/AND2_25/A  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[14\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cas_n_RNO_3/B  Sdram_cmd_0/cas_n_RNO_3/Y  Sdram_cmd_0/cas_n_RNO_0/A  Sdram_cmd_0/cas_n_RNO_0/Y  Sdram_cmd_0/cas_n_RNO/A  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIPNQG\[0\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIPNQG\[0\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[0\]/CLK  FrameMk_0/PKGCnt\[0\]/Q  FrameMk_0/PKGCnt_RNIM0KF\[2\]/C  FrameMk_0/PKGCnt_RNIM0KF\[2\]/Y  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/C  FrameMk_0/PKGCnt_RNIVB1Q\[4\]/Y  FrameMk_0/PKGCnt_RNO\[5\]/B  FrameMk_0/PKGCnt_RNO\[5\]/Y  FrameMk_0/PKGCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[5\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[5\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/reset_RNO/B  CMOS_DrvX_0/Module_PixelArrayTiming/reset_RNO/Y  CMOS_DrvX_0/Module_PixelArrayTiming/reset/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[6\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[6\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIA93B\[6\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIKHMC\[7\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIVT9E\[8\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[5\]/CLK  Uart_ctl_0/ParaCnt\[5\]/Q  Uart_ctl_0/ParaLen_RNI4RKF\[5\]/B  Uart_ctl_0/ParaLen_RNI4RKF\[5\]/Y  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/C  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/Y  Uart_ctl_0/ParaLen_RNI4CJU1\[2\]/C  Uart_ctl_0/ParaLen_RNI4CJU1\[2\]/Y  Uart_ctl_0/PrState_RNO_0\[1\]/A  Uart_ctl_0/PrState_RNO_0\[1\]/Y  Uart_ctl_0/PrState_RNO\[1\]/B  Uart_ctl_0/PrState_RNO\[1\]/Y  Uart_ctl_0/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt\[2\]/CLK  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt\[2\]/Q  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt_RNIGND3\[2\]/B  Main_ctl4SD_0/data2lvdsENGen/Phase2Cnt_RNIGND3\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNID3G9\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNID3G9\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[0\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt\[2\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt\[2\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt_RNIKGGK\[2\]/B  Main_ctl4SD_0/lvds_fifoRdGen/Phase2Cnt_RNIKGGK\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNILTDS\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNILTDS\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[0\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[1\]/CLK  FrameMk_0/PKGCnt\[1\]/Q  FrameMk_0/ByteDout_RNO_8\[6\]/A  FrameMk_0/ByteDout_RNO_8\[6\]/Y  FrameMk_0/ByteDout_RNO_7\[6\]/B  FrameMk_0/ByteDout_RNO_7\[6\]/Y  FrameMk_0/ByteDout_RNO_4\[6\]/C  FrameMk_0/ByteDout_RNO_4\[6\]/Y  FrameMk_0/ByteDout_RNO_1\[6\]/B  FrameMk_0/ByteDout_RNO_1\[6\]/Y  FrameMk_0/ByteDout_RNO\[6\]/B  FrameMk_0/ByteDout_RNO\[6\]/Y  FrameMk_0/ByteDout\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I73_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I94_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[15\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/DelayCnt\[2\]/CLK  FrameMk_0/REGEN/DelayCnt\[2\]/Q  FrameMk_0/REGEN/DelayCnt_RNI3MDE\[3\]/B  FrameMk_0/REGEN/DelayCnt_RNI3MDE\[3\]/Y  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[3\]/A  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[3\]/Y  FrameMk_0/REGEN/DelayCnt_RNI57241\[4\]/A  FrameMk_0/REGEN/DelayCnt_RNI57241\[4\]/Y  FrameMk_0/REGEN/DelayCnt_RNO_0\[6\]/B  FrameMk_0/REGEN/DelayCnt_RNO_0\[6\]/Y  FrameMk_0/REGEN/DelayCnt_RNO\[6\]/B  FrameMk_0/REGEN/DelayCnt_RNO\[6\]/Y  FrameMk_0/REGEN/DelayCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[2\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/C  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI6143\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIFN65\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[5\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNO\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/PrState\[1\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[1\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIE5551\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/C  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/DelayCnt\[0\]/CLK  FrameMk_0/REGEN/DelayCnt\[0\]/Q  FrameMk_0/REGEN/DelayCnt_RNIVLDE_0\[1\]/B  FrameMk_0/REGEN/DelayCnt_RNIVLDE_0\[1\]/Y  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[1\]/A  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[1\]/Y  FrameMk_0/REGEN/PrState_RNO_8\[2\]/B  FrameMk_0/REGEN/PrState_RNO_8\[2\]/Y  FrameMk_0/REGEN/PrState_RNO_2\[2\]/B  FrameMk_0/REGEN/PrState_RNO_2\[2\]/Y  FrameMk_0/REGEN/PrState_RNO\[2\]/C  FrameMk_0/REGEN/PrState_RNO\[2\]/Y  FrameMk_0/REGEN/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[10\]/CLK  Sdram_ctl_v2_0/temp\[10\]/Q  Sdram_ctl_v2_0/temp_RNITBH2\[10\]/A  Sdram_ctl_v2_0/temp_RNITBH2\[10\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/C  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[6\]/CLK  Sdram_ctl_v2_0/temp\[6\]/Q  Sdram_ctl_v2_0/temp_c6/B  Sdram_ctl_v2_0/temp_c6/Y  Sdram_ctl_v2_0/temp_c8/C  Sdram_ctl_v2_0/temp_c8/Y  Sdram_ctl_v2_0/temp_c9/B  Sdram_ctl_v2_0/temp_c9/Y  Sdram_ctl_v2_0/temp_n10_0/A  Sdram_ctl_v2_0/temp_n10_0/Y  Sdram_ctl_v2_0/temp_10/A  Sdram_ctl_v2_0/temp_10/Y  Sdram_ctl_v2_0/temp\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[4\]/CLK  Uart_ctl_0/CmdWord\[4\]/Q  Uart_ctl_0/CmdWord_RNINBM2\[4\]/A  Uart_ctl_0/CmdWord_RNINBM2\[4\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/A  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/Err_3_i_0_o2_RNO/C  Uart_ctl_0/Err_3_i_0_o2_RNO/Y  Uart_ctl_0/Err_3_i_0_o2/B  Uart_ctl_0/Err_3_i_0_o2/Y  Uart_ctl_0/Err_3_i_0_a5/A  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[0\]/CLK  Uart_ctl_0/ParaCnt\[0\]/Q  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/B  Uart_ctl_0/ParaCnt_RNI9DPF\[1\]/Y  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/B  Uart_ctl_0/ParaCnt_RNIV3MN\[2\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[4\]/B  Uart_ctl_0/ParaCnt_RNO_0\[4\]/Y  Uart_ctl_0/ParaCnt_RNO\[4\]/A  Uart_ctl_0/ParaCnt_RNO\[4\]/Y  Uart_ctl_0/ParaCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[5\]/CLK  ParaUpdata_0/ExposureT\[5\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[50\]/CLK  Main_ctl4SD_0/Data2ACC\[50\]/Q  My_adder0_2/MAJ3_Carry_14_inst/C  My_adder0_2/MAJ3_Carry_14_inst/Y  My_adder0_2/MAJ3_Carry_15_inst/A  My_adder0_2/MAJ3_Carry_15_inst/Y  My_adder0_2/MAJ3_Carry_16_inst/A  My_adder0_2/MAJ3_Carry_16_inst/Y  My_adder0_2/XOR3_Sum_17_inst/C  My_adder0_2/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[68\]/CLK  Main_ctl4SD_0/Data2ACC\[68\]/Q  My_adder0_3/MAJ3_Carry_14_inst/C  My_adder0_3/MAJ3_Carry_14_inst/Y  My_adder0_3/MAJ3_Carry_15_inst/A  My_adder0_3/MAJ3_Carry_15_inst/Y  My_adder0_3/MAJ3_Carry_16_inst/A  My_adder0_3/MAJ3_Carry_16_inst/Y  My_adder0_3/XOR3_Sum_17_inst/C  My_adder0_3/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/OvertimeCnt_RNO_3\[8\]/B  Uart_ctl_0/OvertimeCnt_RNO_3\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_2\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO_1\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO_1\[8\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[8\]/C  Uart_ctl_0/OvertimeCnt_RNO\[8\]/Y  Uart_ctl_0/OvertimeCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/pr_state\[4\]/CLK  SDRAM_Ref_0/pr_state\[4\]/Q  SDRAM_Ref_0/pr_state_RNIVBO\[3\]/A  SDRAM_Ref_0/pr_state_RNIVBO\[3\]/Y  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/A  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/A  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/pr_state\[4\]/CLK  SDRAM_Ref_0/pr_state\[4\]/Q  SDRAM_Ref_0/pr_state_RNIVBO\[3\]/A  SDRAM_Ref_0/pr_state_RNIVBO\[3\]/Y  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/A  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt_RNO\[0\]/A  SDRAM_Ref_0/SD_refEN_cnt_RNO\[0\]/Y  SDRAM_Ref_0/SD_refEN_cnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[9\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[9\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I6_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[5\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[5\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[2\]/CLK  SDRAM_wr_0/wr_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_a5_2_0/A  Sdram_cmd_0/cas_n_4_6_i_i_a5_2_0/Y  Sdram_cmd_0/cas_n_RNO_3/A  Sdram_cmd_0/cas_n_RNO_3/Y  Sdram_cmd_0/cas_n_RNO_0/A  Sdram_cmd_0/cas_n_RNO_0/Y  Sdram_cmd_0/cas_n_RNO/A  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/DataCtl/CLK  ParaUpdata_0/DataCtl/Q  ParaUpdata_0/DataCtl_RNIN8LB/B  ParaUpdata_0/DataCtl_RNIN8LB/Y  ParaUpdata_0/AddrB_RNO_0\[1\]/C  ParaUpdata_0/AddrB_RNO_0\[1\]/Y  ParaUpdata_0/AddrB_RNO\[1\]/C  ParaUpdata_0/AddrB_RNO\[1\]/Y  ParaUpdata_0/AddrB\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[14\]/CLK  Main_ctl4SD_0/Data2ACC\[14\]/Q  My_adder0_0/MAJ3_Carry_14_inst/C  My_adder0_0/MAJ3_Carry_14_inst/Y  My_adder0_0/MAJ3_Carry_15_inst/A  My_adder0_0/MAJ3_Carry_15_inst/Y  My_adder0_0/MAJ3_Carry_16_inst/A  My_adder0_0/MAJ3_Carry_16_inst/Y  My_adder0_0/XOR3_Sum_17_inst/C  My_adder0_0/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[32\]/CLK  Main_ctl4SD_0/Data2ACC\[32\]/Q  My_adder0_1/MAJ3_Carry_14_inst/C  My_adder0_1/MAJ3_Carry_14_inst/Y  My_adder0_1/MAJ3_Carry_15_inst/A  My_adder0_1/MAJ3_Carry_15_inst/Y  My_adder0_1/MAJ3_Carry_16_inst/A  My_adder0_1/MAJ3_Carry_16_inst/Y  My_adder0_1/XOR3_Sum_17_inst/C  My_adder0_1/XOR3_Sum_17_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[8\]/CLK  Sdram_ctl_v2_0/temp\[8\]/Q  Sdram_ctl_v2_0/temp_RNIREAA\[8\]/A  Sdram_ctl_v2_0/temp_RNIREAA\[8\]/Y  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/B  Sdram_ctl_v2_0/temp_RNISK0M1\[10\]/Y  Sdram_ctl_v2_0/temp_20_0/B  Sdram_ctl_v2_0/temp_20_0/Y  Sdram_ctl_v2_0/temp\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[0\]/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIVO35\[1\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIVO35\[1\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIGLL7\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIGLL7\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNILEPC\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNILEPC\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNO\[4\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[36\]/CLK  Main_ctl4SD_0/Data2ACC\[36\]/Q  My_adder0_2/AND2_Carry_0_inst/B  My_adder0_2/AND2_Carry_0_inst/Y  My_adder0_2/MAJ3_Carry_1_inst/A  My_adder0_2/MAJ3_Carry_1_inst/Y  My_adder0_2/MAJ3_Carry_2_inst/A  My_adder0_2/MAJ3_Carry_2_inst/Y  My_adder0_2/XOR3_Sum_3_inst/C  My_adder0_2/XOR3_Sum_3_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[39\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[39\]/Y  Main_ctl4SD_0/Data2Fifo\[39\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[54\]/CLK  Main_ctl4SD_0/Data2ACC\[54\]/Q  My_adder0_3/AND2_Carry_0_inst/B  My_adder0_3/AND2_Carry_0_inst/Y  My_adder0_3/MAJ3_Carry_1_inst/A  My_adder0_3/MAJ3_Carry_1_inst/Y  My_adder0_3/MAJ3_Carry_2_inst/A  My_adder0_3/MAJ3_Carry_2_inst/Y  My_adder0_3/XOR3_Sum_3_inst/C  My_adder0_3/XOR3_Sum_3_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[57\]/A  Main_ctl4SD_0/Data2Fifo_RNO\[57\]/Y  Main_ctl4SD_0/Data2Fifo\[57\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/SD_refEN_cnt\[1\]/CLK  SDRAM_Ref_0/SD_refEN_cnt\[1\]/Q  SDRAM_Ref_0/SD_refEN_cnt_RNI8CH1\[3\]/B  SDRAM_Ref_0/SD_refEN_cnt_RNI8CH1\[3\]/Y  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/B  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/Y  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/B  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/A  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[8\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[8\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI5A662\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7H0E2\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNITDEJ2\[10\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC_0\[1\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIBT3Q\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIBT3Q\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[0\]/CLK  Main_ctl4SD_0/Data2ACC\[0\]/Q  My_adder0_0/AND2_Carry_0_inst/B  My_adder0_0/AND2_Carry_0_inst/Y  My_adder0_0/MAJ3_Carry_1_inst/A  My_adder0_0/MAJ3_Carry_1_inst/Y  My_adder0_0/MAJ3_Carry_2_inst/A  My_adder0_0/MAJ3_Carry_2_inst/Y  My_adder0_0/XOR3_Sum_3_inst/C  My_adder0_0/XOR3_Sum_3_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[3\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[3\]/Y  Main_ctl4SD_0/Data2Fifo\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2ACC\[18\]/CLK  Main_ctl4SD_0/Data2ACC\[18\]/Q  My_adder0_1/AND2_Carry_0_inst/B  My_adder0_1/AND2_Carry_0_inst/Y  My_adder0_1/MAJ3_Carry_1_inst/A  My_adder0_1/MAJ3_Carry_1_inst/Y  My_adder0_1/MAJ3_Carry_2_inst/A  My_adder0_1/MAJ3_Carry_2_inst/Y  My_adder0_1/XOR3_Sum_3_inst/C  My_adder0_1/XOR3_Sum_3_inst/Y  Main_ctl4SD_0/Data2Fifo_RNO\[21\]/B  Main_ctl4SD_0/Data2Fifo_RNO\[21\]/Y  Main_ctl4SD_0/Data2Fifo\[21\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[30\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[71\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[52\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[29\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[28\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[27\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[26\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[25\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[24\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[23\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[22\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[21\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[20\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[19\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[18\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[17\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[16\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[15\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[14\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[13\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[12\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A_0/Y  Main_ctl4SD_0/LVDS_data\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[70\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[69\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[68\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[67\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[66\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[65\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[64\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[63\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[62\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[61\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[60\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[59\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[58\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[57\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[56\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[55\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[54\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[53\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIDS7A/Y  Main_ctl4SD_0/LVDS_data\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[51\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[50\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[49\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[48\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[47\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[46\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[45\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[44\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[43\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[42\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[41\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[40\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[39\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[38\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[37\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[36\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[35\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[34\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[33\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[32\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[31\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/B  Main_ctl4SD_0/data2lvdsENGen/WFO_RNIBS7A/Y  Main_ctl4SD_0/LVDS_data\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[2\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[2\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIBEN4\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIBEN4\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[1\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[1\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIBEN4\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIBEN4\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[2\]/CLK  Main_ctl4SD_0/LVDS_data\[2\]/Q  FrameMk_0/ByteSel_0_RNIMANO\[2\]/B  FrameMk_0/ByteSel_0_RNIMANO\[2\]/Y  FrameMk_0/ByteSel_RNID0QH1\[2\]/C  FrameMk_0/ByteSel_RNID0QH1\[2\]/Y  FrameMk_0/data_reg_RNO_7\[1\]/A  FrameMk_0/data_reg_RNO_7\[1\]/Y  FrameMk_0/data_reg_RNO_2\[1\]/A  FrameMk_0/data_reg_RNO_2\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/C  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[2\]/CLK  FrameMk_0/rowcnt\[2\]/Q  FrameMk_0/ByteDout_RNO_12\[2\]/C  FrameMk_0/ByteDout_RNO_12\[2\]/Y  FrameMk_0/ByteDout_RNO_8\[2\]/C  FrameMk_0/ByteDout_RNO_8\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/C  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIF3P1\[1\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNI8RL2\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[4\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[4\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO_0\[4\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[4\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1_0\[9\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1_0\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/A  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[7\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[7\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNI10LC\[6\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNI10LC\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIUF9P\[4\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIUF9P\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[2\]/CLK  ParaUpdata_0/ExposureT\[2\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[13\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[9\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[9\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[15\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[15\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIH7AR\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIMSMD2\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/ras_n_5_7_0_0_o3/B  Sdram_cmd_0/ras_n_5_7_0_0_o3/Y  Sdram_cmd_0/ras_n_RNO_1/A  Sdram_cmd_0/ras_n_RNO_1/Y  Sdram_cmd_0/ras_n_RNO/B  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/we_n_RNO_3/B  Sdram_cmd_0/we_n_RNO_3/Y  Sdram_cmd_0/we_n_RNO_1/B  Sdram_cmd_0/we_n_RNO_1/Y  Sdram_cmd_0/we_n_RNO/B  Sdram_cmd_0/we_n_RNO/Y  Sdram_cmd_0/we_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/cas_n_RNO_2/A  Sdram_cmd_0/cas_n_RNO_2/Y  Sdram_cmd_0/cas_n_RNO/C  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[10\]/CLK  FrameMk_0/PKGCnt\[10\]/Q  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/B  FrameMk_0/PKGCnt_RNIPJCO1\[10\]/Y  FrameMk_0/PKGCnt_RNI0M012\[12\]/C  FrameMk_0/PKGCnt_RNI0M012\[12\]/Y  FrameMk_0/PKGCnt_RNO_0\[15\]/C  FrameMk_0/PKGCnt_RNO_0\[15\]/Y  FrameMk_0/PKGCnt_RNO\[15\]/A  FrameMk_0/PKGCnt_RNO\[15\]/Y  FrameMk_0/PKGCnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[2\]/CLK  FrameMk_0/ByteSel\[2\]/Q  FrameMk_0/ByteSel_RNIM1V3\[2\]/S  FrameMk_0/ByteSel_RNIM1V3\[2\]/Y  FrameMk_0/data_reg_RNO_3\[3\]/A  FrameMk_0/data_reg_RNO_3\[3\]/Y  FrameMk_0/data_reg_RNO_0\[3\]/A  FrameMk_0/data_reg_RNO_0\[3\]/Y  FrameMk_0/data_reg_RNO\[3\]/A  FrameMk_0/data_reg_RNO\[3\]/Y  FrameMk_0/data_reg\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[0\]/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIVO35\[1\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIVO35\[1\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIGLL7\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIGLL7\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNILEPC\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNILEPC\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNO\[5\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_11_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_8/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/B  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_wr_0/XNOR2_5/B  Fifo_wr_0/XNOR2_5/Y  Fifo_wr_0/AND3_1/C  Fifo_wr_0/AND3_1/Y  Fifo_wr_0/AND2_25/A  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_2_inst/Q  Fifo_rd_0/XNOR2_5/B  Fifo_rd_0/XNOR2_5/Y  Fifo_rd_0/AND3_1/C  Fifo_rd_0/AND3_1/Y  Fifo_rd_0/AND2_25/A  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[1\]/CLK  FrameMk_0/rowcnt\[1\]/Q  FrameMk_0/ByteDout_RNO_11\[1\]/A  FrameMk_0/ByteDout_RNO_11\[1\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/C  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[10\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNIQBON\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/C  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[8\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[8\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIRK0K\[11\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/A  Sdram_cmd_0/SD_wrAddr_row_RNIDRET\[4\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIT4462\[4\]/Y  Sdram_cmd_0/dly1_SDoneFrameOk/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/OvertimeCnt_RNO_1\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO_1\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/SD_refEN_cnt\[2\]/CLK  SDRAM_Ref_0/SD_refEN_cnt\[2\]/Q  SDRAM_Ref_0/SD_refEN_cnt_RNI6CH1\[2\]/A  SDRAM_Ref_0/SD_refEN_cnt_RNI6CH1\[2\]/Y  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/A  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/Y  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/B  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/A  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/addr_14_i_0_o2_1_1_tz_0\[10\]/B  Sdram_cmd_0/addr_14_i_0_o2_1_1_tz_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/B  Sdram_cmd_0/SD_rdAddr_row_RNI24531\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/A  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/dqm_4_iv_i_0_o3\[0\]/A  Sdram_cmd_0/dqm_4_iv_i_0_o3\[0\]/Y  Sdram_cmd_0/ras_n_RNO_2/B  Sdram_cmd_0/ras_n_RNO_2/Y  Sdram_cmd_0/ras_n_RNO_0/C  Sdram_cmd_0/ras_n_RNO_0/Y  Sdram_cmd_0/ras_n_RNO/A  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_o3/A  Sdram_cmd_0/cas_n_4_6_i_i_o3/Y  Sdram_cmd_0/cas_n_RNO_1/A  Sdram_cmd_0/cas_n_RNO_1/Y  Sdram_cmd_0/cas_n_RNO/B  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_1\[2\]/A  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_wrGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I76_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I76_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I88_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I88_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I75_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I75_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I90_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I90_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I72_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I96_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[17\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I77_Y/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I77_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I86_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I86_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[53\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[17\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[36\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[52\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[51\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[50\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[49\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[48\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[47\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[46\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[45\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[44\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[43\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[42\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[41\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[40\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[39\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[38\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[37\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_1/Y  Main_ctl4SD_0/latch4acc\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[16\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[15\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[14\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[13\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[12\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/intData2acc\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/latch4acc\[14\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/latch4acc\[13\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/latch4acc\[12\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/latch4acc\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/latch4acc\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58/Y  Main_ctl4SD_0/latch4acc\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[35\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[34\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[33\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[32\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[31\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[30\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[29\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[28\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[27\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[26\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[25\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[24\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[23\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[22\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[21\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[20\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[19\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[18\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[17\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[16\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[15\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/B  Main_ctl4SD_0/Data2accEnGen/WFO_RNI3R58_0/Y  Main_ctl4SD_0/latch4acc\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/CmdWord_RNINQB6\[6\]/A  Uart_ctl_0/CmdWord_RNINQB6\[6\]/Y  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/C  Uart_ctl_0/CmdWord_RNI1IOB\[2\]/Y  Uart_ctl_0/CheckSum_RNIDUN82\[0\]/C  Uart_ctl_0/CheckSum_RNIDUN82\[0\]/Y  Uart_ctl_0/Rdy2_RNO/B  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[9\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[9\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[9\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNI0VHP\[4\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNI0VHP\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO_0\[6\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO_0\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[6\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Counter_ref_0/CntMap/DFN1E1C1_NU_5/CLK  Counter_ref_0/CntMap/DFN1E1C1_NU_5/Q  Counter_ref_0/CntMap/DFN1C1_NU_6_RNINRGA/A  Counter_ref_0/CntMap/DFN1C1_NU_6_RNINRGA/Y  SDRAM_Ref_0/un1_refen/B  SDRAM_Ref_0/un1_refen/Y  SDRAM_Ref_0/pr_state_RNO_0\[4\]/B  SDRAM_Ref_0/pr_state_RNO_0\[4\]/Y  SDRAM_Ref_0/pr_state_RNO\[4\]/C  SDRAM_Ref_0/pr_state_RNO\[4\]/Y  SDRAM_Ref_0/pr_state\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[2\]/CLK  SDRAM_wr_0/wr_state\[2\]/Q  Sdram_cmd_0/dqm_4_iv_i_0_a5_0_0\[0\]/A  Sdram_cmd_0/dqm_4_iv_i_0_a5_0_0\[0\]/Y  Sdram_cmd_0/dqm_1_RNO\[0\]/C  Sdram_cmd_0/dqm_1_RNO\[0\]/Y  Sdram_cmd_0/dqm_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[2\]/CLK  ParaUpdata_0/ExposureT\[2\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[13\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO_0\[4\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[4\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[0\]/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIVO35\[1\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIVO35\[1\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIGLL7\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIGLL7\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNO_0\[4\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNO\[4\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/ByteDout_RNO_9\[4\]/S  FrameMk_0/ByteDout_RNO_9\[4\]/Y  FrameMk_0/ByteDout_RNO_5\[4\]/A  FrameMk_0/ByteDout_RNO_5\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/C  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_wr_0/XNOR2_2/B  Fifo_wr_0/XNOR2_2/Y  Fifo_wr_0/AND3_1/B  Fifo_wr_0/AND3_1/Y  Fifo_wr_0/AND2_25/A  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_1_inst/Q  Fifo_rd_0/XNOR2_2/B  Fifo_rd_0/XNOR2_2/Y  Fifo_rd_0/AND3_1/B  Fifo_rd_0/AND3_1/Y  Fifo_rd_0/AND2_25/A  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[0\]/CLK  Sdram_ini_0/counter_200\[0\]/Q  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/B  Sdram_ini_0/counter_200_RNI1JJ6\[1\]/Y  Sdram_ini_0/counter_200_RNIJIT9\[2\]/B  Sdram_ini_0/counter_200_RNIJIT9\[2\]/Y  Sdram_ini_0/counter_200_RNI6M7D\[3\]/B  Sdram_ini_0/counter_200_RNI6M7D\[3\]/Y  Sdram_ini_0/counter_200_RNIQTHG\[4\]/B  Sdram_ini_0/counter_200_RNIQTHG\[4\]/Y  Sdram_ini_0/counter_200_RNO\[5\]/A  Sdram_ini_0/counter_200_RNO\[5\]/Y  Sdram_ini_0/counter_200\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[1\]/Q  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/B  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[6\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[4\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cas_n_RNO_4/B  Sdram_cmd_0/cas_n_RNO_4/Y  Sdram_cmd_0/cas_n_RNO_0/B  Sdram_cmd_0/cas_n_RNO_0/Y  Sdram_cmd_0/cas_n_RNO/A  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77_1\[0\]/B  FrameMk_0/ByteSel_RNITH77_1\[0\]/Y  FrameMk_0/ByteSel_RNO\[1\]/A  FrameMk_0/ByteSel_RNO\[1\]/Y  FrameMk_0/ByteSel\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/ras_n_RNO_2/A  Sdram_cmd_0/ras_n_RNO_2/Y  Sdram_cmd_0/ras_n_RNO_0/C  Sdram_cmd_0/ras_n_RNO_0/Y  Sdram_cmd_0/ras_n_RNO/A  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2BI8\[1\]/B  Uart_ctl_0/PrState_RNI2BI8\[1\]/Y  Uart_ctl_0/PrState_RNICQUD\[5\]/B  Uart_ctl_0/PrState_RNICQUD\[5\]/Y  Uart_ctl_0/ParaCnt\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/dqm_4_iv_i_0_o3\[0\]/B  Sdram_cmd_0/dqm_4_iv_i_0_o3\[0\]/Y  Sdram_cmd_0/ras_n_RNO_2/B  Sdram_cmd_0/ras_n_RNO_2/Y  Sdram_cmd_0/ras_n_RNO_0/C  Sdram_cmd_0/ras_n_RNO_0/Y  Sdram_cmd_0/ras_n_RNO/A  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[7\]/CLK  ParaUpdata_0/BaudCnt\[7\]/Q  ParaUpdata_0/un4_baudcnt_1_I_41/B  ParaUpdata_0/un4_baudcnt_1_I_41/Y  ParaUpdata_0/un4_baudcnt_1_I_48/C  ParaUpdata_0/un4_baudcnt_1_I_48/Y  ParaUpdata_0/un4_baudcnt_1_I_51/B  ParaUpdata_0/un4_baudcnt_1_I_51/Y  ParaUpdata_0/un4_baudcnt_1_I_52/A  ParaUpdata_0/un4_baudcnt_1_I_52/Y  ParaUpdata_0/BaudCnt_RNO\[9\]/A  ParaUpdata_0/BaudCnt_RNO\[9\]/Y  ParaUpdata_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[7\]/CLK  Uart_ctl_0/BaudCnt\[7\]/Q  Uart_ctl_0/un4_baudcnt_1_I_41/B  Uart_ctl_0/un4_baudcnt_1_I_41/Y  Uart_ctl_0/un4_baudcnt_1_I_48/C  Uart_ctl_0/un4_baudcnt_1_I_48/Y  Uart_ctl_0/un4_baudcnt_1_I_51/B  Uart_ctl_0/un4_baudcnt_1_I_51/Y  Uart_ctl_0/un4_baudcnt_1_I_52/A  Uart_ctl_0/un4_baudcnt_1_I_52/Y  Uart_ctl_0/BaudCnt_RNO\[9\]/A  Uart_ctl_0/BaudCnt_RNO\[9\]/Y  Uart_ctl_0/BaudCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/B  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/Y  Uart_ctl_0/WEn_RNO_6/B  Uart_ctl_0/WEn_RNO_6/Y  Uart_ctl_0/WEn_RNO_2/C  Uart_ctl_0/WEn_RNO_2/Y  Uart_ctl_0/WEn_RNO/C  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIJ9IF\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIEKBN\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNIA35V\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNI7MU61\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[5\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/Phase1Cnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNIT1IC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNIT1IC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNIT2RI\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNIT2RI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNO_0\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNO\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/dqm_4_iv_i_0_a5_0_0\[0\]/B  Sdram_cmd_0/dqm_4_iv_i_0_a5_0_0\[0\]/Y  Sdram_cmd_0/dqm_1_RNO\[0\]/C  Sdram_cmd_0/dqm_1_RNO\[0\]/Y  Sdram_cmd_0/dqm_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[0\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNI9LJ9\[1\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIVLDE\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIMQ7J\[3\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIE32O\[4\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNO\[5\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNO\[5\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/CLK  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[0\]/Q  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNI7S43\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNICGN4\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNII8A6\[3\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/A  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNIP4T7\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNO\[5\]/B  Main_ctl4SD_0/data2lvdsENGen/CycCnt_RNO\[5\]/Y  Main_ctl4SD_0/data2lvdsENGen/CycCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[10\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[15\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[15\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[4\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[4\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIBEN4\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIBEN4\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[3\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/DelayCnt_RNIG0SD\[0\]/C  FrameMk_0/DelayCnt_RNIG0SD\[0\]/Y  FrameMk_0/DelayCnt_RNO\[1\]/A  FrameMk_0/DelayCnt_RNO\[1\]/Y  FrameMk_0/DelayCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[7\]/CLK  Uart_ctl_0/CheckSum\[7\]/Q  Uart_ctl_0/CheckSum_RNI9J8F\[6\]/B  Uart_ctl_0/CheckSum_RNI9J8F\[6\]/Y  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/A  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/Y  Uart_ctl_0/Rdy2_3_0_0_a2_0/B  Uart_ctl_0/Rdy2_3_0_0_a2_0/Y  Uart_ctl_0/Err_3_i_0_a5/B  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/DelayCnt_RNIG0SD\[0\]/C  FrameMk_0/DelayCnt_RNIG0SD\[0\]/Y  FrameMk_0/DelayCnt_RNO\[2\]/B  FrameMk_0/DelayCnt_RNO\[2\]/Y  FrameMk_0/DelayCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I74_Y/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I74_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I92_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I92_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[13\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[13\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[1\]/CLK  ParaUpdata_0/Accnum\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI20N4\[1\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI20N4\[1\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI2SD9\[0\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI2SD9\[0\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIU4BS\[0\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIU4BS\[0\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/PrState_RNO\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/PrState_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/PrState\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[3\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[3\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[3\]/CLK  ParaUpdata_0/Accnum\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI68N4\[3\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI68N4\[3\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIACE9\[2\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIACE9\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIU4BS\[0\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIU4BS\[0\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/PrState_RNO\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/PrState_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/PrState\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_0/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_0/Y  COREUART_0/CUARTIIOL/CUARTl0o0/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_RADDR_10_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_7/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_7/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_4/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/C  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[0\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[4\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[4\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I8_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I32_Y/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I35_un1_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I35_un1_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[7\]/B  Sdram_cmd_0/SD_wrAddr_row_RNO\[7\]/Y  Sdram_cmd_0/SD_wrAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[3\]/CLK  Uart_ctl_0/CheckSum\[3\]/Q  Uart_ctl_0/CheckSum_RNI1J7F\[2\]/B  Uart_ctl_0/CheckSum_RNI1J7F\[2\]/Y  Uart_ctl_0/CheckSum_RNIULEU\[0\]/A  Uart_ctl_0/CheckSum_RNIULEU\[0\]/Y  Uart_ctl_0/Rdy2_3_0_0_a2_0/A  Uart_ctl_0/Rdy2_3_0_0_a2_0/Y  Uart_ctl_0/Err_3_i_0_a5/B  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0\[1\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/A  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[4\]/CLK  Uart_ctl_0/ParaCnt\[4\]/Q  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/C  Uart_ctl_0/ParaCnt_RNIEHF71\[4\]/Y  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/B  Uart_ctl_0/ParaCnt_RNI78CF1\[5\]/Y  Uart_ctl_0/ParaCnt_RNO_0\[7\]/B  Uart_ctl_0/ParaCnt_RNO_0\[7\]/Y  Uart_ctl_0/ParaCnt_RNO\[7\]/A  Uart_ctl_0/ParaCnt_RNO\[7\]/Y  Uart_ctl_0/ParaCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/Q  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4RMD\[4\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI4RMD\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/sample_RNO/B  CMOS_DrvX_0/Module_PixelArrayTiming/sample_RNO/Y  CMOS_DrvX_0/Module_PixelArrayTiming/sample/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[3\]/CLK  ParaUpdata_0/BaudCnt\[3\]/Q  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/B  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/Y  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/B  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/A  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudPulse/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[3\]/CLK  Uart_ctl_0/BaudCnt\[3\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/B  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudPulse/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/Q  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[8\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[8\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/C  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIELRO1\[8\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIHF6V1\[9\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[2\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNI1FE81\[3\]/Y  COREUART_0/CUARTo0ol/CUARTi0ii\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNIRNCD\[4\]/C  Uart_ctl_0/PrState_RNIRNCD\[4\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/C  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[5\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[5\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIPQC5\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIM2A6\[6\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIKE77\[7\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO_0\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNO\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/DelayCnt\[3\]/CLK  FrameMk_0/REGEN/DelayCnt\[3\]/Q  FrameMk_0/REGEN/DelayCnt_RNI3MDE\[3\]/A  FrameMk_0/REGEN/DelayCnt_RNI3MDE\[3\]/Y  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[1\]/B  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[1\]/Y  FrameMk_0/REGEN/PrState_RNO_8\[2\]/B  FrameMk_0/REGEN/PrState_RNO_8\[2\]/Y  FrameMk_0/REGEN/PrState_RNO_2\[2\]/B  FrameMk_0/REGEN/PrState_RNO_2\[2\]/Y  FrameMk_0/REGEN/PrState_RNO\[2\]/C  FrameMk_0/REGEN/PrState_RNO\[2\]/Y  FrameMk_0/REGEN/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[1\]/CLK  FrameMk_0/DelayCnt\[1\]/Q  FrameMk_0/ByteDout_RNO_6\[5\]/S  FrameMk_0/ByteDout_RNO_6\[5\]/Y  FrameMk_0/ByteDout_RNO_2\[5\]/B  FrameMk_0/ByteDout_RNO_2\[5\]/Y  FrameMk_0/ByteDout_RNO_0\[5\]/A  FrameMk_0/ByteDout_RNO_0\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/A  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/Q  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_4\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/B  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/Y  Uart_ctl_0/WEn_RNO_2/A  Uart_ctl_0/WEn_RNO_2/Y  Uart_ctl_0/WEn_RNO/C  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[7\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[7\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI43SH1\[7\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNILJ3O1\[8\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNI74BU1\[9\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/PrState_RNO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/temp\[1\]/CLK  Sdram_ctl_v2_0/temp\[1\]/Q  Sdram_ctl_v2_0/temp_c2/B  Sdram_ctl_v2_0/temp_c2/Y  Sdram_ctl_v2_0/temp_c4/C  Sdram_ctl_v2_0/temp_c4/Y  Sdram_ctl_v2_0/temp_n6_0/A  Sdram_ctl_v2_0/temp_n6_0/Y  Sdram_ctl_v2_0/temp\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[3\]/CLK  Uart_ctl_0/Wen_cnt\[3\]/Q  Uart_ctl_0/Wen_cnt_RNIEGR\[1\]/A  Uart_ctl_0/Wen_cnt_RNIEGR\[1\]/Y  Uart_ctl_0/Pr_State_RNIDN93\[2\]/B  Uart_ctl_0/Pr_State_RNIDN93\[2\]/Y  Uart_ctl_0/TxData_18_4__m4_i_0/B  Uart_ctl_0/TxData_18_4__m4_i_0/Y  Uart_ctl_0/TxData_1\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Main_ctl4SD_0/fifo_rst_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Main_ctl4SD_0/fifo_rst_n_0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Main_ctl4SD_0/fifo_rst_n_1/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Main_ctl4SD_0/fifo_rst_n_2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Main_ctl4SD_0/fifo_rst_n_3/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Main_ctl4SD_0/fifo_rst_n_4_0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Main_ctl4SD_0/fifo_rst_n_5/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Main_ctl4SD_0/fifo_rst_n_4/B  Main_ctl4SD_0/fifo_rst_n_4/Y  Main_ctl4SD_0/fifo_rst_n_6/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/PrState\[3\]/CLK  Main_ctl4SD_0/data2lvdsENGen/PrState\[3\]/Q  Main_ctl4SD_0/data2lvdsENGen/DelayCnt_RNION1B\[0\]/A  Main_ctl4SD_0/data2lvdsENGen/DelayCnt_RNION1B\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_4\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7_0\[1\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNI6LQ7_0\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/precharge_RNO/B  CMOS_DrvX_0/Module_PixelArrayTiming/precharge_RNO/Y  CMOS_DrvX_0/Module_PixelArrayTiming/precharge/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[30\]/CLK  Main_ctl4SD_0/LVDS_data\[30\]/Q  FrameMk_0/data_reg_RNO_23\[7\]/B  FrameMk_0/data_reg_RNO_23\[7\]/Y  FrameMk_0/data_reg_RNO_16\[7\]/B  FrameMk_0/data_reg_RNO_16\[7\]/Y  FrameMk_0/data_reg_RNO_5\[7\]/B  FrameMk_0/data_reg_RNO_5\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/C  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[4\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a5_0_2\[1\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a5_0_2\[1\]/Y  Uart_ctl_0/PrState_RNO_1\[4\]/A  Uart_ctl_0/PrState_RNO_1\[4\]/Y  Uart_ctl_0/PrState_RNO_0\[4\]/C  Uart_ctl_0/PrState_RNO_0\[4\]/Y  Uart_ctl_0/PrState_RNO\[4\]/C  Uart_ctl_0/PrState_RNO\[4\]/Y  Uart_ctl_0/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/PrState_RNI66TA\[0\]/A  Uart_ctl_0/PrState_RNI66TA\[0\]/Y  Uart_ctl_0/PrState_RNI02JP\[4\]/C  Uart_ctl_0/PrState_RNI02JP\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNIVNIJ\[4\]/C  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/FrameCnt\[1\]/CLK  FrameMk_0/FrameCnt\[1\]/Q  FrameMk_0/FrameCnt_RNINQC6\[2\]/B  FrameMk_0/FrameCnt_RNINQC6\[2\]/Y  FrameMk_0/FrameCnt_RNIMCLA\[4\]/B  FrameMk_0/FrameCnt_RNIMCLA\[4\]/Y  FrameMk_0/FrameCnt_RNO\[6\]/B  FrameMk_0/FrameCnt_RNO\[6\]/Y  FrameMk_0/FrameCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[1\]/CLK  ParaUpdata_0/Accnum\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI20N4\[1\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI20N4\[1\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI2SD9\[0\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI2SD9\[0\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIU4BS\[0\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIU4BS\[0\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/PrState_RNO\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/un1_rfifo_ween2_3_0_0_o3/A  Sdram_cmd_0/un1_rfifo_ween2_3_0_0_o3/Y  Sdram_cmd_0/cs_n_1_RNO_2\[0\]/C  Sdram_cmd_0/cs_n_1_RNO_2\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO\[0\]/C  Sdram_cmd_0/cs_n_1_RNO\[0\]/Y  Sdram_cmd_0/cs_n_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARToio0_RNO\[0\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARToio0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[2\]/CLK  Uart_ctl_0/Pr_State\[2\]/Q  Uart_ctl_0/Pr_State_RNIBN93\[2\]/C  Uart_ctl_0/Pr_State_RNIBN93\[2\]/Y  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/A  Uart_ctl_0/Wen_cnt_RNI53F7\[2\]/Y  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/B  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/B  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNIP678\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNIP678\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNI7QAC\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNI7QAC\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNO_0\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNO\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[7\]/CLK  ParaUpdata_0/BaudCnt\[7\]/Q  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/C  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/Y  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/B  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/A  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[0\]/A  ParaUpdata_0/BaudCnt_RNO\[0\]/Y  ParaUpdata_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[7\]/CLK  Uart_ctl_0/BaudCnt\[7\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/C  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[14\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[2\]/CLK  SDRAM_Ref_0/Ref_state\[2\]/Q  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/B  Sdram_cmd_0/cs_n_5_0_iv_0_o3_0\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO_3\[0\]/A  Sdram_cmd_0/cs_n_1_RNO_3\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO_1\[0\]/A  Sdram_cmd_0/cs_n_1_RNO_1\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO\[0\]/B  Sdram_cmd_0/cs_n_1_RNO\[0\]/Y  Sdram_cmd_0/cs_n_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[11\]/CLK  Sdram_ini_0/counter_200\[11\]/Q  Sdram_ini_0/counter_200_RNI0VBG\[11\]/C  Sdram_ini_0/counter_200_RNI0VBG\[11\]/Y  Sdram_ini_0/counter_200_RNIK38E1\[11\]/A  Sdram_ini_0/counter_200_RNIK38E1\[11\]/Y  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/B  Sdram_ini_0/counter_200_RNI9LOK1\[12\]/Y  Sdram_ini_0/counter_200_RNO_0\[14\]/B  Sdram_ini_0/counter_200_RNO_0\[14\]/Y  Sdram_ini_0/counter_200_RNO\[14\]/B  Sdram_ini_0/counter_200_RNO\[14\]/Y  Sdram_ini_0/counter_200\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[10\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[10\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNI670B\[10\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNI670B\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICA0M\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICA0M\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/B  COREUART_0/CUARTliOL/CUARTIL_RNIP9H5/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/B  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[10\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[10\]/Q  Sdram_cmd_0/SD_wrAddr_row_RNIUH4A\[10\]/C  Sdram_cmd_0/SD_wrAddr_row_RNIUH4A\[10\]/Y  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/A  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/C  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[3\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[3\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNI13HF\[3\]/B  Sdram_cmd_0/SD_rdAddr_col_RNI13HF\[3\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIJQ9N\[5\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/B  Sdram_cmd_0/SD_rdAddr_col_RNI6M2V\[6\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[7\]/A  Sdram_cmd_0/SD_rdAddr_col_RNO\[7\]/Y  Sdram_cmd_0/SD_rdAddr_col\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I79_Y/S  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I79_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I82_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I82_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[0\]/Q  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/A  Uart_ctl_0/PrState_0_RNIJ7ND\[5\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI1NMN\[2\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt\[2\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt\[2\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNIT678\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNIT678\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_RNO_0\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_RNO_0\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_4\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_4\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_0_tz\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_0_tz\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNIEB9A\[4\]/A  Uart_ctl_0/PrState_RNIEB9A\[4\]/Y  Uart_ctl_0/P_AddrA_sig_RNO\[1\]/B  Uart_ctl_0/P_AddrA_sig_RNO\[1\]/Y  Uart_ctl_0/P_AddrA_sig\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[6\]/CLK  Uart_ctl_0/CheckSum\[6\]/Q  Uart_ctl_0/CheckSum_RNI9J8F\[6\]/A  Uart_ctl_0/CheckSum_RNI9J8F\[6\]/Y  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/A  Uart_ctl_0/CheckSum_RNIEMGU\[4\]/Y  Uart_ctl_0/Rdy2_3_0_0_a2_0/B  Uart_ctl_0/Rdy2_3_0_0_a2_0/Y  Uart_ctl_0/Err_3_i_0_a5/B  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI3S56\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI3S56\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI6Q89\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI6Q89\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNO_0\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNO\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/ClkEn_0_RNI4HDH1/A  FrameMk_0/ClkEn_0_RNI4HDH1/Y  FrameMk_0/DataClkCnt_RNO\[7\]/A  FrameMk_0/DataClkCnt_RNO\[7\]/Y  FrameMk_0/DataClkCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToo0i\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToo0i\[0\]/Q  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/A  COREUART_0/CUARTo0ol/CUARToo0i_RNIKEKE\[0\]/Y  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/C  COREUART_0/CUARTo0ol/CUARToo0i_RNIEQO51\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/A  COREUART_0/CUARTo0ol/CUARToool_RNIP7HH1\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIN2AK1\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/Q  Main_ctl4SD_0/byteRdEnGen/PrState_RNI71C8\[2\]/C  Main_ctl4SD_0/byteRdEnGen/PrState_RNI71C8\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[10\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[10\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNI9ORC\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt_RNIAAFK1\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[3\]/CLK  FrameMk_0/rowcnt\[3\]/Q  FrameMk_0/ByteDout_RNO_11\[3\]/B  FrameMk_0/ByteDout_RNO_11\[3\]/Y  FrameMk_0/ByteDout_RNO_6\[3\]/A  FrameMk_0/ByteDout_RNO_6\[3\]/Y  FrameMk_0/ByteDout_RNO_4\[3\]/A  FrameMk_0/ByteDout_RNO_4\[3\]/Y  FrameMk_0/ByteDout_RNO_1\[3\]/B  FrameMk_0/ByteDout_RNO_1\[3\]/Y  FrameMk_0/ByteDout_RNO\[3\]/B  FrameMk_0/ByteDout_RNO\[3\]/Y  FrameMk_0/ByteDout\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/PrState\[1\]/CLK  Main_ctl4SD_0/Data2accEnGen/PrState\[1\]/Q  Main_ctl4SD_0/Data2accEnGen/Phase2Cnt_RNIS882\[1\]/C  Main_ctl4SD_0/Data2accEnGen/Phase2Cnt_RNIS882\[1\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/pr_state\[4\]/CLK  SDRAM_Ref_0/pr_state\[4\]/Q  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/C  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/Y  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/B  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/A  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[15\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[15\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_0\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[15\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[15\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[14\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[14\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[14\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[14\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[13\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[13\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[13\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[13\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[12\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[12\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[12\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[12\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_2\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[10\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO_1\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[10\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/C  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/DataOk_RNI016C/B  FrameMk_0/DataOk_RNI016C/Y  FrameMk_0/Prstate_RNO_1\[4\]/C  FrameMk_0/Prstate_RNO_1\[4\]/Y  FrameMk_0/Prstate_RNO\[4\]/C  FrameMk_0/Prstate_RNO\[4\]/Y  FrameMk_0/Prstate\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CheckSum\[2\]/CLK  Uart_ctl_0/CheckSum\[2\]/Q  Uart_ctl_0/CheckSum_RNI1J7F\[2\]/A  Uart_ctl_0/CheckSum_RNI1J7F\[2\]/Y  Uart_ctl_0/CheckSum_RNIULEU\[0\]/A  Uart_ctl_0/CheckSum_RNIULEU\[0\]/Y  Uart_ctl_0/Rdy2_3_0_0_a2_0/A  Uart_ctl_0/Rdy2_3_0_0_a2_0/Y  Uart_ctl_0/Err_3_i_0_a5/B  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/DataOk_RNI016C/B  FrameMk_0/DataOk_RNI016C/Y  FrameMk_0/Prstate_RNO_0\[3\]/B  FrameMk_0/Prstate_RNO_0\[3\]/Y  FrameMk_0/Prstate_RNO\[3\]/B  FrameMk_0/Prstate_RNO\[3\]/Y  FrameMk_0/Prstate\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI3S56\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI3S56\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI6Q89\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNI6Q89\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNIFMEF\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/Phase1Cnt_RNIFMEF\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState_RNO\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sh_co/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2\[2\]/Y  Uart_ctl_0/PrState_RNO_0\[3\]/B  Uart_ctl_0/PrState_RNO_0\[3\]/Y  Uart_ctl_0/PrState_RNO\[3\]/C  Uart_ctl_0/PrState_RNO\[3\]/Y  Uart_ctl_0/PrState\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[2\]/CLK  ParaUpdata_0/ExposureT\[2\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[10\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/ByteDout_RNO_5\[4\]/B  FrameMk_0/ByteDout_RNO_5\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/C  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[0\]/CLK  Uart_ctl_0/PrState\[0\]/Q  Uart_ctl_0/PrState_RNITTA7\[0\]/B  Uart_ctl_0/PrState_RNITTA7\[0\]/Y  Uart_ctl_0/Rdy2_RNO_1/B  Uart_ctl_0/Rdy2_RNO_1/Y  Uart_ctl_0/Rdy2_RNO/C  Uart_ctl_0/Rdy2_RNO/Y  Uart_ctl_0/Rdy2/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[6\]/Q  Uart_ctl_0/PrState_RNIRNCD\[4\]/A  Uart_ctl_0/PrState_RNIRNCD\[4\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/C  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[1\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[1\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI2UON\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI2UON\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3OHF1\[0\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI7QFN1\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/Eof_RNO/A  CMOS_DrvX_0/Module_SPI_Set/Eof_RNO/Y  CMOS_DrvX_0/Module_SPI_Set/Eof/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[7\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[7\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISUOC1\[7\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNISKCI1\[8\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO_0\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt_RNO\[10\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase1Cnt\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/PrState_RNI2Q7C\[2\]/B  Uart_ctl_0/PrState_RNI2Q7C\[2\]/Y  Uart_ctl_0/PrState_RNI97VO\[5\]/B  Uart_ctl_0/PrState_RNI97VO\[5\]/Y  Uart_ctl_0/ParaLen\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNI2Q7C\[2\]/A  Uart_ctl_0/PrState_RNI2Q7C\[2\]/Y  Uart_ctl_0/PrState_RNI97VO\[5\]/B  Uart_ctl_0/PrState_RNI97VO\[5\]/Y  Uart_ctl_0/ParaLen\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[3\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a5_0_5_0\[1\]/B  Uart_ctl_0/PrState_ns_i_a2_i_0_a5_0_5_0\[1\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/B  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[40\]/CLK  Main_ctl4SD_0/LVDS_data\[40\]/Q  FrameMk_0/data_reg_RNO_14\[7\]/B  FrameMk_0/data_reg_RNO_14\[7\]/Y  FrameMk_0/data_reg_RNO_3\[7\]/C  FrameMk_0/data_reg_RNO_3\[7\]/Y  FrameMk_0/data_reg_RNO_0\[7\]/A  FrameMk_0/data_reg_RNO_0\[7\]/Y  FrameMk_0/data_reg_RNO\[7\]/A  FrameMk_0/data_reg_RNO\[7\]/Y  FrameMk_0/data_reg\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTLL/CLK  COREUART_0/CUARTliOL/CUARTLL/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIRTH8\[0\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[3\]/CLK  Uart_ctl_0/Wen_cnt\[3\]/Q  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/C  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/Y  Uart_ctl_0/WEn_RNO_6/B  Uart_ctl_0/WEn_RNO_6/Y  Uart_ctl_0/WEn_RNO_2/C  Uart_ctl_0/WEn_RNO_2/Y  Uart_ctl_0/WEn_RNO/C  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[12\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/Q  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[0\]/A  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_1\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/WFO/Q  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[0\]/A  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_1\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/data2lvdsENGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/data2lvdsENGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/SD_refEN_cnt\[0\]/CLK  SDRAM_Ref_0/SD_refEN_cnt\[0\]/Q  SDRAM_Ref_0/SD_refEN_cnt_RNI6CH1\[2\]/B  SDRAM_Ref_0/SD_refEN_cnt_RNI6CH1\[2\]/Y  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/A  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/Y  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/B  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/Y  SDRAM_Ref_0/ref_str/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_WADDR_0_inst/Q  Fifo_wr_0/XNOR2_3/B  Fifo_wr_0/XNOR2_3/Y  Fifo_wr_0/AND3_1/A  Fifo_wr_0/AND3_1/Y  Fifo_wr_0/AND2_25/A  Fifo_wr_0/AND2_25/Y  Fifo_wr_0/AND2_EMPTYINT/A  Fifo_wr_0/AND2_EMPTYINT/Y  Fifo_wr_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst/CLK  Fifo_rd_0/DFN1C0_MEM_WADDR_0_inst/Q  Fifo_rd_0/XNOR2_3/B  Fifo_rd_0/XNOR2_3/Y  Fifo_rd_0/AND3_1/A  Fifo_rd_0/AND3_1/Y  Fifo_rd_0/AND2_25/A  Fifo_rd_0/AND2_25/Y  Fifo_rd_0/AND2_EMPTYINT/A  Fifo_rd_0/AND2_EMPTYINT/Y  Fifo_rd_0/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[10\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[3\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[3\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[3\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[4\]/CLK  ParaUpdata_0/ExposureT\[4\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[14\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[14\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt_RNIRSI9_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt_RNIRSI9_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_3\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1_0\[9\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1_0\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_6/S  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_6/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[8\]/CLK  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[8\]/Q  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/A  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIP8KB1\[8\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNIF1GG1\[9\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO_0\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/B  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt_RNO\[11\]/Y  Main_ctl4SD_0/byteRdEnGen/Phase1Cnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[11\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[13\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_4\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/Ref_state\[1\]/CLK  SDRAM_Ref_0/Ref_state\[1\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_a5_4/B  Sdram_cmd_0/cas_n_4_6_i_i_a5_4/Y  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/B  Sdram_cmd_0/SD_wrAddr_row_RNI4VIQ\[10\]/Y  Sdram_cmd_0/addr_RNO_3\[10\]/C  Sdram_cmd_0/addr_RNO_3\[10\]/Y  Sdram_cmd_0/addr_RNO_0\[10\]/C  Sdram_cmd_0/addr_RNO_0\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/A  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNIUC0B\[5\]/B  Uart_ctl_0/PrState_RNIUC0B\[5\]/Y  Uart_ctl_0/PrState_RNI97VO\[5\]/A  Uart_ctl_0/PrState_RNI97VO\[5\]/Y  Uart_ctl_0/ParaLen\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  FrameMk_0/CRC_Reg_RNO_1\[38\]/C  FrameMk_0/CRC_Reg_RNO_1\[38\]/Y  FrameMk_0/CRC_Reg_RNO_0\[38\]/C  FrameMk_0/CRC_Reg_RNO_0\[38\]/Y  FrameMk_0/CRC_Reg_RNO\[38\]/C  FrameMk_0/CRC_Reg_RNO\[38\]/Y  FrameMk_0/CRC_Reg\[38\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  FrameMk_0/CRC_Reg_RNO_1\[37\]/C  FrameMk_0/CRC_Reg_RNO_1\[37\]/Y  FrameMk_0/CRC_Reg_RNO_0\[37\]/C  FrameMk_0/CRC_Reg_RNO_0\[37\]/Y  FrameMk_0/CRC_Reg_RNO\[37\]/C  FrameMk_0/CRC_Reg_RNO\[37\]/Y  FrameMk_0/CRC_Reg\[37\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  FrameMk_0/CRC_Reg_RNO_1\[36\]/C  FrameMk_0/CRC_Reg_RNO_1\[36\]/Y  FrameMk_0/CRC_Reg_RNO_0\[36\]/C  FrameMk_0/CRC_Reg_RNO_0\[36\]/Y  FrameMk_0/CRC_Reg_RNO\[36\]/C  FrameMk_0/CRC_Reg_RNO\[36\]/Y  FrameMk_0/CRC_Reg\[36\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_0/Q  FrameMk_0/CRC_Reg_14_i_0_RNO_0\[28\]/C  FrameMk_0/CRC_Reg_14_i_0_RNO_0\[28\]/Y  FrameMk_0/CRC_Reg_14_i_0_RNO\[28\]/A  FrameMk_0/CRC_Reg_14_i_0_RNO\[28\]/Y  FrameMk_0/CRC_Reg_14_i_0\[28\]/B  FrameMk_0/CRC_Reg_14_i_0\[28\]/Y  FrameMk_0/CRC_Reg\[28\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/PrState\[3\]/CLK  Main_ctl4SD_0/byteRdEnGen/PrState\[3\]/Q  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_5\[2\]/A  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_5\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_3\[2\]/B  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_5/S  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_5/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_3/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_1/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[23\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/DelayCnt_RNIG0SD\[0\]/C  FrameMk_0/DelayCnt_RNIG0SD\[0\]/Y  FrameMk_0/Prstate_RNO\[2\]/A  FrameMk_0/Prstate_RNO\[2\]/Y  FrameMk_0/Prstate\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[22\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[21\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[20\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[19\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[18\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[17\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[16\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[15\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[14\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[13\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[12\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Data/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[9\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[9\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNI670B\[10\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNI670B\[10\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICA0M\[11\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNICA0M\[11\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/DelayCnt\[1\]/CLK  Main_ctl4SD_0/byteRdEnGen/DelayCnt\[1\]/Q  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI12LC\[1\]/A  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI12LC\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI3JVI\[2\]/A  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI3JVI\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNO_0\[4\]/A  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNO_0\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNO\[4\]/B  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNO\[4\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTo0ii\[1\]/Q  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/B  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT5IB_0\[2\]/Y  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/A  COREUART_0/CUARTo0ol/CUARTo0ii_RNIT8BH\[3\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[1\]/A  COREUART_0/CUARTo0ol/CUARToool_RNO_0\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/C  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[9\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2_0\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[12\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[3\]/CLK  Uart_ctl_0/ParaCnt\[3\]/Q  Uart_ctl_0/ParaLen_RNI0RKF\[3\]/B  Uart_ctl_0/ParaLen_RNI0RKF\[3\]/Y  Uart_ctl_0/ParaLen_RNI4CJU1\[2\]/A  Uart_ctl_0/ParaLen_RNI4CJU1\[2\]/Y  Uart_ctl_0/PrState_RNO_0\[0\]/B  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/SD_RefEn/CLK  Sdram_ctl_v2_0/SD_RefEn/Q  SDRAM_Ref_0/un2_sd_refen/B  SDRAM_Ref_0/un2_sd_refen/Y  SDRAM_Ref_0/un1_refen/A  SDRAM_Ref_0/un1_refen/Y  SDRAM_Ref_0/pr_state_RNO\[2\]/B  SDRAM_Ref_0/pr_state_RNO\[2\]/Y  SDRAM_Ref_0/pr_state\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/SD_RefEn/CLK  Sdram_ctl_v2_0/SD_RefEn/Q  SDRAM_Ref_0/un2_sd_refen/B  SDRAM_Ref_0/un2_sd_refen/Y  SDRAM_Ref_0/un1_refen/A  SDRAM_Ref_0/un1_refen/Y  SDRAM_Ref_0/pr_state_RNO\[1\]/B  SDRAM_Ref_0/pr_state_RNO\[1\]/Y  SDRAM_Ref_0/pr_state\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/pr_state\[4\]/CLK  SDRAM_Ref_0/pr_state\[4\]/Q  SDRAM_Ref_0/un1_pr_state_3_ADD_4x4_medium_area_I6_Y_0_0_o2/A  SDRAM_Ref_0/un1_pr_state_3_ADD_4x4_medium_area_I6_Y_0_0_o2/Y  SDRAM_Ref_0/un1_pr_state_3_ADD_4x4_medium_area_I7_Y_0_i_x2/B  SDRAM_Ref_0/un1_pr_state_3_ADD_4x4_medium_area_I7_Y_0_i_x2/Y  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/B  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Counter_ref_0/CntMap/DFN1C1_NU_6/CLK  Counter_ref_0/CntMap/DFN1C1_NU_6/Q  Counter_ref_0/CntMap/DFN1C1_NU_6_RNINRGA/B  Counter_ref_0/CntMap/DFN1C1_NU_6_RNINRGA/Y  SDRAM_Ref_0/un1_refen/B  SDRAM_Ref_0/un1_refen/Y  SDRAM_Ref_0/pr_state_RNO_0\[4\]/B  SDRAM_Ref_0/pr_state_RNO_0\[4\]/Y  SDRAM_Ref_0/pr_state_RNO\[4\]/C  SDRAM_Ref_0/pr_state_RNO\[4\]/Y  SDRAM_Ref_0/pr_state\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[9\]/CLK  ParaUpdata_0/BaudCnt\[9\]/Q  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/A  ParaUpdata_0/BaudCnt_RNIQAL3\[9\]/Y  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/B  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/A  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[0\]/A  ParaUpdata_0/BaudCnt_RNO\[0\]/Y  ParaUpdata_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[9\]/CLK  Uart_ctl_0/BaudCnt\[9\]/Q  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/A  Uart_ctl_0/BaudCnt_RNI1V4\[9\]/Y  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/B  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/LVDSen_2/Q  Sdram_ctl_v2_0/pr_state_RNO_2\[11\]/A  Sdram_ctl_v2_0/pr_state_RNO_2\[11\]/Y  Sdram_ctl_v2_0/pr_state_RNO_0\[11\]/C  Sdram_ctl_v2_0/pr_state_RNO_0\[11\]/Y  Sdram_ctl_v2_0/pr_state_RNO\[11\]/B  Sdram_ctl_v2_0/pr_state_RNO\[11\]/Y  Sdram_ctl_v2_0/pr_state\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DelayCnt\[2\]/CLK  FrameMk_0/DelayCnt\[2\]/Q  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/A  FrameMk_0/DelayCnt_RNIBRS7_0\[1\]/Y  FrameMk_0/CRC_ResultAva_RNO/B  FrameMk_0/CRC_ResultAva_RNO/Y  FrameMk_0/CRC_ResultAva/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[5\]/CLK  Uart_ctl_0/ParaLen\[5\]/Q  Uart_ctl_0/ParaLen_RNI4RKF\[5\]/A  Uart_ctl_0/ParaLen_RNI4RKF\[5\]/Y  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/C  Uart_ctl_0/ParaLen_RNI6M9V\[4\]/Y  Uart_ctl_0/ParaLen_RNI4CJU1\[2\]/C  Uart_ctl_0/ParaLen_RNI4CJU1\[2\]/Y  Uart_ctl_0/PrState_RNO_0\[0\]/B  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[1\]/CLK  FrameMk_0/rowcnt\[1\]/Q  FrameMk_0/rowcnt_RNIO28F\[2\]/B  FrameMk_0/rowcnt_RNIO28F\[2\]/Y  FrameMk_0/rowcnt_RNIDFDP\[4\]/A  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNO\[6\]/A  FrameMk_0/rowcnt_RNO\[6\]/Y  FrameMk_0/rowcnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[30\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[20\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[19\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[18\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[17\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[16\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[15\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[14\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[13\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[12\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_0/B  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[0\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[52\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[46\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[45\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[44\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[43\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[42\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[41\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[40\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[39\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[38\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[37\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[36\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[35\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[34\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[33\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[32\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[31\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5_1/B  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[71\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[65\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[64\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[63\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[62\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[61\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[60\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[59\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[58\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[57\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[56\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[55\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[54\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[53\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_data_0/sys_dataout5/B  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[52\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[52\]/Y  Main_ctl4SD_0/Data2Fifo\[52\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[53\]/Y  Main_ctl4SD_0/Data2Fifo\[53\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[50\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[50\]/Y  Main_ctl4SD_0/Data2Fifo\[50\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[51\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[51\]/Y  Main_ctl4SD_0/Data2Fifo\[51\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[46\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[46\]/Y  Main_ctl4SD_0/Data2Fifo\[46\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[47\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[47\]/Y  Main_ctl4SD_0/Data2Fifo\[47\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[44\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[44\]/Y  Main_ctl4SD_0/Data2Fifo\[44\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[45\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[45\]/Y  Main_ctl4SD_0/Data2Fifo\[45\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[42\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[42\]/Y  Main_ctl4SD_0/Data2Fifo\[42\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[43\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[43\]/Y  Main_ctl4SD_0/Data2Fifo\[43\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[40\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[40\]/Y  Main_ctl4SD_0/Data2Fifo\[40\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[41\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[41\]/Y  Main_ctl4SD_0/Data2Fifo\[41\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[38\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[38\]/Y  Main_ctl4SD_0/Data2Fifo\[38\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[39\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[39\]/Y  Main_ctl4SD_0/Data2Fifo\[39\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[36\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[36\]/Y  Main_ctl4SD_0/Data2Fifo\[36\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[37\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[37\]/Y  Main_ctl4SD_0/Data2Fifo\[37\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[48\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[48\]/Y  Main_ctl4SD_0/Data2Fifo\[48\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_0\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[49\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[49\]/Y  Main_ctl4SD_0/Data2Fifo\[49\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[16\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[16\]/Y  Main_ctl4SD_0/Data2Fifo\[16\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[14\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[14\]/Y  Main_ctl4SD_0/Data2Fifo\[14\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[15\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[15\]/Y  Main_ctl4SD_0/Data2Fifo\[15\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[8\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[8\]/Y  Main_ctl4SD_0/Data2Fifo\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[9\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[9\]/Y  Main_ctl4SD_0/Data2Fifo\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[10\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[10\]/Y  Main_ctl4SD_0/Data2Fifo\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[11\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[11\]/Y  Main_ctl4SD_0/Data2Fifo\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[4\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[4\]/Y  Main_ctl4SD_0/Data2Fifo\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[5\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[5\]/Y  Main_ctl4SD_0/Data2Fifo\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[6\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[6\]/Y  Main_ctl4SD_0/Data2Fifo\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[7\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[7\]/Y  Main_ctl4SD_0/Data2Fifo\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[0\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[0\]/Y  Main_ctl4SD_0/Data2Fifo\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[1\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[1\]/Y  Main_ctl4SD_0/Data2Fifo\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[2\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[2\]/Y  Main_ctl4SD_0/Data2Fifo\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[3\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[3\]/Y  Main_ctl4SD_0/Data2Fifo\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[12\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[12\]/Y  Main_ctl4SD_0/Data2Fifo\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[13\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[13\]/Y  Main_ctl4SD_0/Data2Fifo\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ctl_v2_0/SD_RefEn/CLK  Sdram_ctl_v2_0/SD_RefEn/Q  SDRAM_Ref_0/un2_sd_refen/B  SDRAM_Ref_0/un2_sd_refen/Y  SDRAM_Ref_0/un1_refen/A  SDRAM_Ref_0/un1_refen/Y  SDRAM_Ref_0/pr_state_RNO\[0\]/A  SDRAM_Ref_0/pr_state_RNO\[0\]/Y  SDRAM_Ref_0/pr_state\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[0\]/CLK  Uart_ctl_0/Pr_State\[0\]/Q  Uart_ctl_0/Pr_State_RNI6V44\[0\]/B  Uart_ctl_0/Pr_State_RNI6V44\[0\]/Y  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/C  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/C  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/PrState_0\[5\]/CLK  Uart_ctl_0/PrState_0\[5\]/Q  Uart_ctl_0/PrState_RNO_1\[4\]/C  Uart_ctl_0/PrState_RNO_1\[4\]/Y  Uart_ctl_0/PrState_RNO_0\[4\]/C  Uart_ctl_0/PrState_RNO_0\[4\]/Y  Uart_ctl_0/PrState_RNO\[4\]/C  Uart_ctl_0/PrState_RNO\[4\]/Y  Uart_ctl_0/PrState\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/PrState\[1\]/CLK  Main_ctl4SD_0/fifo_rdGen/PrState\[1\]/Q  Main_ctl4SD_0/fifo_rdGen/Phase2Cnt_RNIB7IK\[1\]/C  Main_ctl4SD_0/fifo_rdGen/Phase2Cnt_RNIB7IK\[1\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/C  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[2\]/CLK  ParaUpdata_0/BaudCnt\[2\]/Q  ParaUpdata_0/BaudCnt_RNI9ES4\[8\]/A  ParaUpdata_0/BaudCnt_RNI9ES4\[8\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/B  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[0\]/A  ParaUpdata_0/BaudCnt_RNO\[0\]/Y  ParaUpdata_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[2\]/CLK  Uart_ctl_0/BaudCnt\[2\]/Q  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/A  Uart_ctl_0/BaudCnt_RNITJ6\[8\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/B  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNIJAT3\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL_RNO_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL_RNO_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL_RNO/A  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL_RNO/Y  CMOS_DrvX_0/Module_PixelArrayTiming/mem_HL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[5\]/CLK  Uart_ctl_0/Pr_State\[5\]/Q  Uart_ctl_0/Pr_State_RNISTN9\[5\]/A  Uart_ctl_0/Pr_State_RNISTN9\[5\]/Y  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/C  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/B  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[4\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[4\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I8_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I32_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I35_un1_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I35_un1_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[7\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[7\]/Y  Sdram_cmd_0/SD_rdAddr_row\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/WFO/CLK  Main_ctl4SD_0/fifo_rdGen/WFO/Q  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/B  Main_ctl4SD_0/fifo_rdGen/WFO_RNIFNP3/Y  Fifo_rd_0/AND2_MEMORYRE/B  Fifo_rd_0/AND2_MEMORYRE/Y  Fifo_rd_0/AND2_28/B  Fifo_rd_0/AND2_28/Y  Fifo_rd_0/XOR2_RBINNXTSHIFT_1_inst/B  Fifo_rd_0/XOR2_RBINNXTSHIFT_1_inst/Y  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[31\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[30\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[29\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[28\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[27\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[26\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[25\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[24\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/C  CMOS_DrvX_0/Module_SPI_Set/ClkEn_RNIGDLA_0/Y  CMOS_DrvX_0/Module_SPI_Set/SPI_Shifter\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/CLK  COREUART_0/CUARTo0ol/CUARTOO1I\[2\]/Q  Uart_ctl_0/PrState_ns_i_a2_i_0_a5_0_5_0\[1\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a5_0_5_0\[1\]/Y  Uart_ctl_0/PrState_RNI1DG21\[4\]/B  Uart_ctl_0/PrState_RNI1DG21\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/A  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[1\]/CLK  Uart_ctl_0/ParaLen\[1\]/Q  Uart_ctl_0/ParaLen_RNISQKF\[1\]/A  Uart_ctl_0/ParaLen_RNISQKF\[1\]/Y  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/C  Uart_ctl_0/ParaLen_RNI4M9V\[7\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/A  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/PrState_RNO_0\[0\]/A  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn_0/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn_0/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNIS94A\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNIS94A\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_1\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[25\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[25\]/Y  Main_ctl4SD_0/Data2Fifo\[25\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[68\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[68\]/Y  Main_ctl4SD_0/Data2Fifo\[68\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[35\]/Y  Main_ctl4SD_0/Data2Fifo\[35\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[24\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[24\]/Y  Main_ctl4SD_0/Data2Fifo\[24\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[34\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[34\]/Y  Main_ctl4SD_0/Data2Fifo\[34\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[23\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[23\]/Y  Main_ctl4SD_0/Data2Fifo\[23\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[33\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[33\]/Y  Main_ctl4SD_0/Data2Fifo\[33\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[22\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[22\]/Y  Main_ctl4SD_0/Data2Fifo\[22\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[32\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[32\]/Y  Main_ctl4SD_0/Data2Fifo\[32\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[21\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[21\]/Y  Main_ctl4SD_0/Data2Fifo\[21\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[20\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[20\]/Y  Main_ctl4SD_0/Data2Fifo\[20\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[19\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[19\]/Y  Main_ctl4SD_0/Data2Fifo\[19\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[29\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[29\]/Y  Main_ctl4SD_0/Data2Fifo\[29\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[18\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[18\]/Y  Main_ctl4SD_0/Data2Fifo\[18\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[28\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[28\]/Y  Main_ctl4SD_0/Data2Fifo\[28\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[27\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[27\]/Y  Main_ctl4SD_0/Data2Fifo\[27\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[26\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[26\]/Y  Main_ctl4SD_0/Data2Fifo\[26\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[31\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[31\]/Y  Main_ctl4SD_0/Data2Fifo\[31\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_1\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[30\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[30\]/Y  Main_ctl4SD_0/Data2Fifo\[30\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[69\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[69\]/Y  Main_ctl4SD_0/Data2Fifo\[69\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[70\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[70\]/Y  Main_ctl4SD_0/Data2Fifo\[70\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[71\]/Y  Main_ctl4SD_0/Data2Fifo\[71\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[64\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[64\]/Y  Main_ctl4SD_0/Data2Fifo\[64\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[65\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[65\]/Y  Main_ctl4SD_0/Data2Fifo\[65\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[60\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[60\]/Y  Main_ctl4SD_0/Data2Fifo\[60\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[61\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[61\]/Y  Main_ctl4SD_0/Data2Fifo\[61\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[62\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[62\]/Y  Main_ctl4SD_0/Data2Fifo\[62\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[63\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[63\]/Y  Main_ctl4SD_0/Data2Fifo\[63\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[56\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[56\]/Y  Main_ctl4SD_0/Data2Fifo\[56\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[57\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[57\]/Y  Main_ctl4SD_0/Data2Fifo\[57\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[58\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[58\]/Y  Main_ctl4SD_0/Data2Fifo\[58\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[59\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[59\]/Y  Main_ctl4SD_0/Data2Fifo\[59\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[54\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[54\]/Y  Main_ctl4SD_0/Data2Fifo\[54\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[55\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[55\]/Y  Main_ctl4SD_0/Data2Fifo\[55\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[66\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[66\]/Y  Main_ctl4SD_0/Data2Fifo\[66\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[0\]/CLK  Main_ctl4SD_0/ChSel\[0\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/B  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[67\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[67\]/Y  Main_ctl4SD_0/Data2Fifo\[67\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_cmd_0/un1_rfifo_ween2_3_0_0_o3_0/A  Sdram_cmd_0/un1_rfifo_ween2_3_0_0_o3_0/Y  Sdram_cmd_0/cas_n_RNO_5/A  Sdram_cmd_0/cas_n_RNO_5/Y  Sdram_cmd_0/cas_n_RNO_0/C  Sdram_cmd_0/cas_n_RNO_0/Y  Sdram_cmd_0/cas_n_RNO/A  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt\[1\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt\[1\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNIP678\[1\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNIP678\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNI7QAC\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNI7QAC\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNO_0\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNO\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[4\]/CLK  ParaUpdata_0/BaudCnt\[4\]/Q  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/A  ParaUpdata_0/BaudCnt_RNIPH36\[1\]/Y  ParaUpdata_0/BaudCnt_RNI200B\[1\]/A  ParaUpdata_0/BaudCnt_RNI200B\[1\]/Y  ParaUpdata_0/BaudCnt_RNO\[0\]/A  ParaUpdata_0/BaudCnt_RNO\[0\]/Y  ParaUpdata_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[4\]/CLK  Uart_ctl_0/BaudCnt\[4\]/Q  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/A  Uart_ctl_0/BaudCnt_RNIQ88\[1\]/Y  Uart_ctl_0/BaudCnt_RNINSE\[1\]/A  Uart_ctl_0/BaudCnt_RNINSE\[1\]/Y  Uart_ctl_0/BaudCnt_RNO\[0\]/A  Uart_ctl_0/BaudCnt_RNO\[0\]/Y  Uart_ctl_0/BaudCnt\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[2\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[2\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/C  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[2\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[2\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNIVSG9\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNIVSG9\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_0\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_0\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/data2lvdsENGen/DelayCnt\[0\]/CLK  Main_ctl4SD_0/data2lvdsENGen/DelayCnt\[0\]/Q  Main_ctl4SD_0/data2lvdsENGen/DelayCnt_RNIJRU9\[1\]/B  Main_ctl4SD_0/data2lvdsENGen/DelayCnt_RNIJRU9\[1\]/Y  Main_ctl4SD_0/data2lvdsENGen/DelayCnt_RNIEFUE\[2\]/A  Main_ctl4SD_0/data2lvdsENGen/DelayCnt_RNIEFUE\[2\]/Y  Main_ctl4SD_0/data2lvdsENGen/DelayCnt_RNO_0\[4\]/B  Main_ctl4SD_0/data2lvdsENGen/DelayCnt_RNO_0\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/DelayCnt_RNO\[4\]/B  Main_ctl4SD_0/data2lvdsENGen/DelayCnt_RNO\[4\]/Y  Main_ctl4SD_0/data2lvdsENGen/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI7UM4\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI7UM4\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNICJ27\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNICJ27\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNO_0\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNO\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[4\]/CLK  FrameMk_0/Prstate\[4\]/Q  FrameMk_0/DataClkCnt_RNIMK29\[5\]/C  FrameMk_0/DataClkCnt_RNIMK29\[5\]/Y  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/C  FrameMk_0/DataClkCnt_RNIC9LL\[11\]/Y  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/A  FrameMk_0/DataClkCnt_RNI9UM81\[11\]/Y  FrameMk_0/DataOk/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1E1C0_Q_1_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1E1C0_Q_1_inst/Q  FrameMk_0/ByteDout_RNO_10\[1\]/B  FrameMk_0/ByteDout_RNO_10\[1\]/Y  FrameMk_0/ByteDout_RNO_7\[1\]/A  FrameMk_0/ByteDout_RNO_7\[1\]/Y  FrameMk_0/ByteDout_RNO_4\[1\]/B  FrameMk_0/ByteDout_RNO_4\[1\]/Y  FrameMk_0/ByteDout_RNO_0\[1\]/B  FrameMk_0/ByteDout_RNO_0\[1\]/Y  FrameMk_0/ByteDout_RNO\[1\]/A  FrameMk_0/ByteDout_RNO\[1\]/Y  FrameMk_0/ByteDout\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[10\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[10\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_0/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[1\]/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIVO35\[1\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIVO35\[1\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIGLL7\[2\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIGLL7\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNILEPC\[4\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNILEPC\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNO\[4\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_a5_2_0/B  Sdram_cmd_0/cas_n_4_6_i_i_a5_2_0/Y  Sdram_cmd_0/ras_n_5_7_0_0_o5/A  Sdram_cmd_0/ras_n_5_7_0_0_o5/Y  Sdram_cmd_0/ras_n_RNO/C  Sdram_cmd_0/ras_n_RNO/Y  Sdram_cmd_0/ras_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/cas_n_4_6_i_i_a5_2_0/B  Sdram_cmd_0/cas_n_4_6_i_i_a5_2_0/Y  Sdram_cmd_0/ras_n_5_7_0_0_o5/A  Sdram_cmd_0/ras_n_5_7_0_0_o5/Y  Sdram_cmd_0/we_n_RNO/C  Sdram_cmd_0/we_n_RNO/Y  Sdram_cmd_0/we_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[10\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[10\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[10\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[10\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[7\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[12\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIHLHV\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_1\[1\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_1\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[1\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[7\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o5\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[11\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_rd_0/XNOR2_9/A  Fifo_rd_0/XNOR2_9/Y  Fifo_rd_0/AND3_0/C  Fifo_rd_0/AND3_0/Y  Fifo_rd_0/AND2_7/A  Fifo_rd_0/AND2_7/Y  Fifo_rd_0/AND2_FULLINT/A  Fifo_rd_0/AND2_FULLINT/Y  Fifo_rd_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_2_inst/Q  Fifo_wr_0/XNOR2_9/A  Fifo_wr_0/XNOR2_9/Y  Fifo_wr_0/AND3_0/C  Fifo_wr_0/AND3_0/Y  Fifo_wr_0/AND2_7/A  Fifo_wr_0/AND2_7/Y  Fifo_wr_0/AND2_FULLINT/A  Fifo_wr_0/AND2_FULLINT/Y  Fifo_wr_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaLen\[0\]/CLK  Uart_ctl_0/ParaLen\[0\]/Q  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/A  Uart_ctl_0/ParaLen_RNIQQKF\[0\]/Y  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/C  Uart_ctl_0/ParaLen_RNI0M9V\[6\]/Y  Uart_ctl_0/ParaLen_RNI6N572\[6\]/B  Uart_ctl_0/ParaLen_RNI6N572\[6\]/Y  Uart_ctl_0/PrState_RNO_0\[0\]/A  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_rd_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_rd_0/XNOR2_7/A  Fifo_rd_0/XNOR2_7/Y  Fifo_rd_0/AND3_0/B  Fifo_rd_0/AND3_0/Y  Fifo_rd_0/AND2_7/A  Fifo_rd_0/AND2_7/Y  Fifo_rd_0/AND2_FULLINT/A  Fifo_rd_0/AND2_FULLINT/Y  Fifo_rd_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn_0/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn_0/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNIS94A\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNIS94A\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO_0\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt\[3\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt\[3\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNIT678\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/DelayCnt_RNIT678\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_RNO_0\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_RNO_0\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_4\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_4\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_0_tz\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_0_tz\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/WFO/CLK  Main_ctl4SD_0/FifoRowRdOutGen/WFO/Q  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_3\[2\]/C  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_0\[2\]/C  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_wrGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTi01/CLK  COREUART_0/CUARTi01/Q  Uart_ctl_0/OvertimeCnt_RNO_1\[9\]/B  Uart_ctl_0/OvertimeCnt_RNO_1\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/A  Uart_ctl_0/OvertimeCnt_RNO_0\[9\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[9\]/C  Uart_ctl_0/OvertimeCnt_RNO\[9\]/Y  Uart_ctl_0/OvertimeCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[1\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[1\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/B  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/A  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[3\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[3\]/Q  FrameMk_0/REGEN/PrState_RNO_4\[0\]/B  FrameMk_0/REGEN/PrState_RNO_4\[0\]/Y  FrameMk_0/REGEN/PrState_RNO_2\[0\]/B  FrameMk_0/REGEN/PrState_RNO_2\[0\]/Y  FrameMk_0/REGEN/PrState_RNO_0\[0\]/A  FrameMk_0/REGEN/PrState_RNO_0\[0\]/Y  FrameMk_0/REGEN/PrState_RNO\[0\]/B  FrameMk_0/REGEN/PrState_RNO\[0\]/Y  FrameMk_0/REGEN/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[2\]/CLK  Uart_ctl_0/PrState\[2\]/Q  Uart_ctl_0/PrState_RNITTA7\[2\]/B  Uart_ctl_0/PrState_RNITTA7\[2\]/Y  Uart_ctl_0/PrState_RNIUC0B\[5\]/A  Uart_ctl_0/PrState_RNIUC0B\[5\]/Y  Uart_ctl_0/PrState_RNI97VO\[5\]/A  Uart_ctl_0/PrState_RNI97VO\[5\]/Y  Uart_ctl_0/ParaLen\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/PKGCnt\[2\]/CLK  FrameMk_0/PKGCnt\[2\]/Q  FrameMk_0/ByteDout_RNO_7\[7\]/A  FrameMk_0/ByteDout_RNO_7\[7\]/Y  FrameMk_0/ByteDout_RNO_4\[7\]/A  FrameMk_0/ByteDout_RNO_4\[7\]/Y  FrameMk_0/ByteDout_RNO_2\[7\]/A  FrameMk_0/ByteDout_RNO_2\[7\]/Y  FrameMk_0/ByteDout_RNO_0\[7\]/B  FrameMk_0/ByteDout_RNO_0\[7\]/Y  FrameMk_0/ByteDout_RNO\[7\]/C  FrameMk_0/ByteDout_RNO\[7\]/Y  FrameMk_0/ByteDout\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[2\]/CLK  Uart_ctl_0/Wen_cnt\[2\]/Q  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/B  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/Y  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/A  Uart_ctl_0/Wen_cnt_RNIQ1DP\[1\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/C  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[4\]/CLK  COREUART_0/CUARTliOL/CUARTol\[4\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/B  COREUART_0/CUARTliOL/CUARTol_RNIT2FO\[4\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/A  COREUART_0/CUARTliOL/CUARTol_RNIPMBT\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[7\]/Y  COREUART_0/CUARTliOL/CUARTol\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[9\]/CLK  COREUART_0/CUARTliOL/CUARTol\[9\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/B  COREUART_0/CUARTliOL/CUARTol_RNIJ6UG1\[9\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/A  COREUART_0/CUARTliOL/CUARTol_RNIRR8M1\[10\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO_0\[12\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/B  COREUART_0/CUARTliOL/CUARTol_RNO\[12\]/Y  COREUART_0/CUARTliOL/CUARTol\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/PrState\[3\]/CLK  Main_ctl4SD_0/latchGen/PrState\[3\]/Q  Main_ctl4SD_0/latchGen/DelayCnt_RNIK5H2\[0\]/A  Main_ctl4SD_0/latchGen/DelayCnt_RNIK5H2\[0\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/latchGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/latchGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/latchGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/latchGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SDramEn_0/Q  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_1\[0\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_1\[0\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[0\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_0\[0\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[0\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[0\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt\[0\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt\[0\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt_RNIRTH\[1\]/B  Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt_RNIRTH\[1\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt_RNIQ2R\[2\]/A  Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt_RNIQ2R\[2\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt_RNO_0\[4\]/B  Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt_RNO_0\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt_RNO\[4\]/B  Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt_RNO\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[1\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/DelayCnt\[1\]/CLK  FrameMk_0/REGEN/DelayCnt\[1\]/Q  FrameMk_0/REGEN/DelayCnt_RNIVLDE_0\[1\]/A  FrameMk_0/REGEN/DelayCnt_RNIVLDE_0\[1\]/Y  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[1\]/A  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[1\]/Y  FrameMk_0/REGEN/PrState_RNO_8\[2\]/B  FrameMk_0/REGEN/PrState_RNO_8\[2\]/Y  FrameMk_0/REGEN/PrState_RNO_2\[2\]/B  FrameMk_0/REGEN/PrState_RNO_2\[2\]/Y  FrameMk_0/REGEN/PrState_RNO\[2\]/C  FrameMk_0/REGEN/PrState_RNO\[2\]/Y  FrameMk_0/REGEN/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[0\]/C  COREUART_0/CUARTo0ol/CUARToool_RNO\[0\]/Y  COREUART_0/CUARTo0ol/CUARToool\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_Ref_0/SD_refEN_cnt\[3\]/CLK  SDRAM_Ref_0/SD_refEN_cnt\[3\]/Q  SDRAM_Ref_0/SD_refEN_cnt_RNI8CH1\[3\]/A  SDRAM_Ref_0/SD_refEN_cnt_RNI8CH1\[3\]/Y  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/B  SDRAM_Ref_0/pr_state_RNIEUE3\[4\]/Y  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/B  SDRAM_Ref_0/pr_state_RNIDA74\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/A  SDRAM_Ref_0/SD_refEN_cnt_RNO\[3\]/Y  SDRAM_Ref_0/SD_refEN_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn_0/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn_0/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNIK15B\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/DelayCnt_RNI00VI\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Clock_X/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[1\]/CLK  FrameMk_0/rowcnt\[1\]/Q  FrameMk_0/rowcnt_RNIO28F\[2\]/B  FrameMk_0/rowcnt_RNIO28F\[2\]/Y  FrameMk_0/rowcnt_RNIDFDP\[4\]/A  FrameMk_0/rowcnt_RNIDFDP\[4\]/Y  FrameMk_0/rowcnt_RNO\[5\]/B  FrameMk_0/rowcnt_RNO\[5\]/Y  FrameMk_0/rowcnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[7\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[1\]/CLK  Uart_ctl_0/Wen_cnt\[1\]/Q  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/A  Uart_ctl_0/Wen_cnt_RNIL891\[1\]/Y  Uart_ctl_0/WEn_RNO_6/B  Uart_ctl_0/WEn_RNO_6/Y  Uart_ctl_0/WEn_RNO_2/C  Uart_ctl_0/WEn_RNO_2/Y  Uart_ctl_0/WEn_RNO/C  Uart_ctl_0/WEn_RNO/Y  Uart_ctl_0/WEn/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_1_inst/Q  Fifo_wr_0/XNOR2_7/A  Fifo_wr_0/XNOR2_7/Y  Fifo_wr_0/AND3_0/B  Fifo_wr_0/AND3_0/Y  Fifo_wr_0/AND2_7/A  Fifo_wr_0/AND2_7/Y  Fifo_wr_0/AND2_FULLINT/A  Fifo_wr_0/AND2_FULLINT/Y  Fifo_wr_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTliOL/CUARTol\[6\]/CLK  COREUART_0/CUARTliOL/CUARTol\[6\]/Q  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/B  COREUART_0/CUARTliOL/CUARTol_RNIP7P9\[5\]/Y  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/A  COREUART_0/CUARTliOL/CUARTol_RNIIFIJ\[7\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO_0\[8\]/Y  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/A  COREUART_0/CUARTliOL/CUARTol_RNO\[8\]/Y  COREUART_0/CUARTliOL/CUARTol\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[3\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[3\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI52CF\[3\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI52CF\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI5P1N\[0\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNI5P1N\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNIVSEC3\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[6\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[6\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNI10LC\[6\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNI10LC\[6\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIUF9P\[4\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNIUF9P\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_WrAddr_col\[7\]/CLK  Sdram_cmd_0/SD_WrAddr_col\[7\]/Q  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/A  Sdram_cmd_0/SD_WrAddr_col_RNI55TI\[7\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/B  Sdram_cmd_0/SD_WrAddr_col_RNI9IMM\[8\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/B  Sdram_cmd_0/SD_WrAddr_col_RNIE3GQ\[9\]/Y  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/A  Sdram_cmd_0/SD_WrAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_WrAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[1\]/CLK  SDram_rd_0/rd_state\[1\]/Q  Sdram_cmd_0/un1_rfifo_ween2_3_0_0_o3/B  Sdram_cmd_0/un1_rfifo_ween2_3_0_0_o3/Y  Sdram_cmd_0/cs_n_1_RNO_2\[0\]/C  Sdram_cmd_0/cs_n_1_RNO_2\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO\[0\]/C  Sdram_cmd_0/cs_n_1_RNO\[0\]/Y  Sdram_cmd_0/cs_n_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNIVNIJ\[4\]/A  Uart_ctl_0/PrState_RNIVNIJ\[4\]/Y  Uart_ctl_0/PrState_RNI47VO\[0\]/A  Uart_ctl_0/PrState_RNI47VO\[0\]/Y  Uart_ctl_0/CheckSum\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_col\[7\]/CLK  Sdram_cmd_0/SD_rdAddr_col\[7\]/Q  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/A  Sdram_cmd_0/SD_rdAddr_col_RNIQLR61\[7\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/B  Sdram_cmd_0/SD_rdAddr_col_RNIFPKE1\[8\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/A  Sdram_cmd_0/SD_rdAddr_col_RNO_0\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/B  Sdram_cmd_0/SD_rdAddr_col_RNO\[10\]/Y  Sdram_cmd_0/SD_rdAddr_col\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIJF5B\[1\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIEDOG\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNIAFBM\[3\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[4\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt_RNO\[4\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/Phase2Cnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I82_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I82_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn_0/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I87_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I87_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[8\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[8\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[8\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[8\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I81_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I81_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I83_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I83_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[4\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[4\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I84_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I84_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[5\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[5\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/ClkEn/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I85_Y_0/A  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I85_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[6\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO_1\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[6\]/C  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[6\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[0\]/CLK  FrameMk_0/DataClkCnt\[0\]/Q  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/B  FrameMk_0/DataClkCnt_RNIN6B6\[1\]/Y  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/B  FrameMk_0/DataClkCnt_RNI4QG9\[2\]/Y  FrameMk_0/DataClkCnt_RNO_0\[3\]/A  FrameMk_0/DataClkCnt_RNO_0\[3\]/Y  FrameMk_0/DataClkCnt_RNO\[3\]/B  FrameMk_0/DataClkCnt_RNO\[3\]/Y  FrameMk_0/DataClkCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIUQM8\[6\]/B  FrameMk_0/Prstate_RNIUQM8\[6\]/Y  FrameMk_0/Prstate_RNO_0\[7\]/A  FrameMk_0/Prstate_RNO_0\[7\]/Y  FrameMk_0/Prstate_RNO\[7\]/A  FrameMk_0/Prstate_RNO\[7\]/Y  FrameMk_0/Prstate\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[0\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/DelayCnt\[0\]/CLK  Main_ctl4SD_0/fifo_wrGen/DelayCnt\[0\]/Q  Main_ctl4SD_0/fifo_wrGen/DelayCnt_RNIGEN4\[0\]/B  Main_ctl4SD_0/fifo_wrGen/DelayCnt_RNIGEN4\[0\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_1\[2\]/B  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_0\[2\]/A  Main_ctl4SD_0/fifo_wrGen/PrState_RNO_0\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_wrGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[13\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[1\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt\[1\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC_0\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase1Cnt_RNILFJC_0\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIBT3Q\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIBT3Q\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_a2\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_0_o5\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/CycCnt\[7\]/CLK  Main_ctl4SD_0/Data2accEnGen/CycCnt\[7\]/Q  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/A  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI47F8\[7\]/Y  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/B  Main_ctl4SD_0/Data2accEnGen/CycCnt_RNI54H9\[8\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/rowcnt\[8\]/CLK  FrameMk_0/rowcnt\[8\]/Q  FrameMk_0/rowcnt_RNI39OD1\[8\]/A  FrameMk_0/rowcnt_RNI39OD1\[8\]/Y  FrameMk_0/rowcnt_RNIJVQI1\[9\]/B  FrameMk_0/rowcnt_RNIJVQI1\[9\]/Y  FrameMk_0/rowcnt_RNI26HV1\[10\]/A  FrameMk_0/rowcnt_RNI26HV1\[10\]/Y  FrameMk_0/FrameCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/FrameCnt\[0\]/CLK  FrameMk_0/FrameCnt\[0\]/Q  FrameMk_0/ByteDout_RNO_7\[4\]/B  FrameMk_0/ByteDout_RNO_7\[4\]/Y  FrameMk_0/ByteDout_RNO_3\[4\]/B  FrameMk_0/ByteDout_RNO_3\[4\]/Y  FrameMk_0/ByteDout_RNO_1\[4\]/A  FrameMk_0/ByteDout_RNO_1\[4\]/Y  FrameMk_0/ByteDout_RNO\[4\]/B  FrameMk_0/ByteDout_RNO\[4\]/Y  FrameMk_0/ByteDout\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[9\]/CLK  Sdram_ini_0/counter_200\[9\]/Q  Sdram_ini_0/counter_200_RNI0VBG\[11\]/A  Sdram_ini_0/counter_200_RNI0VBG\[11\]/Y  Sdram_ini_0/counter_200_RNIQ5MT\[5\]/C  Sdram_ini_0/counter_200_RNIQ5MT\[5\]/Y  Sdram_ini_0/counter_200_RNIU3EN1\[12\]/B  Sdram_ini_0/counter_200_RNIU3EN1\[12\]/Y  Sdram_ini_0/pr_state_RNO\[1\]/A  Sdram_ini_0/pr_state_RNO\[1\]/Y  Sdram_ini_0/pr_state\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[2\]/CLK  ParaUpdata_0/ExposureT\[2\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[12\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[12\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn_0/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn_0/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNIVSG9\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNIVSG9\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_0\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_0\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[17\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[17\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt_RNIRSI9\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt_RNIRSI9\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt_RNIABCE\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt_RNIABCE\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt_RNO_0\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt_RNO_0\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt_RNO\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt_RNO\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ByteSel\[1\]/CLK  FrameMk_0/ByteSel\[1\]/Q  FrameMk_0/ByteSel_RNITH77\[0\]/A  FrameMk_0/ByteSel_RNITH77\[0\]/Y  FrameMk_0/ByteSel_RNIEUD41\[1\]/A  FrameMk_0/ByteSel_RNIEUD41\[1\]/Y  FrameMk_0/ByteSel\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/DelayCnt\[0\]/CLK  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/DelayCnt\[0\]/Q  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/DelayCnt_RNIEL39\[0\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/DelayCnt_RNIEL39\[0\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/B  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNICI1G2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO_1\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/lvdsFifoRowRdOutEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowReadOutEn/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_NoRowSel/PrState_RNINMM8\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_NoRowSel/PrState_RNINMM8\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_NoRowSel/PrState_RNO_1\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_NoRowSel/PrState_RNO_1\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_NoRowSel/PrState_RNO\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_NoRowSel/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_NoRowSel/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNO_0\[3\]/B  Uart_ctl_0/OvertimeCnt_RNO_0\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[3\]/C  Uart_ctl_0/OvertimeCnt_RNO\[3\]/Y  Uart_ctl_0/OvertimeCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[10\]/CLK  FrameMk_0/DataClkCnt\[10\]/Q  FrameMk_0/DataClkCnt_RNO_3\[11\]/A  FrameMk_0/DataClkCnt_RNO_3\[11\]/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/A  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/PrState\[2\]/CLK  Main_ctl4SD_0/byteRdEnGen/PrState\[2\]/Q  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_4\[2\]/A  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_2\[2\]/C  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_o2\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[7\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[7\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_wrAddr_row\[10\]/CLK  Sdram_cmd_0/SD_wrAddr_row\[10\]/Q  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I1_S_0/B  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I1_S_0/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/C  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_wrAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_wrAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_wrAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[4\]/CLK  ParaUpdata_0/ExposureT\[4\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[8\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/NumCnt\[2\]/CLK  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[2\]/Q  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/A  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIC8D5\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIPC19\[4\]/A  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNIPC19\[4\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI1LRA\[5\]/B  CMOS_DrvX_0/Module_SPI_Set/NumCnt_RNI1LRA\[5\]/Y  CMOS_DrvX_0/Module_SPI_Set/Eof_RNO/B  CMOS_DrvX_0/Module_SPI_Set/Eof_RNO/Y  CMOS_DrvX_0/Module_SPI_Set/Eof/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[8\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[8\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I6_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I27_Y/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I33_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/B  Sdram_cmd_0/SD_rdAddr_row_RNO\[11\]/Y  Sdram_cmd_0/SD_rdAddr_row\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[8\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[8\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/B  Main_ctl4SD_0/latchGen/PrState_RNO\[1\]/Y  Main_ctl4SD_0/latchGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/DelayCnt\[0\]/CLK  FrameMk_0/REGEN/DelayCnt\[0\]/Q  FrameMk_0/REGEN/DelayCnt_RNIVLDE\[1\]/B  FrameMk_0/REGEN/DelayCnt_RNIVLDE\[1\]/Y  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[3\]/B  FrameMk_0/REGEN/DelayCnt_RNI2CRS\[3\]/Y  FrameMk_0/REGEN/DelayCnt_RNO\[4\]/B  FrameMk_0/REGEN/DelayCnt_RNO\[4\]/Y  FrameMk_0/REGEN/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/PrState\[3\]/CLK  FrameMk_0/REGEN/PrState\[3\]/Q  FrameMk_0/REGEN/PrState_RNO_7\[2\]/B  FrameMk_0/REGEN/PrState_RNO_7\[2\]/Y  FrameMk_0/REGEN/PrState_RNO_2\[2\]/A  FrameMk_0/REGEN/PrState_RNO_2\[2\]/Y  FrameMk_0/REGEN/PrState_RNO\[2\]/C  FrameMk_0/REGEN/PrState_RNO\[2\]/Y  FrameMk_0/REGEN/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[39\]/CLK  Main_ctl4SD_0/LVDS_data\[39\]/Q  FrameMk_0/data_reg_RNO_17\[5\]/C  FrameMk_0/data_reg_RNO_17\[5\]/Y  FrameMk_0/data_reg_RNO_6\[5\]/C  FrameMk_0/data_reg_RNO_6\[5\]/Y  FrameMk_0/data_reg_RNO_1\[5\]/A  FrameMk_0/data_reg_RNO_1\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/B  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[3\]/CLK  ParaUpdata_0/ExposureT\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[17\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a2\[17\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[3\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[3\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[3\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[3\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_7/S  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_7/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/A  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/rowcnt\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[14\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[13\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[12\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[10\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_0/CLK  FrameMk_0/ClkEn_0/Q  FrameMk_0/Prstate_RNIN2M8\[0\]/B  FrameMk_0/Prstate_RNIN2M8\[0\]/Y  FrameMk_0/PKGCnt\[15\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/rowcnt\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/rowcnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/rowcnt\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/rowcnt\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/rowcnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/rowcnt\[4\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/rowcnt\[3\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/rowcnt\[2\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/rowcnt\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/PKGCnt\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/PKGCnt\[8\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/PKGCnt\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/ClkEn_1/CLK  FrameMk_0/ClkEn_1/Q  FrameMk_0/Prstate_RNIO2M8\[0\]/B  FrameMk_0/Prstate_RNIO2M8\[0\]/Y  FrameMk_0/PKGCnt\[6\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNIT57A\[1\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/A  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNITOAF\[2\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[3\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/DivCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[2\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[2\]/Q  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_8/S  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_8/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_4/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO_2/Y  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/B  COREUART_0/CUARTIIOL/CUARTl0o0_RNO/Y  COREUART_0/CUARTIIOL/CUARTl0o0/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[40\]/CLK  Main_ctl4SD_0/LVDS_data\[40\]/Q  FrameMk_0/data_reg_RNO_13\[0\]/C  FrameMk_0/data_reg_RNO_13\[0\]/Y  FrameMk_0/data_reg_RNO_6\[0\]/A  FrameMk_0/data_reg_RNO_6\[0\]/Y  FrameMk_0/data_reg_RNO_2\[0\]/A  FrameMk_0/data_reg_RNO_2\[0\]/Y  FrameMk_0/data_reg_RNO\[0\]/C  FrameMk_0/data_reg_RNO\[0\]/Y  FrameMk_0/data_reg\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/latchGen/Phase1Cnt\[8\]/CLK  Main_ctl4SD_0/latchGen/Phase1Cnt\[8\]/Q  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/A  Main_ctl4SD_0/latchGen/Phase1Cnt_RNION4E\[8\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIL1NF\[9\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNIQORJ\[10\]/Y  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/B  Main_ctl4SD_0/latchGen/Phase1Cnt_RNI0K0O\[11\]/Y  Main_ctl4SD_0/latchGen/PrState_RNO\[2\]/A  Main_ctl4SD_0/latchGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/latchGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/PrState\[2\]/CLK  Main_ctl4SD_0/byteRdEnGen/PrState\[2\]/Q  Main_ctl4SD_0/byteRdEnGen/PrState_RNI71C8\[2\]/B  Main_ctl4SD_0/byteRdEnGen/PrState_RNI71C8\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/byteRdEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/byteRdEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/CntEn/CLK  CMOS_DrvX_0/Module_SPI_Set/CntEn/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/B  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNI3KC02\[6\]/Y  CMOS_DrvX_0/Module_SPI_Set/NumCnt\[5\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Uart_ctl_0/Pr_State\[3\]/CLK  Uart_ctl_0/Pr_State\[3\]/Q  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/A  Uart_ctl_0/Pr_State_RNIVHS4\[2\]/Y  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/A  Uart_ctl_0/Pr_State_RNI0J3M\[2\]/Y  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/B  Uart_ctl_0/Pr_State_RNIV5IO1\[1\]/Y  Uart_ctl_0/TxData_1\[1\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/Data2accEnGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/Data2accEnGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/Data2accEnGen/Phase2Cnt_RNIS882\[1\]/B  Main_ctl4SD_0/Data2accEnGen/Phase2Cnt_RNIS882\[1\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_4\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/B  Main_ctl4SD_0/Data2accEnGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/Data2accEnGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/Data2accEnGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/FrameCnt\[1\]/CLK  FrameMk_0/FrameCnt\[1\]/Q  FrameMk_0/ByteDout_RNO_9\[5\]/B  FrameMk_0/ByteDout_RNO_9\[5\]/Y  FrameMk_0/ByteDout_RNO_3\[5\]/C  FrameMk_0/ByteDout_RNO_3\[5\]/Y  FrameMk_0/ByteDout_RNO_1\[5\]/A  FrameMk_0/ByteDout_RNO_1\[5\]/Y  FrameMk_0/ByteDout_RNO\[5\]/B  FrameMk_0/ByteDout_RNO\[5\]/Y  FrameMk_0/ByteDout\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[0\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC\[1\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNINFJC\[1\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIKDTI\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNIKDTI\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNO_0\[4\]/B  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNO_0\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNO\[4\]/A  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt_RNO\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/Phase2Cnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst/CLK  Fifo_wr_0/DFN1C0_MEM_RADDR_0_inst/Q  Fifo_wr_0/XNOR2_0/A  Fifo_wr_0/XNOR2_0/Y  Fifo_wr_0/AND3_0/A  Fifo_wr_0/AND3_0/Y  Fifo_wr_0/AND2_7/A  Fifo_wr_0/AND2_7/Y  Fifo_wr_0/AND2_FULLINT/A  Fifo_wr_0/AND2_FULLINT/Y  Fifo_wr_0/DFN1C0_FULL/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[4\]/CLK  Uart_ctl_0/PrState\[4\]/Q  Uart_ctl_0/PrState_RNI02JP\[4\]/B  Uart_ctl_0/PrState_RNI02JP\[4\]/Y  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/C  Uart_ctl_0/PrState_ns_i_a2_i_0_a2_0_RNI26QJ2\[2\]/Y  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/C  Uart_ctl_0/PrState_0_RNIHV1C5\[5\]/Y  Uart_ctl_0/PrState\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTIIOL/CUARToio0\[1\]/CLK  COREUART_0/CUARTIIOL/CUARToio0\[1\]/Q  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/A  COREUART_0/CUARTIIOL/CUARToio0_RNIE8EJ\[1\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO_0\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/C  COREUART_0/CUARTIIOL/CUARTolo0_RNO\[0\]/Y  COREUART_0/CUARTIIOL/CUARTolo0\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[2\]/CLK  SDram_rd_0/rd_state\[2\]/Q  Sdram_cmd_0/un1_rfifo_ween2_3_0_0_o3/A  Sdram_cmd_0/un1_rfifo_ween2_3_0_0_o3/Y  Sdram_cmd_0/cs_n_1_RNO_0\[0\]/A  Sdram_cmd_0/cs_n_1_RNO_0\[0\]/Y  Sdram_cmd_0/cs_n_1_RNO\[0\]/A  Sdram_cmd_0/cs_n_1_RNO\[0\]/Y  Sdram_cmd_0/cs_n_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_cmd_0/SD_rdAddr_row\[11\]/CLK  Sdram_cmd_0/SD_rdAddr_row\[11\]/Q  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I2_S_0/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/B  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_un1_Y_1/Y  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/A  Sdram_cmd_0/un1_SD_rdAddr_row_ADD_13x13_medium_area_I22_Y/Y  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/A  Sdram_cmd_0/SD_rdAddr_row_RNO\[12\]/Y  Sdram_cmd_0/SD_rdAddr_row\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[2\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[2\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNIVSG9\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNIVSG9\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO_1\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Sdram_ini_0/counter_200\[9\]/CLK  Sdram_ini_0/counter_200\[9\]/Q  Sdram_ini_0/counter_200_RNI0VBG\[11\]/A  Sdram_ini_0/counter_200_RNI0VBG\[11\]/Y  Sdram_ini_0/counter_200_RNIQ5MT\[5\]/C  Sdram_ini_0/counter_200_RNIQ5MT\[5\]/Y  Sdram_ini_0/counter_200_RNIU3EN1\[12\]/B  Sdram_ini_0/counter_200_RNIU3EN1\[12\]/Y  Sdram_ini_0/pr_state_RNO\[5\]/A  Sdram_ini_0/pr_state_RNO\[5\]/Y  Sdram_ini_0/pr_state\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/Wen_cnt\[0\]/CLK  Uart_ctl_0/Wen_cnt\[0\]/Q  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/B  Uart_ctl_0/Wen_cnt_RNIBGR\[1\]/Y  Uart_ctl_0/Wen_cnt_RNO_0\[3\]/B  Uart_ctl_0/Wen_cnt_RNO_0\[3\]/Y  Uart_ctl_0/Wen_cnt_RNO\[3\]/A  Uart_ctl_0/Wen_cnt_RNO\[3\]/Y  Uart_ctl_0/Wen_cnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/dqm_4_iv_i_0_o3\[0\]/A  Sdram_cmd_0/dqm_4_iv_i_0_o3\[0\]/Y  Sdram_cmd_0/dqm_1_RNO_0\[0\]/B  Sdram_cmd_0/dqm_1_RNO_0\[0\]/Y  Sdram_cmd_0/dqm_1_RNO\[0\]/A  Sdram_cmd_0/dqm_1_RNO\[0\]/Y  Sdram_cmd_0/dqm_1\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/PrState\[5\]/CLK  Uart_ctl_0/PrState\[5\]/Q  Uart_ctl_0/PrState_RNITTA7\[0\]/A  Uart_ctl_0/PrState_RNITTA7\[0\]/Y  Uart_ctl_0/Answer_start_RNO/C  Uart_ctl_0/Answer_start_RNO/Y  Uart_ctl_0/Answer_start/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[0\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIJ0FC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIUGMI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNIA1UO\[3\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/RowCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/SPI_En_0/Q  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/A  CMOS_DrvX_0/Module_SPI_Set/CntEn_RNISPS8/Y  CMOS_DrvX_0/Module_SPI_Set/Eof/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[1\]/CLK  ParaUpdata_0/BaudCnt\[1\]/Q  ParaUpdata_0/un4_baudcnt_1_I_16/B  ParaUpdata_0/un4_baudcnt_1_I_16/Y  ParaUpdata_0/un4_baudcnt_1_I_30/A  ParaUpdata_0/un4_baudcnt_1_I_30/Y  ParaUpdata_0/un4_baudcnt_1_I_31/A  ParaUpdata_0/un4_baudcnt_1_I_31/Y  ParaUpdata_0/BaudCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[1\]/CLK  ParaUpdata_0/BaudCnt\[1\]/Q  ParaUpdata_0/un4_baudcnt_1_I_16/B  ParaUpdata_0/un4_baudcnt_1_I_16/Y  ParaUpdata_0/un4_baudcnt_1_I_37/A  ParaUpdata_0/un4_baudcnt_1_I_37/Y  ParaUpdata_0/un4_baudcnt_1_I_38/A  ParaUpdata_0/un4_baudcnt_1_I_38/Y  ParaUpdata_0/BaudCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/BaudCnt\[1\]/CLK  ParaUpdata_0/BaudCnt\[1\]/Q  ParaUpdata_0/un4_baudcnt_1_I_16/B  ParaUpdata_0/un4_baudcnt_1_I_16/Y  ParaUpdata_0/un4_baudcnt_1_I_44/A  ParaUpdata_0/un4_baudcnt_1_I_44/Y  ParaUpdata_0/un4_baudcnt_1_I_45/A  ParaUpdata_0/un4_baudcnt_1_I_45/Y  ParaUpdata_0/BaudCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_30/A  Uart_ctl_0/un4_baudcnt_1_I_30/Y  Uart_ctl_0/un4_baudcnt_1_I_31/A  Uart_ctl_0/un4_baudcnt_1_I_31/Y  Uart_ctl_0/BaudCnt\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_37/A  Uart_ctl_0/un4_baudcnt_1_I_37/Y  Uart_ctl_0/un4_baudcnt_1_I_38/A  Uart_ctl_0/un4_baudcnt_1_I_38/Y  Uart_ctl_0/BaudCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/BaudCnt\[1\]/CLK  Uart_ctl_0/BaudCnt\[1\]/Q  Uart_ctl_0/un4_baudcnt_1_I_16/B  Uart_ctl_0/un4_baudcnt_1_I_16/Y  Uart_ctl_0/un4_baudcnt_1_I_44/A  Uart_ctl_0/un4_baudcnt_1_I_44/Y  Uart_ctl_0/un4_baudcnt_1_I_45/A  Uart_ctl_0/un4_baudcnt_1_I_45/Y  Uart_ctl_0/BaudCnt\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/DataCtl/CLK  ParaUpdata_0/DataCtl/Q  ParaUpdata_0/AddrB_RNI40CG\[0\]/B  ParaUpdata_0/AddrB_RNI40CG\[0\]/Y  ParaUpdata_0/AddrB_RNO_1\[2\]/A  ParaUpdata_0/AddrB_RNO_1\[2\]/Y  ParaUpdata_0/AddrB_RNO\[2\]/C  ParaUpdata_0/AddrB_RNO\[2\]/Y  ParaUpdata_0/AddrB\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt\[3\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/DelayCnt\[3\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_5\[2\]/B  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_5\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_3\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/C  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[1\]/C  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/B  COREUART_0/CUARTo0ol/CUARToool_RNIBDOB\[0\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[2\]/C  COREUART_0/CUARTo0ol/CUARTL1II_RNO\[2\]/Y  COREUART_0/CUARTo0ol/CUARTL1II\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1C0_MEM_WADDR_9_inst/Q  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_2/B  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_2/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO_0/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/A  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY_RNO/Y  FrameMk_0/GenFIFO_Byte/DFN1P0_EMPTY/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[11\]/CLK  FrameMk_0/DataClkCnt\[11\]/Q  FrameMk_0/DataClkCnt_RNO_3\[11\]/B  FrameMk_0/DataClkCnt_RNO_3\[11\]/Y  FrameMk_0/DataClkCnt_RNO_1\[11\]/A  FrameMk_0/DataClkCnt_RNO_1\[11\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/B  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/CmdWord\[1\]/CLK  Uart_ctl_0/CmdWord\[1\]/Q  Uart_ctl_0/Err_3_i_0_o2_RNO/B  Uart_ctl_0/Err_3_i_0_o2_RNO/Y  Uart_ctl_0/Err_3_i_0_o2/B  Uart_ctl_0/Err_3_i_0_o2/Y  Uart_ctl_0/Err_3_i_0_a5/A  Uart_ctl_0/Err_3_i_0_a5/Y  Uart_ctl_0/Err_RNO/C  Uart_ctl_0/Err_RNO/Y  Uart_ctl_0/Err/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/PrState_RNO_6\[2\]/B  FrameMk_0/REGEN/PrState_RNO_6\[2\]/Y  FrameMk_0/REGEN/PrState_RNO_1\[2\]/C  FrameMk_0/REGEN/PrState_RNO_1\[2\]/Y  FrameMk_0/REGEN/PrState_RNO\[2\]/B  FrameMk_0/REGEN/PrState_RNO\[2\]/Y  FrameMk_0/REGEN/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt\[1\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt\[1\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNIT1IC\[1\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNIT1IC\[1\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNIT2RI\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNIT2RI\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNO_0\[4\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNO_0\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNO\[4\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt_RNO\[4\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_X/DelayCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_rdGen/CycCnt\[7\]/CLK  Main_ctl4SD_0/fifo_rdGen/CycCnt\[7\]/Q  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/A  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNISLH61\[7\]/Y  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/B  Main_ctl4SD_0/fifo_rdGen/CycCnt_RNIOECB1\[8\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/B  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_3\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/A  Main_ctl4SD_0/fifo_rdGen/PrState_RNO_2\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/C  Main_ctl4SD_0/fifo_rdGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_rdGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[3\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[3\]/Q  FrameMk_0/REGEN/PrState_RNI3BM5\[2\]/A  FrameMk_0/REGEN/PrState_RNI3BM5\[2\]/Y  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/B  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/fifo_wrGen/CycCnt\[3\]/CLK  Main_ctl4SD_0/fifo_wrGen/CycCnt\[3\]/Q  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNILRP1\[4\]/A  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNILRP1\[4\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIE7K3\[9\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIE7K3\[9\]/Y  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIJI29\[5\]/B  Main_ctl4SD_0/fifo_wrGen/CycCnt_RNIJI29\[5\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState_RNO\[2\]/B  Main_ctl4SD_0/fifo_wrGen/PrState_RNO\[2\]/Y  Main_ctl4SD_0/fifo_wrGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/Prstate\[5\]/CLK  FrameMk_0/Prstate\[5\]/Q  FrameMk_0/Prstate_RNISS58\[1\]/C  FrameMk_0/Prstate_RNISS58\[1\]/Y  FrameMk_0/ClkEn_1_RNI325E/B  FrameMk_0/ClkEn_1_RNI325E/Y  FrameMk_0/DelayCnt_RNO\[1\]/C  FrameMk_0/DelayCnt_RNO\[1\]/Y  FrameMk_0/DelayCnt\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[2\]/CLK  ParaUpdata_0/ExposureT\[2\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[13\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/Accnum\[5\]/CLK  ParaUpdata_0/Accnum\[5\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIAGN4\[5\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIAGN4\[5\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIISE9\[4\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIISE9\[4\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIU4BS\[0\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIU4BS\[0\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/PrState_RNO\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/PrState_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/PrState\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[6\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I77_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I77_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I86_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I86_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[7\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[7\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[8\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I76_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I76_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I88_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I88_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[9\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/CLK  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[10\]/Q  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I75_Y/B  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I75_Y/Y  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I90_Y_0/C  CMOS_DrvX_0/Module_PixelArrayTiming/un1_ClkEn_ADD_18x18_medium_area_I90_Y_0/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/B  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt_RNO\[11\]/Y  CMOS_DrvX_0/Module_PixelArrayTiming/InitCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/GenFIFO_Byte/DFN1E1C0_Q_2_inst/CLK  FrameMk_0/GenFIFO_Byte/DFN1E1C0_Q_2_inst/Q  FrameMk_0/ByteDout_RNO_10\[2\]/B  FrameMk_0/ByteDout_RNO_10\[2\]/Y  FrameMk_0/ByteDout_RNO_6\[2\]/B  FrameMk_0/ByteDout_RNO_6\[2\]/Y  FrameMk_0/ByteDout_RNO_4\[2\]/A  FrameMk_0/ByteDout_RNO_4\[2\]/Y  FrameMk_0/ByteDout_RNO_1\[2\]/B  FrameMk_0/ByteDout_RNO_1\[2\]/Y  FrameMk_0/ByteDout_RNO\[2\]/B  FrameMk_0/ByteDout_RNO\[2\]/Y  FrameMk_0/ByteDout\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/WFifo_re_RNO_1/B  Sdram_cmd_0/WFifo_re_RNO_1/Y  Sdram_cmd_0/WFifo_re_RNO_0/C  Sdram_cmd_0/WFifo_re_RNO_0/Y  Sdram_cmd_0/WFifo_re_RNO/B  Sdram_cmd_0/WFifo_re_RNO/Y  Sdram_cmd_0/WFifo_re/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/Phase2Cnt\[0\]/CLK  FrameMk_0/REGEN/Phase2Cnt\[0\]/Q  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/A  FrameMk_0/REGEN/Phase2Cnt_RNIARQC\[1\]/Y  FrameMk_0/REGEN/PrState_RNO_1\[1\]/C  FrameMk_0/REGEN/PrState_RNO_1\[1\]/Y  FrameMk_0/REGEN/PrState_RNO\[1\]/C  FrameMk_0/REGEN/PrState_RNO\[1\]/Y  FrameMk_0/REGEN/PrState\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_Y/PrState\[1\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_Y/PrState\[1\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_Y/Phase2Cnt_RNI6C28\[0\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_Y/Phase2Cnt_RNI6C28\[0\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_Y/PrState_RNO_2\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_Y/PrState_RNO_2\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_Y/PrState_RNO\[2\]/C  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_Y/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/Wave_Sync_Y/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[16\]/CLK  Main_ctl4SD_0/LVDS_data\[16\]/Q  FrameMk_0/data_reg_RNO_20\[5\]/B  FrameMk_0/data_reg_RNO_20\[5\]/Y  FrameMk_0/data_reg_RNO_14\[5\]/A  FrameMk_0/data_reg_RNO_14\[5\]/Y  FrameMk_0/data_reg_RNO_4\[5\]/C  FrameMk_0/data_reg_RNO_4\[5\]/Y  FrameMk_0/data_reg_RNO_0\[5\]/B  FrameMk_0/data_reg_RNO_0\[5\]/Y  FrameMk_0/data_reg_RNO\[5\]/A  FrameMk_0/data_reg_RNO\[5\]/Y  FrameMk_0/data_reg\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/lvds_fifoRdGen/PrState\[3\]/CLK  Main_ctl4SD_0/lvds_fifoRdGen/PrState\[3\]/Q  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNI57ON\[0\]/C  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNI57ON\[0\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNIT46K1\[4\]/B  Main_ctl4SD_0/lvds_fifoRdGen/PrState_RNIT46K1\[4\]/Y  Main_ctl4SD_0/lvds_fifoRdGen/CycCnt\[9\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_2\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[13\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[13\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/LVDS_data\[42\]/CLK  Main_ctl4SD_0/LVDS_data\[42\]/Q  FrameMk_0/data_reg_RNO_10\[1\]/B  FrameMk_0/data_reg_RNO_10\[1\]/Y  FrameMk_0/data_reg_RNO_4\[1\]/A  FrameMk_0/data_reg_RNO_4\[1\]/Y  FrameMk_0/data_reg_RNO_1\[1\]/A  FrameMk_0/data_reg_RNO_1\[1\]/Y  FrameMk_0/data_reg_RNO\[1\]/B  FrameMk_0/data_reg_RNO\[1\]/Y  FrameMk_0/data_reg\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/ParaCnt\[2\]/CLK  Uart_ctl_0/ParaCnt\[2\]/Q  Uart_ctl_0/ParaLen_RNIUQKF\[2\]/B  Uart_ctl_0/ParaLen_RNIUQKF\[2\]/Y  Uart_ctl_0/ParaLen_RNI4CJU1\[2\]/B  Uart_ctl_0/ParaLen_RNI4CJU1\[2\]/Y  Uart_ctl_0/PrState_RNO_0\[0\]/B  Uart_ctl_0/PrState_RNO_0\[0\]/Y  Uart_ctl_0/PrState_RNO\[0\]/C  Uart_ctl_0/PrState_RNO\[0\]/Y  Uart_ctl_0/PrState\[0\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[2\]/CLK  ParaUpdata_0/ExposureT\[2\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[8\]/B  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_1\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[8\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[8\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[3\]/CLK  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[3\]/Q  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_4_RNO\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_4_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_4\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_a2_1_4\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_0_tz\[2\]/B  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_ns_0_0_0_tz\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/A  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState_RNO\[2\]/Y  CMOS_DrvX_0/Module_Y_X_Addressing/ADC_RdENGen/PrState\[2\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[0\]/CLK  ParaUpdata_0/ExposureT\[0\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1_0\[9\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_24_i_a5_1_0\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[9\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[9\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[9\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[9\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[3\]/CLK  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt\[3\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI68N4\[3\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNI68N4\[3\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIACE9\[2\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIACE9\[2\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIU4BS\[0\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/ACCcnt_RNIU4BS\[0\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/PrState_RNO\[6\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/PrState_RNO\[6\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/PrState\[6\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNO/A  COREUART_0/CUARTo0ol/CUARTi1ii_RNO/Y  COREUART_0/CUARTo0ol/CUARTi1ii/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/REGEN/PrState\[4\]/CLK  FrameMk_0/REGEN/PrState\[4\]/Q  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/C  FrameMk_0/REGEN/PrState_RNIBH0J\[4\]/Y  FrameMk_0/REGEN/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT Main_ctl4SD_0/FifoRowRdOutGen/PrState\[4\]/CLK  Main_ctl4SD_0/FifoRowRdOutGen/PrState\[4\]/Q  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/C  Main_ctl4SD_0/FifoRowRdOutGen/PrState_RNIA90M1\[4\]/Y  Main_ctl4SD_0/FifoRowRdOutGen/CycCnt\[11\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT FrameMk_0/DataClkCnt\[9\]/CLK  FrameMk_0/DataClkCnt\[9\]/Q  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/A  FrameMk_0/DataClkCnt_RNIR2OV\[9\]/Y  FrameMk_0/DataClkCnt_RNO_0\[11\]/A  FrameMk_0/DataClkCnt_RNO_0\[11\]/Y  FrameMk_0/DataClkCnt_RNO\[11\]/C  FrameMk_0/DataClkCnt_RNO\[11\]/Y  FrameMk_0/DataClkCnt\[11\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[1\]/CLK  SDRAM_wr_0/wr_state\[1\]/Q  Sdram_cmd_0/cas_n_RNO_4/C  Sdram_cmd_0/cas_n_RNO_4/Y  Sdram_cmd_0/cas_n_RNO_0/B  Sdram_cmd_0/cas_n_RNO_0/Y  Sdram_cmd_0/cas_n_RNO/A  Sdram_cmd_0/cas_n_RNO/Y  Sdram_cmd_0/cas_n/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Uart_ctl_0/OvertimeCnt\[0\]/CLK  Uart_ctl_0/OvertimeCnt\[0\]/Q  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/A  Uart_ctl_0/OvertimeCnt_RNIGJQH\[2\]/Y  Uart_ctl_0/OvertimeCnt_RNIBQFP\[3\]/A  Uart_ctl_0/OvertimeCnt_RNIBQFP\[3\]/Y  Uart_ctl_0/OvertimeCnt_RNO\[4\]/A  Uart_ctl_0/OvertimeCnt_RNO\[4\]/Y  Uart_ctl_0/OvertimeCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARTL1II\[1\]/CLK  COREUART_0/CUARTo0ol/CUARTL1II\[1\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/C  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/B  COREUART_0/CUARTo0ol/CUARTi1ii_RNIJEIM/Y  COREUART_0/CUARTo0ol/CUARTOO1I\[7\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT ParaUpdata_0/ExposureT\[1\]/CLK  ParaUpdata_0/ExposureT\[1\]/Q  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[12\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_3\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[12\]/C  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO_0\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/A  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime_RNO\[12\]/Y  CMOS_DrvX_0/Module_CMOS_Ctl/InitTime\[12\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDRAM_wr_0/wr_state\[0\]/CLK  SDRAM_wr_0/wr_state\[0\]/Q  Sdram_cmd_0/addr_RNO_5\[10\]/A  Sdram_cmd_0/addr_RNO_5\[10\]/Y  Sdram_cmd_0/addr_RNO_2\[10\]/A  Sdram_cmd_0/addr_RNO_2\[10\]/Y  Sdram_cmd_0/addr_RNO\[10\]/C  Sdram_cmd_0/addr_RNO\[10\]/Y  Sdram_cmd_0/addr\[10\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/CLK  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[0\]/Q  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNITNQF\[1\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/A  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNIT9ON\[2\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[3\]/B  CMOS_DrvX_0/Module_SPI_Set/DivCnt_RNO\[3\]/Y  CMOS_DrvX_0/Module_SPI_Set/DivCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/byteRdEnGen/DelayCnt\[0\]/CLK  Main_ctl4SD_0/byteRdEnGen/DelayCnt\[0\]/Q  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI12LC\[1\]/B  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI12LC\[1\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI3JVI\[2\]/A  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNI3JVI\[2\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNO\[3\]/B  Main_ctl4SD_0/byteRdEnGen/DelayCnt_RNO\[3\]/Y  Main_ctl4SD_0/byteRdEnGen/DelayCnt\[3\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/CUARTo0ol/CUARToool\[0\]/CLK  COREUART_0/CUARTo0ol/CUARToool\[0\]/Q  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/B  COREUART_0/CUARTo0ol/CUARTL1II_RNIK5QC\[3\]/Y  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/A  COREUART_0/CUARTo0ol/CUARTL1II_RNIF4OJ\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/B  COREUART_0/CUARTo0ol/CUARToool_RNO\[1\]/Y  COREUART_0/CUARTo0ol/CUARToool\[1\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[1\]/CLK  Main_ctl4SD_0/ChSel\[1\]/Q  Main_ctl4SD_0/ChSel_RNITABA\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[68\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[68\]/Y  Main_ctl4SD_0/Data2Fifo\[68\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/FrameCnt\[1\]/CLK  FrameMk_0/FrameCnt\[1\]/Q  FrameMk_0/FrameCnt_RNINQC6\[2\]/B  FrameMk_0/FrameCnt_RNINQC6\[2\]/Y  FrameMk_0/FrameCnt_RNIMCLA\[4\]/B  FrameMk_0/FrameCnt_RNIMCLA\[4\]/Y  FrameMk_0/FrameCnt_RNO\[5\]/A  FrameMk_0/FrameCnt_RNO\[5\]/Y  FrameMk_0/FrameCnt\[5\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT Main_ctl4SD_0/ChSel\[1\]/CLK  Main_ctl4SD_0/ChSel\[1\]/Q  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/A  Main_ctl4SD_0/ChSel_RNITABA_2\[1\]/Y  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/S  Main_ctl4SD_0/Data2Fifo_RNO\[17\]/Y  Main_ctl4SD_0/Data2Fifo\[17\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT FrameMk_0/REGEN/CycCnt\[0\]/CLK  FrameMk_0/REGEN/CycCnt\[0\]/Q  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/B  FrameMk_0/REGEN/CycCnt_RNIV33\[1\]/Y  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/A  FrameMk_0/REGEN/CycCnt_RNI0M4\[2\]/Y  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/B  FrameMk_0/REGEN/CycCnt_RNI286\[3\]/Y  FrameMk_0/REGEN/CycCnt_RNO\[4\]/B  FrameMk_0/REGEN/CycCnt_RNO\[4\]/Y  FrameMk_0/REGEN/CycCnt\[4\]/D  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_data_0/sys_dataout5_0/A  Sdram_data_0/sys_dataout5_0/Y  Sdram_data_0/Sys_dataOut\[30\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_data_0/sys_dataout5_1/A  Sdram_data_0/sys_dataout5_1/Y  Sdram_data_0/Sys_dataOut\[52\]/E  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT SDram_rd_0/rd_state\[0\]/CLK  SDram_rd_0/rd_state\[0\]/Q  Sdram_data_0/sys_dataout5/A  Sdram_data_0/sys_dataout5/Y  Sdram_data_0/Sys_dataOut\[71\]/E  	(9.7:9.7:9.7) )

  )
)
)
