---
MainSourceFile:  /home/aa/FPGA_space/test/build/key_led/solution1/.autopilot/db/key_led.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/test/build/key_led/solution1/.autopilot/db/key_led.pp.0.cpp
        Offset:          503912
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/test/build/key_led/solution1/.autopilot/db/key_led.pp.0.cpp
        Offset:          504378
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/test/build/key_led/solution1/.autopilot/db/key_led.pp.0.cpp
        Offset:          504845
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/aa/FPGA_space/test/build/key_led/solution1/.autopilot/db/key_led.pp.0.cpp
        Offset:          788238
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
...
