{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 21:38:18 2019 " "Info: Processing started: Fri May 31 21:38:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[8\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[8\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[9\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[9\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[10\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[10\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[15\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[15\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[17\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[17\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[18\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[18\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[19\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[19\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[20\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[20\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[21\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[21\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[22\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[22\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[23\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[23\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[25\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[25\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[26\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[26\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[29\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[29\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[3\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[3\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[4\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[4\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[5\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[5\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[6\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[6\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[11\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[11\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[24\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[24\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[27\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[27\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[28\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[28\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[0\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[0\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[1\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[1\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[2\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[2\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[7\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[7\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 " "Info: Detected gated clock \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1\" as buffer" {  } { { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|d_read " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|d_read\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3448 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|d_read" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3425 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_requests_sysid_control_slave~0 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_requests_sysid_control_slave~0\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3428 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_requests_sysid_control_slave~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0~2 " "Info: Detected gated clock \"system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0~2\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 61 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|d_write " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|d_write\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3449 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|d_write" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_waitrequest " "Info: Detected ripple clock \"system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_waitrequest\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 857 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_waitrequest" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\] register system0:u0\|cpu:the_cpu\|A_slow_inst_result\[30\] -2.721 ns " "Info: Slack time is -2.721 ns for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\]\" and destination register \"system0:u0\|cpu:the_cpu\|A_slow_inst_result\[30\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "64.76 MHz 15.442 ns " "Info: Fmax is 64.76 MHz (period= 15.442 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.904 ns + Largest register register " "Info: + Largest register to register requirement is -0.904 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.642 ns " "Info: + Latch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.642 ns " "Info: - Launch edge is 2.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns 2.642 ns inverted 50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.940 ns + Largest " "Info: + Largest clock skew is -5.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.669 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[30\] 3 REG LCFF_X29_Y17_N11 1 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X29_Y17_N11; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[30\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[30] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.12 % ) " "Info: Total cell delay = 0.537 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 79.88 % ) " "Info: Total interconnect delay = 2.132 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[30] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[30] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 8.609 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 8.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.787 ns) 2.918 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\] 3 REG LCFF_X28_Y20_N21 2 " "Info: 3: + IC(1.040 ns) + CELL(0.787 ns) = 2.918 ns; Loc. = LCFF_X28_Y20_N21; Fanout = 2; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[19] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.398 ns) 3.645 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3 4 COMB LCCOMB_X28_Y20_N24 1 " "Info: 4: + IC(0.329 ns) + CELL(0.398 ns) = 3.645 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[19] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.406 ns) 4.314 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5 5 COMB LCCOMB_X28_Y20_N16 13 " "Info: 5: + IC(0.263 ns) + CELL(0.406 ns) = 4.314 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 13; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.275 ns) 5.274 ns system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 6 COMB LCCOMB_X29_Y19_N14 36 " "Info: 6: + IC(0.685 ns) + CELL(0.275 ns) = 5.274 ns; Loc. = LCCOMB_X29_Y19_N14; Fanout = 36; COMB Node = 'system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.150 ns) 5.844 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 7 COMB LCCOMB_X30_Y19_N0 1 " "Info: 7: + IC(0.420 ns) + CELL(0.150 ns) = 5.844 ns; Loc. = LCCOMB_X30_Y19_N0; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.000 ns) 7.078 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(1.234 ns) + CELL(0.000 ns) = 7.078 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.150 ns) 8.609 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\] 9 REG LCCOMB_X29_Y17_N30 1 " "Info: 9: + IC(1.381 ns) + CELL(0.150 ns) = 8.609 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 25.16 % ) " "Info: Total cell delay = 2.166 ns ( 25.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.443 ns ( 74.84 % ) " "Info: Total interconnect delay = 6.443 ns ( 74.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.609 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[19] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.609 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[19] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] {} } { 0.000ns 1.091ns 1.040ns 0.329ns 0.263ns 0.685ns 0.420ns 1.234ns 1.381ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.406ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[30] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[30] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.609 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[19] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.609 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[19] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] {} } { 0.000ns 1.091ns 1.040ns 0.329ns 0.263ns 0.685ns 0.420ns 1.234ns 1.381ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.406ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[30] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[30] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.609 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[19] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.609 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[19] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] {} } { 0.000ns 1.091ns 1.040ns 0.329ns 0.263ns 0.685ns 0.420ns 1.234ns 1.381ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.406ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.817 ns - Longest register register " "Info: - Longest register to register delay is 1.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\] 1 REG LCCOMB_X29_Y17_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.149 ns) 0.414 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~30 2 COMB LCCOMB_X29_Y17_N0 1 " "Info: 2: + IC(0.265 ns) + CELL(0.149 ns) = 0.414 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~30'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~30 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 0.808 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[30\]~487 3 COMB LCCOMB_X29_Y17_N12 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 0.808 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[30\]~487'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~30 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~487 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 1.200 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[30\]~488 4 COMB LCCOMB_X29_Y17_N14 2 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 1.200 ns; Loc. = LCCOMB_X29_Y17_N14; Fanout = 2; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[30\]~488'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~487 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~488 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.366 ns) 1.817 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[30\] 5 REG LCFF_X29_Y17_N11 1 " "Info: 5: + IC(0.251 ns) + CELL(0.366 ns) = 1.817 ns; Loc. = LCFF_X29_Y17_N11; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[30\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~488 system0:u0|cpu:the_cpu|A_slow_inst_result[30] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 44.85 % ) " "Info: Total cell delay = 0.815 ns ( 44.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 55.15 % ) " "Info: Total interconnect delay = 1.002 ns ( 55.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~30 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~487 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~488 system0:u0|cpu:the_cpu|A_slow_inst_result[30] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.817 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~30 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~487 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~488 {} system0:u0|cpu:the_cpu|A_slow_inst_result[30] {} } { 0.000ns 0.265ns 0.244ns 0.242ns 0.251ns } { 0.000ns 0.149ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[30] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[30] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.609 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[19] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.609 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[19] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] {} } { 0.000ns 1.091ns 1.040ns 0.329ns 0.263ns 0.685ns 0.420ns 1.234ns 1.381ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.406ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~30 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~487 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~488 system0:u0|cpu:the_cpu|A_slow_inst_result[30] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.817 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~30 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~487 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[30]~488 {} system0:u0|cpu:the_cpu|A_slow_inst_result[30] {} } { 0.000ns 0.265ns 0.244ns 0.242ns 0.251ns } { 0.000ns 0.149ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' 64 " "Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' along 64 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\] register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[27\] 2.146 ns " "Info: Slack time is 2.146 ns for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\]\" and destination register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[27\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.789 ns + Largest register register " "Info: + Largest register to register requirement is 9.789 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.642 ns " "Info: - Launch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 destination 2.657 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 277 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[27\] 3 REG LCFF_X44_Y18_N29 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X44_Y18_N29; Fanout = 3; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[27\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.654 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\] 3 REG LCFF_X40_Y19_N3 5 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X40_Y19_N3; Fanout = 5; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.643 ns - Longest register register " "Info: - Longest register to register delay is 7.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\] 1 REG LCFF_X40_Y19_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y19_N3; Fanout = 5; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.393 ns) 0.721 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~1 2 COMB LCCOMB_X40_Y19_N10 2 " "Info: 2: + IC(0.328 ns) + CELL(0.393 ns) = 0.721 ns; Loc. = LCCOMB_X40_Y19_N10; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.792 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~3 3 COMB LCCOMB_X40_Y19_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.792 ns; Loc. = LCCOMB_X40_Y19_N12; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.951 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~5 4 COMB LCCOMB_X40_Y19_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.951 ns; Loc. = LCCOMB_X40_Y19_N14; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.022 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~7 5 COMB LCCOMB_X40_Y19_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.022 ns; Loc. = LCCOMB_X40_Y19_N16; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.093 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~9 6 COMB LCCOMB_X40_Y19_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.093 ns; Loc. = LCCOMB_X40_Y19_N18; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.164 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~11 7 COMB LCCOMB_X40_Y19_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.164 ns; Loc. = LCCOMB_X40_Y19_N20; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~11'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.235 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~13 8 COMB LCCOMB_X40_Y19_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.235 ns; Loc. = LCCOMB_X40_Y19_N22; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~13'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.306 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~15 9 COMB LCCOMB_X40_Y19_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.306 ns; Loc. = LCCOMB_X40_Y19_N24; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~15'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.377 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~17 10 COMB LCCOMB_X40_Y19_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.377 ns; Loc. = LCCOMB_X40_Y19_N26; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~17'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.787 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~18 11 COMB LCCOMB_X40_Y19_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 1.787 ns; Loc. = LCCOMB_X40_Y19_N28; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~18'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.393 ns) 3.436 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~39 12 COMB LCCOMB_X41_Y18_N6 1 " "Info: 12: + IC(1.256 ns) + CELL(0.393 ns) = 3.436 ns; Loc. = LCCOMB_X41_Y18_N6; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~39'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.507 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~41 13 COMB LCCOMB_X41_Y18_N8 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.507 ns; Loc. = LCCOMB_X41_Y18_N8; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~41'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.578 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~43 14 COMB LCCOMB_X41_Y18_N10 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.578 ns; Loc. = LCCOMB_X41_Y18_N10; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~43'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.649 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~45 15 COMB LCCOMB_X41_Y18_N12 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.649 ns; Loc. = LCCOMB_X41_Y18_N12; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~45'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.808 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~47 16 COMB LCCOMB_X41_Y18_N14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.159 ns) = 3.808 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~47'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.879 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~49 17 COMB LCCOMB_X41_Y18_N16 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.879 ns; Loc. = LCCOMB_X41_Y18_N16; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~49'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.950 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~51 18 COMB LCCOMB_X41_Y18_N18 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.950 ns; Loc. = LCCOMB_X41_Y18_N18; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~51'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.021 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~53 19 COMB LCCOMB_X41_Y18_N20 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.021 ns; Loc. = LCCOMB_X41_Y18_N20; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~53'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.092 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~55 20 COMB LCCOMB_X41_Y18_N22 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.092 ns; Loc. = LCCOMB_X41_Y18_N22; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~55'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.163 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~57 21 COMB LCCOMB_X41_Y18_N24 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.163 ns; Loc. = LCCOMB_X41_Y18_N24; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~57'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.234 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~59 22 COMB LCCOMB_X41_Y18_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.234 ns; Loc. = LCCOMB_X41_Y18_N26; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~59'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.305 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~61 23 COMB LCCOMB_X41_Y18_N28 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.305 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~61'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.715 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~62 24 COMB LCCOMB_X41_Y18_N30 1 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 4.715 ns; Loc. = LCCOMB_X41_Y18_N30; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~62'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.150 ns) 5.887 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~161 25 COMB LCCOMB_X44_Y19_N0 2 " "Info: 25: + IC(1.022 ns) + CELL(0.150 ns) = 5.887 ns; Loc. = LCCOMB_X44_Y19_N0; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~161'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 6.294 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~164 26 COMB LCCOMB_X44_Y19_N16 31 " "Info: 26: + IC(0.257 ns) + CELL(0.150 ns) = 6.294 ns; Loc. = LCCOMB_X44_Y19_N16; Fanout = 31; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~164'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.437 ns) 7.559 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg~171 27 COMB LCCOMB_X44_Y18_N28 1 " "Info: 27: + IC(0.828 ns) + CELL(0.437 ns) = 7.559 ns; Loc. = LCCOMB_X44_Y18_N28; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg~171'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~171 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.643 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[27\] 28 REG LCFF_X44_Y18_N29 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 7.643 ns; Loc. = LCFF_X44_Y18_N29; Fanout = 3; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[27\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~171 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.952 ns ( 51.71 % ) " "Info: Total cell delay = 3.952 ns ( 51.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 48.29 % ) " "Info: Total interconnect delay = 3.691 ns ( 48.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.643 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~171 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.643 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~171 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] {} } { 0.000ns 0.328ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.256ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.022ns 0.257ns 0.828ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.643 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~171 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.643 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~171 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] {} } { 0.000ns 0.328ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.256ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.022ns 0.257ns 0.828ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.437ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request register system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 565 ps " "Info: Slack time is 565 ps for clock \"CLOCK_50\" between source register \"system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request\" and destination register \"system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.153 ns + Largest register register " "Info: + Largest register to register requirement is 2.153 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.358 ns + " "Info: + Setup relationship between source and destination is 2.358 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.642 ns " "Info: - Launch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns + Largest " "Info: + Largest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.672 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 471 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X20_Y13_N5 1 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X20_Y13_N5; Fanout = 1; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.663 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.663 ns system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request 3 REG LCFF_X24_Y20_N3 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X24_Y20_N3; Fanout = 2; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.126 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.588 ns - Longest register register " "Info: - Longest register to register delay is 1.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request 1 REG LCFF_X24_Y20_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y20_N3; Fanout = 2; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.149 ns) 1.504 ns system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1~feeder 2 COMB LCCOMB_X20_Y13_N4 1 " "Info: 2: + IC(1.355 ns) + CELL(0.149 ns) = 1.504 ns; Loc. = LCCOMB_X20_Y13_N4; Fanout = 1; COMB Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1~feeder'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.588 ns system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X20_Y13_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.588 ns; Loc. = LCFF_X20_Y13_N5; Fanout = 1; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 14.67 % ) " "Info: Total cell delay = 0.233 ns ( 14.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.355 ns ( 85.33 % ) " "Info: Total interconnect delay = 1.355 ns ( 85.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.588 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 1.355ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.588 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 1.355ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] register sld_hub:sld_hub_inst\|tdo 160.51 MHz 6.23 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 160.51 MHz between source register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 6.23 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.893 ns + Longest register register " "Info: + Longest register to register delay is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] 1 REG LCFF_X21_Y17_N3 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N3; Fanout = 43; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.376 ns) 1.445 ns sld_hub:sld_hub_inst\|tdo~5 2 COMB LCCOMB_X16_Y17_N6 3 " "Info: 2: + IC(1.069 ns) + CELL(0.376 ns) = 1.445 ns; Loc. = LCCOMB_X16_Y17_N6; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.438 ns) 2.179 ns sld_hub:sld_hub_inst\|tdo~7 3 COMB LCCOMB_X16_Y17_N26 1 " "Info: 3: + IC(0.296 ns) + CELL(0.438 ns) = 2.179 ns; Loc. = LCCOMB_X16_Y17_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.376 ns) 2.809 ns sld_hub:sld_hub_inst\|tdo~10 4 COMB LCCOMB_X16_Y17_N0 1 " "Info: 4: + IC(0.254 ns) + CELL(0.376 ns) = 2.809 ns; Loc. = LCCOMB_X16_Y17_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.893 ns sld_hub:sld_hub_inst\|tdo 5 REG LCFF_X16_Y17_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.893 ns; Loc. = LCFF_X16_Y17_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 44.04 % ) " "Info: Total cell delay = 1.274 ns ( 44.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.619 ns ( 55.96 % ) " "Info: Total interconnect delay = 1.619 ns ( 55.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.069ns 0.296ns 0.254ns 0.000ns } { 0.000ns 0.376ns 0.438ns 0.376ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.438 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.438 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X16_Y17_N1 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = LCFF_X16_Y17_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.901 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.446 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 4.446 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] 3 REG LCFF_X21_Y17_N3 43 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 4.446 ns; Loc. = LCFF_X21_Y17_N3; Fanout = 43; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.08 % ) " "Info: Total cell delay = 0.537 ns ( 12.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.909 ns ( 87.92 % ) " "Info: Total interconnect delay = 3.909 ns ( 87.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.893 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.893 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.069ns 0.296ns 0.254ns 0.000ns } { 0.000ns 0.376ns 0.438ns 0.376ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\] register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\] 163 ps " "Info: Minimum slack time is 163 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\]\" and destination register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.842 ns + Shortest register register " "Info: + Shortest register to register delay is 0.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\] 1 REG LCFF_X30_Y17_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N15; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|Mux18~2 2 COMB LCCOMB_X30_Y17_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y17_N14; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|Mux18~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 0.842 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\] 3 REG LCCOMB_X30_Y17_N28 1 " "Info: 3: + IC(0.248 ns) + CELL(0.271 ns) = 0.842 ns; Loc. = LCCOMB_X30_Y17_N28; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.594 ns ( 70.55 % ) " "Info: Total cell delay = 0.594 ns ( 70.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.248 ns ( 29.45 % ) " "Info: Total interconnect delay = 0.248 ns ( 29.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.842 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 0.000ns 0.248ns } { 0.000ns 0.323ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.679 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.679 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-5.000 ns + " "Info: + Hold relationship between source and destination is -5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -7.358 ns " "Info: + Latch edge is -7.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns 2.642 ns inverted 50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.929 ns + Smallest " "Info: + Smallest clock skew is 5.929 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 8.598 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 8.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.787 ns) 2.918 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\] 3 REG LCFF_X28_Y20_N21 2 " "Info: 3: + IC(1.040 ns) + CELL(0.787 ns) = 2.918 ns; Loc. = LCFF_X28_Y20_N21; Fanout = 2; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[19] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.398 ns) 3.645 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3 4 COMB LCCOMB_X28_Y20_N24 1 " "Info: 4: + IC(0.329 ns) + CELL(0.398 ns) = 3.645 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[19] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.406 ns) 4.314 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5 5 COMB LCCOMB_X28_Y20_N16 13 " "Info: 5: + IC(0.263 ns) + CELL(0.406 ns) = 4.314 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 13; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.275 ns) 5.274 ns system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 6 COMB LCCOMB_X29_Y19_N14 36 " "Info: 6: + IC(0.685 ns) + CELL(0.275 ns) = 5.274 ns; Loc. = LCCOMB_X29_Y19_N14; Fanout = 36; COMB Node = 'system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.150 ns) 5.844 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 7 COMB LCCOMB_X30_Y19_N0 1 " "Info: 7: + IC(0.420 ns) + CELL(0.150 ns) = 5.844 ns; Loc. = LCCOMB_X30_Y19_N0; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.000 ns) 7.078 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(1.234 ns) + CELL(0.000 ns) = 7.078 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.150 ns) 8.598 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\] 9 REG LCCOMB_X30_Y17_N28 1 " "Info: 9: + IC(1.370 ns) + CELL(0.150 ns) = 8.598 ns; Loc. = LCCOMB_X30_Y17_N28; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 25.19 % ) " "Info: Total cell delay = 2.166 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.432 ns ( 74.81 % ) " "Info: Total interconnect delay = 6.432 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.598 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[19] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.598 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[19] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 1.091ns 1.040ns 0.329ns 0.263ns 0.685ns 0.420ns 1.234ns 1.370ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.406ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.669 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.669 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\] 3 REG LCFF_X30_Y17_N15 1 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X30_Y17_N15; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.12 % ) " "Info: Total cell delay = 0.537 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 79.88 % ) " "Info: Total interconnect delay = 2.132 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.598 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[19] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.598 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[19] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 1.091ns 1.040ns 0.329ns 0.263ns 0.685ns 0.420ns 1.234ns 1.370ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.406ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.598 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[19] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.598 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[19] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 1.091ns 1.040ns 0.329ns 0.263ns 0.685ns 0.420ns 1.234ns 1.370ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.406ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.842 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 0.000ns 0.248ns } { 0.000ns 0.323ns 0.271ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.598 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[19] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.598 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[19] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 1.091ns 1.040ns 0.329ns 0.263ns 0.685ns 0.420ns 1.234ns 1.370ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.406ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 391 ps " "Info: Minimum slack time is 391 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen\" and destination register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 1 REG LCFF_X46_Y15_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y15_N25; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen~5 2 COMB LCCOMB_X46_Y15_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X46_Y15_N24; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 3 REG LCFF_X46_Y15_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X46_Y15_N25; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 100.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 destination 2.652 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 277 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.652 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 3 REG LCFF_X46_Y15_N25 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X46_Y15_N25; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.25 % ) " "Info: Total cell delay = 0.537 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 79.75 % ) " "Info: Total interconnect delay = 2.115 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 source 2.652 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 277 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.652 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 3 REG LCFF_X46_Y15_N25 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X46_Y15_N25; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.25 % ) " "Info: Total cell delay = 0.537 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 79.75 % ) " "Info: Total interconnect delay = 2.115 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register system0:u0\|sdram:the_sdram\|i_cmd\[3\] register system0:u0\|sdram:the_sdram\|i_cmd\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"system0:u0\|sdram:the_sdram\|i_cmd\[3\]\" and destination register \"system0:u0\|sdram:the_sdram\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 1 REG LCFF_X8_Y10_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N3; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|sdram:the_sdram\|Selector0~0 2 COMB LCCOMB_X8_Y10_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X8_Y10_N2; Fanout = 1; COMB Node = 'system0:u0\|sdram:the_sdram\|Selector0~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X8_Y10_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X8_Y10_N3; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] {} system0:u0|sdram:the_sdram|Selector0~0 {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.651 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 471 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X8_Y10_N3 2 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X8_Y10_N3; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.651 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 471 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X8_Y10_N3 2 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X8_Y10_N3; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] {} system0:u0|sdram:the_sdram|Selector0~0 {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oDATA\[8\] ENET_DATA\[8\] CLOCK_50 7.453 ns register " "Info: tsu for register \"system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oDATA\[8\]\" (data pin = \"ENET_DATA\[8\]\", clock pin = \"CLOCK_50\") is 7.453 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.800 ns + Longest pin register " "Info: + Longest pin to register delay is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ENET_DATA\[8\] 1 PIN PIN_B20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B20; Fanout = 1; PIN Node = 'ENET_DATA\[8\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns ENET_DATA\[8\]~7 2 COMB IOC_X55_Y36_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X55_Y36_N1; Fanout = 1; COMB Node = 'ENET_DATA\[8\]~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { ENET_DATA[8] ENET_DATA[8]~7 } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.584 ns) + CELL(0.366 ns) 7.800 ns system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oDATA\[8\] 3 REG LCFF_X32_Y17_N15 1 " "Info: 3: + IC(6.584 ns) + CELL(0.366 ns) = 7.800 ns; Loc. = LCFF_X32_Y17_N15; Fanout = 1; REG Node = 'system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oDATA\[8\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.950 ns" { ENET_DATA[8]~7 system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8] } "NODE_NAME" } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.216 ns ( 15.59 % ) " "Info: Total cell delay = 1.216 ns ( 15.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.584 ns ( 84.41 % ) " "Info: Total interconnect delay = 6.584 ns ( 84.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { ENET_DATA[8] ENET_DATA[8]~7 system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { ENET_DATA[8] {} ENET_DATA[8]~7 {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8] {} } { 0.000ns 0.000ns 6.584ns } { 0.000ns 0.850ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 67 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.669 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.669 ns system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oDATA\[8\] 3 REG LCFF_X32_Y17_N15 1 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X32_Y17_N15; Fanout = 1; REG Node = 'system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oDATA\[8\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8] } "NODE_NAME" } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.12 % ) " "Info: Total cell delay = 0.537 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 79.88 % ) " "Info: Total interconnect delay = 2.132 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { ENET_DATA[8] ENET_DATA[8]~7 system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { ENET_DATA[8] {} ENET_DATA[8]~7 {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8] {} } { 0.000ns 0.000ns 6.584ns } { 0.000ns 0.850ns 0.366ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8] {} } { 0.000ns 1.091ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 ENET_WR_N system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N 6.627 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"ENET_WR_N\" through register \"system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N\" is 6.627 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.643 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.643 ns system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N 3 REG LCFF_X36_Y20_N11 17 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X36_Y20_N11; Fanout = 17; REG Node = 'system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N } "NODE_NAME" } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.092 ns + Longest register pin " "Info: + Longest register to pin delay is 6.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N 1 REG LCFF_X36_Y20_N11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y20_N11; Fanout = 17; REG Node = 'system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N } "NODE_NAME" } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.284 ns) + CELL(2.808 ns) 6.092 ns ENET_WR_N 2 PIN PIN_B22 0 " "Info: 2: + IC(3.284 ns) + CELL(2.808 ns) = 6.092 ns; Loc. = PIN_B22; Fanout = 0; PIN Node = 'ENET_WR_N'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N ENET_WR_N } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 46.09 % ) " "Info: Total cell delay = 2.808 ns ( 46.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.284 ns ( 53.91 % ) " "Info: Total interconnect delay = 3.284 ns ( 53.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N ENET_WR_N } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.092 ns" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N {} ENET_WR_N {} } { 0.000ns 3.284ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N ENET_WR_N } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.092 ns" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N {} ENET_WR_N {} } { 0.000ns 3.284ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.436 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.438 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.438 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] 3 REG LCFF_X16_Y17_N25 1 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = LCFF_X16_Y17_N25; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.901 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.268 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.150 ns) 2.184 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~29 2 COMB LCCOMB_X16_Y17_N24 1 " "Info: 2: + IC(2.034 ns) + CELL(0.150 ns) = 2.184 ns; Loc. = LCCOMB_X16_Y17_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~29'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.268 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] 3 REG LCFF_X16_Y17_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.268 ns; Loc. = LCFF_X16_Y17_N25; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 10.32 % ) " "Info: Total cell delay = 0.234 ns ( 10.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.034 ns ( 89.68 % ) " "Info: Total interconnect delay = 2.034 ns ( 89.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.268 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29 {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.034ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.268 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~29 {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.034ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 39 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 21:38:25 2019 " "Info: Processing ended: Fri May 31 21:38:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
