{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "3bbcd736-d66c-46fa-bea7-c2d8b95875ab",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "a0f3da7949b7e3b352257024327de74f",
     "grade": false,
     "grade_id": "name-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "# EE194 Lab 0: Chisel - Part 2: Sequential Circuits, Collections & Memories\n",
    "Make sure you fill in any place that says `YOUR CODE HERE` or \"YOUR ANSWER HERE\" or `YOUR ACTION NEEDED HERE`.\n",
    "\n",
    "If you see `???` right below `YOUR CODE HERE`, make sure to remove that after you have implemented your solution (and before you run the code block).\n",
    "\n",
    "### Import the necessary Chisel dependencies. \n",
    "> There will be cells like these in every lab. Make sure you run them before proceeding to bring the Chisel Library into the Jupyter Notebook scope!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "imposed-egypt",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "53ac310fcfb7cb35f3e686d1755ee2a7",
     "grade": false,
     "grade_id": "imports1",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "interp.configureCompiler(_.settings.processArguments(List(\"-Wconf:cat=deprecation:s\"), true))\n",
    "interp.load.module(os.Path(s\"${System.getProperty(\"user.dir\")}/resource/chisel_deps.sc\"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "respiratory-board",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "901d9fdacbe59a9692672c167d68ce88",
     "grade": false,
     "grade_id": "imports",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chiseltest._\n",
    "import chiseltest.RawTester.test"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "sharp-desperate",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "2e18601908f9b79b143461ca283ebc9d",
     "grade": false,
     "grade_id": "register-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "## Registers\n",
    "> We can use registers to store state across multiple cycles. In Chisel, to build registers we use `Reg` as well as `RegNext` and `RegInit`. A TL;DR is provided below, for more, see [here](https://www.chisel-lang.org/chisel3/docs/explanations/sequential-circuits.html).\n",
    "\n",
    "### Declare a register - `Reg(type)`\n",
    "* `clock` & `reset` logic is handled implicitly by Chisel\n",
    "    * For multiple clock domains, see [here](https://www.chisel-lang.org/docs/explanations/multi-clock)\n",
    "    * For how to implement an async reset, see [here](https://www.chisel-lang.org/docs/explanations/reset)\n",
    "* Reg is not initialized with a (known) value (aka: it'll be initialized with garbage). If you want a register to be set to a value during reset, use `RegInit(init)`.\n",
    "* To set a value, use any connect operator (ex: `:=` -- there are others, see [here](https://www.chisel-lang.org/docs/explanations/connectable))\n",
    "\n",
    "### Set Initial Value - `RegInit(init)`\n",
    "* Value applied synchronously when reset true\n",
    "\n",
    "### Attach Input - `RegNext(next)`\n",
    "* Useful for delaying a signal by a cycle\n",
    "\n",
    "### Enable - `RegEnable(next, optional: init, en)`\n",
    "* Write enable for when to update"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "17ceafaa",
   "metadata": {},
   "source": [
    "### Example: Counter (in a few different ways)\n",
    "Here are 2 examples of a Counter, one using `RegInit` and one ultra-condensed version using `RegEnable` (possible thanks to Chisel abstractions)!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "51dd999a",
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyCounterRegInit(maxVal: Int) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val enable = Input(Bool())\n",
    "        val out = Output(UInt()) // Chisel will infer the width here. This is good for simple designs, but as your design gets more complex, you would want to specify the width here... in this case you probably want to write something like: `Output(UInt(log2Ceil(maxVal + 1).W))`\n",
    "    })\n",
    "\n",
    "    val count = RegInit(0.U(log2Ceil(maxVal + 1).W)) // the log2Ceil here will ensure `out`'s width is bound.\n",
    "    val nextVal = Mux(count < maxVal.U, count + 1.U, 0.U)\n",
    "    count := Mux(io.enable, nextVal, count)\n",
    "    io.out := count\n",
    "}\n",
    "printVerilog(new MyCounterRegInit(15))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1e10cf46",
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyCounterCondensed(maxVal: Int) extends Module{\n",
    "    val io = IO(new Bundle {\n",
    "        val en = Input(Bool())\n",
    "        val out = Output(UInt(log2Ceil(maxVal + 1).W))\n",
    "    })\n",
    "    io.out := RegEnable(Mux(io.out < maxVal.U, io.out + 1.U, 0.U), 0.U, io.en)\n",
    "}\n",
    "printVerilog(new MyCounterCondensed(15))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "77b6aaa9",
   "metadata": {},
   "source": [
    "### Delay 2\n",
    "> Fill in the `Delay2` module such that `out` signal is equal to the `in` signal delayed by 2 cycles."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "damaged-asbestos",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "2510ffc5837458a4086ba03c17f22c91",
     "grade": false,
     "grade_id": "delay2",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "class Delay2 extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val in  = Input(UInt(5.W))\n",
    "        val out = Output(UInt(5.W))\n",
    "    })\n",
    "    \n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "embedded-division",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "f1f9a1d618da2416d2a5289d75b86521",
     "grade": true,
     "grade_id": "test-delay2",
     "locked": true,
     "points": 2,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "def testDelay2: Boolean = {\n",
    "    test(new Delay2) { dut =>\n",
    "        // Cycle0\n",
    "        dut.io.in.poke(5.U)\n",
    "        dut.io.out.expect(0.U)\n",
    "        dut.clock.step(1)\n",
    "\n",
    "        // Cycle1\n",
    "        dut.io.in.poke(4.U)\n",
    "        dut.io.out.expect(0.U)\n",
    "        dut.clock.step(1)\n",
    "\n",
    "        // Cycle2\n",
    "        dut.io.in.poke(3.U)\n",
    "        dut.io.out.expect(5.U)\n",
    "        dut.clock.step(1)\n",
    "\n",
    "        // Cycle3\n",
    "        dut.io.out.expect(4.U)\n",
    "        dut.clock.step(1)\n",
    "\n",
    "        // Cycle4\n",
    "        dut.io.out.expect(3.U)\n",
    "        dut.clock.step(1)\n",
    "    }\n",
    "    true\n",
    "}\n",
    "assert(testDelay2)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3493b381",
   "metadata": {},
   "source": [
    "## State Machines\n",
    "With our knowledge of registers, we can now track state & construct FSMs.\n",
    "\n",
    "`ChiselEnum` provides [enumerations](https://www.chisel-lang.org/docs/explanations/chisel-enum) by assigning them `UInt`s \n",
    "* Do not confuse this with `Enumeration`, which is a Scala concept\n",
    "\n",
    "`ChiselEnum` is helpful for implementing FSM states as it allows you to put human-sensical names to distinct values (and not have to worry about what values get assigned to your states).\n",
    "\n",
    "You might also see `Enum` in older Chisel code -- They function the same, it's just old Chisel that hasn't been updated yet."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2a8dd2b6",
   "metadata": {},
   "outputs": [],
   "source": [
    "object DemoEnum extends ChiselEnum {\n",
    "  val nameA, nameB, nameC = Value\n",
    "  val nameD = Value(5.U) // explicitly assign the value 5 to nameD\n",
    "}\n",
    "\n",
    "println(DemoEnum.nameA, DemoEnum.nameB, DemoEnum.nameC, DemoEnum.nameD)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "90d7a357",
   "metadata": {},
   "source": [
    "### Example: Raccoon ðŸ¦\n",
    "\n",
    "![](./images/raccoon_fsm.svg)\n",
    "\n",
    "The first example uses `when`, `.elsewhen`, `.otherwise` statements.\n",
    "\n",
    "The second examples uses `switch` statements."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1d108c85",
   "metadata": {},
   "outputs": [],
   "source": [
    "object RaccAction extends ChiselEnum {\n",
    "    val hide, wander, rummage, eat = Value\n",
    "}\n",
    "class Raccoon extends Module { // using when\n",
    "    val io = IO(new Bundle {\n",
    "        val noise = Input(Bool())\n",
    "        val trash = Input(Bool())\n",
    "        val food  = Input(Bool())\n",
    "        val action = Output(RaccAction())\n",
    "    })\n",
    "    val state = RegInit(RaccAction.hide)\n",
    "    when (state === RaccAction.hide) {\n",
    "        when (!io.noise)     { state := RaccAction.wander }\n",
    "    } .elsewhen (state === RaccAction.wander) {\n",
    "        when (io.noise)      { state := RaccAction.hide }\n",
    "        .elsewhen (io.trash) { state := RaccAction.rummage }\n",
    "    } .elsewhen (state === RaccAction.rummage) {\n",
    "        when (io.noise)      { state := RaccAction.hide }\n",
    "        .elsewhen (io.food)  { state := RaccAction.eat }\n",
    "    } .elsewhen (state === RaccAction.eat) {\n",
    "        when (io.noise)      { state := RaccAction.hide }\n",
    "        .elsewhen (!io.food) { state := RaccAction.wander }\n",
    "    }\n",
    "    io.action := state\n",
    "}\n",
    "printVerilog(new Raccoon)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "06f10d37",
   "metadata": {},
   "outputs": [],
   "source": [
    "object RaccAction extends ChiselEnum {\n",
    "    val hide, wander, rummage, eat = Value\n",
    "}\n",
    "class Raccoon extends Module { // using switch\n",
    "    val io = IO(new Bundle {\n",
    "        val noise = Input(Bool())\n",
    "        val trash = Input(Bool())\n",
    "        val food  = Input(Bool())\n",
    "        val action = Output(RaccAction())\n",
    "    })\n",
    "    val state = RegInit(RaccAction.hide)\n",
    "    switch(state) {\n",
    "        is (RaccAction.hide) {\n",
    "            when (!io.noise)     { state := RaccAction.wander }\n",
    "        }\n",
    "        is (RaccAction.wander) {\n",
    "            when (io.noise)      { state := RaccAction.hide }\n",
    "            .elsewhen (io.trash) { state := RaccAction.rummage }\n",
    "        }\n",
    "        is (RaccAction.rummage) {\n",
    "            when (io.noise)      { state := RaccAction.hide }\n",
    "            .elsewhen (io.food)  { state := RaccAction.eat }\n",
    "        }\n",
    "        is (RaccAction.eat) {\n",
    "            when (io.noise)      { state := RaccAction.hide }\n",
    "            .elsewhen (!io.food) { state := RaccAction.wander }\n",
    "        }\n",
    "    }\n",
    "    io.action := state\n",
    "}\n",
    "printVerilog(new Raccoon)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "80ad3a4a",
   "metadata": {},
   "outputs": [],
   "source": [
    "test(new Raccoon()) { r =>\n",
    "    r.io.noise.poke(1.B)\n",
    "    r.io.trash.poke(0.B)\n",
    "    r.io.food.poke(0.B)\n",
    "    r.clock.step()\n",
    "    r.io.action.expect(RaccAction.hide)\n",
    "\n",
    "    r.io.noise.poke(0.B)\n",
    "    r.clock.step()\n",
    "    r.io.action.expect(RaccAction.wander)\n",
    "\n",
    "    r.io.trash.poke(1.B)\n",
    "    r.clock.step()\n",
    "    r.io.action.expect(RaccAction.rummage)\n",
    "\n",
    "    r.io.trash.poke(0.B)\n",
    "    r.io.food.poke(1.B)\n",
    "    r.clock.step()\n",
    "    r.io.action.expect(RaccAction.eat)\n",
    "\n",
    "    r.io.food.poke(1.B)\n",
    "    r.clock.step()\n",
    "    r.io.action.expect(RaccAction.eat)\n",
    "\n",
    "    r.io.food.poke(0.B)\n",
    "    r.clock.step()\n",
    "    r.io.action.expect(RaccAction.wander)\n",
    "\n",
    "    r.io.noise.poke(1.B)\n",
    "    r.clock.step()\n",
    "    r.io.action.expect(RaccAction.hide)\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "44c1cc39",
   "metadata": {},
   "source": [
    "### Tapeout FSM\n",
    "\n",
    "> Write Chisel to implement the following FSM using whatever method you prefer. You may assume each transition is a `Bool` input to your Module.\n",
    "\n",
    "![](./images/fsm_exec.svg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "615d4e8f",
   "metadata": {},
   "outputs": [],
   "source": [
    "// YOUR CODE HERE\n",
    "???\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "fe8a8921",
   "metadata": {},
   "outputs": [],
   "source": [
    "def testTOFSM: Boolean = {\n",
    "      test(new TapeoutFSM()) { dut =>\n",
    "            def pulse(sig: chisel3.Bool): Unit = { sig.poke(true.B); dut.clock.step(); sig.poke(false.B); }\n",
    "\n",
    "            // reset\n",
    "            dut.reset.poke(true.B); dut.clock.step(); dut.reset.poke(false.B)\n",
    "\n",
    "            // initial\n",
    "            dut.io.action.expect(FSMState.arch_design)\n",
    "\n",
    "            // arch_design: arch_spec -> RTL\n",
    "            pulse(dut.io.arch_spec)\n",
    "            dut.io.action.expect(FSMState.RTL)\n",
    "\n",
    "            // RTL: rtl_sims_failed -> RTL (self-loop)\n",
    "            pulse(dut.io.rtl_sims_failed)\n",
    "            dut.io.action.expect(FSMState.RTL)\n",
    "\n",
    "            // RTL: rtl_pass -> verification\n",
    "            pulse(dut.io.rtl_pass)\n",
    "            dut.io.action.expect(FSMState.verification)\n",
    "\n",
    "            // verification: need_more_coverage -> verification (self-loop)\n",
    "            pulse(dut.io.need_more_coverage)\n",
    "            dut.io.action.expect(FSMState.verification)\n",
    "\n",
    "            // verification: verification_fail -> RTL\n",
    "            pulse(dut.io.verification_fail)\n",
    "            dut.io.action.expect(FSMState.RTL)\n",
    "\n",
    "            // RTL: rtl_pass -> verification\n",
    "            pulse(dut.io.rtl_pass)\n",
    "            dut.io.action.expect(FSMState.verification)\n",
    "\n",
    "            // verification: verification_impossible -> arch_design\n",
    "            pulse(dut.io.verification_impossible)\n",
    "            dut.io.action.expect(FSMState.arch_design)\n",
    "\n",
    "            // arch_design: confusion -> arch_design (explicit self-loop)\n",
    "            pulse(dut.io.confusion)\n",
    "            dut.io.action.expect(FSMState.arch_design)\n",
    "      }\n",
    "      true\n",
    "}\n",
    "\n",
    "assert(testTOFSM)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "596b37ee",
   "metadata": {},
   "source": [
    "## Operating on a sequence of components\n",
    "\n",
    "### `Seq`\n",
    "In Scala, `Seq` (sequence) is an ordered collection, immutable by default. Index into it using `()`\n",
    "\n",
    "\n",
    "For context, here is the entire Scala `scala.collection.immutable` library, which `Seq` is a component of.\n",
    "![](./images/collections-immutable-diagram-213.svg)\n",
    "\n",
    "Scala Doc: https://www.scala-lang.org/api/2.13.17/scala/collection/immutable/Seq.html"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0dcc7031",
   "metadata": {},
   "outputs": [],
   "source": [
    "val l = Seq(1,2,3)\n",
    "l(1)\n",
    "l.isEmpty\n",
    "l.nonEmpty\n",
    "l.length\n",
    "Seq.fill(3)(8)\n",
    "l.getClass"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1f759e97",
   "metadata": {},
   "source": [
    "### `Range`\n",
    "* `Range` is a special `IndexdSeq` that represents the set of integer values in the defined range -- typically `[start;end)`\n",
    "* Syntax: `start until end` (exclusive)\n",
    "* Syntax: `start to end` (inclusive)\n",
    "* Can provide a custom \"increment by\" value (default is `1`) via the keyword `by`\n",
    "\n",
    "Scala Doc Reference: https://www.scala-lang.org/api/2.13.17/scala/collection/immutable/Range.html"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "86659885",
   "metadata": {},
   "outputs": [],
   "source": [
    "0 until 4\n",
    "0 to 3\n",
    "0 to 4 by 2\n",
    "3 to 0 by -1"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "exposed-combination",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "de1c5f51f618103e8e519c527afd9c83",
     "grade": false,
     "grade_id": "cell-4310bf1dd699ea36",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "### Scala Loops\n",
    "* Can iterate over a `iterable`, but generally this is either a `range`.\n",
    "* Can do fancy list comprehensions... Docs: https://docs.scala-lang.org/tour/for-comprehensions.html\n",
    "* Can use in a Scala Test!\n",
    "* The syntax is pretty self-explanatory, Google it if you need a reference."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62b3568e",
   "metadata": {},
   "source": [
    "> To familiarize ourselves with looping in Scala, we will attempt a variant of the game [_Fizz buzz_](https://en.wikipedia.org/wiki/Fizz_buzz):\n",
    "\n",
    "* _*Count*_ from 1 until `max` (exclusive)\n",
    "* Maintain three sums: `fizz`, `buzz`, and `fizzbuzz`\n",
    "* If the current count is divisible by ...\n",
    "    * _15_ $\\rightarrow$ add count to `fizzbuzz`\n",
    "    * _5_ $\\rightarrow$ add count to `buzz`\n",
    "    * _3_ $\\rightarrow$ add count to `fizz`\n",
    "    * Add to the sums with the precedence rules given, so for example, if the count is _15_, only add to `fizzbuzz`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "coupled-personal",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "42cd82189dad27ed01672b7977fbac52",
     "grade": false,
     "grade_id": "fizzbuzz",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "def fizzbuzz(max: Int): (Int, Int, Int) = {\n",
    "    var (fizz, buzz, fizzbuzz) = (0, 0, 0)\n",
    "\n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "}\n",
    "\n",
    "fizzbuzz(20)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "celtic-statistics",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "9eb20fe315e887c98c9c0d5d8b17ff51",
     "grade": true,
     "grade_id": "testfizzbuzz",
     "locked": true,
     "points": 4,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "assert(fizzbuzz(2) == (0, 0, 0))\n",
    "assert(fizzbuzz(20) == (48, 15, 15))\n",
    "assert(fizzbuzz(35) == (153, 60, 45))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c8483ec0",
   "metadata": {},
   "source": [
    "## Using Scala `for` with Chisel\n",
    "* Scala `for` in the context of Chisel very much behaves like Verilog's `for` loop -- it is used to replicate or iterate over a set of hardware logic.\n",
    "\n",
    "> Complete the Chisel code below to implement a Delay Line -- Logic that outputs a specified input after a certain number of clock ticks. Once your implementation passes, we'll show you an implementation that uses `var` for your reference. We've almost exclusively used `val` up to this point, but we want to show you that judicious use of `var` can help!\n",
    "\n",
    "![](./images/delayN.svg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ea09a458",
   "metadata": {},
   "outputs": [],
   "source": [
    "class DelayNCycles(n: Int) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val in  = Input(Bool())\n",
    "        val out = Output(Bool())\n",
    "    })\n",
    "    require(n > 0)\n",
    "    val regs = /* YOUR CODE HERE - HINT: We need a *collection* of registers so data can be passed through them -- what creates that? - Scroll up! */ \n",
    "\n",
    "    regs(0) := io.in\n",
    "    \n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "    \n",
    "    io.out := /* YOUR CODE HERE */\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3322bbe0",
   "metadata": {},
   "outputs": [],
   "source": [
    "import scala.io.Source\n",
    "import almond.display.Markdown\n",
    "\n",
    "def testDelayNCycles: Boolean = {\n",
    "    test(new DelayNCycles(5)) { c => \n",
    "        c.io.in.poke(true.B)\n",
    "        c.clock.step(1)\n",
    "        c.io.in.poke(false.B)\n",
    "        c.clock.step(4)\n",
    "        c.io.out.expect(true.B)\n",
    "        c.clock.step(1)\n",
    "        c.io.out.expect(false.B)\n",
    "\n",
    "        c.io.in.poke(false.B)\n",
    "        c.clock.step(1)\n",
    "        c.io.in.poke(true.B)\n",
    "        c.clock.step(4)\n",
    "        c.io.out.expect(false.B)\n",
    "        c.clock.step(1)\n",
    "        c.io.out.expect(true.B)\n",
    "    }\n",
    "    true\n",
    "}\n",
    "assert(testDelayNCycles)\n",
    "\n",
    "val DelayNCyclesVar = Source.fromFile(\"./DelayNCyclesVar.scala\").mkString\n",
    "Markdown(s\"```scala\\n$DelayNCyclesVar\\n```\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "announced-triangle",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "b01d682c5a42855b41635303e9971ffc",
     "grade": false,
     "grade_id": "chiselvec-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "## Using Chisel Vecs to Implement a Lookup Table\n",
    "> Vecs allow us to dynamically index into a Chisel collection during operation in the generated hardware.\n",
    "\n",
    "> In the problem, we use a Vec to implement a _lookup table_, which is a read-only memory (ROM) that holds precomputed results. The `SquareTable` module we provide below produces the result of squaring its input. However, the generated hardware contains only the lookup table because the multiplication is done at generation time. As a first implementation, we hardcode the IO widths and table size.\n",
    "\n",
    "Note that you can use Scala `for`s in Chisel test modules as well. The following `testSquareTable` exhaustively tests all of `SquareTable`'s inputs (there are 32)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "random-marijuana",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "28ca7fe070b10993fa85049d8ad2744c",
     "grade": false,
     "grade_id": "ROM",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "class SquareTable extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val x = Input(UInt(5.W))\n",
    "        val xSquared = Output(UInt(10.W))\n",
    "    })\n",
    "    // 0.U, 1.U, ..., 31.U\n",
    "    val romData = Seq.tabulate(32)(i => (i*i).U(10.W))\n",
    "    show(s\"romData: $romData\")\n",
    "\n",
    "    val ROM: Vec[UInt] = VecInit(romData)\n",
    "    io.xSquared := ROM(io.x)\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "based-aggregate",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "75715438818a3b598c1d7f42497b05dd",
     "grade": false,
     "grade_id": "testROM",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "def testSquareTable: Boolean = {\n",
    "    test(new SquareTable) { dut =>\n",
    "        for (i <- 0 until 32) {\n",
    "            dut.io.x.poke(i.U)\n",
    "            dut.io.xSquared.expect((i*i).U)\n",
    "        }\n",
    "    }\n",
    "    true\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "czech-payday",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "de9968b4e7f062892ebd28ae6a534be6",
     "grade": true,
     "grade_id": "test-testROM",
     "locked": true,
     "points": 3,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "assert(testSquareTable)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "designed-stevens",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "3bff608cf0108fe2bd757b08c5c9f4ed",
     "grade": false,
     "grade_id": "chiselvec2-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "### Parameterizing SquareTable\n",
    "In this problem, we will revise the module `SquareTable` from the previous problem to make the number of entries parameterized. Write a `SquareTable2` module below that takes a Scala Int `nEntries` as a parameter. `SquareTable2` will generate a lookup table (read-only UInts stored as a `Vec`) of nEntries entries. The output `xSquared` should be the result of squaring the input `x`. The table will support inputs from 0 to nEntries-1 (inclusive). Ensure the widths are correct, namely that x is wide enough to handle all inputs (hint: consider log2Ceil), and xSquared is sufficiently wide to not loose any data. `SquareTable2` behaves the same as `SquareTable`, except its size is a configurable parameter."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "occasional-generic",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "e590d7da3f90a4b47be66c70621f8dda",
     "grade": false,
     "grade_id": "Rom2",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "class SquareTable2(nEntries: Int) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        // YOUR CODE HERE\n",
    "        val x = ???\n",
    "        val xSquared = ???\n",
    "    })\n",
    "    // 0.U, 1.U, ..., 31.U\n",
    "    \n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "\n",
    "    show(s\"romData: $romData\")\n",
    "\n",
    "    val ROM: Vec[UInt] = VecInit(romData)\n",
    "    io.xSquared := ROM(io.x)\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "recorded-caribbean",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "60c4afa0dfba3ad4f48943cd110a8aef",
     "grade": false,
     "grade_id": "testRom2",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "def testSquareTable2: Boolean = {\n",
    "    for (nEntries <- Seq(4, 5, 10, 30)) {\n",
    "        test(new SquareTable2(nEntries)) { dut =>\n",
    "            for (i <- 0 until nEntries) {\n",
    "                dut.io.x.poke(i.U)\n",
    "                dut.io.xSquared.expect((i*i).U)\n",
    "            }\n",
    "        }\n",
    "    }\n",
    "    true\n",
    "}\n",
    "assert(testSquareTable2)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "lesbian-corner",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "markdown",
     "checksum": "512808e707558299cef53ca6e431030b",
     "grade": false,
     "grade_id": "histo-header",
     "locked": true,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "source": [
    "## Histogram\n",
    "Let's put Regs and Vecs together to build a `Histogram` generator. The generated hardware will count how often it sees each input. It will take a parameter `n`, and internally it will use `n` registers to count how often it has seen inputs (from 0 to n-1). Each cycle, the `x` input chooses which internal register to increment. The `out` output should provide the new total value that will be written into the register the next cycle. In other words, `out` immediately shows new value of the count associated with `x`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "stuffed-fighter",
   "metadata": {
    "deletable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "7658b82bd0c394a3b6643c9c6b8b4692",
     "grade": false,
     "grade_id": "Histogram",
     "locked": false,
     "schema_version": 3,
     "solution": true,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "class Histogram(n: Int) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val x = Input(UInt(log2Ceil(n).W))\n",
    "        val out = Output(UInt(5.W))\n",
    "    })\n",
    "    // YOUR CODE HERE\n",
    "    ???\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "center-ceiling",
   "metadata": {
    "deletable": false,
    "editable": false,
    "nbgrader": {
     "cell_type": "code",
     "checksum": "4f5f07b81bbe8ca0034ed7b8d03602a2",
     "grade": true,
     "grade_id": "test-histogram",
     "locked": true,
     "points": 6,
     "schema_version": 3,
     "solution": false,
     "task": false
    }
   },
   "outputs": [],
   "source": [
    "def testHistogram: Boolean = {\n",
    "    test(new Histogram(3)) { dut =>\n",
    "        // Cycle0\n",
    "        dut.io.x.poke(1.U)\n",
    "        dut.io.out.expect(1.U)\n",
    "        dut.clock.step(1)\n",
    "\n",
    "        // Cycle1\n",
    "        dut.io.x.poke(1.U)\n",
    "        dut.io.out.expect(2.U)\n",
    "        dut.clock.step(1)\n",
    "\n",
    "        dut.io.x.poke(0.U)\n",
    "        dut.io.out.expect(1.U)\n",
    "        dut.clock.step(1)\n",
    "\n",
    "        // Cycle 3\n",
    "        dut.io.x.poke(2.U)\n",
    "        dut.io.out.expect(1.U)\n",
    "    }\n",
    "    true\n",
    "}\n",
    "assert(testHistogram)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a9e1ba75",
   "metadata": {},
   "source": [
    "## Chisel Memories: `Mem` & `SyncReadMem`\n",
    "* This is what you use to implement Read-Write memories\n",
    "* Chisel (and later, in conjunction with Chipyard) will handle mapping them down to FPGA memories, ASIC memories.\n",
    "* Supports masking\n",
    "\n",
    "### `SyncReadMem`: sequential/synchronous-read, sequential/synchronous-write\n",
    "* Use `SyncReadMem` (as opposed to `Mem`) to hint to Chisel to map your memory down to an SRAM\n",
    "\n",
    "### `Mem`: combinational/asynchronous-read, sequential/synchronous-write\n",
    "* These will likely get mapped down to giant register banks as opposed to technology SRAMs or BRAMs\n",
    "\n",
    "Docs: https://www.chisel-lang.org/docs/explanations/memories"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cc75d405",
   "metadata": {},
   "source": [
    "### Register File (3 ways)\n",
    "* We use `Mem` here because we want a giant register bank for the RegFile. For examples of `SyncReadMem`, check the documentation link above.\n",
    "* First implementation uses explicit ports (2R, 1W)\n",
    "* Second implementation uses implicit ports (aka: let Chisel figure out which is a read port and which is a write port -- it'll again be a 2R, 1W)\n",
    "* Third implementation parametrizes the read port (so we have `N` read, 1W ports)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "60ca8121",
   "metadata": {},
   "outputs": [],
   "source": [
    "class RegFile extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val r0addr = Input(UInt(5.W))\n",
    "        val r1addr = Input(UInt(5.W))\n",
    "        val w0addr = Input(UInt(5.W))\n",
    "        val w0en =   Input(Bool())\n",
    "        val w0data = Input(UInt(64.W))\n",
    "        val r0out =  Output(UInt(64.W))\n",
    "        val r1out =  Output(UInt(64.W))\n",
    "    })\n",
    "    val regs = Mem(32, UInt(64.W))\n",
    "    io.r0out := regs.read(io.r0addr)\n",
    "    io.r1out := regs.read(io.r1addr)\n",
    "    when (io.w0en) {\n",
    "        regs.write(io.w0addr,io.w0data)\n",
    "    }\n",
    "}\n",
    "printVerilog(new RegFile)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "717d3f41",
   "metadata": {},
   "outputs": [],
   "source": [
    "class RegFile() extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val r0addr = Input(UInt(5.W))\n",
    "        val r1addr = Input(UInt(5.W))\n",
    "        val w0addr = Input(UInt(5.W))\n",
    "        val w0en =   Input(Bool())\n",
    "        val w0data = Input(UInt(64.W))\n",
    "        val r0out =  Output(UInt(64.W))\n",
    "        val r1out =  Output(UInt(64.W))\n",
    "    })\n",
    "    val regs = Mem(32, UInt(64.W))\n",
    "    io.r0out := regs(io.r0addr)\n",
    "    io.r1out := regs(io.r1addr)\n",
    "    when(io.w0en) {\n",
    "        regs(io.w0addr) := io.w0data\n",
    "    }\n",
    "}\n",
    "printVerilog(new RegFile)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2a1b5187",
   "metadata": {},
   "outputs": [],
   "source": [
    "class RegFile(nRead: Int) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val raddr  = Input(Vec(nRead, UInt(5.W)))\n",
    "        val w0addr = Input(UInt(5.W))\n",
    "        val w0en =   Input(Bool())\n",
    "        val w0data = Input(UInt(64.W))\n",
    "        val rout = Output(Vec(nRead, UInt(64.W)))\n",
    "    })\n",
    "    val regs = Mem(32, UInt(64.W))\n",
    "    for (i <- 0 until nRead)\n",
    "        io.rout(i) := regs(io.raddr(i))\n",
    "    when(io.w0en) {\n",
    "        regs(io.w0addr) := io.w0data\n",
    "    }\n",
    "}\n",
    "printVerilog(new RegFile(4))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e3d984c6",
   "metadata": {},
   "source": [
    "## Summary - When to Use Scala or Chisel Collection?\n",
    "* You will want to use a Scala collection (probably `Seq`) most often\n",
    "    * In a generator, want to instantiate N things\n",
    "    * You may need to address which thing you want, but you are accessing it during hardware generation time\n",
    "* You will need Chisel collections (`Vec`, `Mem`) when ...\n",
    "    * You want the generated hardware to dynamically address components (put muxes into actual hardware)\n",
    "    * You definitely want a memory (e.g. `SyncReadMem`)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".sc",
   "mimetype": "text/x-scala",
   "name": "scala",
   "nbconvert_exporter": "script",
   "version": "2.13.14"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
