

================================================================
== Vivado HLS Report for 'sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_s'
================================================================
* Date:           Sat Dec 24 03:01:54 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.985 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7559|     7559| 37.795 us | 37.795 us |  7559|  7559|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InitLoop   |      128|      128|         1|          1|          1|   128|    yes   |
        |- AccLoop_L  |     7296|     7296|         2|          1|          1|  7296|    yes   |
        |- CastLoop   |      129|      129|         3|          1|          1|   128|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc_V = alloca [128 x i32], align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:327->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 13 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %.preheader81.i" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i8 [ %i, %InitLoop ], [ 0, %0 ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.58ns)   --->   "%icmp_ln329 = icmp eq i8 %i_0_i, -128" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 16 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.48ns)   --->   "%i = add i8 %i_0_i, 1" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln329, label %.preheader80.i.preheader.preheader, label %InitLoop" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str78) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str78)" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:330->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 22 'specpipeline' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i8 %i_0_i to i64" [firmware/nnet_utils/nnet_deepcalo_stream.h:331->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 23 'zext' 'zext_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [128 x i32]* %acc_V, i64 0, i64 %zext_ln331" [firmware/nnet_utils/nnet_deepcalo_stream.h:331->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 24 'getelementptr' 'acc_V_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.15ns)   --->   "store i32 0, i32* %acc_V_addr, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:331->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 25 'store' <Predicate = (!icmp_ln329)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str78, i32 %tmp)" [firmware/nnet_utils/nnet_deepcalo_stream.h:332->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 26 'specregionend' 'empty_3' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %.preheader81.i" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 27 'br' <Predicate = (!icmp_ln329)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 28 [1/1] (0.60ns)   --->   "br label %.preheader80.i.preheader" [firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.04>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %add_ln333, %hls_label_0 ], [ 0, %.preheader80.i.preheader.preheader ]" [firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%k_0_i = phi i8 [ %k, %hls_label_0 ], [ 0, %.preheader80.i.preheader.preheader ]"   --->   Operation 30 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.64ns)   --->   "%icmp_ln333 = icmp eq i13 %indvar_flatten, -896" [firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 31 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.54ns)   --->   "%add_ln333 = add i13 %indvar_flatten, 1" [firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 32 'add' 'add_ln333' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln333, label %.preheader.i.preheader, label %hls_label_0" [firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.58ns)   --->   "%icmp_ln334 = icmp eq i8 %k_0_i, -128" [firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 34 'icmp' 'icmp_ln334' <Predicate = (!icmp_ln333)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.30ns)   --->   "%select_ln334 = select i1 %icmp_ln334, i8 0, i8 %k_0_i" [firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 35 'select' 'select_ln334' <Predicate = (!icmp_ln333)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_deepcalo_stream.h:336->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 36 'read' 'tmp_V_1' <Predicate = (!icmp_ln333)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i8 %select_ln334 to i64" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 37 'zext' 'zext_ln337' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%acc_V_addr_2 = getelementptr [128 x i32]* %acc_V, i64 0, i64 %zext_ln337" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 38 'getelementptr' 'acc_V_addr_2' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (1.15ns)   --->   "%p_Val2_s = load i32* %acc_V_addr_2, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 39 'load' 'p_Val2_s' <Predicate = (!icmp_ln333)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 40 [1/1] (0.48ns)   --->   "%k = add i8 %select_ln334, 1" [firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 40 'add' 'k' <Predicate = (!icmp_ln333)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @AccLoop_L_str)"   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7296, i64 7296, i64 7296)"   --->   Operation 42 'speclooptripcount' 'empty_4' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str80)" [firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 43 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:335->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 44 'specpipeline' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (1.15ns)   --->   "%p_Val2_s = load i32* %acc_V_addr_2, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 45 'load' 'p_Val2_s' <Predicate = (!icmp_ln333)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 46 [1/1] (0.66ns)   --->   "%add_ln703 = add i32 %tmp_V_1, %p_Val2_s" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 46 'add' 'add_ln703' <Predicate = (!icmp_ln333)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.15ns)   --->   "store i32 %add_ln703, i32* %acc_V_addr_2, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 47 'store' <Predicate = (!icmp_ln333)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str80, i32 %tmp_3)" [firmware/nnet_utils/nnet_deepcalo_stream.h:338->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 48 'specregionend' 'empty_5' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader80.i.preheader"   --->   Operation 49 'br' <Predicate = (!icmp_ln333)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.60>
ST_6 : Operation 50 [1/1] (0.60ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.60>

State 7 <SV = 5> <Delay = 1.15>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%i2_0_i = phi i8 [ %i_1, %CastLoop ], [ 0, %.preheader.i.preheader ]"   --->   Operation 51 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln340 = icmp eq i8 %i2_0_i, -128" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 52 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 53 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.48ns)   --->   "%i_1 = add i8 %i2_0_i, 1" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 54 'add' 'i_1' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln340, label %"sum1d_single<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config12>.exit", label %CastLoop" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i8 %i2_0_i to i64" [firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 56 'zext' 'zext_ln342' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%acc_V_addr_1 = getelementptr [128 x i32]* %acc_V, i64 0, i64 %zext_ln342" [firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 57 'getelementptr' 'acc_V_addr_1' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 58 [2/2] (1.15ns)   --->   "%out_data_V = load i32* %acc_V_addr_1, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 58 'load' 'out_data_V' <Predicate = (!icmp_ln340)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 6> <Delay = 1.15>
ST_8 : Operation 59 [1/2] (1.15ns)   --->   "%out_data_V = load i32* %acc_V_addr_1, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 59 'load' 'out_data_V' <Predicate = (!icmp_ln340)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 60 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_V_V, i32 %out_data_V)" [firmware/nnet_utils/nnet_deepcalo_stream.h:343->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 60 'write' <Predicate = (!icmp_ln340)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str81) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str81)" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 62 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:341->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 63 'specpipeline' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_9 : Operation 64 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_V_V, i32 %out_data_V)" [firmware/nnet_utils/nnet_deepcalo_stream.h:343->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 64 'write' <Predicate = (!icmp_ln340)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str81, i32 %tmp_2)" [firmware/nnet_utils/nnet_deepcalo_stream.h:344->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 65 'specregionend' 'empty_7' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 66 'br' <Predicate = (!icmp_ln340)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_deepcalo_stream.h:385]   --->   Operation 67 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [8]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [8]  (0 ns)
	'getelementptr' operation ('acc_V_addr', firmware/nnet_utils/nnet_deepcalo_stream.h:331->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [18]  (0 ns)
	'store' operation ('store_ln331', firmware/nnet_utils/nnet_deepcalo_stream.h:331->firmware/nnet_utils/nnet_deepcalo_stream.h:381) of constant 0 on array 'acc.V', firmware/nnet_utils/nnet_deepcalo_stream.h:327->firmware/nnet_utils/nnet_deepcalo_stream.h:381 [19]  (1.16 ns)

 <State 3>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381) with incoming values : ('add_ln333', firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [25]  (0.603 ns)

 <State 4>: 2.04ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [26]  (0 ns)
	'icmp' operation ('icmp_ln334', firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [33]  (0.581 ns)
	'select' operation ('select_ln334', firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [34]  (0.303 ns)
	'getelementptr' operation ('acc_V_addr_2', firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [39]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381) on array 'acc.V', firmware/nnet_utils/nnet_deepcalo_stream.h:327->firmware/nnet_utils/nnet_deepcalo_stream.h:381 [40]  (1.16 ns)

 <State 5>: 2.98ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381) on array 'acc.V', firmware/nnet_utils/nnet_deepcalo_stream.h:327->firmware/nnet_utils/nnet_deepcalo_stream.h:381 [40]  (1.16 ns)
	'add' operation ('add_ln703', firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [41]  (0.669 ns)
	'store' operation ('store_ln337', firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381) of variable 'add_ln703', firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381 on array 'acc.V', firmware/nnet_utils/nnet_deepcalo_stream.h:327->firmware/nnet_utils/nnet_deepcalo_stream.h:381 [42]  (1.16 ns)

 <State 6>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [49]  (0.603 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [49]  (0 ns)
	'getelementptr' operation ('acc_V_addr_1', firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381) [59]  (0 ns)
	'load' operation ('out_data.V', firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381) on array 'acc.V', firmware/nnet_utils/nnet_deepcalo_stream.h:327->firmware/nnet_utils/nnet_deepcalo_stream.h:381 [60]  (1.16 ns)

 <State 8>: 1.16ns
The critical path consists of the following:
	'load' operation ('out_data.V', firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381) on array 'acc.V', firmware/nnet_utils/nnet_deepcalo_stream.h:327->firmware/nnet_utils/nnet_deepcalo_stream.h:381 [60]  (1.16 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
