

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 9a84eb24412839c6be30d2d3756ae8a6  /home/wmhu/share/cutlass-gpgpu-sim/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x5640c33bc49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c4270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c4500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c4790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c4a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c4cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c4f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c51d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c5460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c56e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c5960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c5be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c5e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c60e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c6360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c65e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5640c33c6860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c6a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c6ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c6ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c70e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c7300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c7520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c7740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c7960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c7b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c7da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c7fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c81e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c8400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c8620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c8840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5640c33c8a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c3660100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c3660140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c3660180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c36601c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c365f380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c36600e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c33cb900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c33cb920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c36600e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c33cb904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5640c36600f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffce1bca8f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5640c33bc49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (1,32,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 333501
gpu_sim_insn = 160888576
gpu_ipc =     482.4231
gpu_tot_sim_cycle = 333501
gpu_tot_sim_insn = 160888576
gpu_tot_ipc =     482.4231
gpu_tot_issued_cta = 32
gpu_occupancy = 12.4995% 
gpu_tot_occupancy = 12.4995% 
max_total_param_size = 0
gpu_stall_dramfull = 672
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.1810
partiton_level_parallism_total  =       3.1810
partiton_level_parallism_util =      10.2341
partiton_level_parallism_util_total  =      10.2341
L2_BW  =     115.2283 GB/Sec
L2_BW_total  =     115.2283 GB/Sec
gpu_total_sim_rate=323069

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 33152, Miss = 33152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1060864
	L1D_total_cache_misses = 1060864
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.101
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1056768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1056768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20097, 19969, 19969, 19969, 19969, 19969, 19969, 19969, 
gpgpu_n_tot_thrd_icount = 163717120
gpgpu_n_tot_w_icount = 5116160
gpgpu_n_stall_shd_mem = 1792512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1056768
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2113536
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 16957952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 164352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 803328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 989184
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23346090	W0_Idle:1775645	W0_Scoreboard:11732209	W1:18176	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4096	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5093888
single_issue_nums: WS0:1282112	WS1:1278016	WS2:1278016	WS3:1278016	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8454144 {8:1056768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42270720 {40:1056768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 1105 
max_icnt2mem_latency = 689 
maxmrqlatency = 379 
max_icnt2sh_latency = 410 
averagemflatency = 441 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 25 
mrq_lat_table:85811 	52459 	19743 	15679 	57402 	516660 	224911 	53427 	1308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25881 	834767 	200167 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	250639 	309095 	394158 	106376 	404 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	225022 	163275 	182287 	205777 	176882 	90231 	16922 	468 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	243 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         4         4         8         8         4         4         4         8         8         4         4         4         4         8 
dram[1]:         8         8         4         4         4         8         4         4         4         4         8         4         4         4         4         6 
dram[2]:         4         8         4         8         8         4         4         4         4         8         8         8         4         4         8         4 
dram[3]:         8         4         4         4         4         4         4         4         4         6         8         8         4         8         4         4 
dram[4]:         8         4         4         4         8         4         5         4         4         4         4         4         4         4         4         4 
dram[5]:         8         4         8         4         8         4         4         4         4         4         8         4         4         4         8         4 
dram[6]:         4         4         4         8         8         4         8         4         4         8         4         4         4         4         4         4 
dram[7]:         8         8         4         4         4         4         4         4         8         4         8         4         4         8         4         8 
dram[8]:         8         4         4         4         4         4         4         4         8         8         4         4         4         8         4         4 
dram[9]:         8         8         4         4         4         4         4         4         8         8         4         4         4         4         4         4 
dram[10]:         8         4         4         4         4         4         4         8         4         4         4         4         4         4         4         4 
dram[11]:         8         4         8         4         4         8         8         8         8         4         4         4         4         4         8         4 
dram[12]:         8         4         4         8         8         4         8         4         8         4         4         4         8         4         8         4 
dram[13]:         8         4         8         4         8         4         8         4         8         4         8         4         8         8         4         8 
dram[14]:         8         4         6         4         4         8         8         8         4         8         4         4         8         4         4         4 
dram[15]:         8         4         8         4         4         4         4         8         8         8         8         4         4         4         4         4 
dram[16]:         8         4         8         4         8         4         4         4         4         8         8         4         4         8         4         4 
dram[17]:         8         4         4         4         4         4         4         6         8         8         8         4         8         8         8         4 
dram[18]:         8         4         4         8         4         4         4         4         4         8         4         8         4         4         4         4 
dram[19]:         8         4         8         8         4         8         4         4         8         4         8         4         8         4         4         4 
dram[20]:         8         4         8         4         4         4         4         8         4         8         8         4         8         8         8         4 
dram[21]:         4         4         8         4         4         4         4         8         8         4         4         4         4         8         4         4 
dram[22]:         4         4         8         5         4         4         4         4         4         8         8         8         8         8         4         8 
dram[23]:         8         4         4         8         4         4         8         4         4         4         4         4         8         8         4         4 
dram[24]:         8         8         4         4         4         8         8         4         4         4         4         8         8         4         8         8 
dram[25]:         8         8         4         4         8         8         4         4         4         4         8         8         4         4         4         8 
dram[26]:         8         4         4         4         8         4         4         8         4         4         8         4         4         4         8         4 
dram[27]:         8         4         4         4         4         4         4         4         4         7         4         4         4         4         8         4 
dram[28]:         8         4         4         4         8         7         4         4         4         4         4         4         4         4         4         4 
dram[29]:         8         4         4         4         4         4         8         4         4         4         4         4         8         8         4         4 
dram[30]:         8         4         8         4         4         4         4         8         4         8         4         4         4         8         4         4 
dram[31]:         8         4         4         4         4         8         4         4         4         4         4         4         4         4         8         4 
maximum service time to same row:
dram[0]:      5983      5976      5887      5892      5908      6172      6131      6107      6152      6318      6272      6270      6262      6442      6365      6380 
dram[1]:      5979      5969      5887      5892      6168      6187      6097      6116      6141      6325      6254      6284      6274      6482      6377      6378 
dram[2]:      5983      5976      5887      5892      5908      6169      6113      6107      6155      6322      6284      6262      6269      6424      6357      6345 
dram[3]:      5979      5969      5887      5892      6177      6188      6097      6116      6136      6321      6254      6280      6281      6422      6370      6344 
dram[4]:      5979      5969      5887      5892      6184      6187      6097      6119      6135      6316      6270      6261      6265      6450      6374      6377 
dram[5]:      5983      5976      5887      5892      5908      6181      6131      6107      6318      6320      6282      6266      6272      6461      6368      6388 
dram[6]:      5979      5969      5887      5892      6179      6181      6104      6097      6136      6321      6264      6270      6282      6428      6341      6377 
dram[7]:      5983      5976      5887      5892      5908      6184      6107      6121      6324      6309      6278      6264      6268      6476      6365      6366 
dram[8]:      5983      5976      5887      5892      5908      6185      6131      6107      6318      6333      6284      6261      6269      6530      6390      6409 
dram[9]:      5983      5976      5887      5892      5908      6189      6107      6127      6139      6325      6246      6281      6252      6476      6394      6373 
dram[10]:      5984      5977      5887      5894      5908      6187      6132      6108      6318      6320      6270      6238      6265      6496      6390      6410 
dram[11]:      5981      5977      5887      5892      5908      6191      6108      6125      6137      6322      6230      6256      6293      6465      6380      6373 
dram[12]:      5980      5971      5887      5892      6189      6191      6099      6129      6139      6345      6269      6278      6237      6489      6408      6394 
dram[13]:      5981      5977      5887      5892      5908      6185      6129      6108      6341      6333      6266      6256      6265      6492      6384      6414 
dram[14]:      5760      5967      5895      5900      6141      6112      6674      6020      6033      6754      6184      6238      6473      6453      6352      6337 
dram[15]:      5983      5976      5887      5892      5908      6185      6131      6107      6309      6293      6282      6258      6253      6517      6389      6414 
dram[16]:      5973      5968      5887      5899      5904      6103      6035      6040      6063      6418      6290      6273      6589      6606      6466      6452 
dram[17]:      5963      5960      5895      5891      5903      6115      6040      6051      6075      6413      6292      6285      6264      6606      6500      6501 
dram[18]:      5968      5964      5887      5899      5904      6117      6020      6023      6057      6393      6260      6268      6563      6626      6478      6555 
dram[19]:      5963      5956      5895      5891      5903      6105      6023      6036      6063      6385      6237      6256      6264      6531      6518      6468 
dram[20]:      5963      5956      5895      5891      5903      6123      6036      6040      6041      6400      6264      6286      6281      6551      6469      6460 
dram[21]:      5960      5956      5887      5899      5904      6093      6020      6033      6044      6374      6226      6240      6537      6578      6446      6473 
dram[22]:      5968      5963      5895      5891      5903      6101      6025      6035      6045      6385      6260      6266      6268      6555      6557      6466 
dram[23]:      5967      5961      5887      5899      5904      6089      6019      6029      6045      6373      6221      6229      6543      6614      6449      6518 
dram[24]:      5968      5964      5887      5892      5904      6129      6017      6024      6033      6381      6256      6230      6278      6611      6498      6511 
dram[25]:      5973      5959      5887      5892      5908      6144      6019      6027      6037      6380      6253      6276      6300      6566      6510      6488 
dram[26]:      5968      5964      5887      5899      5904      6112      6017      6024      6033      6358      6262      6260      6270      6598      6496      6501 
dram[27]:      5971      5956      5887      5892      5903      6132      6017      6024      6033      6361      6228      6270      6230      6574      6511      6506 
dram[28]:      5971      5967      5895      5891      5907      6128      6019      6027      6033      6321      6213      6209      6240      6561      6506      6496 
dram[29]:      5968      5964      5887      5892      5908      6115      6017      6024      6033      6350      6266      6207      6531      6559      6485      6494 
dram[30]:      5965      5963      5895      5891      5907      6128      6019      6028      6033      6372      6268      6284      6266      6563      6522      6506 
dram[31]:      5969      5964      5887      5892      5908      6113      6017      6024      6033      6373      6265      6260      6558      6609      6508      6529 
average row accesses per activate:
dram[0]:  4.031373  4.007828  4.000000  4.000000  4.016842  4.016842  4.000000  4.000000  4.000000  4.007952  4.016842  4.000000  4.000000  3.992203  4.000000  4.007828 
dram[1]:  4.023483  4.007828  4.000000  4.000000  4.000000  4.016842  4.000000  4.000000  4.000000  4.000000  4.008403  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[2]:  4.000000  4.007828  4.000000  4.007828  4.008403  4.000000  4.000000  4.000000  4.000000  4.007952  4.016842  4.016842  4.000000  4.000000  4.007828  4.000000 
dram[3]:  4.023483  4.000000  3.984436  4.000000  4.000000  4.000000  3.992095  4.000000  4.000000  4.000000  4.008403  4.016842  4.000000  4.007828  4.000000  4.000000 
dram[4]:  4.031373  4.000000  4.000000  4.000000  4.008403  4.000000  4.000000  4.000000  4.000000  4.000000  3.991632  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[5]:  4.015625  4.000000  4.015687  4.000000  4.016842  4.000000  4.000000  4.000000  4.000000  4.000000  4.008403  4.000000  3.992203  4.000000  4.007828  4.000000 
dram[6]:  4.000000  4.000000  4.000000  4.007828  4.008386  4.000000  4.007952  4.000000  4.000000  4.007952  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[7]:  4.007797  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.007952  4.000000  4.016842  4.000000  4.000000  4.007828  4.000000  4.007828 
dram[8]:  4.015625  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.008403  4.016842  4.000000  4.000000  4.000000  4.007828  4.000000  4.000000 
dram[9]:  4.039293  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.025316  4.033827  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[10]:  4.007797  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.016842  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[11]:  4.015625  4.000000  4.007828  4.000000  4.000000  4.007952  4.008403  4.008403  4.008403  4.000000  4.000000  4.000000  4.000000  4.000000  4.007828  4.000000 
dram[12]:  4.007797  4.000000  4.000000  4.007828  4.007952  4.000000  4.008403  4.000000  4.016842  3.991632  4.000000  4.000000  4.007828  4.000000  4.000000  4.000000 
dram[13]:  4.015625  4.000000  4.007828  4.000000  4.015936  4.000000  4.008386  4.000000  4.000000  4.000000  4.007952  4.000000  4.007828  4.007828  4.000000  4.007828 
dram[14]:  4.000000  4.000000  4.000000  4.000000  4.000000  4.007952  4.016807  4.008386  4.000000  4.008403  4.000000  4.000000  4.007828  4.000000  4.000000  4.000000 
dram[15]:  4.015625  4.000000  4.007828  4.000000  4.000000  4.000000  4.000000  4.008386  4.008403  4.008403  4.007936  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[16]:  4.015810  4.000000  4.008351  4.000000  4.007828  4.000000  4.000000  4.000000  4.000000  4.015687  4.007828  4.000000  4.000000  4.016878  4.000000  4.000000 
dram[17]:  4.023762  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.007828  4.007828  4.007828  4.000000  4.016878  4.016878  4.007952  4.000000 
dram[18]:  4.015810  4.000000  4.000000  4.008368  4.000000  4.000000  4.000000  4.000000  4.000000  4.007828  4.000000  4.007828  4.000000  4.000000  4.000000  4.000000 
dram[19]:  4.007890  4.000000  4.008368  4.008368  4.000000  4.007828  4.000000  4.000000  4.007828  4.000000  4.007828  4.000000  4.008421  4.000000  4.000000  4.000000 
dram[20]:  4.023762  4.000000  4.008351  4.000000  4.000000  4.000000  4.000000  4.007828  4.000000  4.007828  4.015687  4.000000  4.016878  4.008421  4.007952  4.000000 
dram[21]:  4.000000  4.000000  4.008351  4.000000  4.000000  4.000000  4.000000  4.007828  4.007828  4.000000  4.000000  4.000000  4.000000  4.008421  4.000000  4.000000 
dram[22]:  4.000000  4.000000  4.008351  4.000000  3.992203  4.000000  4.000000  4.000000  4.000000  4.007828  4.007828  4.007828  4.000000  4.008421  4.000000  4.007952 
dram[23]:  4.031683  4.000000  4.000000  4.008351  3.992203  4.000000  4.007828  4.000000  4.000000  4.000000  4.000000  4.000000  4.008421  4.008421  4.000000  4.000000 
dram[24]:  4.025157  4.025210  4.000000  4.000000  4.000000  4.023576  4.007828  4.000000  4.000000  3.992203  4.000000  4.007828  4.007952  4.000000  4.008421  4.008421 
dram[25]:  4.042194  4.025210  4.000000  4.000000  4.007828  4.023576  4.000000  4.000000  4.000000  4.000000  4.007828  4.007828  4.000000  4.000000  4.000000  4.008421 
dram[26]:  4.016632  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.007828  3.992203  4.000000  4.007828  4.000000  4.000000  4.000000  4.008421  4.000000 
dram[27]:  4.008282  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  3.992203  4.000000  4.000000  4.000000  4.008421  4.000000 
dram[28]:  4.025157  4.000000  4.000000  4.000000  4.007828  4.000000  4.000000  4.000000  4.000000  4.000000  3.992203  4.000000  4.000000  4.000000  4.000000  4.000000 
dram[29]:  4.042105  4.000000  4.000000  4.000000  4.000000  4.000000  4.015687  4.000000  4.000000  4.000000  4.000000  4.000000  4.015936  4.007952  4.000000  4.000000 
dram[30]:  4.016771  3.991684  4.007921  4.000000  4.000000  4.000000  4.000000  4.007828  4.000000  4.007828  4.000000  4.000000  4.000000  4.007952  4.000000  4.000000 
dram[31]:  4.025157  4.000000  4.000000  4.000000  4.000000  4.015687  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.000000  4.008421  4.000000 
average row locality = 1027400/256622 = 4.003554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2056      2048      2048      2048      1908      1908      2016      2016      2016      2016      1908      1908      2048      2048      2048      2048 
dram[1]:      2056      2048      2048      2048      1908      1908      2016      2016      2016      2016      1908      1908      2048      2048      2048      2048 
dram[2]:      2056      2048      2048      2048      1908      1908      2020      2024      2016      2016      1908      1908      2048      2048      2048      2048 
dram[3]:      2056      2048      2048      2048      1908      1908      2020      2024      2016      2016      1908      1908      2048      2048      2048      2048 
dram[4]:      2056      2048      2048      2048      1908      1908      2020      2016      2016      2016      1908      1908      2048      2048      2048      2048 
dram[5]:      2056      2048      2048      2048      1908      1908      2020      2020      2016      2016      1908      1908      2048      2048      2048      2048 
dram[6]:      2056      2048      2048      2048      1912      1908      2016      2020      2016      2016      1908      1908      2048      2048      2048      2048 
dram[7]:      2056      2048      2048      2048      1912      1912      2016      2020      2016      2016      1908      1908      2048      2048      2048      2048 
dram[8]:      2056      2048      2048      2048      2016      2016      1908      1908      1908      1908      2016      2016      2048      2048      2048      2048 
dram[9]:      2056      2048      2048      2048      2016      2016      1908      1908      1908      1908      2016      2016      2048      2048      2048      2048 
dram[10]:      2056      2048      2048      2048      2016      2016      1908      1908      1908      1908      2016      2016      2048      2048      2048      2048 
dram[11]:      2056      2048      2048      2048      2016      2016      1908      1908      1908      1908      2016      2016      2048      2048      2048      2048 
dram[12]:      2056      2048      2048      2048      2016      2016      1908      1912      1908      1908      2016      2016      2048      2048      2048      2048 
dram[13]:      2056      2048      2048      2048      2016      2016      1912      1916      1908      1908      2016      2016      2048      2048      2048      2048 
dram[14]:      2056      2048      2048      2048      2016      2016      1912      1912      1908      1908      2020      2024      2048      2048      2048      2048 
dram[15]:      2056      2048      2048      2048      2016      2016      1908      1912      1908      1908      2020      2020      2048      2048      2048      2048 
dram[16]:      2032      2024      1920      1920      2048      2048      2048      2048      2048      2048      2048      2048      1904      1904      2016      2016 
dram[17]:      2032      2024      1916      1920      2048      2048      2048      2048      2048      2048      2048      2048      1904      1904      2016      2016 
dram[18]:      2032      2024      1916      1916      2048      2048      2048      2048      2048      2048      2048      2048      1904      1904      2016      2016 
dram[19]:      2032      2024      1916      1916      2048      2048      2048      2048      2048      2048      2048      2048      1904      1904      2016      2016 
dram[20]:      2032      2024      1920      1920      2048      2048      2048      2048      2048      2048      2048      2048      1904      1904      2016      2016 
dram[21]:      2032      2024      1920      1920      2048      2048      2048      2048      2048      2048      2048      2048      1904      1904      2016      2016 
dram[22]:      2036      2024      1920      1924      2048      2048      2048      2048      2048      2048      2048      2048      1904      1904      2016      2016 
dram[23]:      2036      2024      1916      1920      2048      2048      2048      2048      2048      2048      2048      2048      1904      1904      2016      2016 
dram[24]:      1920      1916      2028      2032      2048      2048      2048      2048      2048      2048      2048      2048      2016      2016      1904      1904 
dram[25]:      1916      1916      2028      2032      2048      2048      2048      2048      2048      2048      2048      2048      2016      2016      1904      1904 
dram[26]:      1932      1924      2024      2024      2048      2048      2048      2048      2048      2048      2048      2048      2016      2016      1904      1904 
dram[27]:      1936      1916      2024      2024      2048      2048      2048      2048      2048      2048      2048      2048      2016      2016      1904      1904 
dram[28]:      1920      1920      2024      2024      2048      2048      2048      2048      2048      2048      2048      2048      2016      2016      1904      1908 
dram[29]:      1920      1916      2024      2024      2048      2048      2048      2048      2048      2048      2048      2048      2016      2016      1908      1908 
dram[30]:      1916      1920      2024      2024      2048      2048      2048      2048      2048      2048      2048      2048      2016      2016      1904      1904 
dram[31]:      1920      1920      2024      2024      2048      2048      2048      2048      2048      2048      2048      2048      2016      2016      1904      1904 
total dram reads = 1027400
bank skew: 2056/1904 = 1.08
chip skew: 32128/32088 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        450       428       411       412       441       444       433       437       448       454       474       473       481       482       498       497
dram[1]:        460       427       411       414       446       448       435       441       456       460       478       479       483       490       503       506
dram[2]:        456       426       411       415       437       443       434       436       451       456       478       480       484       484       504       503
dram[3]:        450       427       413       415       442       440       437       433       449       457       473       475       483       483       498       497
dram[4]:        451       425       412       411       446       453       433       437       454       459       483       490       486       489       493       498
dram[5]:        449       420       410       410       449       449       431       432       453       458       479       485       478       491       491       493
dram[6]:        449       421       413       415       444       450       432       434       448       457       483       490       480       484       489       493
dram[7]:        453       422       412       414       442       451       437       437       455       458       485       488       482       485       497       494
dram[8]:        448       416       422       422       431       431       450       451       466       464       460       462       500       505       486       485
dram[9]:        452       413       422       421       428       430       447       447       458       463       458       460       493       502       483       484
dram[10]:        450       419       419       423       428       430       448       452       463       463       464       463       497       499       488       489
dram[11]:        442       419       419       423       429       431       446       453       460       459       454       460       494       500       485       489
dram[12]:        443       420       423       425       430       436       458       457       477       475       462       462       490       494       495       492
dram[13]:        449       422       423       429       429       439       452       457       467       477       459       461       496       492       490       492
dram[14]:        480       422       424       426       431       434       458       462       475       481       463       460       492       498       491       493
dram[15]:        444       419       420       422       424       431       450       458       469       475       455       457       489       494       487       493
dram[16]:        449       417       429       430       431       430       444       445       464       469       459       460       499       499       487       488
dram[17]:        446       415       428       429       433       430       446       443       461       467       458       457       498       500       485       490
dram[18]:        445       415       423       425       426       436       439       444       461       465       463       461       494       496       488       486
dram[19]:        446       414       427       427       425       434       439       442       462       462       458       462       491       495       483       487
dram[20]:        448       419       432       433       427       433       445       445       461       461       459       458       507       510       486       486
dram[21]:        449       418       426       436       427       432       439       443       460       461       457       455       498       510       483       488
dram[22]:        450       418       433       433       432       435       444       447       461       464       454       462       502       508       484       481
dram[23]:        443       417       431       433       429       434       433       442       455       462       456       456       499       506       482       482
dram[24]:        462       427       412       416       435       441       431       435       459       459       469       466       477       483       508       509
dram[25]:        459       427       411       412       440       438       430       434       452       459       461       464       476       482       505       504
dram[26]:        459       422       411       412       439       439       433       438       449       459       466       470       479       482       509       512
dram[27]:        458       422       413       412       434       438       433       437       456       460       463       472       475       479       503       513
dram[28]:        462       431       412       413       438       433       431       432       454       459       466       465       481       485       513       517
dram[29]:        465       434       415       414       432       433       428       431       454       459       467       465       480       487       520       519
dram[30]:        462       436       412       414       432       436       432       434       454       463       463       467       480       484       515       517
dram[31]:        466       437       418       416       438       437       434       437       462       466       473       471       486       491       520       522
maximum mf latency per bank:
dram[0]:        669       690       659       685       658       688       698       817       706       736       700       657       819       832       764       795
dram[1]:        771       722       656       733       687       682       712       735       801       748       709       750       763       789       777       844
dram[2]:        724       724       680       703       710       702       722       760       727       711       700       755       771       769       808       832
dram[3]:        678       883       767       699       683       671       728       724       742       742       783       765       764       774       844       865
dram[4]:        673       727       681       682       682       676       672       742       783       816       776       734       827       817       807       787
dram[5]:        687       755       706       685       704       756       757       672       762       879       710       730       798       795       772       801
dram[6]:        704       694       693       723       709       717       709       708       664       811       840       824       842       787       730       816
dram[7]:        713       713       703       749       654       710       700       698       704       721       726       783       766       804       757       772
dram[8]:        706       691       695       687       707       688       700       691       666       709       754       855       838       838       796       803
dram[9]:        663       726       655       701       685       700       698       660       692       722       766       750       763       821       752       789
dram[10]:        709       691       697       727       655       706       682       713       712       632       782       759       781       823       798       836
dram[11]:        648       734       712       670       666       703       696       726       754       700       671       714       804       808       825       775
dram[12]:        639       725       658       680       799       706       686       656       697       688       767       779       844       796       809       838
dram[13]:        672       688       676       740       647       686       667       756       709       764       727       747       835       801       822       838
dram[14]:       1040      1075      1090      1095      1087      1011      1105       833       793      1003       985      1043       968       977      1016       993
dram[15]:        647       702       672       674       646       684       683       693       717       725       715       746       783       861       806       818
dram[16]:        699       705       623       656       681       698       765       747       806       880       843       846       711       764       883       789
dram[17]:        687       635       628       702       711       743       780       699       868       889       823       842       698       773       814       823
dram[18]:        710       641       618       647       675       739       706       749       845       860       836       860       694       735       844       863
dram[19]:        628       627       726       669       666       734       753       722       796       840       850       834       667       720       812       842
dram[20]:        710       642       756       671       671       716       727       758       862       860       782       869       714       740       758       778
dram[21]:        682       624       666       687       733       708       704       751       832       822       863       903       779       752       876       855
dram[22]:        707       631       673       695       781       747       699       741       842       843       776       857       784       733       860       773
dram[23]:        710       705       654       723       717       745       672       712       796       863       836       870       738       730       784       795
dram[24]:        713       627       668       637       709       845       786       724       781       897       804       857       766       845       713       741
dram[25]:        627       665       698       663       829       733       704       710       809       849       808       812       797       777       728       686
dram[26]:        719       581       663       694       722       743       702       779       851       833       828       824       732       800       842       812
dram[27]:        646       586       671       688       721       843       758       753       805       822       827       807       757       781       741       779
dram[28]:        628       670       680       835       734       717       659       793       801       808       781       780       787       795       751       810
dram[29]:        730       735       773       858       671       717       668       795       762       811       799       777       793       802       761       723
dram[30]:        636       747       656       686       709       741       716       732       815       871       806       864       771       843       798       781
dram[31]:        750       673       688       669       780       712       805       804       857       851       811       866       829       856       835       768
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211108 n_act=8010 n_pre=7994 n_ref_event=0 n_req=32088 n_rd=32088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1281
n_activity=65981 dram_eff=0.4863
bk0: 2056a 232746i bk1: 2048a 232232i bk2: 2048a 232407i bk3: 2048a 232609i bk4: 1908a 233691i bk5: 1908a 233732i bk6: 2016a 232767i bk7: 2016a 232785i bk8: 2016a 232597i bk9: 2016a 232424i bk10: 1908a 233282i bk11: 1908a 233398i bk12: 2048a 232189i bk13: 2048a 232110i bk14: 2048a 232115i bk15: 2048a 232176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750374
Row_Buffer_Locality_read = 0.750374
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.129277
Bank_Level_Parallism_Col = 3.079012
Bank_Level_Parallism_Ready = 1.544316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.246757 

BW Util details:
bwutil = 0.128137 
total_CMD = 250420 
util_bw = 32088 
Wasted_Col = 23360 
Wasted_Row = 6071 
Idle = 188901 

BW Util Bottlenecks: 
RCDc_limit = 40065 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13550 
rwq = 0 
CCDLc_limit_alone = 13550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211108 
Read = 32088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8010 
n_pre = 7994 
n_ref = 0 
n_req = 32088 
total_req = 32088 

Dual Bus Interface Util: 
issued_total_row = 16004 
issued_total_col = 32088 
Row_Bus_Util =  0.063909 
CoL_Bus_Util = 0.128137 
Either_Row_CoL_Bus_Util = 0.156984 
Issued_on_Two_Bus_Simul_Util = 0.035061 
issued_two_Eff = 0.223341 
queue_avg = 4.725373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.72537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211110 n_act=8015 n_pre=7999 n_ref_event=0 n_req=32088 n_rd=32088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1281
n_activity=66070 dram_eff=0.4857
bk0: 2056a 232366i bk1: 2048a 232525i bk2: 2048a 232853i bk3: 2048a 232509i bk4: 1908a 233911i bk5: 1908a 233710i bk6: 2016a 232903i bk7: 2016a 232633i bk8: 2016a 232640i bk9: 2016a 232407i bk10: 1908a 233561i bk11: 1908a 233474i bk12: 2048a 231938i bk13: 2048a 231790i bk14: 2048a 232100i bk15: 2048a 232151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750218
Row_Buffer_Locality_read = 0.750218
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.144412
Bank_Level_Parallism_Col = 3.084278
Bank_Level_Parallism_Ready = 1.540327
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.258962 

BW Util details:
bwutil = 0.128137 
total_CMD = 250420 
util_bw = 32088 
Wasted_Col = 23138 
Wasted_Row = 6071 
Idle = 189123 

BW Util Bottlenecks: 
RCDc_limit = 39952 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13117 
rwq = 0 
CCDLc_limit_alone = 13117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211110 
Read = 32088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8015 
n_pre = 7999 
n_ref = 0 
n_req = 32088 
total_req = 32088 

Dual Bus Interface Util: 
issued_total_row = 16014 
issued_total_col = 32088 
Row_Bus_Util =  0.063949 
CoL_Bus_Util = 0.128137 
Either_Row_CoL_Bus_Util = 0.156976 
Issued_on_Two_Bus_Simul_Util = 0.035109 
issued_two_Eff = 0.223658 
queue_avg = 4.744082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.74408
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211154 n_act=8016 n_pre=8000 n_ref_event=0 n_req=32100 n_rd=32100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=65833 dram_eff=0.4876
bk0: 2056a 232330i bk1: 2048a 232086i bk2: 2048a 232617i bk3: 2048a 232413i bk4: 1908a 233939i bk5: 1908a 233638i bk6: 2020a 232667i bk7: 2024a 232403i bk8: 2016a 232507i bk9: 2016a 232530i bk10: 1908a 233167i bk11: 1908a 233232i bk12: 2048a 231802i bk13: 2048a 231834i bk14: 2048a 232038i bk15: 2048a 231945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750280
Row_Buffer_Locality_read = 0.750280
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.195643
Bank_Level_Parallism_Col = 3.123379
Bank_Level_Parallism_Ready = 1.562399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.269849 

BW Util details:
bwutil = 0.128185 
total_CMD = 250420 
util_bw = 32100 
Wasted_Col = 22828 
Wasted_Row = 6214 
Idle = 189278 

BW Util Bottlenecks: 
RCDc_limit = 39385 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13160 
rwq = 0 
CCDLc_limit_alone = 13160 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211154 
Read = 32100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8016 
n_pre = 8000 
n_ref = 0 
n_req = 32100 
total_req = 32100 

Dual Bus Interface Util: 
issued_total_row = 16016 
issued_total_col = 32100 
Row_Bus_Util =  0.063957 
CoL_Bus_Util = 0.128185 
Either_Row_CoL_Bus_Util = 0.156801 
Issued_on_Two_Bus_Simul_Util = 0.035341 
issued_two_Eff = 0.225386 
queue_avg = 4.781783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.78178
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211081 n_act=8021 n_pre=8005 n_ref_event=0 n_req=32100 n_rd=32100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=65715 dram_eff=0.4885
bk0: 2056a 232352i bk1: 2048a 232437i bk2: 2048a 232387i bk3: 2048a 232225i bk4: 1908a 233857i bk5: 1908a 233553i bk6: 2020a 232612i bk7: 2024a 232604i bk8: 2016a 232837i bk9: 2016a 232467i bk10: 1908a 233429i bk11: 1908a 233516i bk12: 2048a 231955i bk13: 2048a 232033i bk14: 2048a 232080i bk15: 2048a 232087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750125
Row_Buffer_Locality_read = 0.750125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.179912
Bank_Level_Parallism_Col = 3.132611
Bank_Level_Parallism_Ready = 1.576791
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.275616 

BW Util details:
bwutil = 0.128185 
total_CMD = 250420 
util_bw = 32100 
Wasted_Col = 22778 
Wasted_Row = 6202 
Idle = 189340 

BW Util Bottlenecks: 
RCDc_limit = 39371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13047 
rwq = 0 
CCDLc_limit_alone = 13047 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211081 
Read = 32100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8021 
n_pre = 8005 
n_ref = 0 
n_req = 32100 
total_req = 32100 

Dual Bus Interface Util: 
issued_total_row = 16026 
issued_total_col = 32100 
Row_Bus_Util =  0.063996 
CoL_Bus_Util = 0.128185 
Either_Row_CoL_Bus_Util = 0.157092 
Issued_on_Two_Bus_Simul_Util = 0.035089 
issued_two_Eff = 0.223366 
queue_avg = 4.717091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.71709
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211148 n_act=8019 n_pre=8003 n_ref_event=0 n_req=32092 n_rd=32092 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=64843 dram_eff=0.4949
bk0: 2056a 232415i bk1: 2048a 232202i bk2: 2048a 232550i bk3: 2048a 232358i bk4: 1908a 233499i bk5: 1908a 233224i bk6: 2020a 232774i bk7: 2016a 232608i bk8: 2016a 232408i bk9: 2016a 232478i bk10: 1908a 233181i bk11: 1908a 232981i bk12: 2048a 231937i bk13: 2048a 231886i bk14: 2048a 231986i bk15: 2048a 232190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750125
Row_Buffer_Locality_read = 0.750125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.275783
Bank_Level_Parallism_Col = 3.142817
Bank_Level_Parallism_Ready = 1.577714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.282362 

BW Util details:
bwutil = 0.128153 
total_CMD = 250420 
util_bw = 32092 
Wasted_Col = 22630 
Wasted_Row = 5579 
Idle = 190119 

BW Util Bottlenecks: 
RCDc_limit = 39341 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13306 
rwq = 0 
CCDLc_limit_alone = 13306 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211148 
Read = 32092 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8019 
n_pre = 8003 
n_ref = 0 
n_req = 32092 
total_req = 32092 

Dual Bus Interface Util: 
issued_total_row = 16022 
issued_total_col = 32092 
Row_Bus_Util =  0.063981 
CoL_Bus_Util = 0.128153 
Either_Row_CoL_Bus_Util = 0.156825 
Issued_on_Two_Bus_Simul_Util = 0.035309 
issued_two_Eff = 0.225148 
queue_avg = 4.818138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.81814
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211205 n_act=8017 n_pre=8001 n_ref_event=0 n_req=32096 n_rd=32096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=65009 dram_eff=0.4937
bk0: 2056a 232461i bk1: 2048a 232346i bk2: 2048a 232619i bk3: 2048a 232497i bk4: 1908a 233314i bk5: 1908a 233315i bk6: 2020a 232819i bk7: 2020a 232829i bk8: 2016a 232245i bk9: 2016a 232595i bk10: 1908a 233302i bk11: 1908a 232970i bk12: 2048a 231791i bk13: 2048a 231830i bk14: 2048a 232402i bk15: 2048a 231890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750218
Row_Buffer_Locality_read = 0.750218
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.249872
Bank_Level_Parallism_Col = 3.145010
Bank_Level_Parallism_Ready = 1.572875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.284756 

BW Util details:
bwutil = 0.128169 
total_CMD = 250420 
util_bw = 32096 
Wasted_Col = 22529 
Wasted_Row = 5870 
Idle = 189925 

BW Util Bottlenecks: 
RCDc_limit = 39165 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13178 
rwq = 0 
CCDLc_limit_alone = 13178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211205 
Read = 32096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8017 
n_pre = 8001 
n_ref = 0 
n_req = 32096 
total_req = 32096 

Dual Bus Interface Util: 
issued_total_row = 16018 
issued_total_col = 32096 
Row_Bus_Util =  0.063965 
CoL_Bus_Util = 0.128169 
Either_Row_CoL_Bus_Util = 0.156597 
Issued_on_Two_Bus_Simul_Util = 0.035536 
issued_two_Eff = 0.226928 
queue_avg = 4.803782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.80378
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211136 n_act=8020 n_pre=8004 n_ref_event=0 n_req=32096 n_rd=32096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=64407 dram_eff=0.4983
bk0: 2056a 232690i bk1: 2048a 232337i bk2: 2048a 232476i bk3: 2048a 232578i bk4: 1912a 233660i bk5: 1908a 233432i bk6: 2016a 232467i bk7: 2020a 232707i bk8: 2016a 232637i bk9: 2016a 232452i bk10: 1908a 233192i bk11: 1908a 233163i bk12: 2048a 232208i bk13: 2048a 232102i bk14: 2048a 232204i bk15: 2048a 232346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750125
Row_Buffer_Locality_read = 0.750125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.256276
Bank_Level_Parallism_Col = 3.136301
Bank_Level_Parallism_Ready = 1.550692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.293560 

BW Util details:
bwutil = 0.128169 
total_CMD = 250420 
util_bw = 32096 
Wasted_Col = 22396 
Wasted_Row = 5658 
Idle = 190270 

BW Util Bottlenecks: 
RCDc_limit = 39343 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12666 
rwq = 0 
CCDLc_limit_alone = 12666 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211136 
Read = 32096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8020 
n_pre = 8004 
n_ref = 0 
n_req = 32096 
total_req = 32096 

Dual Bus Interface Util: 
issued_total_row = 16024 
issued_total_col = 32096 
Row_Bus_Util =  0.063988 
CoL_Bus_Util = 0.128169 
Either_Row_CoL_Bus_Util = 0.156872 
Issued_on_Two_Bus_Simul_Util = 0.035285 
issued_two_Eff = 0.224926 
queue_avg = 4.725673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.72567
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211156 n_act=8019 n_pre=8003 n_ref_event=0 n_req=32100 n_rd=32100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=64550 dram_eff=0.4973
bk0: 2056a 232657i bk1: 2048a 232297i bk2: 2048a 232557i bk3: 2048a 232546i bk4: 1912a 233478i bk5: 1912a 233360i bk6: 2016a 232915i bk7: 2020a 232637i bk8: 2016a 232668i bk9: 2016a 232516i bk10: 1908a 233495i bk11: 1908a 232925i bk12: 2048a 231941i bk13: 2048a 232188i bk14: 2048a 232213i bk15: 2048a 232197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750187
Row_Buffer_Locality_read = 0.750187
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.249328
Bank_Level_Parallism_Col = 3.134655
Bank_Level_Parallism_Ready = 1.555483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.281480 

BW Util details:
bwutil = 0.128185 
total_CMD = 250420 
util_bw = 32100 
Wasted_Col = 22469 
Wasted_Row = 5673 
Idle = 190178 

BW Util Bottlenecks: 
RCDc_limit = 39186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13102 
rwq = 0 
CCDLc_limit_alone = 13102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211156 
Read = 32100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8019 
n_pre = 8003 
n_ref = 0 
n_req = 32100 
total_req = 32100 

Dual Bus Interface Util: 
issued_total_row = 16022 
issued_total_col = 32100 
Row_Bus_Util =  0.063981 
CoL_Bus_Util = 0.128185 
Either_Row_CoL_Bus_Util = 0.156793 
Issued_on_Two_Bus_Simul_Util = 0.035373 
issued_two_Eff = 0.225601 
queue_avg = 4.789342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.78934
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211093 n_act=8016 n_pre=8000 n_ref_event=0 n_req=32088 n_rd=32088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1281
n_activity=65724 dram_eff=0.4882
bk0: 2056a 232530i bk1: 2048a 232563i bk2: 2048a 232231i bk3: 2048a 232063i bk4: 2016a 232660i bk5: 2016a 232889i bk6: 1908a 233383i bk7: 1908a 232972i bk8: 1908a 233745i bk9: 1908a 233715i bk10: 2016a 232424i bk11: 2016a 232248i bk12: 2048a 232230i bk13: 2048a 232346i bk14: 2048a 232150i bk15: 2048a 231992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750187
Row_Buffer_Locality_read = 0.750187
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.200897
Bank_Level_Parallism_Col = 3.118077
Bank_Level_Parallism_Ready = 1.555909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.268061 

BW Util details:
bwutil = 0.128137 
total_CMD = 250420 
util_bw = 32088 
Wasted_Col = 22815 
Wasted_Row = 5984 
Idle = 189533 

BW Util Bottlenecks: 
RCDc_limit = 39522 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13155 
rwq = 0 
CCDLc_limit_alone = 13155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211093 
Read = 32088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8016 
n_pre = 8000 
n_ref = 0 
n_req = 32088 
total_req = 32088 

Dual Bus Interface Util: 
issued_total_row = 16016 
issued_total_col = 32088 
Row_Bus_Util =  0.063957 
CoL_Bus_Util = 0.128137 
Either_Row_CoL_Bus_Util = 0.157044 
Issued_on_Two_Bus_Simul_Util = 0.035049 
issued_two_Eff = 0.223180 
queue_avg = 4.806872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.80687
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211213 n_act=8010 n_pre=7994 n_ref_event=0 n_req=32088 n_rd=32088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1281
n_activity=65773 dram_eff=0.4879
bk0: 2056a 232389i bk1: 2048a 232757i bk2: 2048a 232026i bk3: 2048a 231962i bk4: 2016a 232674i bk5: 2016a 232550i bk6: 1908a 233125i bk7: 1908a 233344i bk8: 1908a 233765i bk9: 1908a 233880i bk10: 2016a 232508i bk11: 2016a 232259i bk12: 2048a 232314i bk13: 2048a 232015i bk14: 2048a 231985i bk15: 2048a 231935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750374
Row_Buffer_Locality_read = 0.750374
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.205039
Bank_Level_Parallism_Col = 3.110811
Bank_Level_Parallism_Ready = 1.554164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.250451 

BW Util details:
bwutil = 0.128137 
total_CMD = 250420 
util_bw = 32088 
Wasted_Col = 22965 
Wasted_Row = 5911 
Idle = 189456 

BW Util Bottlenecks: 
RCDc_limit = 39532 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13415 
rwq = 0 
CCDLc_limit_alone = 13415 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211213 
Read = 32088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8010 
n_pre = 7994 
n_ref = 0 
n_req = 32088 
total_req = 32088 

Dual Bus Interface Util: 
issued_total_row = 16004 
issued_total_col = 32088 
Row_Bus_Util =  0.063909 
CoL_Bus_Util = 0.128137 
Either_Row_CoL_Bus_Util = 0.156565 
Issued_on_Two_Bus_Simul_Util = 0.035480 
issued_two_Eff = 0.226618 
queue_avg = 4.833891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.83389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211255 n_act=8019 n_pre=8003 n_ref_event=0 n_req=32088 n_rd=32088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1281
n_activity=66109 dram_eff=0.4854
bk0: 2056a 232490i bk1: 2048a 232572i bk2: 2048a 231938i bk3: 2048a 232048i bk4: 2016a 232721i bk5: 2016a 232832i bk6: 1908a 233260i bk7: 1908a 233195i bk8: 1908a 233515i bk9: 1908a 233383i bk10: 2016a 231977i bk11: 2016a 232306i bk12: 2048a 232211i bk13: 2048a 232114i bk14: 2048a 231801i bk15: 2048a 231588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750094
Row_Buffer_Locality_read = 0.750094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.212978
Bank_Level_Parallism_Col = 3.146312
Bank_Level_Parallism_Ready = 1.591685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.261486 

BW Util details:
bwutil = 0.128137 
total_CMD = 250420 
util_bw = 32088 
Wasted_Col = 22987 
Wasted_Row = 6091 
Idle = 189254 

BW Util Bottlenecks: 
RCDc_limit = 39049 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13310 
rwq = 0 
CCDLc_limit_alone = 13310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211255 
Read = 32088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8019 
n_pre = 8003 
n_ref = 0 
n_req = 32088 
total_req = 32088 

Dual Bus Interface Util: 
issued_total_row = 16022 
issued_total_col = 32088 
Row_Bus_Util =  0.063981 
CoL_Bus_Util = 0.128137 
Either_Row_CoL_Bus_Util = 0.156397 
Issued_on_Two_Bus_Simul_Util = 0.035720 
issued_two_Eff = 0.228393 
queue_avg = 4.845867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.84587
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211323 n_act=8014 n_pre=7998 n_ref_event=0 n_req=32088 n_rd=32088 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1281
n_activity=65910 dram_eff=0.4868
bk0: 2056a 232686i bk1: 2048a 232415i bk2: 2048a 232122i bk3: 2048a 231644i bk4: 2016a 232736i bk5: 2016a 232566i bk6: 1908a 233557i bk7: 1908a 233046i bk8: 1908a 233652i bk9: 1908a 233765i bk10: 2016a 232499i bk11: 2016a 232240i bk12: 2048a 231951i bk13: 2048a 231965i bk14: 2048a 231994i bk15: 2048a 231542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750249
Row_Buffer_Locality_read = 0.750249
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.228531
Bank_Level_Parallism_Col = 3.143267
Bank_Level_Parallism_Ready = 1.573953
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.273151 

BW Util details:
bwutil = 0.128137 
total_CMD = 250420 
util_bw = 32088 
Wasted_Col = 22660 
Wasted_Row = 6154 
Idle = 189518 

BW Util Bottlenecks: 
RCDc_limit = 38745 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13095 
rwq = 0 
CCDLc_limit_alone = 13095 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211323 
Read = 32088 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8014 
n_pre = 7998 
n_ref = 0 
n_req = 32088 
total_req = 32088 

Dual Bus Interface Util: 
issued_total_row = 16012 
issued_total_col = 32088 
Row_Bus_Util =  0.063941 
CoL_Bus_Util = 0.128137 
Either_Row_CoL_Bus_Util = 0.156126 
Issued_on_Two_Bus_Simul_Util = 0.035952 
issued_two_Eff = 0.230273 
queue_avg = 4.773117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77312
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211299 n_act=8017 n_pre=8001 n_ref_event=0 n_req=32092 n_rd=32092 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=65597 dram_eff=0.4892
bk0: 2056a 232818i bk1: 2048a 232420i bk2: 2048a 232200i bk3: 2048a 232199i bk4: 2016a 232902i bk5: 2016a 232678i bk6: 1908a 232740i bk7: 1912a 232981i bk8: 1908a 233275i bk9: 1908a 233139i bk10: 2016a 232465i bk11: 2016a 232445i bk12: 2048a 232504i bk13: 2048a 232044i bk14: 2048a 231879i bk15: 2048a 231526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750187
Row_Buffer_Locality_read = 0.750187
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.244223
Bank_Level_Parallism_Col = 3.145211
Bank_Level_Parallism_Ready = 1.567836
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.275448 

BW Util details:
bwutil = 0.128153 
total_CMD = 250420 
util_bw = 32092 
Wasted_Col = 22584 
Wasted_Row = 6076 
Idle = 189668 

BW Util Bottlenecks: 
RCDc_limit = 38782 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13064 
rwq = 0 
CCDLc_limit_alone = 13064 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211299 
Read = 32092 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8017 
n_pre = 8001 
n_ref = 0 
n_req = 32092 
total_req = 32092 

Dual Bus Interface Util: 
issued_total_row = 16018 
issued_total_col = 32092 
Row_Bus_Util =  0.063965 
CoL_Bus_Util = 0.128153 
Either_Row_CoL_Bus_Util = 0.156222 
Issued_on_Two_Bus_Simul_Util = 0.035896 
issued_two_Eff = 0.229774 
queue_avg = 4.852576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.85258
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211376 n_act=8015 n_pre=7999 n_ref_event=0 n_req=32100 n_rd=32100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=65317 dram_eff=0.4914
bk0: 2056a 232558i bk1: 2048a 232341i bk2: 2048a 232061i bk3: 2048a 231624i bk4: 2016a 232973i bk5: 2016a 232389i bk6: 1912a 233075i bk7: 1916a 232756i bk8: 1908a 233394i bk9: 1908a 233208i bk10: 2016a 232500i bk11: 2016a 232349i bk12: 2048a 232188i bk13: 2048a 232385i bk14: 2048a 231816i bk15: 2048a 231286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750312
Row_Buffer_Locality_read = 0.750312
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.286049
Bank_Level_Parallism_Col = 3.189856
Bank_Level_Parallism_Ready = 1.601526
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.286358 

BW Util details:
bwutil = 0.128185 
total_CMD = 250420 
util_bw = 32100 
Wasted_Col = 22258 
Wasted_Row = 6163 
Idle = 189899 

BW Util Bottlenecks: 
RCDc_limit = 38453 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12962 
rwq = 0 
CCDLc_limit_alone = 12962 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211376 
Read = 32100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8015 
n_pre = 7999 
n_ref = 0 
n_req = 32100 
total_req = 32100 

Dual Bus Interface Util: 
issued_total_row = 16014 
issued_total_col = 32100 
Row_Bus_Util =  0.063949 
CoL_Bus_Util = 0.128185 
Either_Row_CoL_Bus_Util = 0.155914 
Issued_on_Two_Bus_Simul_Util = 0.036219 
issued_two_Eff = 0.232302 
queue_avg = 4.885460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.88546
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211133 n_act=8021 n_pre=8005 n_ref_event=0 n_req=32108 n_rd=32108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=65760 dram_eff=0.4883
bk0: 2056a 232880i bk1: 2048a 232417i bk2: 2048a 232470i bk3: 2048a 232505i bk4: 2016a 232920i bk5: 2016a 232945i bk6: 1912a 233301i bk7: 1912a 233182i bk8: 1908a 233575i bk9: 1908a 233323i bk10: 2020a 232668i bk11: 2024a 232838i bk12: 2048a 232220i bk13: 2048a 232167i bk14: 2048a 231985i bk15: 2048a 231979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750187
Row_Buffer_Locality_read = 0.750187
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.170343
Bank_Level_Parallism_Col = 3.093303
Bank_Level_Parallism_Ready = 1.548399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.262176 

BW Util details:
bwutil = 0.128217 
total_CMD = 250420 
util_bw = 32108 
Wasted_Col = 23123 
Wasted_Row = 5781 
Idle = 189408 

BW Util Bottlenecks: 
RCDc_limit = 39488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13063 
rwq = 0 
CCDLc_limit_alone = 13063 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211133 
Read = 32108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8021 
n_pre = 8005 
n_ref = 0 
n_req = 32108 
total_req = 32108 

Dual Bus Interface Util: 
issued_total_row = 16026 
issued_total_col = 32108 
Row_Bus_Util =  0.063996 
CoL_Bus_Util = 0.128217 
Either_Row_CoL_Bus_Util = 0.156884 
Issued_on_Two_Bus_Simul_Util = 0.035329 
issued_two_Eff = 0.225189 
queue_avg = 4.771883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77188
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211250 n_act=8018 n_pre=8002 n_ref_event=0 n_req=32100 n_rd=32100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=65562 dram_eff=0.4896
bk0: 2056a 232669i bk1: 2048a 232560i bk2: 2048a 232185i bk3: 2048a 232397i bk4: 2016a 232863i bk5: 2016a 232935i bk6: 1908a 233344i bk7: 1912a 233105i bk8: 1908a 233640i bk9: 1908a 233182i bk10: 2020a 232828i bk11: 2020a 232535i bk12: 2048a 232215i bk13: 2048a 232237i bk14: 2048a 232302i bk15: 2048a 232014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750218
Row_Buffer_Locality_read = 0.750218
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.205014
Bank_Level_Parallism_Col = 3.131823
Bank_Level_Parallism_Ready = 1.567819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.283362 

BW Util details:
bwutil = 0.128185 
total_CMD = 250420 
util_bw = 32100 
Wasted_Col = 22712 
Wasted_Row = 5862 
Idle = 189746 

BW Util Bottlenecks: 
RCDc_limit = 39219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13071 
rwq = 0 
CCDLc_limit_alone = 13071 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211250 
Read = 32100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8018 
n_pre = 8002 
n_ref = 0 
n_req = 32100 
total_req = 32100 

Dual Bus Interface Util: 
issued_total_row = 16020 
issued_total_col = 32100 
Row_Bus_Util =  0.063973 
CoL_Bus_Util = 0.128185 
Either_Row_CoL_Bus_Util = 0.156417 
Issued_on_Two_Bus_Simul_Util = 0.035740 
issued_two_Eff = 0.228491 
queue_avg = 4.791893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.79189
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211410 n_act=8021 n_pre=8005 n_ref_event=0 n_req=32120 n_rd=32120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=65741 dram_eff=0.4886
bk0: 2032a 233009i bk1: 2024a 232969i bk2: 1920a 233515i bk3: 1920a 233515i bk4: 2048a 232350i bk5: 2048a 232383i bk6: 2048a 232190i bk7: 2048a 232014i bk8: 2048a 231769i bk9: 2048a 232131i bk10: 2048a 232259i bk11: 2048a 232240i bk12: 1904a 233483i bk13: 1904a 233680i bk14: 2016a 232642i bk15: 2016a 232163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750280
Row_Buffer_Locality_read = 0.750280
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.202288
Bank_Level_Parallism_Col = 3.140322
Bank_Level_Parallism_Ready = 1.569552
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.273463 

BW Util details:
bwutil = 0.128265 
total_CMD = 250420 
util_bw = 32120 
Wasted_Col = 22601 
Wasted_Row = 6123 
Idle = 189576 

BW Util Bottlenecks: 
RCDc_limit = 38604 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12929 
rwq = 0 
CCDLc_limit_alone = 12929 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211410 
Read = 32120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8021 
n_pre = 8005 
n_ref = 0 
n_req = 32120 
total_req = 32120 

Dual Bus Interface Util: 
issued_total_row = 16026 
issued_total_col = 32120 
Row_Bus_Util =  0.063996 
CoL_Bus_Util = 0.128265 
Either_Row_CoL_Bus_Util = 0.155778 
Issued_on_Two_Bus_Simul_Util = 0.036483 
issued_two_Eff = 0.234196 
queue_avg = 4.655515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65551
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211308 n_act=8018 n_pre=8002 n_ref_event=0 n_req=32116 n_rd=32116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=65273 dram_eff=0.492
bk0: 2032a 232989i bk1: 2024a 233046i bk2: 1916a 233625i bk3: 1920a 233330i bk4: 2048a 232223i bk5: 2048a 232304i bk6: 2048a 232015i bk7: 2048a 231881i bk8: 2048a 232173i bk9: 2048a 232047i bk10: 2048a 231993i bk11: 2048a 231977i bk12: 1904a 233520i bk13: 1904a 233521i bk14: 2016a 232443i bk15: 2016a 232308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750342
Row_Buffer_Locality_read = 0.750342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.249562
Bank_Level_Parallism_Col = 3.191641
Bank_Level_Parallism_Ready = 1.602161
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.298382 

BW Util details:
bwutil = 0.128249 
total_CMD = 250420 
util_bw = 32116 
Wasted_Col = 22156 
Wasted_Row = 6198 
Idle = 189950 

BW Util Bottlenecks: 
RCDc_limit = 38027 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12630 
rwq = 0 
CCDLc_limit_alone = 12630 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211308 
Read = 32116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8018 
n_pre = 8002 
n_ref = 0 
n_req = 32116 
total_req = 32116 

Dual Bus Interface Util: 
issued_total_row = 16020 
issued_total_col = 32116 
Row_Bus_Util =  0.063973 
CoL_Bus_Util = 0.128249 
Either_Row_CoL_Bus_Util = 0.156186 
Issued_on_Two_Bus_Simul_Util = 0.036035 
issued_two_Eff = 0.230722 
queue_avg = 4.676092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.67609
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211451 n_act=8023 n_pre=8007 n_ref_event=0 n_req=32112 n_rd=32112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=65589 dram_eff=0.4896
bk0: 2032a 232970i bk1: 2024a 232867i bk2: 1916a 233580i bk3: 1916a 233599i bk4: 2048a 232438i bk5: 2048a 231961i bk6: 2048a 231853i bk7: 2048a 231836i bk8: 2048a 231845i bk9: 2048a 232092i bk10: 2048a 231646i bk11: 2048a 231934i bk12: 1904a 233344i bk13: 1904a 233515i bk14: 2016a 232244i bk15: 2016a 232177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750156
Row_Buffer_Locality_read = 0.750156
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.277256
Bank_Level_Parallism_Col = 3.188974
Bank_Level_Parallism_Ready = 1.602765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.285978 

BW Util details:
bwutil = 0.128233 
total_CMD = 250420 
util_bw = 32112 
Wasted_Col = 22217 
Wasted_Row = 6106 
Idle = 189985 

BW Util Bottlenecks: 
RCDc_limit = 38012 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12807 
rwq = 0 
CCDLc_limit_alone = 12807 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211451 
Read = 32112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8023 
n_pre = 8007 
n_ref = 0 
n_req = 32112 
total_req = 32112 

Dual Bus Interface Util: 
issued_total_row = 16030 
issued_total_col = 32112 
Row_Bus_Util =  0.064012 
CoL_Bus_Util = 0.128233 
Either_Row_CoL_Bus_Util = 0.155615 
Issued_on_Two_Bus_Simul_Util = 0.036630 
issued_two_Eff = 0.235392 
queue_avg = 4.652639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65264
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211442 n_act=8021 n_pre=8005 n_ref_event=0 n_req=32112 n_rd=32112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=66003 dram_eff=0.4865
bk0: 2032a 232946i bk1: 2024a 232906i bk2: 1916a 233568i bk3: 1916a 233548i bk4: 2048a 232381i bk5: 2048a 232274i bk6: 2048a 232133i bk7: 2048a 231986i bk8: 2048a 231971i bk9: 2048a 232188i bk10: 2048a 232004i bk11: 2048a 231605i bk12: 1904a 233617i bk13: 1904a 233451i bk14: 2016a 232142i bk15: 2016a 231984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750218
Row_Buffer_Locality_read = 0.750218
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.224978
Bank_Level_Parallism_Col = 3.189502
Bank_Level_Parallism_Ready = 1.601426
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.279822 

BW Util details:
bwutil = 0.128233 
total_CMD = 250420 
util_bw = 32112 
Wasted_Col = 22227 
Wasted_Row = 6547 
Idle = 189534 

BW Util Bottlenecks: 
RCDc_limit = 37745 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12860 
rwq = 0 
CCDLc_limit_alone = 12860 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211442 
Read = 32112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8021 
n_pre = 8005 
n_ref = 0 
n_req = 32112 
total_req = 32112 

Dual Bus Interface Util: 
issued_total_row = 16026 
issued_total_col = 32112 
Row_Bus_Util =  0.063996 
CoL_Bus_Util = 0.128233 
Either_Row_CoL_Bus_Util = 0.155651 
Issued_on_Two_Bus_Simul_Util = 0.036579 
issued_two_Eff = 0.235004 
queue_avg = 4.589298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5893
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211508 n_act=8018 n_pre=8002 n_ref_event=0 n_req=32120 n_rd=32120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=65204 dram_eff=0.4926
bk0: 2032a 233060i bk1: 2024a 232744i bk2: 1920a 233359i bk3: 1920a 233216i bk4: 2048a 232307i bk5: 2048a 232348i bk6: 2048a 231876i bk7: 2048a 231799i bk8: 2048a 232112i bk9: 2048a 232221i bk10: 2048a 231937i bk11: 2048a 231832i bk12: 1904a 233313i bk13: 1904a 233208i bk14: 2016a 232255i bk15: 2016a 232483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750374
Row_Buffer_Locality_read = 0.750374
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.276775
Bank_Level_Parallism_Col = 3.188491
Bank_Level_Parallism_Ready = 1.592746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.285511 

BW Util details:
bwutil = 0.128265 
total_CMD = 250420 
util_bw = 32120 
Wasted_Col = 22083 
Wasted_Row = 6207 
Idle = 190010 

BW Util Bottlenecks: 
RCDc_limit = 37546 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12928 
rwq = 0 
CCDLc_limit_alone = 12928 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211508 
Read = 32120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8018 
n_pre = 8002 
n_ref = 0 
n_req = 32120 
total_req = 32120 

Dual Bus Interface Util: 
issued_total_row = 16020 
issued_total_col = 32120 
Row_Bus_Util =  0.063973 
CoL_Bus_Util = 0.128265 
Either_Row_CoL_Bus_Util = 0.155387 
Issued_on_Two_Bus_Simul_Util = 0.036850 
issued_two_Eff = 0.237150 
queue_avg = 4.738655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.73866
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211408 n_act=8026 n_pre=8010 n_ref_event=0 n_req=32120 n_rd=32120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=65103 dram_eff=0.4934
bk0: 2032a 232724i bk1: 2024a 232772i bk2: 1920a 233407i bk3: 1920a 233066i bk4: 2048a 232247i bk5: 2048a 232196i bk6: 2048a 232080i bk7: 2048a 231934i bk8: 2048a 231870i bk9: 2048a 231924i bk10: 2048a 231948i bk11: 2048a 231671i bk12: 1904a 233435i bk13: 1904a 233207i bk14: 2016a 232385i bk15: 2016a 232365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750125
Row_Buffer_Locality_read = 0.750125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.301898
Bank_Level_Parallism_Col = 3.210744
Bank_Level_Parallism_Ready = 1.605635
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.288386 

BW Util details:
bwutil = 0.128265 
total_CMD = 250420 
util_bw = 32120 
Wasted_Col = 21978 
Wasted_Row = 6184 
Idle = 190138 

BW Util Bottlenecks: 
RCDc_limit = 37836 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13004 
rwq = 0 
CCDLc_limit_alone = 13004 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211408 
Read = 32120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8026 
n_pre = 8010 
n_ref = 0 
n_req = 32120 
total_req = 32120 

Dual Bus Interface Util: 
issued_total_row = 16036 
issued_total_col = 32120 
Row_Bus_Util =  0.064036 
CoL_Bus_Util = 0.128265 
Either_Row_CoL_Bus_Util = 0.155786 
Issued_on_Two_Bus_Simul_Util = 0.036515 
issued_two_Eff = 0.234389 
queue_avg = 4.700507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.70051
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211464 n_act=8027 n_pre=8011 n_ref_event=0 n_req=32128 n_rd=32128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=65523 dram_eff=0.4903
bk0: 2036a 233134i bk1: 2024a 233292i bk2: 1920a 233442i bk3: 1924a 233615i bk4: 2048a 232163i bk5: 2048a 232430i bk6: 2048a 232030i bk7: 2048a 231968i bk8: 2048a 232233i bk9: 2048a 232148i bk10: 2048a 232188i bk11: 2048a 231943i bk12: 1904a 233369i bk13: 1904a 233174i bk14: 2016a 232749i bk15: 2016a 232831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750156
Row_Buffer_Locality_read = 0.750156
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.223021
Bank_Level_Parallism_Col = 3.153040
Bank_Level_Parallism_Ready = 1.575884
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.275595 

BW Util details:
bwutil = 0.128296 
total_CMD = 250420 
util_bw = 32128 
Wasted_Col = 22376 
Wasted_Row = 6024 
Idle = 189892 

BW Util Bottlenecks: 
RCDc_limit = 38061 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12928 
rwq = 0 
CCDLc_limit_alone = 12928 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211464 
Read = 32128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8027 
n_pre = 8011 
n_ref = 0 
n_req = 32128 
total_req = 32128 

Dual Bus Interface Util: 
issued_total_row = 16038 
issued_total_col = 32128 
Row_Bus_Util =  0.064044 
CoL_Bus_Util = 0.128296 
Either_Row_CoL_Bus_Util = 0.155563 
Issued_on_Two_Bus_Simul_Util = 0.036778 
issued_two_Eff = 0.236421 
queue_avg = 4.697169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.69717
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211337 n_act=8023 n_pre=8007 n_ref_event=0 n_req=32120 n_rd=32120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=64985 dram_eff=0.4943
bk0: 2036a 233172i bk1: 2024a 232639i bk2: 1916a 233372i bk3: 1920a 233430i bk4: 2048a 231979i bk5: 2048a 232176i bk6: 2048a 232465i bk7: 2048a 232027i bk8: 2048a 232117i bk9: 2048a 231939i bk10: 2048a 232105i bk11: 2048a 232099i bk12: 1904a 233303i bk13: 1904a 233116i bk14: 2016a 232494i bk15: 2016a 232375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750218
Row_Buffer_Locality_read = 0.750218
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.280993
Bank_Level_Parallism_Col = 3.203122
Bank_Level_Parallism_Ready = 1.603269
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.293565 

BW Util details:
bwutil = 0.128265 
total_CMD = 250420 
util_bw = 32120 
Wasted_Col = 22011 
Wasted_Row = 6091 
Idle = 190198 

BW Util Bottlenecks: 
RCDc_limit = 37763 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12678 
rwq = 0 
CCDLc_limit_alone = 12678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211337 
Read = 32120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8023 
n_pre = 8007 
n_ref = 0 
n_req = 32120 
total_req = 32120 

Dual Bus Interface Util: 
issued_total_row = 16030 
issued_total_col = 32120 
Row_Bus_Util =  0.064012 
CoL_Bus_Util = 0.128265 
Either_Row_CoL_Bus_Util = 0.156070 
Issued_on_Two_Bus_Simul_Util = 0.036207 
issued_two_Eff = 0.231993 
queue_avg = 4.639793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.63979
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211192 n_act=8017 n_pre=8001 n_ref_event=0 n_req=32120 n_rd=32120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=65285 dram_eff=0.492
bk0: 1920a 233699i bk1: 1916a 234118i bk2: 2028a 232813i bk3: 2032a 232664i bk4: 2048a 232099i bk5: 2048a 232158i bk6: 2048a 232153i bk7: 2048a 231905i bk8: 2048a 232047i bk9: 2048a 232035i bk10: 2048a 231600i bk11: 2048a 231934i bk12: 2016a 232493i bk13: 2016a 232440i bk14: 1904a 233257i bk15: 1904a 233068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750405
Row_Buffer_Locality_read = 0.750405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.245020
Bank_Level_Parallism_Col = 3.152684
Bank_Level_Parallism_Ready = 1.578425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.274905 

BW Util details:
bwutil = 0.128265 
total_CMD = 250420 
util_bw = 32120 
Wasted_Col = 22531 
Wasted_Row = 6046 
Idle = 189723 

BW Util Bottlenecks: 
RCDc_limit = 38800 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12690 
rwq = 0 
CCDLc_limit_alone = 12690 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211192 
Read = 32120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8017 
n_pre = 8001 
n_ref = 0 
n_req = 32120 
total_req = 32120 

Dual Bus Interface Util: 
issued_total_row = 16018 
issued_total_col = 32120 
Row_Bus_Util =  0.063965 
CoL_Bus_Util = 0.128265 
Either_Row_CoL_Bus_Util = 0.156649 
Issued_on_Two_Bus_Simul_Util = 0.035580 
issued_two_Eff = 0.227134 
queue_avg = 4.743523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.74352
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211208 n_act=8014 n_pre=7998 n_ref_event=0 n_req=32116 n_rd=32116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=65360 dram_eff=0.4914
bk0: 1916a 234060i bk1: 1916a 233923i bk2: 2028a 233007i bk3: 2032a 232852i bk4: 2048a 232087i bk5: 2048a 232226i bk6: 2048a 232408i bk7: 2048a 232242i bk8: 2048a 232266i bk9: 2048a 231948i bk10: 2048a 232174i bk11: 2048a 232235i bk12: 2016a 232362i bk13: 2016a 232370i bk14: 1904a 233537i bk15: 1904a 233266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750467
Row_Buffer_Locality_read = 0.750467
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.217419
Bank_Level_Parallism_Col = 3.164600
Bank_Level_Parallism_Ready = 1.577314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.301990 

BW Util details:
bwutil = 0.128249 
total_CMD = 250420 
util_bw = 32116 
Wasted_Col = 22221 
Wasted_Row = 6205 
Idle = 189878 

BW Util Bottlenecks: 
RCDc_limit = 38743 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12271 
rwq = 0 
CCDLc_limit_alone = 12271 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211208 
Read = 32116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8014 
n_pre = 7998 
n_ref = 0 
n_req = 32116 
total_req = 32116 

Dual Bus Interface Util: 
issued_total_row = 16012 
issued_total_col = 32116 
Row_Bus_Util =  0.063941 
CoL_Bus_Util = 0.128249 
Either_Row_CoL_Bus_Util = 0.156585 
Issued_on_Two_Bus_Simul_Util = 0.035604 
issued_two_Eff = 0.227379 
queue_avg = 4.657180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65718
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211343 n_act=8028 n_pre=8012 n_ref_event=0 n_req=32128 n_rd=32128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=65085 dram_eff=0.4936
bk0: 1932a 233796i bk1: 1924a 233863i bk2: 2024a 232879i bk3: 2024a 232602i bk4: 2048a 232264i bk5: 2048a 232056i bk6: 2048a 232043i bk7: 2048a 232120i bk8: 2048a 232115i bk9: 2048a 232156i bk10: 2048a 231743i bk11: 2048a 231772i bk12: 2016a 232379i bk13: 2016a 232133i bk14: 1904a 233329i bk15: 1904a 233135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750125
Row_Buffer_Locality_read = 0.750125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.296065
Bank_Level_Parallism_Col = 3.195337
Bank_Level_Parallism_Ready = 1.595524
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.297639 

BW Util details:
bwutil = 0.128296 
total_CMD = 250420 
util_bw = 32128 
Wasted_Col = 22081 
Wasted_Row = 5923 
Idle = 190288 

BW Util Bottlenecks: 
RCDc_limit = 38556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13025 
rwq = 0 
CCDLc_limit_alone = 13025 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211343 
Read = 32128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8028 
n_pre = 8012 
n_ref = 0 
n_req = 32128 
total_req = 32128 

Dual Bus Interface Util: 
issued_total_row = 16040 
issued_total_col = 32128 
Row_Bus_Util =  0.064052 
CoL_Bus_Util = 0.128296 
Either_Row_CoL_Bus_Util = 0.156046 
Issued_on_Two_Bus_Simul_Util = 0.036303 
issued_two_Eff = 0.232643 
queue_avg = 4.687173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.68717
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211365 n_act=8030 n_pre=8014 n_ref_event=0 n_req=32124 n_rd=32124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=64720 dram_eff=0.4964
bk0: 1936a 233630i bk1: 1916a 234045i bk2: 2024a 233058i bk3: 2024a 232639i bk4: 2048a 232013i bk5: 2048a 232238i bk6: 2048a 232168i bk7: 2048a 232102i bk8: 2048a 232157i bk9: 2048a 231956i bk10: 2048a 231998i bk11: 2048a 231876i bk12: 2016a 232517i bk13: 2016a 232331i bk14: 1904a 233337i bk15: 1904a 233220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750031
Row_Buffer_Locality_read = 0.750031
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.288860
Bank_Level_Parallism_Col = 3.182943
Bank_Level_Parallism_Ready = 1.573839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.296690 

BW Util details:
bwutil = 0.128280 
total_CMD = 250420 
util_bw = 32124 
Wasted_Col = 22000 
Wasted_Row = 5919 
Idle = 190377 

BW Util Bottlenecks: 
RCDc_limit = 38204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12827 
rwq = 0 
CCDLc_limit_alone = 12827 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211365 
Read = 32124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8030 
n_pre = 8014 
n_ref = 0 
n_req = 32124 
total_req = 32124 

Dual Bus Interface Util: 
issued_total_row = 16044 
issued_total_col = 32124 
Row_Bus_Util =  0.064068 
CoL_Bus_Util = 0.128280 
Either_Row_CoL_Bus_Util = 0.155958 
Issued_on_Two_Bus_Simul_Util = 0.036391 
issued_two_Eff = 0.233338 
queue_avg = 4.658653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65865
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211308 n_act=8026 n_pre=8010 n_ref_event=0 n_req=32116 n_rd=32116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=64707 dram_eff=0.4963
bk0: 1920a 233686i bk1: 1920a 233708i bk2: 2024a 233030i bk3: 2024a 233017i bk4: 2048a 232232i bk5: 2048a 232384i bk6: 2048a 232234i bk7: 2048a 232117i bk8: 2048a 231814i bk9: 2048a 231996i bk10: 2048a 231988i bk11: 2048a 232070i bk12: 2016a 232410i bk13: 2016a 232521i bk14: 1904a 233320i bk15: 1908a 232983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750093
Row_Buffer_Locality_read = 0.750093
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.263065
Bank_Level_Parallism_Col = 3.142735
Bank_Level_Parallism_Ready = 1.566478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.284227 

BW Util details:
bwutil = 0.128249 
total_CMD = 250420 
util_bw = 32116 
Wasted_Col = 22463 
Wasted_Row = 5714 
Idle = 190127 

BW Util Bottlenecks: 
RCDc_limit = 38600 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13116 
rwq = 0 
CCDLc_limit_alone = 13116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211308 
Read = 32116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8026 
n_pre = 8010 
n_ref = 0 
n_req = 32116 
total_req = 32116 

Dual Bus Interface Util: 
issued_total_row = 16036 
issued_total_col = 32116 
Row_Bus_Util =  0.064036 
CoL_Bus_Util = 0.128249 
Either_Row_CoL_Bus_Util = 0.156186 
Issued_on_Two_Bus_Simul_Util = 0.036099 
issued_two_Eff = 0.231131 
queue_avg = 4.726715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.72672
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211266 n_act=8019 n_pre=8003 n_ref_event=0 n_req=32116 n_rd=32116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=64598 dram_eff=0.4972
bk0: 1920a 233616i bk1: 1916a 233507i bk2: 2024a 233030i bk3: 2024a 233147i bk4: 2048a 232296i bk5: 2048a 232276i bk6: 2048a 232270i bk7: 2048a 232037i bk8: 2048a 231935i bk9: 2048a 232026i bk10: 2048a 232099i bk11: 2048a 232189i bk12: 2016a 232372i bk13: 2016a 232186i bk14: 1908a 232804i bk15: 1908a 232900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750311
Row_Buffer_Locality_read = 0.750311
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.284466
Bank_Level_Parallism_Col = 3.171012
Bank_Level_Parallism_Ready = 1.582451
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.274370 

BW Util details:
bwutil = 0.128249 
total_CMD = 250420 
util_bw = 32116 
Wasted_Col = 22329 
Wasted_Row = 5759 
Idle = 190216 

BW Util Bottlenecks: 
RCDc_limit = 38617 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13507 
rwq = 0 
CCDLc_limit_alone = 13507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211266 
Read = 32116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8019 
n_pre = 8003 
n_ref = 0 
n_req = 32116 
total_req = 32116 

Dual Bus Interface Util: 
issued_total_row = 16022 
issued_total_col = 32116 
Row_Bus_Util =  0.063981 
CoL_Bus_Util = 0.128249 
Either_Row_CoL_Bus_Util = 0.156353 
Issued_on_Two_Bus_Simul_Util = 0.035876 
issued_two_Eff = 0.229453 
queue_avg = 4.756865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.75686
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211247 n_act=8022 n_pre=8006 n_ref_event=0 n_req=32108 n_rd=32108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=64096 dram_eff=0.5009
bk0: 1916a 233969i bk1: 1920a 233332i bk2: 2024a 232932i bk3: 2024a 232693i bk4: 2048a 232246i bk5: 2048a 232242i bk6: 2048a 232278i bk7: 2048a 232120i bk8: 2048a 231988i bk9: 2048a 231784i bk10: 2048a 231974i bk11: 2048a 232289i bk12: 2016a 232348i bk13: 2016a 232520i bk14: 1904a 233258i bk15: 1904a 233070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750156
Row_Buffer_Locality_read = 0.750156
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.327404
Bank_Level_Parallism_Col = 3.177457
Bank_Level_Parallism_Ready = 1.577146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.297643 

BW Util details:
bwutil = 0.128217 
total_CMD = 250420 
util_bw = 32108 
Wasted_Col = 22057 
Wasted_Row = 5486 
Idle = 190769 

BW Util Bottlenecks: 
RCDc_limit = 38732 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13126 
rwq = 0 
CCDLc_limit_alone = 13126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211247 
Read = 32108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8022 
n_pre = 8006 
n_ref = 0 
n_req = 32108 
total_req = 32108 

Dual Bus Interface Util: 
issued_total_row = 16028 
issued_total_col = 32108 
Row_Bus_Util =  0.064004 
CoL_Bus_Util = 0.128217 
Either_Row_CoL_Bus_Util = 0.156429 
Issued_on_Two_Bus_Simul_Util = 0.035792 
issued_two_Eff = 0.228806 
queue_avg = 4.728029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.72803
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250420 n_nop=211331 n_act=8022 n_pre=8006 n_ref_event=0 n_req=32112 n_rd=32112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=64606 dram_eff=0.497
bk0: 1920a 233738i bk1: 1920a 233479i bk2: 2024a 233001i bk3: 2024a 232702i bk4: 2048a 232313i bk5: 2048a 232107i bk6: 2048a 232064i bk7: 2048a 231849i bk8: 2048a 231735i bk9: 2048a 231708i bk10: 2048a 231848i bk11: 2048a 232030i bk12: 2016a 232368i bk13: 2016a 232474i bk14: 1904a 233285i bk15: 1904a 233128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750187
Row_Buffer_Locality_read = 0.750187
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 5.292723
Bank_Level_Parallism_Col = 3.178826
Bank_Level_Parallism_Ready = 1.590652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.289743 

BW Util details:
bwutil = 0.128233 
total_CMD = 250420 
util_bw = 32112 
Wasted_Col = 22255 
Wasted_Row = 5905 
Idle = 190148 

BW Util Bottlenecks: 
RCDc_limit = 38555 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12987 
rwq = 0 
CCDLc_limit_alone = 12987 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250420 
n_nop = 211331 
Read = 32112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8022 
n_pre = 8006 
n_ref = 0 
n_req = 32112 
total_req = 32112 

Dual Bus Interface Util: 
issued_total_row = 16028 
issued_total_col = 32112 
Row_Bus_Util =  0.064004 
CoL_Bus_Util = 0.128233 
Either_Row_CoL_Bus_Util = 0.156094 
Issued_on_Two_Bus_Simul_Util = 0.036143 
issued_two_Eff = 0.231549 
queue_avg = 4.832417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.83242

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16768, Miss = 16176, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16384, Miss = 16040, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 16768, Miss = 16176, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16384, Miss = 16040, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16768, Miss = 16180, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16384, Miss = 16048, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16768, Miss = 16180, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16384, Miss = 16048, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 16768, Miss = 16180, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16384, Miss = 16040, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 16768, Miss = 16180, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16384, Miss = 16044, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 16768, Miss = 16180, Miss_rate = 0.965, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 16384, Miss = 16044, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 16768, Miss = 16180, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16384, Miss = 16048, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16768, Miss = 16176, Miss_rate = 0.965, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 16384, Miss = 16040, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 16768, Miss = 16176, Miss_rate = 0.965, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 16384, Miss = 16040, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16768, Miss = 16176, Miss_rate = 0.965, Pending_hits = 24, Reservation_fails = 2
L2_cache_bank[21]: Access = 16384, Miss = 16040, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16768, Miss = 16176, Miss_rate = 0.965, Pending_hits = 24, Reservation_fails = 3
L2_cache_bank[23]: Access = 16384, Miss = 16040, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16768, Miss = 16176, Miss_rate = 0.965, Pending_hits = 24, Reservation_fails = 10
L2_cache_bank[25]: Access = 16384, Miss = 16044, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16768, Miss = 16180, Miss_rate = 0.965, Pending_hits = 24, Reservation_fails = 38
L2_cache_bank[27]: Access = 16384, Miss = 16048, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16768, Miss = 16184, Miss_rate = 0.965, Pending_hits = 24, Reservation_fails = 752
L2_cache_bank[29]: Access = 16384, Miss = 16052, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 16768, Miss = 16180, Miss_rate = 0.965, Pending_hits = 24, Reservation_fails = 81
L2_cache_bank[31]: Access = 16384, Miss = 16048, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 16768, Miss = 16192, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 16384, Miss = 16056, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 16768, Miss = 16188, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 16384, Miss = 16056, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 16768, Miss = 16188, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 16384, Miss = 16052, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 16768, Miss = 16188, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 16384, Miss = 16052, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 16768, Miss = 16192, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 16384, Miss = 16056, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 16768, Miss = 16192, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 16384, Miss = 16056, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 16768, Miss = 16196, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 16384, Miss = 16060, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 16768, Miss = 16188, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 16384, Miss = 16060, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 16768, Miss = 16184, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 16384, Miss = 16064, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 16768, Miss = 16184, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 16384, Miss = 16060, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 16768, Miss = 16196, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 16384, Miss = 16060, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 16768, Miss = 16192, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 16384, Miss = 16060, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 16768, Miss = 16184, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 16384, Miss = 16060, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 16768, Miss = 16184, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 16384, Miss = 16060, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 16768, Miss = 16180, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 16384, Miss = 16056, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 16768, Miss = 16184, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 16384, Miss = 16056, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1060864
L2_total_cache_misses = 1031496
L2_total_cache_miss_rate = 0.9723
L2_total_cache_pending_hits = 180
L2_total_cache_reservation_fails = 886
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 770550
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3968
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1056768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 886
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=1060864
icnt_total_pkts_simt_to_mem=1060864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1060864
Req_Network_cycles = 333501
Req_Network_injected_packets_per_cycle =       3.1810 
Req_Network_conflicts_per_cycle =       0.8469
Req_Network_conflicts_per_cycle_util =       2.7300
Req_Bank_Level_Parallism =      10.2539
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8248
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0546

Reply_Network_injected_packets_num = 1060864
Reply_Network_cycles = 333501
Reply_Network_injected_packets_per_cycle =        3.1810
Reply_Network_conflicts_per_cycle =        8.6270
Reply_Network_conflicts_per_cycle_util =      25.8855
Reply_Bank_Level_Parallism =       9.5446
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1457
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0398
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 18 sec (498 sec)
gpgpu_simulation_rate = 323069 (inst/sec)
gpgpu_simulation_rate = 669 (cycle/sec)
gpgpu_silicon_slowdown = 1692077x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
ERRORGPGPU-Sim: *** exit detected ***
