
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000019                       # Number of seconds simulated
sim_ticks                                    18813000                       # Number of ticks simulated
final_tick                                   18813000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72672                       # Simulator instruction rate (inst/s)
host_op_rate                                    72660                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              266059181                       # Simulator tick rate (ticks/s)
host_mem_usage                                 642652                       # Number of bytes of host memory used
host_seconds                                     0.07                       # Real time elapsed on the host
sim_insts                                        5137                       # Number of instructions simulated
sim_ops                                          5137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     18813000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 506                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1228086961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         493275926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1721362887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1228086961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1228086961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1228086961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        493275926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1721362887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000022962750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         62                       # Number of write requests accepted
system.mem_ctrls.readBursts                       506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       62                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  32384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   32384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3968                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      18780000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   506                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   62                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           91                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.318681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.595172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.916962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           28     30.77%     30.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           23     25.27%     56.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            9      9.89%     65.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      7.69%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      3.30%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      3.30%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      3.30%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      5.49%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10     10.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           91                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    127.530389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    275.771645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        23104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1228086961.143889904022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 493275926.221229970455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108860894.062616273761                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           62                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11955000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5201500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    158788000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33116.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35872.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2561096.77                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                      7669000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                17156500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2530000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15156.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33906.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1721.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1721.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    210.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      407                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      31                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33063.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   303600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3220140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4578810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                25920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         3968910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy             480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               14115360                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            750.298198                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime              8696750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        12000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN         1250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       9576000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      8703750                       # Time in different power states
system.mem_ctrls_1.actEnergy                    92820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    41745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  392700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy               893190                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               125280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         7065150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          397440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               10237605                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            544.177165                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             14708750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       272000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      1034250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       1492250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     15494500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     18813000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    2056                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1302                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               452                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1635                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     591                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.146789                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     213                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              86                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               76                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         1389                       # DTB read hits
system.cpu.dtb.read_misses                         29                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     1418                       # DTB read accesses
system.cpu.dtb.write_hits                         989                       # DTB write hits
system.cpu.dtb.write_misses                        16                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                    1005                       # DTB write accesses
system.cpu.dtb.data_hits                         2378                       # DTB hits
system.cpu.dtb.data_misses                         45                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                     2423                       # DTB accesses
system.cpu.itb.fetch_hits                        1689                       # ITB hits
system.cpu.itb.fetch_misses                       219                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    1908                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        18813000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            37627                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               8744                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          10867                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        2056                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                814                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          3390                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1344                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1253                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      1689                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   353                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              14266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.761741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.095631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    12211     85.60%     85.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      202      1.42%     87.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      246      1.72%     88.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      153      1.07%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      189      1.32%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      248      1.74%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      160      1.12%     93.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       98      0.69%     94.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      759      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                14266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.054642                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.288809                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     8705                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  3063                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      1859                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   137                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    502                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  711                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   172                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                   9175                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   589                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    502                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     8896                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                     426                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1842                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      1792                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   808                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   8754                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                      7                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    155                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    577                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                5560                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 10486                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            10441                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                34                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                  3347                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     2213                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 74                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             42                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       699                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1525                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1138                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                13                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       7933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  53                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                      7361                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                10                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            2848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         1216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             17                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         14266                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.515982                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.199628                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               11098     77.79%     77.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1314      9.21%     87.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 712      4.99%     91.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 458      3.21%     95.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 344      2.41%     97.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 225      1.58%     99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  67      0.47%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  38      0.27%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  10      0.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           14266                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       1      1.03%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     55     56.70%     57.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    38     39.18%     96.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     96.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      3.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               199      2.70%      2.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  4621     62.78%     65.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.05%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.16%     65.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  10      0.14%     65.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.03%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1466     19.92%     85.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1023     13.90%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               6      0.08%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             18      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   7361                       # Type of FU issued
system.cpu.iq.rate                           0.195631                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                          97                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013178                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              28996                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             10793                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         6657                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  99                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 51                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           48                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   7208                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      51                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               30                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          550                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          247                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            46                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    502                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     258                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   175                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                8292                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                58                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1525                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1138                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 35                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   175                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             25                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          485                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  510                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  7136                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1418                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               225                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           306                       # number of nop insts executed
system.cpu.iew.exec_refs                         2423                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1364                       # Number of branches executed
system.cpu.iew.exec_stores                       1005                       # Number of stores executed
system.cpu.iew.exec_rate                     0.189651                       # Inst execution rate
system.cpu.iew.wb_sent                           6967                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          6705                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      3000                       # num instructions producing a value
system.cpu.iew.wb_consumers                      3945                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.178197                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.760456                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            2884                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               464                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        13506                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.395084                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.216992                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        11373     84.21%     84.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1037      7.68%     91.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          365      2.70%     94.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          204      1.51%     96.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          163      1.21%     97.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          140      1.04%     98.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           69      0.51%     98.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           49      0.36%     99.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          106      0.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        13506                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 5336                       # Number of instructions committed
system.cpu.commit.committedOps                   5336                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1866                       # Number of memory references committed
system.cpu.commit.loads                           975                       # Number of loads committed
system.cpu.commit.membars                          12                       # Number of memory barriers committed
system.cpu.commit.branches                        993                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         45                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      5010                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  108                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          206      3.86%      3.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             3226     60.46%     64.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.06%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.22%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              8      0.15%     64.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              2      0.04%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             981     18.38%     83.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            875     16.40%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            6      0.11%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           17      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              5336                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   106                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        21230                       # The number of ROB reads
system.cpu.rob.rob_writes                       17202                       # The number of ROB writes
system.cpu.timesIdled                             246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        5137                       # Number of Instructions Simulated
system.cpu.committedOps                          5137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.324703                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.324703                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.136524                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.136524                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                     8863                       # number of integer regfile reads
system.cpu.int_regfile_writes                    4554                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        34                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       24                       # number of floating regfile writes
system.cpu.misc_regfile_reads                      37                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     28                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     18813000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            98.323582                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1879                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               146                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.869863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    98.323582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.096019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.096019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.142578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4584                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4584                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     18813000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         1196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1196                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data          513                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            513                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           12                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         1709                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1709                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1709                       # number of overall hits
system.cpu.dcache.overall_hits::total            1709                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          366                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          486                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            486                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          486                       # number of overall misses
system.cpu.dcache.overall_misses::total           486                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7872000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7872000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18101485                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18101485                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     25973485                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25973485                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25973485                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25973485                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data          879                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          879                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         2195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2195                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2195                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.091185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.091185                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.416382                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.416382                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.221412                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.221412                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.221412                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.221412                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        65600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        65600                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49457.609290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49457.609290                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53443.384774                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53443.384774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53443.384774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53443.384774                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1505                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.896552                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          291                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          291                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          339                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          339                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           72                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          147                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5094000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5094000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4702000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4702000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9796000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9796000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.054711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.085324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.085324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.066970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066970                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.066970                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066970                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        70750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        70750                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62693.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62693.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66639.455782                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66639.455782                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66639.455782                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66639.455782                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     18813000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           159.748479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.230556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   159.748479                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.312009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.312009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3738                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3738                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     18813000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         1163                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1163                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         1163                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1163                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1163                       # number of overall hits
system.cpu.icache.overall_hits::total            1163                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          526                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           526                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          526                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          526                       # number of overall misses
system.cpu.icache.overall_misses::total           526                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32199000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32199000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     32199000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32199000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32199000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32199000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         1689                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1689                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1689                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1689                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.311427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.311427                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.311427                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.311427                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.311427                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.311427                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61214.828897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61214.828897                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61214.828897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61214.828897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61214.828897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61214.828897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           62                       # number of writebacks
system.cpu.icache.writebacks::total                62                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          165                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          165                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          165                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          361                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          361                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23418500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23418500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23418500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23418500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23418500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23418500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.213736                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.213736                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.213736                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.213736                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.213736                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.213736                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64871.191136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64871.191136                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64871.191136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64871.191136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64871.191136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64871.191136                       # average overall mshr miss latency
system.cpu.icache.replacements                     62                       # number of replacements
system.membus.snoop_filter.tot_requests           570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           63                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     18813000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                431                       # Transaction distribution
system.membus.trans_dist::WritebackClean           62                       # Transaction distribution
system.membus.trans_dist::ReadExReq                73                       # Transaction distribution
system.membus.trans_dist::ReadExResp               73                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            72                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        27008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   36224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               508                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001969                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.044368                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     507     99.80%     99.80% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 508                       # Request fanout histogram
system.membus.reqLayer0.occupancy              923500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1899750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy             767000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
