Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Mar 16 05:53:44 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

SUCCESS in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Mar 16 05:45:22 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 12) to (Rev. 13)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'parser_object_localizer_0_0'.


-Upgrade has added interface 'rstn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'parser_object_localizer_0_0'. These changes may impact your design.


-Upgrade has added port 'rstn'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_microblaze_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_microblaze_0_0 (xilinx.com:ip:microblaze:11.0) to (Rev. 9)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_ICACHE_HIGHADDR' from '0x000000003fffffff' to '0x000000003FFFFFFF' has been ignored for IP 'parser_microblaze_0_0'

An attempt to modify the value of disabled parameter 'C_ICACHE_ALWAYS_USED' from '1' to '0' has been ignored for IP 'parser_microblaze_0_0'

An attempt to modify the value of disabled parameter 'C_DCACHE_HIGHADDR' from '0x000000003fffffff' to '0x000000003FFFFFFF' has been ignored for IP 'parser_microblaze_0_0'

An attempt to modify the value of disabled parameter 'C_DCACHE_ALWAYS_USED' from '1' to '0' has been ignored for IP 'parser_microblaze_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:microblaze:11.0 -user_name parser_microblaze_0_0
set_property -dict "\
  CONFIG.CLK.CLK.ASSOCIATED_BUSIF {M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC} \
  CONFIG.CLK.CLK.ASSOCIATED_RESET {Reset} \
  CONFIG.CLK.CLK.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.CLK.CLK.FREQ_HZ {100000000} \
  CONFIG.CLK.CLK.INSERT_VIP {0} \
  CONFIG.CLK.CLK.PHASE {0.0} \
  CONFIG.C_ADDR_SIZE {32} \
  CONFIG.C_ADDR_TAG_BITS {17} \
  CONFIG.C_ALLOW_DCACHE_WR {1} \
  CONFIG.C_ALLOW_ICACHE_WR {1} \
  CONFIG.C_AREA_OPTIMIZED {0} \
  CONFIG.C_ASYNC_INTERRUPT {1} \
  CONFIG.C_ASYNC_WAKEUP {3} \
  CONFIG.C_AVOID_PRIMITIVES {0} \
  CONFIG.C_BASE_VECTORS {0x0000000000000000} \
  CONFIG.C_BRANCH_TARGET_CACHE_SIZE {0} \
  CONFIG.C_CACHE_BYTE_SIZE {8192} \
  CONFIG.C_DATA_SIZE {32} \
  CONFIG.C_DCACHE_ADDR_TAG {17} \
  CONFIG.C_DCACHE_ALWAYS_USED {0} \
  CONFIG.C_DCACHE_BASEADDR {0x0000000000000000} \
  CONFIG.C_DCACHE_BYTE_SIZE {8192} \
  CONFIG.C_DCACHE_DATA_WIDTH {0} \
  CONFIG.C_DCACHE_FORCE_TAG_LUTRAM {0} \
  CONFIG.C_DCACHE_HIGHADDR {0x000000003FFFFFFF} \
  CONFIG.C_DCACHE_LINE_LEN {4} \
  CONFIG.C_DCACHE_USE_WRITEBACK {0} \
  CONFIG.C_DCACHE_VICTIMS {0} \
  CONFIG.C_DC_AXI_MON {0} \
  CONFIG.C_DEBUG_COUNTER_WIDTH {32} \
  CONFIG.C_DEBUG_ENABLED {1} \
  CONFIG.C_DEBUG_EVENT_COUNTERS {5} \
  CONFIG.C_DEBUG_EXTERNAL_TRACE {0} \
  CONFIG.C_DEBUG_INTERFACE {0} \
  CONFIG.C_DEBUG_LATENCY_COUNTERS {1} \
  CONFIG.C_DEBUG_PROFILE_SIZE {0} \
  CONFIG.C_DEBUG_TRACE_ASYNC_RESET {0} \
  CONFIG.C_DEBUG_TRACE_SIZE {8192} \
  CONFIG.C_DIV_ZERO_EXCEPTION {0} \
  CONFIG.C_DP_AXI_MON {0} \
  CONFIG.C_DYNAMIC_BUS_SIZING {0} \
  CONFIG.C_D_AXI {1} \
  CONFIG.C_D_LMB {1} \
  CONFIG.C_D_LMB_MON {0} \
  CONFIG.C_ECC_USE_CE_EXCEPTION {0} \
  CONFIG.C_EDGE_IS_POSITIVE {1} \
  CONFIG.C_ENABLE_DISCRETE_PORTS {0} \
  CONFIG.C_ENDIANNESS {1} \
  CONFIG.C_FAULT_TOLERANT {0} \
  CONFIG.C_FPU_EXCEPTION {0} \
  CONFIG.C_FREQ {100000000} \
  CONFIG.C_FSL_EXCEPTION {0} \
  CONFIG.C_FSL_LINKS {0} \
  CONFIG.C_ICACHE_ALWAYS_USED {0} \
  CONFIG.C_ICACHE_BASEADDR {0x0000000000000000} \
  CONFIG.C_ICACHE_DATA_WIDTH {0} \
  CONFIG.C_ICACHE_FORCE_TAG_LUTRAM {0} \
  CONFIG.C_ICACHE_HIGHADDR {0x000000003FFFFFFF} \
  CONFIG.C_ICACHE_LINE_LEN {4} \
  CONFIG.C_ICACHE_STREAMS {0} \
  CONFIG.C_ICACHE_VICTIMS {0} \
  CONFIG.C_IC_AXI_MON {0} \
  CONFIG.C_ILL_OPCODE_EXCEPTION {0} \
  CONFIG.C_IMPRECISE_EXCEPTIONS {0} \
  CONFIG.C_INSTANCE {microblaze} \
  CONFIG.C_INTERCONNECT {2} \
  CONFIG.C_INTERRUPT_IS_EDGE {0} \
  CONFIG.C_INTERRUPT_MON {0} \
  CONFIG.C_IP_AXI_MON {0} \
  CONFIG.C_I_AXI {0} \
  CONFIG.C_I_LMB {1} \
  CONFIG.C_I_LMB_MON {0} \
  CONFIG.C_LOCKSTEP_SELECT {0} \
  CONFIG.C_LOCKSTEP_SLAVE {0} \
  CONFIG.C_M0_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M0_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M10_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M10_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M11_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M11_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M12_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M12_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M13_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M13_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M14_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M14_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M15_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M15_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M1_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M1_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M2_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M2_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M3_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M3_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M4_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M4_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M5_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M5_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M6_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M6_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M7_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M7_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M8_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M8_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_M9_AXIS_DATA_WIDTH {32} \
  CONFIG.C_M9_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_MMU_DTLB_SIZE {4} \
  CONFIG.C_MMU_ITLB_SIZE {2} \
  CONFIG.C_MMU_PRIVILEGED_INSTR {0} \
  CONFIG.C_MMU_TLB_ACCESS {3} \
  CONFIG.C_MMU_ZONES {16} \
  CONFIG.C_M_AXI_DC_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_DC_ARUSER_WIDTH {5} \
  CONFIG.C_M_AXI_DC_AWUSER_WIDTH {5} \
  CONFIG.C_M_AXI_DC_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DC_EXCLUSIVE_ACCESS {0} \
  CONFIG.C_M_AXI_DC_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DC_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_DC_USER_SIGNALS {0} \
  CONFIG.C_M_AXI_DC_USER_VALUE {31} \
  CONFIG.C_M_AXI_DC_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_DP_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_DP_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_DP_EXCLUSIVE_ACCESS {0} \
  CONFIG.C_M_AXI_DP_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_D_BUS_EXCEPTION {0} \
  CONFIG.C_M_AXI_IC_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_IC_ARUSER_WIDTH {5} \
  CONFIG.C_M_AXI_IC_AWUSER_WIDTH {5} \
  CONFIG.C_M_AXI_IC_BUSER_WIDTH {1} \
  CONFIG.C_M_AXI_IC_RUSER_WIDTH {1} \
  CONFIG.C_M_AXI_IC_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_IC_USER_SIGNALS {0} \
  CONFIG.C_M_AXI_IC_USER_VALUE {31} \
  CONFIG.C_M_AXI_IC_WUSER_WIDTH {1} \
  CONFIG.C_M_AXI_IP_ADDR_WIDTH {32} \
  CONFIG.C_M_AXI_IP_DATA_WIDTH {32} \
  CONFIG.C_M_AXI_IP_THREAD_ID_WIDTH {1} \
  CONFIG.C_M_AXI_I_BUS_EXCEPTION {0} \
  CONFIG.C_NUMBER_OF_PC_BRK {1} \
  CONFIG.C_NUMBER_OF_RD_ADDR_BRK {0} \
  CONFIG.C_NUMBER_OF_WR_ADDR_BRK {0} \
  CONFIG.C_NUM_SYNC_FF_CLK {2} \
  CONFIG.C_NUM_SYNC_FF_CLK_DEBUG {2} \
  CONFIG.C_NUM_SYNC_FF_CLK_IRQ {1} \
  CONFIG.C_NUM_SYNC_FF_DBG_CLK {1} \
  CONFIG.C_NUM_SYNC_FF_DBG_TRACE_CLK {2} \
  CONFIG.C_OPCODE_0x0_ILLEGAL {0} \
  CONFIG.C_OPTIMIZATION {0} \
  CONFIG.C_PC_WIDTH {32} \
  CONFIG.C_PVR {0} \
  CONFIG.C_PVR_USER1 {0x00} \
  CONFIG.C_PVR_USER2 {0x00000000} \
  CONFIG.C_RESET_MSR_BIP {0} \
  CONFIG.C_RESET_MSR_DCE {0} \
  CONFIG.C_RESET_MSR_EE {0} \
  CONFIG.C_RESET_MSR_EIP {0} \
  CONFIG.C_RESET_MSR_ICE {0} \
  CONFIG.C_RESET_MSR_IE {0} \
  CONFIG.C_S0_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S0_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S10_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S10_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S11_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S11_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S12_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S12_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S13_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S13_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S14_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S14_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S15_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S15_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S1_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S1_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S2_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S2_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S3_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S3_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S4_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S4_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S5_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S5_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S6_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S6_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S7_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S7_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S8_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S8_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_S9_AXIS_DATA_WIDTH {32} \
  CONFIG.C_S9_AXIS_PROTOCOL {GENERIC} \
  CONFIG.C_SCO {0} \
  CONFIG.C_TRACE {0} \
  CONFIG.C_UNALIGNED_EXCEPTIONS {0} \
  CONFIG.C_USE_BARREL {0} \
  CONFIG.C_USE_BRANCH_TARGET_CACHE {0} \
  CONFIG.C_USE_CONFIG_RESET {0} \
  CONFIG.C_USE_DCACHE {0} \
  CONFIG.C_USE_DIV {0} \
  CONFIG.C_USE_EXTENDED_FSL_INSTR {0} \
  CONFIG.C_USE_EXT_BRK {0} \
  CONFIG.C_USE_EXT_NM_BRK {0} \
  CONFIG.C_USE_FPU {0} \
  CONFIG.C_USE_HW_MUL {0} \
  CONFIG.C_USE_ICACHE {0} \
  CONFIG.C_USE_INTERRUPT {0} \
  CONFIG.C_USE_MMU {0} \
  CONFIG.C_USE_MSR_INSTR {0} \
  CONFIG.C_USE_NON_SECURE {0} \
  CONFIG.C_USE_PCMP_INSTR {0} \
  CONFIG.C_USE_REORDER_INSTR {1} \
  CONFIG.C_USE_STACK_PROTECTION {0} \
  CONFIG.Component_Name {parser_microblaze_0_0} \
  CONFIG.DLMB.ADDR_WIDTH {32} \
  CONFIG.DLMB.DATA_WIDTH {32} \
  CONFIG.DLMB.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.G_TEMPLATE_LIST {0} \
  CONFIG.G_USE_EXCEPTIONS {0} \
  CONFIG.ILMB.ADDR_WIDTH {32} \
  CONFIG.ILMB.DATA_WIDTH {32} \
  CONFIG.ILMB.READ_WRITE_MODE {READ_ONLY} \
  CONFIG.INTERRUPT.LOW_LATENCY {0} \
  CONFIG.INTERRUPT.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.M_AXI_DP.ADDR_WIDTH {32} \
  CONFIG.M_AXI_DP.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_DP.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_DP.BUSER_WIDTH {0} \
  CONFIG.M_AXI_DP.CLK_DOMAIN {/clk_wiz_0_clk_out1} \
  CONFIG.M_AXI_DP.DATA_WIDTH {32} \
  CONFIG.M_AXI_DP.FREQ_HZ {100000000} \
  CONFIG.M_AXI_DP.HAS_BRESP {1} \
  CONFIG.M_AXI_DP.HAS_BURST {0} \
  CONFIG.M_AXI_DP.HAS_CACHE {0} \
  CONFIG.M_AXI_DP.HAS_LOCK {0} \
  CONFIG.M_AXI_DP.HAS_PROT {1} \
  CONFIG.M_AXI_DP.HAS_QOS {0} \
  CONFIG.M_AXI_DP.HAS_REGION {0} \
  CONFIG.M_AXI_DP.HAS_RRESP {1} \
  CONFIG.M_AXI_DP.HAS_WSTRB {1} \
  CONFIG.M_AXI_DP.ID_WIDTH {0} \
  CONFIG.M_AXI_DP.INSERT_VIP {0} \
  CONFIG.M_AXI_DP.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI_DP.NUM_READ_OUTSTANDING {1} \
  CONFIG.M_AXI_DP.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_DP.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.M_AXI_DP.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_DP.PHASE {0.0} \
  CONFIG.M_AXI_DP.PROTOCOL {AXI4LITE} \
  CONFIG.M_AXI_DP.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_DP.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_DP.RUSER_WIDTH {0} \
  CONFIG.M_AXI_DP.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_DP.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_DP.WUSER_WIDTH {0} \
  CONFIG.RST.RESET.INSERT_VIP {0} \
  CONFIG.RST.RESET.POLARITY {ACTIVE_HIGH} \
  CONFIG.RST.RESET.TYPE {PROCESSOR} " [get_ips parser_microblaze_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_mdm_1_4'

1. Summary
----------

SUCCESS in the upgrade of parser_mdm_1_4 (xilinx.com:ip:mdm:3.2) from (Rev. 15) to (Rev. 23)

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_lmb_bram_4'

1. Summary
----------

SUCCESS in the upgrade of parser_lmb_bram_4 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 2) to (Rev. 5)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_ilmb_v10_4'

1. Summary
----------

SUCCESS in the upgrade of parser_ilmb_v10_4 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 9) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_ilmb_bram_if_cntlr_4'

1. Summary
----------

SUCCESS in the upgrade of parser_ilmb_bram_if_cntlr_4 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 15) to (Rev. 21)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_ila_0_1'

1. Summary
----------

SUCCESS in the upgrade of parser_ila_0_1 (xilinx.com:ip:ila:6.2) from (Rev. 8) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_dlmb_v10_4'

1. Summary
----------

SUCCESS in the upgrade of parser_dlmb_v10_4 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 9) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_dlmb_bram_if_cntlr_4'

1. Summary
----------

SUCCESS in the upgrade of parser_dlmb_bram_if_cntlr_4 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 15) to (Rev. 21)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of parser_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 2) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the upgrade of parser_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0) from (Rev. 22) to (Rev. 30)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar 15 16:55:48 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_axi_interconnect_0_1'

1. Summary
----------

SUCCESS in the upgrade of parser_axi_interconnect_0_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 19) to (Rev. 27)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 20:01:00 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

SUCCESS in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 19:57:24 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

SUCCESS in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 19:57:24 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_array_parser_1_0'

1. Summary
----------

SUCCESS in the upgrade of parser_array_parser_1_0 (xilinx.com:user:array_parser:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 19:54:15 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

SUCCESS in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 19:38:54 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

SUCCESS in the conversion of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 06:24:29 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

SUCCESS in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 7) to (Rev. 9)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 06:22:06 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

SUCCESS in the conversion of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 05:14:50 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_array_parser_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_array_parser_1_0 (xilinx.com:user:array_parser:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'parser_array_parser_1_0'. These changes may impact your design.


-Upgrade has removed port 'rstn'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 05:12:03 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_array_parser_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_array_parser_1_0 (xilinx.com:user:array_parser:1.0) from (Rev. 9) to (Rev. 10)

2. Interface Information
------------------------

Detected external interface differences while upgrading 'parser_array_parser_1_0'.


-Upgrade has removed interface 'rstn'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 04:43:39 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'parser_object_localizer_0_0'.


-Upgrade has removed interface 'S_AXI_ACLK'

-Upgrade has added interface 'S_AXI' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'parser_object_localizer_0_0'. These changes may impact your design.


-Upgrade has removed port 'S_AXI_ACLK'

-Upgrade has removed port 'S_AXI_AWADDR'

-Upgrade has removed port 'S_AXI_AWREADY'

-Upgrade has removed port 'S_AXI_AWVALID'

-Upgrade has removed port 'S_AXI_BREADY'

-Upgrade has removed port 'S_AXI_BRESP'

-Upgrade has removed port 'S_AXI_BVALID'

-Upgrade has removed port 'S_AXI_WDATA'

-Upgrade has removed port 'S_AXI_WREADY'

-Upgrade has removed port 'S_AXI_WSTRB'

-Upgrade has removed port 'S_AXI_WVALID'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 02:51:50 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'parser_object_localizer_0_0'. These changes may impact your design.


-Upgrade has renamed port 's_axi_aclk' as 'S_AXI_ACLK'

-Upgrade has renamed port 's_axi_araddr' as 'S_AXI_ARADDR'

-Upgrade has renamed port 's_axi_aresetn' as 'S_AXI_ARESETN'

-Upgrade has renamed port 's_axi_arready' as 'S_AXI_ARREADY'

-Upgrade has renamed port 's_axi_arvalid' as 'S_AXI_ARVALID'

-Upgrade has renamed port 's_axi_rdata' as 'S_AXI_RDATA'

-Upgrade has renamed port 's_axi_rready' as 'S_AXI_RREADY'

-Upgrade has renamed port 's_axi_rresp' as 'S_AXI_RRESP'

-Upgrade has renamed port 's_axi_rvalid' as 'S_AXI_RVALID'

-Upgrade has added port 'S_AXI_AWADDR'

-Upgrade has added port 'S_AXI_AWREADY'

-Upgrade has added port 'S_AXI_AWVALID'

-Upgrade has added port 'S_AXI_BREADY'

-Upgrade has added port 'S_AXI_BRESP'

-Upgrade has added port 'S_AXI_BVALID'

-Upgrade has added port 'S_AXI_WDATA'

-Upgrade has added port 'S_AXI_WREADY'

-Upgrade has added port 'S_AXI_WSTRB'

-Upgrade has added port 'S_AXI_WVALID'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 02:43:10 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'parser_object_localizer_0_0'. These changes may impact your design.


-Upgrade has renamed port 'S_AXI_ACLK' as 's_axi_aclk'

-Upgrade has renamed port 'S_AXI_ARADDR' as 's_axi_araddr'

-Upgrade has renamed port 'S_AXI_ARESETN' as 's_axi_aresetn'

-Upgrade has renamed port 'S_AXI_ARREADY' as 's_axi_arready'

-Upgrade has renamed port 'S_AXI_ARVALID' as 's_axi_arvalid'

-Upgrade has renamed port 'S_AXI_RDATA' as 's_axi_rdata'

-Upgrade has renamed port 'S_AXI_RREADY' as 's_axi_rready'

-Upgrade has renamed port 'S_AXI_RRESP' as 's_axi_rresp'

-Upgrade has renamed port 'S_AXI_RVALID' as 's_axi_rvalid'

-Upgrade has removed port 'S_AXI_AWADDR'

-Upgrade has removed port 'S_AXI_AWREADY'

-Upgrade has removed port 'S_AXI_AWVALID'

-Upgrade has removed port 'S_AXI_BREADY'

-Upgrade has removed port 'S_AXI_BRESP'

-Upgrade has removed port 'S_AXI_BVALID'

-Upgrade has removed port 'S_AXI_WDATA'

-Upgrade has removed port 'S_AXI_WREADY'

-Upgrade has removed port 'S_AXI_WSTRB'

-Upgrade has removed port 'S_AXI_WVALID'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 02:38:57 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'parser_object_localizer_0_0'.


-Upgrade has added interface 'S_AXI_ACLK' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'parser_object_localizer_0_0'. These changes may impact your design.


-Upgrade has added port 'S_AXI_ACLK'

-Upgrade has added port 'S_AXI_AWADDR'

-Upgrade has added port 'S_AXI_AWREADY'

-Upgrade has added port 'S_AXI_AWVALID'

-Upgrade has added port 'S_AXI_BREADY'

-Upgrade has added port 'S_AXI_BRESP'

-Upgrade has added port 'S_AXI_BVALID'

-Upgrade has added port 'S_AXI_WDATA'

-Upgrade has added port 'S_AXI_WREADY'

-Upgrade has added port 'S_AXI_WSTRB'

-Upgrade has added port 'S_AXI_WVALID'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 02:34:57 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'parser_object_localizer_0_0'.


-Upgrade has added interface 'S_AXI_ARESETN' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'parser_object_localizer_0_0'. These changes may impact your design.


-Upgrade has added port 'S_AXI_ARADDR'

-Upgrade has added port 'S_AXI_ARESETN'

-Upgrade has added port 'S_AXI_ARREADY'

-Upgrade has added port 'S_AXI_ARVALID'

-Upgrade has added port 'S_AXI_RDATA'

-Upgrade has added port 'S_AXI_RREADY'

-Upgrade has added port 'S_AXI_RRESP'

-Upgrade has added port 'S_AXI_RVALID'

-Upgrade has added port 'in_valid'

-Upgrade has added port 'out_valid'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 10 02:34:57 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_array_parser_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_array_parser_1_0 (xilinx.com:user:array_parser:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'parser_array_parser_1_0'.


-Upgrade has added interface 'rstn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'parser_array_parser_1_0'. These changes may impact your design.


-Upgrade has added port 'rstn'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar  9 23:42:39 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_array_parser_1_0'

1. Summary
----------

SUCCESS in the upgrade of parser_array_parser_1_0 (xilinx.com:user:array_parser:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar  9 22:29:35 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_array_parser_1_0'

1. Summary
----------

SUCCESS in the upgrade of parser_array_parser_1_0 (xilinx.com:user:array_parser:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar  9 21:54:51 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_object_localizer_0_0'

1. Summary
----------

SUCCESS in the conversion of parser_object_localizer_0_0 (xilinx.com:user:object_localizer:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar  9 21:54:51 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_array_parser_1_0'

1. Summary
----------

SUCCESS in the upgrade of parser_array_parser_1_0 (xilinx.com:user:array_parser:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar  9 19:26:55 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_array_parser_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of parser_array_parser_1_0 (xilinx.com:user:array_parser:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'parser_array_parser_1_0'. These changes may impact your design.


-Upgrade has added port 'valid'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar  9 18:28:59 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_array_parser_1_0'

1. Summary
----------

SUCCESS in the upgrade of parser_array_parser_1_0 (xilinx.com:user:array_parser:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar  3 23:50:41 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'parser_array_parser_1_0'

1. Summary
----------

SUCCESS in the upgrade of parser_array_parser_1_0 (xilinx.com:user:array_parser:1.0) from (Rev. 2) to (Rev. 3)

