$date
	Sun Oct 23 01:42:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#234851
b1101 !
1"
#234854
b1101 &
b1101 %
1$
#234855
0"
#234858
b101000 &
b101000 %
#234862
b10100 &
b10100 %
#234866
b1010 &
b1010 %
#234870
b101 &
b101 %
#234874
b10000 &
b10000 %
#234878
b1000 &
b1000 %
#234882
b100 &
b100 %
#234886
b10 &
b10 %
#234890
b1 &
b1 %
1#
#234894
b0 &
0#
b0 %
0$
#1198038
b1000 &
b1000 %
1$
b1000 !
1"
#1198039
0"
#1198042
b100 &
b100 %
#1198046
b10 &
b10 %
#1198050
b1 &
b1 %
1#
#1198054
b0 &
0#
b0 %
0$
#2228087
b100 !
1"
#2228090
b100 &
b100 %
1$
#2228091
0"
#2228094
b10 &
b10 %
#2228098
b1 &
b1 %
1#
#2228102
b0 &
0#
b0 %
0$
#4500012
