Source Block: oh/elink/hdl/etx_cfg.v@63:73@HdlIdDef
   reg [8:0] 	   tx_gpio_reg;
   reg [15:0] 	   tx_status_reg;
   reg [31:0] 	   tx_monitor_reg;
   reg [31:0] 	   tx_packet_reg;
   reg [31:0] 	   mi_dout;
   reg 		   ecfg_access;
   
   //wires
   wire 	   ecfg_read;
   wire 	   ecfg_write;
   wire 	   tx_cfg_write;

Diff Content:
- 68    reg 		   ecfg_access;
+ 68    reg [31:0] 	   cfg_dout;      
+ 68    reg 		   ecfg_access;  
+ 68    reg [1:0] 	   datamode_out;
+ 68    reg [4:0] 	   ctrlmode_out;
+ 68    reg 		   write_out;
+ 68    reg [AW-1:0]    dstaddr_out;
+ 68    reg [AW-1:0]    srcaddr_out;
+ 68    reg [AW-1:0]    data_out;
+ 68    reg 		   read_sel;
+ 68    reg 		   etx_cfg_access;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/etx_cfg.v@66:76
   reg [31:0] 	   tx_packet_reg;
   reg [31:0] 	   mi_dout;
   reg 		   ecfg_access;
   
   //wires
   wire 	   ecfg_read;
   wire 	   ecfg_write;
   wire 	   tx_cfg_write;
   wire 	   tx_gpio_write;
   wire 	   tx_addr_write;
   wire 	   tx_data_write;

Clone Blocks 2:
oh/elink/hdl/etx_cfg.v@61:71
   reg [15:0] 	   tx_version_reg;
   reg [11:0] 	   tx_cfg_reg;
   reg [8:0] 	   tx_gpio_reg;
   reg [15:0] 	   tx_status_reg;
   reg [31:0] 	   tx_monitor_reg;
   reg [31:0] 	   tx_packet_reg;
   reg [31:0] 	   mi_dout;
   reg 		   ecfg_access;
   
   //wires
   wire 	   ecfg_read;

Clone Blocks 3:
oh/elink/hdl/etx_cfg.v@60:70
   //registers
   reg [15:0] 	   tx_version_reg;
   reg [11:0] 	   tx_cfg_reg;
   reg [8:0] 	   tx_gpio_reg;
   reg [15:0] 	   tx_status_reg;
   reg [31:0] 	   tx_monitor_reg;
   reg [31:0] 	   tx_packet_reg;
   reg [31:0] 	   mi_dout;
   reg 		   ecfg_access;
   
   //wires

Clone Blocks 4:
oh/elink/hdl/etx_cfg.v@58:68
   output          ctrlmode_bypass; // selects ctrlmode

   //registers
   reg [15:0] 	   tx_version_reg;
   reg [11:0] 	   tx_cfg_reg;
   reg [8:0] 	   tx_gpio_reg;
   reg [15:0] 	   tx_status_reg;
   reg [31:0] 	   tx_monitor_reg;
   reg [31:0] 	   tx_packet_reg;
   reg [31:0] 	   mi_dout;
   reg 		   ecfg_access;

Clone Blocks 5:
oh/elink/hdl/etx_cfg.v@59:69

   //registers
   reg [15:0] 	   tx_version_reg;
   reg [11:0] 	   tx_cfg_reg;
   reg [8:0] 	   tx_gpio_reg;
   reg [15:0] 	   tx_status_reg;
   reg [31:0] 	   tx_monitor_reg;
   reg [31:0] 	   tx_packet_reg;
   reg [31:0] 	   mi_dout;
   reg 		   ecfg_access;
   

