
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

000111a0 <.init>:
   111a0:	push	{r3, lr}
   111a4:	bl	11524 <ftello64@plt+0x4c>
   111a8:	pop	{r3, pc}

Disassembly of section .plt:

000111ac <fdopen@plt-0x14>:
   111ac:	push	{lr}		; (str lr, [sp, #-4]!)
   111b0:	ldr	lr, [pc, #4]	; 111bc <fdopen@plt-0x4>
   111b4:	add	lr, pc, lr
   111b8:	ldr	pc, [lr, #8]!
   111bc:	andeq	r8, r1, r4, asr #28

000111c0 <fdopen@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #24, 20	; 0x18000
   111c8:	ldr	pc, [ip, #3652]!	; 0xe44

000111cc <calloc@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #24, 20	; 0x18000
   111d4:	ldr	pc, [ip, #3644]!	; 0xe3c

000111d8 <fputs_unlocked@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #24, 20	; 0x18000
   111e0:	ldr	pc, [ip, #3636]!	; 0xe34

000111e4 <raise@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #24, 20	; 0x18000
   111ec:	ldr	pc, [ip, #3628]!	; 0xe2c

000111f0 <strcmp@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #24, 20	; 0x18000
   111f8:	ldr	pc, [ip, #3620]!	; 0xe24

000111fc <posix_fadvise64@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #24, 20	; 0x18000
   11204:	ldr	pc, [ip, #3612]!	; 0xe1c

00011208 <fflush@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #24, 20	; 0x18000
   11210:	ldr	pc, [ip, #3604]!	; 0xe14

00011214 <free@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #24, 20	; 0x18000
   1121c:	ldr	pc, [ip, #3596]!	; 0xe0c

00011220 <ferror@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #24, 20	; 0x18000
   11228:	ldr	pc, [ip, #3588]!	; 0xe04

0001122c <_exit@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #24, 20	; 0x18000
   11234:	ldr	pc, [ip, #3580]!	; 0xdfc

00011238 <memcpy@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #24, 20	; 0x18000
   11240:	ldr	pc, [ip, #3572]!	; 0xdf4

00011244 <mbsinit@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #24, 20	; 0x18000
   1124c:	ldr	pc, [ip, #3564]!	; 0xdec

00011250 <fwrite_unlocked@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #24, 20	; 0x18000
   11258:	ldr	pc, [ip, #3556]!	; 0xde4

0001125c <stpcpy@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #24, 20	; 0x18000
   11264:	ldr	pc, [ip, #3548]!	; 0xddc

00011268 <getc_unlocked@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #24, 20	; 0x18000
   11270:	ldr	pc, [ip, #3540]!	; 0xdd4

00011274 <dcgettext@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #24, 20	; 0x18000
   1127c:	ldr	pc, [ip, #3532]!	; 0xdcc

00011280 <dup2@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #24, 20	; 0x18000
   11288:	ldr	pc, [ip, #3524]!	; 0xdc4

0001128c <realloc@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #24, 20	; 0x18000
   11294:	ldr	pc, [ip, #3516]!	; 0xdbc

00011298 <textdomain@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #24, 20	; 0x18000
   112a0:	ldr	pc, [ip, #3508]!	; 0xdb4

000112a4 <rawmemchr@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #24, 20	; 0x18000
   112ac:	ldr	pc, [ip, #3500]!	; 0xdac

000112b0 <iswprint@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #24, 20	; 0x18000
   112b8:	ldr	pc, [ip, #3492]!	; 0xda4

000112bc <__fxstat64@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #24, 20	; 0x18000
   112c4:	ldr	pc, [ip, #3484]!	; 0xd9c

000112c8 <fwrite@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #24, 20	; 0x18000
   112d0:	ldr	pc, [ip, #3476]!	; 0xd94

000112d4 <lseek64@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #24, 20	; 0x18000
   112dc:	ldr	pc, [ip, #3468]!	; 0xd8c

000112e0 <__ctype_get_mb_cur_max@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #24, 20	; 0x18000
   112e8:	ldr	pc, [ip, #3460]!	; 0xd84

000112ec <fread@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #24, 20	; 0x18000
   112f4:	ldr	pc, [ip, #3452]!	; 0xd7c

000112f8 <__fpending@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #24, 20	; 0x18000
   11300:	ldr	pc, [ip, #3444]!	; 0xd74

00011304 <ferror_unlocked@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #24, 20	; 0x18000
   1130c:	ldr	pc, [ip, #3436]!	; 0xd6c

00011310 <mbrtowc@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #24, 20	; 0x18000
   11318:	ldr	pc, [ip, #3428]!	; 0xd64

0001131c <error@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #24, 20	; 0x18000
   11324:	ldr	pc, [ip, #3420]!	; 0xd5c

00011328 <open64@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #24, 20	; 0x18000
   11330:	ldr	pc, [ip, #3412]!	; 0xd54

00011334 <malloc@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #24, 20	; 0x18000
   1133c:	ldr	pc, [ip, #3404]!	; 0xd4c

00011340 <__libc_start_main@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #24, 20	; 0x18000
   11348:	ldr	pc, [ip, #3396]!	; 0xd44

0001134c <__freading@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #24, 20	; 0x18000
   11354:	ldr	pc, [ip, #3388]!	; 0xd3c

00011358 <__gmon_start__@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #24, 20	; 0x18000
   11360:	ldr	pc, [ip, #3380]!	; 0xd34

00011364 <freopen64@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #24, 20	; 0x18000
   1136c:	ldr	pc, [ip, #3372]!	; 0xd2c

00011370 <getopt_long@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #24, 20	; 0x18000
   11378:	ldr	pc, [ip, #3364]!	; 0xd24

0001137c <__ctype_b_loc@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #24, 20	; 0x18000
   11384:	ldr	pc, [ip, #3356]!	; 0xd1c

00011388 <exit@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #24, 20	; 0x18000
   11390:	ldr	pc, [ip, #3348]!	; 0xd14

00011394 <bcmp@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #24, 20	; 0x18000
   1139c:	ldr	pc, [ip, #3340]!	; 0xd0c

000113a0 <strlen@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #24, 20	; 0x18000
   113a8:	ldr	pc, [ip, #3332]!	; 0xd04

000113ac <strchr@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #24, 20	; 0x18000
   113b4:	ldr	pc, [ip, #3324]!	; 0xcfc

000113b8 <__errno_location@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #24, 20	; 0x18000
   113c0:	ldr	pc, [ip, #3316]!	; 0xcf4

000113c4 <__cxa_atexit@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #24, 20	; 0x18000
   113cc:	ldr	pc, [ip, #3308]!	; 0xcec

000113d0 <setvbuf@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #24, 20	; 0x18000
   113d8:	ldr	pc, [ip, #3300]!	; 0xce4

000113dc <memset@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #24, 20	; 0x18000
   113e4:	ldr	pc, [ip, #3292]!	; 0xcdc

000113e8 <__printf_chk@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #24, 20	; 0x18000
   113f0:	ldr	pc, [ip, #3284]!	; 0xcd4

000113f4 <fileno@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #24, 20	; 0x18000
   113fc:	ldr	pc, [ip, #3276]!	; 0xccc

00011400 <strtoumax@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #24, 20	; 0x18000
   11408:	ldr	pc, [ip, #3268]!	; 0xcc4

0001140c <__fprintf_chk@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #24, 20	; 0x18000
   11414:	ldr	pc, [ip, #3260]!	; 0xcbc

00011418 <fclose@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #24, 20	; 0x18000
   11420:	ldr	pc, [ip, #3252]!	; 0xcb4

00011424 <fseeko64@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #24, 20	; 0x18000
   1142c:	ldr	pc, [ip, #3244]!	; 0xcac

00011430 <fcntl64@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #24, 20	; 0x18000
   11438:	ldr	pc, [ip, #3236]!	; 0xca4

0001143c <setlocale@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #24, 20	; 0x18000
   11444:	ldr	pc, [ip, #3228]!	; 0xc9c

00011448 <__explicit_bzero_chk@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #24, 20	; 0x18000
   11450:	ldr	pc, [ip, #3220]!	; 0xc94

00011454 <strrchr@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #24, 20	; 0x18000
   1145c:	ldr	pc, [ip, #3212]!	; 0xc8c

00011460 <nl_langinfo@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #24, 20	; 0x18000
   11468:	ldr	pc, [ip, #3204]!	; 0xc84

0001146c <fopen64@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #24, 20	; 0x18000
   11474:	ldr	pc, [ip, #3196]!	; 0xc7c

00011478 <bindtextdomain@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #24, 20	; 0x18000
   11480:	ldr	pc, [ip, #3188]!	; 0xc74

00011484 <fread_unlocked@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #24, 20	; 0x18000
   1148c:	ldr	pc, [ip, #3180]!	; 0xc6c

00011490 <getrandom@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #24, 20	; 0x18000
   11498:	ldr	pc, [ip, #3172]!	; 0xc64

0001149c <strncmp@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #24, 20	; 0x18000
   114a4:	ldr	pc, [ip, #3164]!	; 0xc5c

000114a8 <abort@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #24, 20	; 0x18000
   114b0:	ldr	pc, [ip, #3156]!	; 0xc54

000114b4 <feof_unlocked@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #24, 20	; 0x18000
   114bc:	ldr	pc, [ip, #3148]!	; 0xc4c

000114c0 <close@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #24, 20	; 0x18000
   114c8:	ldr	pc, [ip, #3140]!	; 0xc44

000114cc <__assert_fail@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #24, 20	; 0x18000
   114d4:	ldr	pc, [ip, #3132]!	; 0xc3c

000114d8 <ftello64@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #24, 20	; 0x18000
   114e0:	ldr	pc, [ip, #3124]!	; 0xc34

Disassembly of section .text:

000114e8 <.text>:
   114e8:	mov	fp, #0
   114ec:	mov	lr, #0
   114f0:	pop	{r1}		; (ldr r1, [sp], #4)
   114f4:	mov	r2, sp
   114f8:	push	{r2}		; (str r2, [sp, #-4]!)
   114fc:	push	{r0}		; (str r0, [sp, #-4]!)
   11500:	ldr	ip, [pc, #16]	; 11518 <ftello64@plt+0x40>
   11504:	push	{ip}		; (str ip, [sp, #-4]!)
   11508:	ldr	r0, [pc, #12]	; 1151c <ftello64@plt+0x44>
   1150c:	ldr	r3, [pc, #12]	; 11520 <ftello64@plt+0x48>
   11510:	bl	11340 <__libc_start_main@plt>
   11514:	bl	114a8 <abort@plt>
   11518:	andeq	r8, r1, r8, lsr #16
   1151c:	strdeq	r1, [r1], -r8
   11520:	andeq	r8, r1, r8, asr #15
   11524:	ldr	r3, [pc, #20]	; 11540 <ftello64@plt+0x68>
   11528:	ldr	r2, [pc, #20]	; 11544 <ftello64@plt+0x6c>
   1152c:	add	r3, pc, r3
   11530:	ldr	r2, [r3, r2]
   11534:	cmp	r2, #0
   11538:	bxeq	lr
   1153c:	b	11358 <__gmon_start__@plt>
   11540:	andeq	r8, r1, ip, asr #21
   11544:	andeq	r0, r0, r8, lsl r1
   11548:	ldr	r0, [pc, #24]	; 11568 <ftello64@plt+0x90>
   1154c:	ldr	r3, [pc, #24]	; 1156c <ftello64@plt+0x94>
   11550:	cmp	r3, r0
   11554:	bxeq	lr
   11558:	ldr	r3, [pc, #16]	; 11570 <ftello64@plt+0x98>
   1155c:	cmp	r3, #0
   11560:	bxeq	lr
   11564:	bx	r3
   11568:	andeq	sl, r2, r0, ror r1
   1156c:	andeq	sl, r2, r0, ror r1
   11570:	andeq	r0, r0, r0
   11574:	ldr	r0, [pc, #36]	; 115a0 <ftello64@plt+0xc8>
   11578:	ldr	r1, [pc, #36]	; 115a4 <ftello64@plt+0xcc>
   1157c:	sub	r1, r1, r0
   11580:	asr	r1, r1, #2
   11584:	add	r1, r1, r1, lsr #31
   11588:	asrs	r1, r1, #1
   1158c:	bxeq	lr
   11590:	ldr	r3, [pc, #16]	; 115a8 <ftello64@plt+0xd0>
   11594:	cmp	r3, #0
   11598:	bxeq	lr
   1159c:	bx	r3
   115a0:	andeq	sl, r2, r0, ror r1
   115a4:	andeq	sl, r2, r0, ror r1
   115a8:	andeq	r0, r0, r0
   115ac:	push	{r4, lr}
   115b0:	ldr	r4, [pc, #24]	; 115d0 <ftello64@plt+0xf8>
   115b4:	ldrb	r3, [r4]
   115b8:	cmp	r3, #0
   115bc:	popne	{r4, pc}
   115c0:	bl	11548 <ftello64@plt+0x70>
   115c4:	mov	r3, #1
   115c8:	strb	r3, [r4]
   115cc:	pop	{r4, pc}
   115d0:	muleq	r2, r4, r1
   115d4:	b	11574 <ftello64@plt+0x9c>
   115d8:	push	{fp, lr}
   115dc:	mov	fp, sp
   115e0:	sub	sp, sp, #8
   115e4:	mov	r4, r0
   115e8:	cmp	r0, #0
   115ec:	bne	116cc <ftello64@plt+0x1f4>
   115f0:	movw	r1, #34955	; 0x888b
   115f4:	movt	r1, #1
   115f8:	mov	r0, #0
   115fc:	mov	r2, #5
   11600:	bl	11274 <dcgettext@plt>
   11604:	mov	r1, r0
   11608:	movw	r0, #41376	; 0xa1a0
   1160c:	movt	r0, #2
   11610:	ldr	r2, [r0]
   11614:	str	r2, [sp]
   11618:	mov	r0, #1
   1161c:	mov	r3, r2
   11620:	bl	113e8 <__printf_chk@plt>
   11624:	movw	r1, #35050	; 0x88ea
   11628:	movt	r1, #1
   1162c:	mov	r0, #0
   11630:	mov	r2, #5
   11634:	bl	11274 <dcgettext@plt>
   11638:	movw	r5, #41356	; 0xa18c
   1163c:	movt	r5, #2
   11640:	ldr	r1, [r5]
   11644:	bl	111d8 <fputs_unlocked@plt>
   11648:	bl	11710 <ftello64@plt+0x238>
   1164c:	bl	11740 <ftello64@plt+0x268>
   11650:	movw	r1, #35117	; 0x892d
   11654:	movt	r1, #1
   11658:	mov	r0, #0
   1165c:	mov	r2, #5
   11660:	bl	11274 <dcgettext@plt>
   11664:	ldr	r1, [r5]
   11668:	bl	111d8 <fputs_unlocked@plt>
   1166c:	movw	r1, #35498	; 0x8aaa
   11670:	movt	r1, #1
   11674:	mov	r0, #0
   11678:	mov	r2, #5
   1167c:	bl	11274 <dcgettext@plt>
   11680:	ldr	r1, [r5]
   11684:	bl	111d8 <fputs_unlocked@plt>
   11688:	movw	r1, #35562	; 0x8aea
   1168c:	movt	r1, #1
   11690:	mov	r0, #0
   11694:	mov	r2, #5
   11698:	bl	11274 <dcgettext@plt>
   1169c:	ldr	r1, [r5]
   116a0:	bl	111d8 <fputs_unlocked@plt>
   116a4:	movw	r1, #35607	; 0x8b17
   116a8:	movt	r1, #1
   116ac:	mov	r0, #0
   116b0:	mov	r2, #5
   116b4:	bl	11274 <dcgettext@plt>
   116b8:	ldr	r1, [r5]
   116bc:	bl	111d8 <fputs_unlocked@plt>
   116c0:	bl	11770 <ftello64@plt+0x298>
   116c4:	mov	r0, r4
   116c8:	bl	11388 <exit@plt>
   116cc:	movw	r0, #41344	; 0xa180
   116d0:	movt	r0, #2
   116d4:	ldr	r5, [r0]
   116d8:	movw	r1, #34916	; 0x8864
   116dc:	movt	r1, #1
   116e0:	mov	r0, #0
   116e4:	mov	r2, #5
   116e8:	bl	11274 <dcgettext@plt>
   116ec:	mov	r2, r0
   116f0:	movw	r0, #41376	; 0xa1a0
   116f4:	movt	r0, #2
   116f8:	ldr	r3, [r0]
   116fc:	mov	r0, r5
   11700:	mov	r1, #1
   11704:	bl	1140c <__fprintf_chk@plt>
   11708:	mov	r0, r4
   1170c:	bl	11388 <exit@plt>
   11710:	push	{fp, lr}
   11714:	mov	fp, sp
   11718:	movw	r1, #35965	; 0x8c7d
   1171c:	movt	r1, #1
   11720:	mov	r0, #0
   11724:	mov	r2, #5
   11728:	bl	11274 <dcgettext@plt>
   1172c:	movw	r1, #41356	; 0xa18c
   11730:	movt	r1, #2
   11734:	ldr	r1, [r1]
   11738:	pop	{fp, lr}
   1173c:	b	111d8 <fputs_unlocked@plt>
   11740:	push	{fp, lr}
   11744:	mov	fp, sp
   11748:	movw	r1, #36021	; 0x8cb5
   1174c:	movt	r1, #1
   11750:	mov	r0, #0
   11754:	mov	r2, #5
   11758:	bl	11274 <dcgettext@plt>
   1175c:	movw	r1, #41356	; 0xa18c
   11760:	movt	r1, #2
   11764:	ldr	r1, [r1]
   11768:	pop	{fp, lr}
   1176c:	b	111d8 <fputs_unlocked@plt>
   11770:	push	{r4, r5, r6, sl, fp, lr}
   11774:	add	fp, sp, #16
   11778:	sub	sp, sp, #56	; 0x38
   1177c:	movw	r0, #36672	; 0x8f40
   11780:	movt	r0, #1
   11784:	add	r1, r0, #32
   11788:	mov	r2, #48	; 0x30
   1178c:	vld1.64	{d16-d17}, [r1]
   11790:	mov	r6, sp
   11794:	add	r1, r6, #32
   11798:	add	r3, r0, #16
   1179c:	vld1.64	{d18-d19}, [r0], r2
   117a0:	vld1.64	{d20-d21}, [r3]
   117a4:	vldr	d22, [r0]
   117a8:	vst1.64	{d16-d17}, [r1]
   117ac:	add	r0, r6, #16
   117b0:	vst1.64	{d20-d21}, [r0]
   117b4:	mov	r0, r6
   117b8:	vst1.64	{d18-d19}, [r0], r2
   117bc:	vstr	d22, [r0]
   117c0:	ldr	r1, [sp]
   117c4:	cmp	r1, #0
   117c8:	movw	r4, #35661	; 0x8b4d
   117cc:	movt	r4, #1
   117d0:	beq	117f8 <ftello64@plt+0x320>
   117d4:	mov	r6, sp
   117d8:	movw	r5, #35661	; 0x8b4d
   117dc:	movt	r5, #1
   117e0:	mov	r0, r5
   117e4:	bl	111f0 <strcmp@plt>
   117e8:	cmp	r0, #0
   117ec:	ldrne	r1, [r6, #8]!
   117f0:	cmpne	r1, #0
   117f4:	bne	117e0 <ftello64@plt+0x308>
   117f8:	ldr	r5, [r6, #4]
   117fc:	movw	r1, #36191	; 0x8d5f
   11800:	movt	r1, #1
   11804:	mov	r0, #0
   11808:	mov	r2, #5
   1180c:	bl	11274 <dcgettext@plt>
   11810:	mov	r1, r0
   11814:	movw	r2, #35846	; 0x8c06
   11818:	movt	r2, #1
   1181c:	movw	r3, #36214	; 0x8d76
   11820:	movt	r3, #1
   11824:	mov	r0, #1
   11828:	bl	113e8 <__printf_chk@plt>
   1182c:	cmp	r5, #0
   11830:	moveq	r5, r4
   11834:	mov	r0, #5
   11838:	mov	r1, #0
   1183c:	bl	1143c <setlocale@plt>
   11840:	cmp	r0, #0
   11844:	beq	11884 <ftello64@plt+0x3ac>
   11848:	movw	r1, #36254	; 0x8d9e
   1184c:	movt	r1, #1
   11850:	mov	r2, #3
   11854:	bl	1149c <strncmp@plt>
   11858:	cmp	r0, #0
   1185c:	beq	11884 <ftello64@plt+0x3ac>
   11860:	movw	r1, #36258	; 0x8da2
   11864:	movt	r1, #1
   11868:	mov	r0, #0
   1186c:	mov	r2, #5
   11870:	bl	11274 <dcgettext@plt>
   11874:	movw	r1, #41356	; 0xa18c
   11878:	movt	r1, #2
   1187c:	ldr	r1, [r1]
   11880:	bl	111d8 <fputs_unlocked@plt>
   11884:	movw	r1, #36329	; 0x8de9
   11888:	movt	r1, #1
   1188c:	mov	r0, #0
   11890:	mov	r2, #5
   11894:	bl	11274 <dcgettext@plt>
   11898:	mov	r1, r0
   1189c:	movw	r2, #36214	; 0x8d76
   118a0:	movt	r2, #1
   118a4:	mov	r0, #1
   118a8:	mov	r3, r4
   118ac:	bl	113e8 <__printf_chk@plt>
   118b0:	movw	r0, #36124	; 0x8d1c
   118b4:	movt	r0, #1
   118b8:	movw	r6, #36406	; 0x8e36
   118bc:	movt	r6, #1
   118c0:	cmp	r5, r4
   118c4:	moveq	r6, r0
   118c8:	movw	r1, #36356	; 0x8e04
   118cc:	movt	r1, #1
   118d0:	mov	r0, #0
   118d4:	mov	r2, #5
   118d8:	bl	11274 <dcgettext@plt>
   118dc:	mov	r1, r0
   118e0:	mov	r0, #1
   118e4:	mov	r2, r5
   118e8:	mov	r3, r6
   118ec:	sub	sp, fp, #16
   118f0:	pop	{r4, r5, r6, sl, fp, lr}
   118f4:	b	113e8 <__printf_chk@plt>
   118f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   118fc:	add	fp, sp, #28
   11900:	sub	sp, sp, #76	; 0x4c
   11904:	mov	r5, r1
   11908:	mov	r4, r0
   1190c:	mov	sl, #0
   11910:	str	sl, [fp, #-32]	; 0xffffffe0
   11914:	str	sl, [fp, #-36]	; 0xffffffdc
   11918:	ldr	r0, [r1]
   1191c:	bl	12e2c <ftello64@plt+0x1954>
   11920:	movw	r1, #36406	; 0x8e36
   11924:	movt	r1, #1
   11928:	mov	r0, #6
   1192c:	bl	1143c <setlocale@plt>
   11930:	movw	r6, #35850	; 0x8c0a
   11934:	movt	r6, #1
   11938:	movw	r1, #35666	; 0x8b52
   1193c:	movt	r1, #1
   11940:	mov	r0, r6
   11944:	bl	11478 <bindtextdomain@plt>
   11948:	mov	r0, r6
   1194c:	bl	11298 <textdomain@plt>
   11950:	movw	r0, #10360	; 0x2878
   11954:	movt	r0, #1
   11958:	bl	1882c <ftello64@plt+0x7354>
   1195c:	mov	r0, #10
   11960:	str	r0, [sp, #40]	; 0x28
   11964:	movw	r9, #41360	; 0xa190
   11968:	movt	r9, #2
   1196c:	mov	r0, #0
   11970:	str	r0, [sp, #48]	; 0x30
   11974:	mov	r0, #0
   11978:	str	r0, [sp, #44]	; 0x2c
   1197c:	mov	r0, #0
   11980:	str	r0, [sp, #52]	; 0x34
   11984:	mvn	r7, #0
   11988:	mov	r0, #0
   1198c:	str	r0, [sp, #28]
   11990:	mvn	r0, #0
   11994:	str	r0, [sp, #36]	; 0x24
   11998:	mov	r6, #0
   1199c:	mov	r8, #0
   119a0:	mov	r0, r8
   119a4:	mov	r8, r0
   119a8:	str	sl, [sp]
   119ac:	mov	r0, r4
   119b0:	mov	r1, r5
   119b4:	movw	r2, #35690	; 0x8b6a
   119b8:	movt	r2, #1
   119bc:	movw	r3, #36512	; 0x8ea0
   119c0:	movt	r3, #1
   119c4:	bl	11370 <getopt_long@plt>
   119c8:	cmp	r0, #100	; 0x64
   119cc:	ble	11c24 <ftello64@plt+0x74c>
   119d0:	sub	r1, r0, #101	; 0x65
   119d4:	cmp	r1, #21
   119d8:	bhi	11bf4 <ftello64@plt+0x71c>
   119dc:	mov	r0, #1
   119e0:	add	r2, pc, #0
   119e4:	ldr	pc, [r2, r1, lsl #2]
   119e8:	andeq	r1, r1, r4, lsr #19
   119ec:	andeq	r2, r1, r0, asr r0
   119f0:	andeq	r2, r1, r0, asr r0
   119f4:	andeq	r2, r1, r0, asr r0
   119f8:	andeq	r1, r1, r0, asr #20
   119fc:	andeq	r2, r1, r0, asr r0
   11a00:	andeq	r2, r1, r0, asr r0
   11a04:	andeq	r2, r1, r0, asr r0
   11a08:	andeq	r2, r1, r0, asr r0
   11a0c:	andeq	r1, r1, r0, lsr #23
   11a10:	andeq	r1, r1, r8, ror fp
   11a14:	andeq	r2, r1, r0, asr r0
   11a18:	andeq	r2, r1, r0, asr r0
   11a1c:	andeq	r1, r1, ip, ror #22
   11a20:	andeq	r2, r1, r0, asr r0
   11a24:	andeq	r2, r1, r0, asr r0
   11a28:	andeq	r2, r1, r0, asr r0
   11a2c:	andeq	r2, r1, r0, asr r0
   11a30:	andeq	r2, r1, r0, asr r0
   11a34:	andeq	r2, r1, r0, asr r0
   11a38:	andeq	r2, r1, r0, asr r0
   11a3c:	andeq	r1, r1, r8, ror #23
   11a40:	str	r5, [sp, #32]
   11a44:	str	r4, [sp, #24]
   11a48:	mov	r5, r7
   11a4c:	mov	sl, r6
   11a50:	ldr	r6, [r9]
   11a54:	mov	r0, r6
   11a58:	mov	r1, #45	; 0x2d
   11a5c:	bl	113ac <strchr@plt>
   11a60:	tst	sl, #1
   11a64:	bne	12058 <ftello64@plt+0xb80>
   11a68:	mov	r7, r0
   11a6c:	clz	r0, r0
   11a70:	lsr	r0, r0, #5
   11a74:	str	r0, [sp, #20]
   11a78:	cmp	r7, #0
   11a7c:	mov	sl, #0
   11a80:	mvn	r4, #0
   11a84:	movw	r1, #35730	; 0x8b92
   11a88:	movt	r1, #1
   11a8c:	beq	11aec <ftello64@plt+0x614>
   11a90:	strb	sl, [r7]
   11a94:	ldr	r6, [r9]
   11a98:	mov	r0, #0
   11a9c:	movw	r1, #35730	; 0x8b92
   11aa0:	movt	r1, #1
   11aa4:	mov	r2, #5
   11aa8:	bl	11274 <dcgettext@plt>
   11aac:	stm	sp, {r4, sl}
   11ab0:	movw	r1, #36406	; 0x8e36
   11ab4:	movt	r1, #1
   11ab8:	str	r1, [sp, #8]
   11abc:	str	r0, [sp, #12]
   11ac0:	str	sl, [sp, #16]
   11ac4:	mov	r0, r6
   11ac8:	mov	r2, #0
   11acc:	mov	r3, #0
   11ad0:	bl	166f8 <ftello64@plt+0x5220>
   11ad4:	movw	r1, #35730	; 0x8b92
   11ad8:	movt	r1, #1
   11adc:	str	r0, [sp, #36]	; 0x24
   11ae0:	mov	r0, #45	; 0x2d
   11ae4:	strb	r0, [r7], #1
   11ae8:	mov	r6, r7
   11aec:	mov	r0, #0
   11af0:	mov	r2, #5
   11af4:	bl	11274 <dcgettext@plt>
   11af8:	stm	sp, {r4, sl}
   11afc:	movw	r1, #36406	; 0x8e36
   11b00:	movt	r1, #1
   11b04:	str	r1, [sp, #8]
   11b08:	str	r0, [sp, #12]
   11b0c:	str	sl, [sp, #16]
   11b10:	mov	r0, r6
   11b14:	mov	r2, #0
   11b18:	mov	r3, #0
   11b1c:	bl	166f8 <ftello64@plt+0x5220>
   11b20:	ldr	r1, [sp, #36]	; 0x24
   11b24:	cmp	r0, r1
   11b28:	mov	r2, #0
   11b2c:	movwcc	r2, #1
   11b30:	str	r0, [sp, #28]
   11b34:	sub	r1, r0, r1
   11b38:	add	r1, r1, #1
   11b3c:	clz	r1, r1
   11b40:	lsr	r1, r1, #5
   11b44:	eor	r0, r2, r1
   11b48:	ldr	r1, [sp, #20]
   11b4c:	orr	r0, r0, r1
   11b50:	mov	r6, #1
   11b54:	cmp	r0, #1
   11b58:	mov	r7, r5
   11b5c:	ldr	r4, [sp, #24]
   11b60:	ldr	r5, [sp, #32]
   11b64:	bne	119a0 <ftello64@plt+0x4c8>
   11b68:	b	12064 <ftello64@plt+0xb8c>
   11b6c:	mov	r0, #1
   11b70:	str	r0, [sp, #52]	; 0x34
   11b74:	b	119a0 <ftello64@plt+0x4c8>
   11b78:	ldr	r0, [sp, #48]	; 0x30
   11b7c:	cmp	r0, #0
   11b80:	beq	11b94 <ftello64@plt+0x6bc>
   11b84:	ldr	r1, [r9]
   11b88:	bl	111f0 <strcmp@plt>
   11b8c:	cmp	r0, #0
   11b90:	bne	120a8 <ftello64@plt+0xbd0>
   11b94:	ldr	r0, [r9]
   11b98:	str	r0, [sp, #48]	; 0x30
   11b9c:	b	119a0 <ftello64@plt+0x4c8>
   11ba0:	ldr	r0, [r9]
   11ba4:	movw	r1, #36406	; 0x8e36
   11ba8:	movt	r1, #1
   11bac:	str	r1, [sp]
   11bb0:	mov	r1, #0
   11bb4:	mov	r2, #10
   11bb8:	sub	r3, fp, #48	; 0x30
   11bbc:	bl	16700 <ftello64@plt+0x5228>
   11bc0:	cmp	r0, #1
   11bc4:	beq	119a0 <ftello64@plt+0x4c8>
   11bc8:	cmp	r0, #0
   11bcc:	bne	120b4 <ftello64@plt+0xbdc>
   11bd0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   11bd4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   11bd8:	subs	r2, r7, r0
   11bdc:	rscs	r1, r1, #0
   11be0:	movcs	r7, r0
   11be4:	b	119a0 <ftello64@plt+0x4c8>
   11be8:	mov	r0, #0
   11bec:	str	r0, [sp, #40]	; 0x28
   11bf0:	b	119a0 <ftello64@plt+0x4c8>
   11bf4:	cmp	r0, #256	; 0x100
   11bf8:	bne	12050 <ftello64@plt+0xb78>
   11bfc:	ldr	r0, [sp, #44]	; 0x2c
   11c00:	cmp	r0, #0
   11c04:	beq	11c18 <ftello64@plt+0x740>
   11c08:	ldr	r1, [r9]
   11c0c:	bl	111f0 <strcmp@plt>
   11c10:	cmp	r0, #0
   11c14:	bne	120e8 <ftello64@plt+0xc10>
   11c18:	ldr	r0, [r9]
   11c1c:	str	r0, [sp, #44]	; 0x2c
   11c20:	b	119a0 <ftello64@plt+0x4c8>
   11c24:	cmn	r0, #1
   11c28:	bne	11ff0 <ftello64@plt+0xb18>
   11c2c:	movw	r0, #41336	; 0xa178
   11c30:	movt	r0, #2
   11c34:	ldr	r1, [r0]
   11c38:	mov	sl, r6
   11c3c:	eor	r6, r6, #1
   11c40:	eor	r0, r8, #1
   11c44:	tst	r6, #1
   11c48:	tsteq	r0, #1
   11c4c:	beq	1210c <ftello64@plt+0xc34>
   11c50:	add	r9, r5, r1, lsl #2
   11c54:	sub	r5, r4, r1
   11c58:	tst	sl, #1
   11c5c:	beq	11c98 <ftello64@plt+0x7c0>
   11c60:	cmp	r5, #0
   11c64:	bgt	11cb4 <ftello64@plt+0x7dc>
   11c68:	mov	r0, #0
   11c6c:	str	r0, [sp, #32]
   11c70:	cmp	r7, #0
   11c74:	beq	11cf4 <ftello64@plt+0x81c>
   11c78:	tst	r8, #1
   11c7c:	beq	11d00 <ftello64@plt+0x828>
   11c80:	ldr	r0, [sp, #40]	; 0x28
   11c84:	uxtb	r2, r0
   11c88:	mov	r0, r9
   11c8c:	mov	r1, r5
   11c90:	bl	121f8 <ftello64@plt+0xd20>
   11c94:	b	11dbc <ftello64@plt+0x8e4>
   11c98:	mov	r1, #0
   11c9c:	cmp	r5, #2
   11ca0:	movwlt	r1, #1
   11ca4:	mvn	r0, r0
   11ca8:	orr	r0, r1, r0
   11cac:	tst	r0, #1
   11cb0:	bne	11c68 <ftello64@plt+0x790>
   11cb4:	movw	r1, #35905	; 0x8c41
   11cb8:	movt	r1, #1
   11cbc:	mov	r0, #0
   11cc0:	mov	r2, #5
   11cc4:	bl	11274 <dcgettext@plt>
   11cc8:	mov	r4, r0
   11ccc:	and	r0, r6, #1
   11cd0:	ldr	r0, [r9, r0, lsl #2]
   11cd4:	bl	14620 <ftello64@plt+0x3148>
   11cd8:	mov	r3, r0
   11cdc:	mov	r0, #0
   11ce0:	mov	r1, #0
   11ce4:	mov	r2, r4
   11ce8:	bl	1131c <error@plt>
   11cec:	mov	r0, #1
   11cf0:	bl	115d8 <ftello64@plt+0x100>
   11cf4:	mov	r5, #0
   11cf8:	mov	r9, #0
   11cfc:	b	11dbc <ftello64@plt+0x8e4>
   11d00:	tst	sl, #1
   11d04:	beq	11d20 <ftello64@plt+0x848>
   11d08:	ldr	r0, [sp, #36]	; 0x24
   11d0c:	ldr	r1, [sp, #28]
   11d10:	sub	r0, r1, r0
   11d14:	add	r5, r0, #1
   11d18:	mov	r9, #0
   11d1c:	b	11dbc <ftello64@plt+0x8e4>
   11d20:	cmp	r5, #1
   11d24:	movw	r5, #41352	; 0xa188
   11d28:	movt	r5, #2
   11d2c:	bne	11d68 <ftello64@plt+0x890>
   11d30:	ldr	r4, [r9]
   11d34:	movw	r1, #36819	; 0x8fd3
   11d38:	movt	r1, #1
   11d3c:	mov	r0, r4
   11d40:	bl	111f0 <strcmp@plt>
   11d44:	cmp	r0, #0
   11d48:	beq	11d68 <ftello64@plt+0x890>
   11d4c:	ldr	r2, [r5]
   11d50:	movw	r1, #37036	; 0x90ac
   11d54:	movt	r1, #1
   11d58:	mov	r0, r4
   11d5c:	bl	12aa8 <ftello64@plt+0x15d0>
   11d60:	cmp	r0, #0
   11d64:	beq	121e0 <ftello64@plt+0xd08>
   11d68:	ldr	r0, [r5]
   11d6c:	mov	r1, #2
   11d70:	bl	12964 <ftello64@plt+0x148c>
   11d74:	add	r0, r7, #1
   11d78:	clz	r0, r0
   11d7c:	lsr	r0, r0, #5
   11d80:	ldr	r1, [sp, #52]	; 0x34
   11d84:	orr	r0, r1, r0
   11d88:	tst	r0, #1
   11d8c:	bne	11da0 <ftello64@plt+0x8c8>
   11d90:	bl	12290 <ftello64@plt+0xdb8>
   11d94:	rsbs	r0, r0, #8388608	; 0x800000
   11d98:	rscs	r0, r1, #0
   11d9c:	blt	11fd0 <ftello64@plt+0xaf8>
   11da0:	ldr	r0, [r5]
   11da4:	ldr	r1, [sp, #40]	; 0x28
   11da8:	uxtb	r1, r1
   11dac:	sub	r2, fp, #32
   11db0:	bl	1230c <ftello64@plt+0xe34>
   11db4:	mov	r5, r0
   11db8:	ldr	r9, [fp, #-32]	; 0xffffffe0
   11dbc:	cmp	r7, r5
   11dc0:	mov	r4, r5
   11dc4:	movcc	r4, r7
   11dc8:	ldr	r0, [sp, #52]	; 0x34
   11dcc:	ands	r0, r0, #1
   11dd0:	movne	r4, r7
   11dd4:	mvn	r1, #0
   11dd8:	str	r9, [sp, #24]
   11ddc:	beq	11de8 <ftello64@plt+0x910>
   11de0:	mov	r4, r7
   11de4:	b	11df8 <ftello64@plt+0x920>
   11de8:	mov	r0, r4
   11dec:	mov	r1, r5
   11df0:	bl	14cbc <ftello64@plt+0x37e4>
   11df4:	mov	r1, r0
   11df8:	ldr	r6, [sp, #44]	; 0x2c
   11dfc:	mov	r0, r6
   11e00:	bl	14a60 <ftello64@plt+0x3588>
   11e04:	cmp	r0, #0
   11e08:	beq	12138 <ftello64@plt+0xc60>
   11e0c:	mov	r9, r0
   11e10:	ldr	r0, [sp, #32]
   11e14:	cmp	r0, #0
   11e18:	beq	11e4c <ftello64@plt+0x974>
   11e1c:	movw	r0, #41352	; 0xa188
   11e20:	movt	r0, #2
   11e24:	ldr	r0, [r0]
   11e28:	sub	r1, fp, #36	; 0x24
   11e2c:	str	r1, [sp]
   11e30:	ldr	r1, [sp, #40]	; 0x28
   11e34:	uxtb	r1, r1
   11e38:	mov	r2, r4
   11e3c:	mov	r3, r9
   11e40:	bl	1241c <ftello64@plt+0xf44>
   11e44:	mov	r5, r0
   11e48:	mov	r4, r0
   11e4c:	str	r7, [sp, #44]	; 0x2c
   11e50:	clz	r0, r7
   11e54:	lsr	r0, r0, #5
   11e58:	orr	r0, r0, r8
   11e5c:	orr	r0, sl, r0
   11e60:	tst	r0, #1
   11e64:	bne	11e80 <ftello64@plt+0x9a8>
   11e68:	movw	r0, #41352	; 0xa188
   11e6c:	movt	r0, #2
   11e70:	ldr	r0, [r0]
   11e74:	bl	129a0 <ftello64@plt+0x14c8>
   11e78:	cmp	r0, #0
   11e7c:	bne	121a8 <ftello64@plt+0xcd0>
   11e80:	mov	r6, #0
   11e84:	ldr	r0, [sp, #52]	; 0x34
   11e88:	tst	r0, #1
   11e8c:	ldr	r7, [sp, #48]	; 0x30
   11e90:	bne	11ea8 <ftello64@plt+0x9d0>
   11e94:	mov	r0, r9
   11e98:	mov	r1, r4
   11e9c:	mov	r2, r5
   11ea0:	bl	14d10 <ftello64@plt+0x3838>
   11ea4:	mov	r6, r0
   11ea8:	cmp	r7, #0
   11eac:	beq	11ed4 <ftello64@plt+0x9fc>
   11eb0:	movw	r0, #41356	; 0xa18c
   11eb4:	movt	r0, #2
   11eb8:	ldr	r2, [r0]
   11ebc:	movw	r1, #35932	; 0x8c5c
   11ec0:	movt	r1, #1
   11ec4:	mov	r0, r7
   11ec8:	bl	12aa8 <ftello64@plt+0x15d0>
   11ecc:	cmp	r0, #0
   11ed0:	beq	12178 <ftello64@plt+0xca0>
   11ed4:	ldr	r0, [sp, #52]	; 0x34
   11ed8:	tst	r0, #1
   11edc:	beq	11f28 <ftello64@plt+0xa50>
   11ee0:	ldr	r0, [sp, #44]	; 0x2c
   11ee4:	cmp	r0, #0
   11ee8:	beq	11f4c <ftello64@plt+0xa74>
   11eec:	cmp	r5, #0
   11ef0:	beq	121d4 <ftello64@plt+0xcfc>
   11ef4:	tst	sl, #1
   11ef8:	beq	11f84 <ftello64@plt+0xaac>
   11efc:	ldr	r0, [sp, #40]	; 0x28
   11f00:	uxtb	r0, r0
   11f04:	str	r0, [sp]
   11f08:	mov	r0, r9
   11f0c:	mov	r1, r4
   11f10:	ldr	r2, [sp, #36]	; 0x24
   11f14:	ldr	r3, [sp, #28]
   11f18:	bl	125d0 <ftello64@plt+0x10f8>
   11f1c:	cmp	r0, #0
   11f20:	beq	11f4c <ftello64@plt+0xa74>
   11f24:	b	11fa0 <ftello64@plt+0xac8>
   11f28:	ldr	r0, [sp, #32]
   11f2c:	cmp	r0, #0
   11f30:	beq	11f58 <ftello64@plt+0xa80>
   11f34:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11f38:	mov	r0, r5
   11f3c:	mov	r2, r6
   11f40:	bl	126d0 <ftello64@plt+0x11f8>
   11f44:	cmp	r0, #0
   11f48:	bne	11fa0 <ftello64@plt+0xac8>
   11f4c:	mov	r0, #0
   11f50:	sub	sp, fp, #28
   11f54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f58:	tst	sl, #1
   11f5c:	beq	11fb4 <ftello64@plt+0xadc>
   11f60:	ldr	r0, [sp, #40]	; 0x28
   11f64:	uxtb	r3, r0
   11f68:	mov	r0, r4
   11f6c:	ldr	r1, [sp, #36]	; 0x24
   11f70:	mov	r2, r6
   11f74:	bl	12740 <ftello64@plt+0x1268>
   11f78:	cmp	r0, #0
   11f7c:	beq	11f4c <ftello64@plt+0xa74>
   11f80:	b	11fa0 <ftello64@plt+0xac8>
   11f84:	mov	r0, r9
   11f88:	mov	r1, r4
   11f8c:	ldr	r2, [sp, #24]
   11f90:	mov	r3, r5
   11f94:	bl	12644 <ftello64@plt+0x116c>
   11f98:	cmp	r0, #0
   11f9c:	beq	11f4c <ftello64@plt+0xa74>
   11fa0:	bl	113b8 <__errno_location@plt>
   11fa4:	ldr	r4, [r0]
   11fa8:	movw	r1, #35953	; 0x8c71
   11fac:	movt	r1, #1
   11fb0:	b	121b8 <ftello64@plt+0xce0>
   11fb4:	mov	r0, r4
   11fb8:	ldr	r1, [sp, #24]
   11fbc:	mov	r2, r6
   11fc0:	bl	127ac <ftello64@plt+0x12d4>
   11fc4:	cmp	r0, #0
   11fc8:	beq	11f4c <ftello64@plt+0xa74>
   11fcc:	b	11fa0 <ftello64@plt+0xac8>
   11fd0:	mov	r0, #1
   11fd4:	str	r0, [sp, #32]
   11fd8:	mvn	r5, #0
   11fdc:	mov	r0, #0
   11fe0:	str	r0, [sp, #24]
   11fe4:	mov	r4, r7
   11fe8:	mvn	r1, #0
   11fec:	b	11df8 <ftello64@plt+0x920>
   11ff0:	cmn	r0, #3
   11ff4:	bne	12040 <ftello64@plt+0xb68>
   11ff8:	movw	r0, #41256	; 0xa128
   11ffc:	movt	r0, #2
   12000:	ldr	r3, [r0]
   12004:	movw	r0, #41356	; 0xa18c
   12008:	movt	r0, #2
   1200c:	ldr	r0, [r0]
   12010:	mov	r1, #0
   12014:	movw	r2, #35860	; 0x8c14
   12018:	movt	r2, #1
   1201c:	str	r2, [sp]
   12020:	str	r1, [sp, #4]
   12024:	movw	r1, #35661	; 0x8b4d
   12028:	movt	r1, #1
   1202c:	movw	r2, #35846	; 0x8c06
   12030:	movt	r2, #1
   12034:	bl	16134 <ftello64@plt+0x4c5c>
   12038:	mov	r0, #0
   1203c:	bl	11388 <exit@plt>
   12040:	cmn	r0, #2
   12044:	bne	12050 <ftello64@plt+0xb78>
   12048:	mov	r0, #0
   1204c:	bl	115d8 <ftello64@plt+0x100>
   12050:	mov	r0, #1
   12054:	bl	115d8 <ftello64@plt+0x100>
   12058:	movw	r1, #35700	; 0x8b74
   1205c:	movt	r1, #1
   12060:	b	120f0 <ftello64@plt+0xc18>
   12064:	bl	113b8 <__errno_location@plt>
   12068:	ldr	r4, [r0]
   1206c:	movw	r1, #35730	; 0x8b92
   12070:	movt	r1, #1
   12074:	mov	r0, #0
   12078:	mov	r2, #5
   1207c:	bl	11274 <dcgettext@plt>
   12080:	mov	r5, r0
   12084:	ldr	r0, [r9]
   12088:	bl	14620 <ftello64@plt+0x3148>
   1208c:	str	r0, [sp]
   12090:	movw	r2, #35750	; 0x8ba6
   12094:	movt	r2, #1
   12098:	mov	r0, #1
   1209c:	mov	r1, r4
   120a0:	mov	r3, r5
   120a4:	bl	1131c <error@plt>
   120a8:	movw	r1, #35780	; 0x8bc4
   120ac:	movt	r1, #1
   120b0:	b	120f0 <ftello64@plt+0xc18>
   120b4:	movw	r1, #35757	; 0x8bad
   120b8:	movt	r1, #1
   120bc:	mov	r0, #0
   120c0:	mov	r2, #5
   120c4:	bl	11274 <dcgettext@plt>
   120c8:	mov	r4, r0
   120cc:	ldr	r0, [r9]
   120d0:	bl	14620 <ftello64@plt+0x3148>
   120d4:	mov	r3, r0
   120d8:	mov	r0, #1
   120dc:	mov	r1, #0
   120e0:	mov	r2, r4
   120e4:	bl	1131c <error@plt>
   120e8:	movw	r1, #35812	; 0x8be4
   120ec:	movt	r1, #1
   120f0:	mov	r0, #0
   120f4:	mov	r2, #5
   120f8:	bl	11274 <dcgettext@plt>
   120fc:	mov	r2, r0
   12100:	mov	r0, #1
   12104:	mov	r1, #0
   12108:	bl	1131c <error@plt>
   1210c:	movw	r1, #35872	; 0x8c20
   12110:	movt	r1, #1
   12114:	mov	r0, #0
   12118:	mov	r2, #5
   1211c:	bl	11274 <dcgettext@plt>
   12120:	mov	r2, r0
   12124:	mov	r0, #0
   12128:	mov	r1, #0
   1212c:	bl	1131c <error@plt>
   12130:	mov	r0, #1
   12134:	bl	115d8 <ftello64@plt+0x100>
   12138:	movw	r4, #35922	; 0x8c52
   1213c:	movt	r4, #1
   12140:	cmp	r6, #0
   12144:	movne	r4, r6
   12148:	bl	113b8 <__errno_location@plt>
   1214c:	ldr	r5, [r0]
   12150:	mov	r0, #0
   12154:	mov	r1, #3
   12158:	mov	r2, r4
   1215c:	bl	144e0 <ftello64@plt+0x3008>
   12160:	mov	r3, r0
   12164:	movw	r2, #35754	; 0x8baa
   12168:	movt	r2, #1
   1216c:	mov	r0, #1
   12170:	mov	r1, r5
   12174:	bl	1131c <error@plt>
   12178:	bl	113b8 <__errno_location@plt>
   1217c:	ldr	r4, [r0]
   12180:	mov	r0, #0
   12184:	mov	r1, #3
   12188:	mov	r2, r7
   1218c:	bl	144e0 <ftello64@plt+0x3008>
   12190:	mov	r3, r0
   12194:	movw	r2, #35754	; 0x8baa
   12198:	movt	r2, #1
   1219c:	mov	r0, #1
   121a0:	mov	r1, r4
   121a4:	bl	1131c <error@plt>
   121a8:	bl	113b8 <__errno_location@plt>
   121ac:	ldr	r4, [r0]
   121b0:	movw	r1, #37027	; 0x90a3
   121b4:	movt	r1, #1
   121b8:	mov	r0, #0
   121bc:	mov	r2, #5
   121c0:	bl	11274 <dcgettext@plt>
   121c4:	mov	r2, r0
   121c8:	mov	r0, #1
   121cc:	mov	r1, r4
   121d0:	bl	1131c <error@plt>
   121d4:	movw	r1, #35934	; 0x8c5e
   121d8:	movt	r1, #1
   121dc:	b	120f0 <ftello64@plt+0xc18>
   121e0:	bl	113b8 <__errno_location@plt>
   121e4:	ldr	r4, [r0]
   121e8:	ldr	r2, [r9]
   121ec:	mov	r0, #0
   121f0:	mov	r1, #3
   121f4:	b	1218c <ftello64@plt+0xcb4>
   121f8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   121fc:	add	fp, sp, #24
   12200:	mov	r6, r1
   12204:	mov	r9, r0
   12208:	cmp	r1, #1
   1220c:	blt	12278 <ftello64@plt+0xda0>
   12210:	mov	r8, r2
   12214:	mov	r4, #0
   12218:	mov	r7, r6
   1221c:	ldr	r0, [r9, r4, lsl #2]
   12220:	bl	113a0 <strlen@plt>
   12224:	add	r7, r0, r7
   12228:	add	r4, r4, #1
   1222c:	cmp	r6, r4
   12230:	bne	1221c <ftello64@plt+0xd44>
   12234:	mov	r0, r7
   12238:	bl	1623c <ftello64@plt+0x4d64>
   1223c:	mov	r7, r0
   12240:	cmp	r6, #1
   12244:	blt	12288 <ftello64@plt+0xdb0>
   12248:	mov	r5, r9
   1224c:	mov	r4, r6
   12250:	ldr	r1, [r5]
   12254:	mov	r0, r7
   12258:	bl	1125c <stpcpy@plt>
   1225c:	str	r7, [r5], #4
   12260:	strb	r8, [r0], #1
   12264:	subs	r4, r4, #1
   12268:	mov	r7, r0
   1226c:	bne	12250 <ftello64@plt+0xd78>
   12270:	str	r0, [r9, r6, lsl #2]
   12274:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12278:	mov	r0, r6
   1227c:	bl	1623c <ftello64@plt+0x4d64>
   12280:	str	r0, [r9, r6, lsl #2]
   12284:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12288:	str	r7, [r9, r6, lsl #2]
   1228c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12290:	push	{r4, r5, r6, sl, fp, lr}
   12294:	add	fp, sp, #16
   12298:	sub	sp, sp, #112	; 0x70
   1229c:	add	r1, sp, #8
   122a0:	mov	r0, #0
   122a4:	bl	18844 <ftello64@plt+0x736c>
   122a8:	mvn	r4, #-2147483648	; 0x80000000
   122ac:	mvn	r5, #0
   122b0:	cmp	r0, #0
   122b4:	bne	122fc <ftello64@plt+0xe24>
   122b8:	add	r0, sp, #8
   122bc:	bl	1281c <ftello64@plt+0x1344>
   122c0:	cmp	r0, #0
   122c4:	beq	122fc <ftello64@plt+0xe24>
   122c8:	ldr	r4, [sp, #56]	; 0x38
   122cc:	ldr	r6, [sp, #60]	; 0x3c
   122d0:	mov	r0, #1
   122d4:	str	r0, [sp]
   122d8:	mov	r0, #0
   122dc:	mov	r2, #0
   122e0:	mov	r3, #0
   122e4:	bl	112d4 <lseek64@plt>
   122e8:	subs	r5, r4, r0
   122ec:	sbc	r4, r6, r1
   122f0:	cmp	r1, #0
   122f4:	mvnmi	r5, #0
   122f8:	mvnmi	r4, #-2147483648	; 0x80000000
   122fc:	mov	r0, r5
   12300:	mov	r1, r4
   12304:	sub	sp, fp, #16
   12308:	pop	{r4, r5, r6, sl, fp, pc}
   1230c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12310:	add	fp, sp, #24
   12314:	sub	sp, sp, #8
   12318:	mov	r8, r2
   1231c:	mov	r9, r1
   12320:	mov	r5, #0
   12324:	add	r2, sp, #4
   12328:	mov	r1, #0
   1232c:	bl	15a24 <ftello64@plt+0x454c>
   12330:	cmp	r0, #0
   12334:	beq	123f0 <ftello64@plt+0xf18>
   12338:	mov	r6, r0
   1233c:	mov	r0, #1
   12340:	ldr	r2, [sp, #4]
   12344:	cmp	r2, #0
   12348:	beq	123a4 <ftello64@plt+0xecc>
   1234c:	add	r1, r2, r6
   12350:	ldrb	r1, [r1, #-1]
   12354:	cmp	r1, r9
   12358:	bne	1236c <ftello64@plt+0xe94>
   1235c:	ldr	r1, [sp, #4]
   12360:	cmp	r1, #1
   12364:	bge	12380 <ftello64@plt+0xea8>
   12368:	b	123a4 <ftello64@plt+0xecc>
   1236c:	add	r1, r2, #1
   12370:	str	r1, [sp, #4]
   12374:	strb	r9, [r6, r2]
   12378:	cmp	r1, #1
   1237c:	blt	123a4 <ftello64@plt+0xecc>
   12380:	add	r4, r6, r1
   12384:	mov	r5, #0
   12388:	mov	r0, r6
   1238c:	mov	r1, r9
   12390:	bl	12838 <ftello64@plt+0x1360>
   12394:	add	r5, r5, #1
   12398:	cmp	r0, r4
   1239c:	bcc	1238c <ftello64@plt+0xeb4>
   123a0:	add	r0, r5, #1
   123a4:	mov	r1, #4
   123a8:	bl	162d8 <ftello64@plt+0x4e00>
   123ac:	str	r0, [r8]
   123b0:	str	r6, [r0]
   123b4:	cmp	r5, #0
   123b8:	beq	123e4 <ftello64@plt+0xf0c>
   123bc:	mov	r7, r0
   123c0:	mov	r4, #1
   123c4:	mov	r0, r6
   123c8:	mov	r1, r9
   123cc:	bl	12838 <ftello64@plt+0x1360>
   123d0:	mov	r6, r0
   123d4:	str	r0, [r7, r4, lsl #2]
   123d8:	add	r4, r4, #1
   123dc:	cmp	r4, r5
   123e0:	bls	123c4 <ftello64@plt+0xeec>
   123e4:	mov	r0, r5
   123e8:	sub	sp, fp, #24
   123ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   123f0:	bl	113b8 <__errno_location@plt>
   123f4:	ldr	r4, [r0]
   123f8:	movw	r1, #37027	; 0x90a3
   123fc:	movt	r1, #1
   12400:	mov	r0, #0
   12404:	mov	r2, #5
   12408:	bl	11274 <dcgettext@plt>
   1240c:	mov	r2, r0
   12410:	mov	r0, #1
   12414:	mov	r1, r4
   12418:	bl	1131c <error@plt>
   1241c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12420:	add	fp, sp, #28
   12424:	sub	sp, sp, #20
   12428:	str	r3, [sp, #4]
   1242c:	mov	sl, r2
   12430:	mov	r5, r1
   12434:	mov	r7, r0
   12438:	cmp	r2, #1024	; 0x400
   1243c:	mov	r4, r2
   12440:	movcs	r4, #1024	; 0x400
   12444:	mov	r0, r4
   12448:	mov	r1, #12
   1244c:	bl	164f4 <ftello64@plt+0x501c>
   12450:	mov	r6, r0
   12454:	mov	r8, #0
   12458:	mov	r9, #0
   1245c:	cmp	sl, #0
   12460:	bne	12474 <ftello64@plt+0xf9c>
   12464:	b	12550 <ftello64@plt+0x1078>
   12468:	subs	r0, r8, sl
   1246c:	sbcs	r0, r9, #0
   12470:	bcs	124d4 <ftello64@plt+0xffc>
   12474:	add	r0, r8, r8, lsl #1
   12478:	add	r0, r6, r0, lsl #2
   1247c:	mov	r1, r7
   12480:	mov	r2, r5
   12484:	bl	12d44 <ftello64@plt+0x186c>
   12488:	cmp	r0, #0
   1248c:	beq	12550 <ftello64@plt+0x1078>
   12490:	adds	r8, r8, #1
   12494:	adc	r9, r9, #0
   12498:	subs	r0, r8, r4
   1249c:	sbcs	r0, r9, #0
   124a0:	bcc	12468 <ftello64@plt+0xf90>
   124a4:	add	r4, r4, #1024	; 0x400
   124a8:	mov	r0, r6
   124ac:	mov	r1, r4
   124b0:	mov	r2, #12
   124b4:	bl	161fc <ftello64@plt+0x4d24>
   124b8:	mov	r6, r0
   124bc:	add	r0, r8, r8, lsl #1
   124c0:	add	r0, r6, r0, lsl #2
   124c4:	mov	r1, #0
   124c8:	mov	r2, #12288	; 0x3000
   124cc:	bl	113dc <memset@plt>
   124d0:	b	12468 <ftello64@plt+0xf90>
   124d4:	str	r7, [sp]
   124d8:	add	r0, sp, #8
   124dc:	bl	12d28 <ftello64@plt+0x1850>
   124e0:	adds	r7, r8, #1
   124e4:	adc	r4, r9, #0
   124e8:	ldr	r0, [sp, #4]
   124ec:	mov	r2, r7
   124f0:	mov	r3, r4
   124f4:	bl	1284c <ftello64@plt+0x1374>
   124f8:	add	r2, r0, r0, lsl #1
   124fc:	subs	r0, r0, sl
   12500:	sbcs	r0, r1, #0
   12504:	add	r0, sp, #8
   12508:	addcc	r0, r6, r2, lsl #2
   1250c:	ldr	r1, [sp]
   12510:	mov	r2, r5
   12514:	bl	12d44 <ftello64@plt+0x186c>
   12518:	cmp	r0, #0
   1251c:	beq	1253c <ftello64@plt+0x1064>
   12520:	orrs	r0, r8, r9
   12524:	mov	r8, r7
   12528:	mov	r9, r4
   1252c:	bne	124e0 <ftello64@plt+0x1008>
   12530:	mov	r9, #0
   12534:	mov	r8, #1
   12538:	b	12544 <ftello64@plt+0x106c>
   1253c:	orrs	r0, r8, r9
   12540:	beq	125ac <ftello64@plt+0x10d4>
   12544:	add	r0, sp, #8
   12548:	bl	12e24 <ftello64@plt+0x194c>
   1254c:	ldr	r7, [sp]
   12550:	mov	r0, r7
   12554:	bl	11304 <ferror_unlocked@plt>
   12558:	cmp	r0, #0
   1255c:	bne	12580 <ftello64@plt+0x10a8>
   12560:	ldr	r0, [fp, #8]
   12564:	str	r6, [r0]
   12568:	subs	r0, sl, r8
   1256c:	rscs	r0, r9, #0
   12570:	movcc	r8, sl
   12574:	mov	r0, r8
   12578:	sub	sp, fp, #28
   1257c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12580:	bl	113b8 <__errno_location@plt>
   12584:	ldr	r4, [r0]
   12588:	movw	r1, #37027	; 0x90a3
   1258c:	movt	r1, #1
   12590:	mov	r0, #0
   12594:	mov	r2, #5
   12598:	bl	11274 <dcgettext@plt>
   1259c:	mov	r2, r0
   125a0:	mov	r0, #1
   125a4:	mov	r1, r4
   125a8:	bl	1131c <error@plt>
   125ac:	movw	r1, #36485	; 0x8e85
   125b0:	movt	r1, #1
   125b4:	mov	r0, #0
   125b8:	mov	r2, #5
   125bc:	bl	11274 <dcgettext@plt>
   125c0:	mov	r2, r0
   125c4:	mov	r0, #1
   125c8:	mov	r1, #75	; 0x4b
   125cc:	bl	1131c <error@plt>
   125d0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   125d4:	add	fp, sp, #24
   125d8:	cmp	r1, #0
   125dc:	beq	12634 <ftello64@plt+0x115c>
   125e0:	mov	r4, r2
   125e4:	mov	r5, r1
   125e8:	mov	r6, r0
   125ec:	sub	r0, r3, r2
   125f0:	add	r7, r0, #1
   125f4:	ldr	r8, [fp, #8]
   125f8:	movw	r9, #36506	; 0x8e9a
   125fc:	movt	r9, #1
   12600:	mov	r0, r6
   12604:	mov	r2, r7
   12608:	mov	r3, #0
   1260c:	bl	1284c <ftello64@plt+0x1374>
   12610:	add	r2, r0, r4
   12614:	mov	r0, #1
   12618:	mov	r1, r9
   1261c:	mov	r3, r8
   12620:	bl	113e8 <__printf_chk@plt>
   12624:	cmn	r0, #1
   12628:	ble	1263c <ftello64@plt+0x1164>
   1262c:	subs	r5, r5, #1
   12630:	bne	12600 <ftello64@plt+0x1128>
   12634:	mov	r0, #0
   12638:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1263c:	mvn	r0, #0
   12640:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12644:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12648:	add	fp, sp, #28
   1264c:	sub	sp, sp, #4
   12650:	cmp	r1, #0
   12654:	beq	126b8 <ftello64@plt+0x11e0>
   12658:	mov	r8, r3
   1265c:	mov	r9, r2
   12660:	mov	r6, r1
   12664:	mov	r7, r0
   12668:	mov	r5, #0
   1266c:	movw	sl, #41356	; 0xa18c
   12670:	movt	sl, #2
   12674:	mov	r0, r7
   12678:	mov	r2, r8
   1267c:	mov	r3, #0
   12680:	bl	1284c <ftello64@plt+0x1374>
   12684:	mov	r1, r9
   12688:	ldr	r0, [r1, r0, lsl #2]!
   1268c:	ldr	r1, [r1, #4]
   12690:	sub	r4, r1, r0
   12694:	ldr	r3, [sl]
   12698:	mov	r1, #1
   1269c:	mov	r2, r4
   126a0:	bl	11250 <fwrite_unlocked@plt>
   126a4:	cmp	r0, r4
   126a8:	bne	126c4 <ftello64@plt+0x11ec>
   126ac:	add	r5, r5, #1
   126b0:	cmp	r5, r6
   126b4:	bne	12674 <ftello64@plt+0x119c>
   126b8:	mov	r0, #0
   126bc:	sub	sp, fp, #28
   126c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126c4:	mvn	r0, #0
   126c8:	sub	sp, fp, #28
   126cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126d0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   126d4:	add	fp, sp, #24
   126d8:	cmp	r0, #0
   126dc:	beq	12730 <ftello64@plt+0x1258>
   126e0:	mov	r9, r2
   126e4:	mov	r5, r1
   126e8:	mov	r6, r0
   126ec:	mov	r7, #0
   126f0:	movw	r8, #41356	; 0xa18c
   126f4:	movt	r8, #2
   126f8:	ldr	r0, [r9, r7, lsl #2]
   126fc:	add	r0, r0, r0, lsl #1
   12700:	add	r4, r5, r0, lsl #2
   12704:	ldr	r2, [r4, #4]!
   12708:	ldr	r0, [r4, #4]
   1270c:	ldr	r3, [r8]
   12710:	mov	r1, #1
   12714:	bl	11250 <fwrite_unlocked@plt>
   12718:	ldr	r1, [r4]
   1271c:	cmp	r0, r1
   12720:	bne	12738 <ftello64@plt+0x1260>
   12724:	add	r7, r7, #1
   12728:	cmp	r7, r6
   1272c:	bne	126f8 <ftello64@plt+0x1220>
   12730:	mov	r0, #0
   12734:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12738:	mvn	r0, #0
   1273c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12740:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12744:	add	fp, sp, #24
   12748:	mov	r8, #0
   1274c:	cmp	r0, #0
   12750:	beq	12798 <ftello64@plt+0x12c0>
   12754:	mov	r5, r3
   12758:	mov	r6, r2
   1275c:	mov	r7, r1
   12760:	mov	r4, r0
   12764:	movw	r9, #36506	; 0x8e9a
   12768:	movt	r9, #1
   1276c:	ldr	r0, [r6]
   12770:	add	r2, r0, r7
   12774:	mov	r0, #1
   12778:	mov	r1, r9
   1277c:	mov	r3, r5
   12780:	bl	113e8 <__printf_chk@plt>
   12784:	cmn	r0, #1
   12788:	ble	127a0 <ftello64@plt+0x12c8>
   1278c:	add	r6, r6, #4
   12790:	subs	r4, r4, #1
   12794:	bne	1276c <ftello64@plt+0x1294>
   12798:	mov	r0, r8
   1279c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   127a0:	mvn	r8, #0
   127a4:	mov	r0, r8
   127a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   127ac:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   127b0:	add	fp, sp, #24
   127b4:	cmp	r0, #0
   127b8:	beq	1280c <ftello64@plt+0x1334>
   127bc:	mov	r8, r2
   127c0:	mov	r5, r1
   127c4:	mov	r6, r0
   127c8:	mov	r4, #0
   127cc:	movw	r9, #41356	; 0xa18c
   127d0:	movt	r9, #2
   127d4:	ldr	r0, [r8, r4, lsl #2]
   127d8:	mov	r1, r5
   127dc:	ldr	r0, [r1, r0, lsl #2]!
   127e0:	ldr	r1, [r1, #4]
   127e4:	sub	r7, r1, r0
   127e8:	ldr	r3, [r9]
   127ec:	mov	r1, #1
   127f0:	mov	r2, r7
   127f4:	bl	11250 <fwrite_unlocked@plt>
   127f8:	cmp	r0, r7
   127fc:	bne	12814 <ftello64@plt+0x133c>
   12800:	add	r4, r4, #1
   12804:	cmp	r4, r6
   12808:	bne	127d4 <ftello64@plt+0x12fc>
   1280c:	mov	r0, #0
   12810:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12814:	mvn	r0, #0
   12818:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1281c:	ldr	r0, [r0, #16]
   12820:	and	r0, r0, #53248	; 0xd000
   12824:	orr	r0, r0, #8192	; 0x2000
   12828:	cmp	r0, #40960	; 0xa000
   1282c:	moveq	r0, #1
   12830:	movne	r0, #0
   12834:	bx	lr
   12838:	push	{fp, lr}
   1283c:	mov	fp, sp
   12840:	bl	112a4 <rawmemchr@plt>
   12844:	add	r0, r0, #1
   12848:	pop	{fp, pc}
   1284c:	subs	r2, r2, #1
   12850:	sbc	r3, r3, #0
   12854:	b	14a8c <ftello64@plt+0x35b4>
   12858:	movw	r1, #41368	; 0xa198
   1285c:	movt	r1, #2
   12860:	str	r0, [r1]
   12864:	bx	lr
   12868:	movw	r1, #41372	; 0xa19c
   1286c:	movt	r1, #2
   12870:	strb	r0, [r1]
   12874:	bx	lr
   12878:	push	{r4, r5, r6, sl, fp, lr}
   1287c:	add	fp, sp, #16
   12880:	sub	sp, sp, #8
   12884:	movw	r0, #41356	; 0xa18c
   12888:	movt	r0, #2
   1288c:	ldr	r0, [r0]
   12890:	bl	17038 <ftello64@plt+0x5b60>
   12894:	cmp	r0, #0
   12898:	beq	128c0 <ftello64@plt+0x13e8>
   1289c:	movw	r0, #41372	; 0xa19c
   128a0:	movt	r0, #2
   128a4:	ldrb	r0, [r0]
   128a8:	cmp	r0, #0
   128ac:	beq	128e0 <ftello64@plt+0x1408>
   128b0:	bl	113b8 <__errno_location@plt>
   128b4:	ldr	r0, [r0]
   128b8:	cmp	r0, #32
   128bc:	bne	128e0 <ftello64@plt+0x1408>
   128c0:	movw	r0, #41344	; 0xa180
   128c4:	movt	r0, #2
   128c8:	ldr	r0, [r0]
   128cc:	bl	17038 <ftello64@plt+0x5b60>
   128d0:	cmp	r0, #0
   128d4:	subeq	sp, fp, #16
   128d8:	popeq	{r4, r5, r6, sl, fp, pc}
   128dc:	b	12950 <ftello64@plt+0x1478>
   128e0:	movw	r1, #35953	; 0x8c71
   128e4:	movt	r1, #1
   128e8:	mov	r0, #0
   128ec:	mov	r2, #5
   128f0:	bl	11274 <dcgettext@plt>
   128f4:	mov	r4, r0
   128f8:	movw	r0, #41368	; 0xa198
   128fc:	movt	r0, #2
   12900:	ldr	r6, [r0]
   12904:	bl	113b8 <__errno_location@plt>
   12908:	ldr	r5, [r0]
   1290c:	cmp	r6, #0
   12910:	bne	1292c <ftello64@plt+0x1454>
   12914:	movw	r2, #35754	; 0x8baa
   12918:	movt	r2, #1
   1291c:	mov	r0, #0
   12920:	mov	r1, r5
   12924:	mov	r3, r4
   12928:	b	1294c <ftello64@plt+0x1474>
   1292c:	mov	r0, r6
   12930:	bl	144d0 <ftello64@plt+0x2ff8>
   12934:	mov	r3, r0
   12938:	str	r4, [sp]
   1293c:	movw	r2, #35750	; 0x8ba6
   12940:	movt	r2, #1
   12944:	mov	r0, #0
   12948:	mov	r1, r5
   1294c:	bl	1131c <error@plt>
   12950:	movw	r0, #41260	; 0xa12c
   12954:	movt	r0, #2
   12958:	ldr	r0, [r0]
   1295c:	bl	1122c <_exit@plt>
   12960:	b	111fc <posix_fadvise64@plt>
   12964:	cmp	r0, #0
   12968:	bxeq	lr
   1296c:	push	{r4, sl, fp, lr}
   12970:	add	fp, sp, #8
   12974:	sub	sp, sp, #16
   12978:	mov	r4, r1
   1297c:	bl	113f4 <fileno@plt>
   12980:	mov	r1, #0
   12984:	str	r1, [sp]
   12988:	stmib	sp, {r1, r4}
   1298c:	mov	r2, #0
   12990:	mov	r3, #0
   12994:	bl	12960 <ftello64@plt+0x1488>
   12998:	sub	sp, fp, #8
   1299c:	pop	{r4, sl, fp, pc}
   129a0:	push	{r4, r5, fp, lr}
   129a4:	add	fp, sp, #8
   129a8:	sub	sp, sp, #8
   129ac:	mov	r4, r0
   129b0:	bl	113f4 <fileno@plt>
   129b4:	cmn	r0, #1
   129b8:	ble	12a30 <ftello64@plt+0x1558>
   129bc:	mov	r0, r4
   129c0:	bl	1134c <__freading@plt>
   129c4:	cmp	r0, #0
   129c8:	beq	129f4 <ftello64@plt+0x151c>
   129cc:	mov	r0, r4
   129d0:	bl	113f4 <fileno@plt>
   129d4:	mov	r1, #1
   129d8:	str	r1, [sp]
   129dc:	mov	r2, #0
   129e0:	mov	r3, #0
   129e4:	bl	112d4 <lseek64@plt>
   129e8:	and	r0, r0, r1
   129ec:	cmn	r0, #1
   129f0:	beq	12a30 <ftello64@plt+0x1558>
   129f4:	mov	r0, r4
   129f8:	bl	12a40 <ftello64@plt+0x1568>
   129fc:	cmp	r0, #0
   12a00:	beq	12a30 <ftello64@plt+0x1558>
   12a04:	bl	113b8 <__errno_location@plt>
   12a08:	ldr	r5, [r0]
   12a0c:	mov	r0, r4
   12a10:	bl	11418 <fclose@plt>
   12a14:	cmp	r5, #0
   12a18:	beq	12a28 <ftello64@plt+0x1550>
   12a1c:	bl	113b8 <__errno_location@plt>
   12a20:	str	r5, [r0]
   12a24:	mvn	r0, #0
   12a28:	sub	sp, fp, #8
   12a2c:	pop	{r4, r5, fp, pc}
   12a30:	mov	r0, r4
   12a34:	sub	sp, fp, #8
   12a38:	pop	{r4, r5, fp, lr}
   12a3c:	b	11418 <fclose@plt>
   12a40:	push	{r4, sl, fp, lr}
   12a44:	add	fp, sp, #8
   12a48:	mov	r4, r0
   12a4c:	cmp	r0, #0
   12a50:	beq	12a68 <ftello64@plt+0x1590>
   12a54:	mov	r0, r4
   12a58:	bl	1134c <__freading@plt>
   12a5c:	cmp	r0, #0
   12a60:	movne	r0, r4
   12a64:	blne	12a74 <ftello64@plt+0x159c>
   12a68:	mov	r0, r4
   12a6c:	pop	{r4, sl, fp, lr}
   12a70:	b	11208 <fflush@plt>
   12a74:	push	{fp, lr}
   12a78:	mov	fp, sp
   12a7c:	sub	sp, sp, #8
   12a80:	ldrb	r1, [r0, #1]
   12a84:	tst	r1, #1
   12a88:	beq	12aa0 <ftello64@plt+0x15c8>
   12a8c:	mov	r1, #1
   12a90:	str	r1, [sp]
   12a94:	mov	r2, #0
   12a98:	mov	r3, #0
   12a9c:	bl	12c80 <ftello64@plt+0x17a8>
   12aa0:	mov	sp, fp
   12aa4:	pop	{fp, pc}
   12aa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12aac:	add	fp, sp, #28
   12ab0:	sub	sp, sp, #4
   12ab4:	mov	r4, r2
   12ab8:	mov	r8, r1
   12abc:	mov	r5, r0
   12ac0:	mov	r0, r2
   12ac4:	bl	113f4 <fileno@plt>
   12ac8:	mov	r6, #0
   12acc:	cmp	r0, #0
   12ad0:	beq	12b10 <ftello64@plt+0x1638>
   12ad4:	cmp	r0, #1
   12ad8:	beq	12b1c <ftello64@plt+0x1644>
   12adc:	cmp	r0, #2
   12ae0:	beq	12af8 <ftello64@plt+0x1620>
   12ae4:	mov	r0, #2
   12ae8:	mov	r1, #2
   12aec:	bl	11280 <dup2@plt>
   12af0:	subs	r6, r0, #2
   12af4:	movwne	r6, #1
   12af8:	mov	r0, #1
   12afc:	mov	r1, #1
   12b00:	bl	11280 <dup2@plt>
   12b04:	subs	r7, r0, #1
   12b08:	movwne	r7, #1
   12b0c:	b	12b20 <ftello64@plt+0x1648>
   12b10:	mov	r7, #0
   12b14:	mov	r9, #0
   12b18:	b	12bd0 <ftello64@plt+0x16f8>
   12b1c:	mov	r7, #0
   12b20:	mov	sl, #0
   12b24:	mov	r0, #0
   12b28:	mov	r1, #0
   12b2c:	bl	11280 <dup2@plt>
   12b30:	cmp	r0, #0
   12b34:	mov	r9, #0
   12b38:	beq	12b50 <ftello64@plt+0x1678>
   12b3c:	mov	r0, #0
   12b40:	bl	12c34 <ftello64@plt+0x175c>
   12b44:	mov	r9, #1
   12b48:	cmp	r0, #0
   12b4c:	beq	12bac <ftello64@plt+0x16d4>
   12b50:	cmp	r7, #0
   12b54:	beq	12b6c <ftello64@plt+0x1694>
   12b58:	mov	sl, #1
   12b5c:	mov	r0, #1
   12b60:	bl	12c34 <ftello64@plt+0x175c>
   12b64:	cmp	r0, #0
   12b68:	beq	12bac <ftello64@plt+0x16d4>
   12b6c:	cmp	r6, #0
   12b70:	beq	12bc8 <ftello64@plt+0x16f0>
   12b74:	mov	r0, #2
   12b78:	bl	12c34 <ftello64@plt+0x175c>
   12b7c:	mov	r6, #1
   12b80:	cmp	r0, #0
   12b84:	bne	12bcc <ftello64@plt+0x16f4>
   12b88:	bl	113b8 <__errno_location@plt>
   12b8c:	mov	r4, r0
   12b90:	ldr	r8, [r0]
   12b94:	mov	r0, #2
   12b98:	bl	114c0 <close@plt>
   12b9c:	mov	r5, #0
   12ba0:	cmp	sl, #0
   12ba4:	bne	12c08 <ftello64@plt+0x1730>
   12ba8:	b	12c10 <ftello64@plt+0x1738>
   12bac:	bl	113b8 <__errno_location@plt>
   12bb0:	mov	r4, r0
   12bb4:	ldr	r8, [r0]
   12bb8:	mov	r5, #0
   12bbc:	cmp	r6, #0
   12bc0:	bne	12bf8 <ftello64@plt+0x1720>
   12bc4:	b	12c00 <ftello64@plt+0x1728>
   12bc8:	mov	r6, #0
   12bcc:	mov	r7, sl
   12bd0:	mov	r0, r5
   12bd4:	mov	r1, r8
   12bd8:	mov	r2, r4
   12bdc:	bl	11364 <freopen64@plt>
   12be0:	mov	r5, r0
   12be4:	bl	113b8 <__errno_location@plt>
   12be8:	mov	r4, r0
   12bec:	ldr	r8, [r0]
   12bf0:	cmp	r6, #0
   12bf4:	beq	12c00 <ftello64@plt+0x1728>
   12bf8:	mov	r0, #2
   12bfc:	bl	114c0 <close@plt>
   12c00:	cmp	r7, #0
   12c04:	beq	12c10 <ftello64@plt+0x1738>
   12c08:	mov	r0, #1
   12c0c:	bl	114c0 <close@plt>
   12c10:	cmp	r9, #0
   12c14:	beq	12c20 <ftello64@plt+0x1748>
   12c18:	mov	r0, #0
   12c1c:	bl	114c0 <close@plt>
   12c20:	cmp	r5, #0
   12c24:	streq	r8, [r4]
   12c28:	mov	r0, r5
   12c2c:	sub	sp, fp, #28
   12c30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c34:	push	{r4, sl, fp, lr}
   12c38:	add	fp, sp, #8
   12c3c:	mov	r4, r0
   12c40:	movw	r0, #36743	; 0x8f87
   12c44:	movt	r0, #1
   12c48:	mov	r1, #0
   12c4c:	bl	11328 <open64@plt>
   12c50:	mov	r1, #1
   12c54:	cmp	r0, r4
   12c58:	beq	12c78 <ftello64@plt+0x17a0>
   12c5c:	cmp	r0, #0
   12c60:	bmi	12c74 <ftello64@plt+0x179c>
   12c64:	bl	114c0 <close@plt>
   12c68:	bl	113b8 <__errno_location@plt>
   12c6c:	mov	r1, #9
   12c70:	str	r1, [r0]
   12c74:	mov	r1, #0
   12c78:	mov	r0, r1
   12c7c:	pop	{r4, sl, fp, pc}
   12c80:	push	{r4, r5, r6, r7, fp, lr}
   12c84:	add	fp, sp, #16
   12c88:	sub	sp, sp, #8
   12c8c:	mov	r5, r3
   12c90:	mov	r6, r2
   12c94:	mov	r4, r0
   12c98:	ldr	r0, [r0, #4]
   12c9c:	ldr	r1, [r4, #8]
   12ca0:	cmp	r1, r0
   12ca4:	bne	12cc0 <ftello64@plt+0x17e8>
   12ca8:	ldrd	r0, [r4, #16]
   12cac:	cmp	r1, r0
   12cb0:	bne	12cc0 <ftello64@plt+0x17e8>
   12cb4:	ldr	r0, [r4, #36]	; 0x24
   12cb8:	cmp	r0, #0
   12cbc:	beq	12cd8 <ftello64@plt+0x1800>
   12cc0:	mov	r0, r4
   12cc4:	mov	r2, r6
   12cc8:	mov	r3, r5
   12ccc:	sub	sp, fp, #16
   12cd0:	pop	{r4, r5, r6, r7, fp, lr}
   12cd4:	b	11424 <fseeko64@plt>
   12cd8:	ldr	r7, [fp, #8]
   12cdc:	mov	r0, r4
   12ce0:	bl	113f4 <fileno@plt>
   12ce4:	str	r7, [sp]
   12ce8:	mov	r2, r6
   12cec:	mov	r3, r5
   12cf0:	bl	112d4 <lseek64@plt>
   12cf4:	and	r2, r0, r1
   12cf8:	cmn	r2, #1
   12cfc:	beq	12d1c <ftello64@plt+0x1844>
   12d00:	strd	r0, [r4, #80]	; 0x50
   12d04:	ldr	r0, [r4]
   12d08:	bic	r0, r0, #16
   12d0c:	str	r0, [r4]
   12d10:	mov	r0, #0
   12d14:	sub	sp, fp, #16
   12d18:	pop	{r4, r5, r6, r7, fp, pc}
   12d1c:	mvn	r0, #0
   12d20:	sub	sp, fp, #16
   12d24:	pop	{r4, r5, r6, r7, fp, pc}
   12d28:	mov	r1, #0
   12d2c:	str	r1, [r0]
   12d30:	str	r1, [r0, #4]
   12d34:	str	r1, [r0, #8]
   12d38:	bx	lr
   12d3c:	mov	r2, #10
   12d40:	b	12d44 <ftello64@plt+0x186c>
   12d44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d48:	add	fp, sp, #28
   12d4c:	sub	sp, sp, #4
   12d50:	mov	sl, r2
   12d54:	mov	r8, r1
   12d58:	mov	r4, r0
   12d5c:	ldr	r5, [r0]
   12d60:	ldr	r6, [r0, #8]
   12d64:	mov	r0, r1
   12d68:	bl	114b4 <feof_unlocked@plt>
   12d6c:	cmp	r0, #0
   12d70:	beq	12d7c <ftello64@plt+0x18a4>
   12d74:	mov	r4, #0
   12d78:	b	12e18 <ftello64@plt+0x1940>
   12d7c:	add	r9, r6, r5
   12d80:	mov	r7, r6
   12d84:	b	12d94 <ftello64@plt+0x18bc>
   12d88:	strb	r5, [r7], #1
   12d8c:	cmp	r5, sl
   12d90:	beq	12e10 <ftello64@plt+0x1938>
   12d94:	mov	r0, r8
   12d98:	bl	11268 <getc_unlocked@plt>
   12d9c:	mov	r5, r0
   12da0:	cmn	r0, #1
   12da4:	bne	12dd0 <ftello64@plt+0x18f8>
   12da8:	cmp	r7, r6
   12dac:	beq	12d74 <ftello64@plt+0x189c>
   12db0:	mov	r0, r8
   12db4:	bl	11304 <ferror_unlocked@plt>
   12db8:	cmp	r0, #0
   12dbc:	bne	12d74 <ftello64@plt+0x189c>
   12dc0:	ldrb	r0, [r7, #-1]
   12dc4:	cmp	r0, sl
   12dc8:	mov	r5, sl
   12dcc:	beq	12e10 <ftello64@plt+0x1938>
   12dd0:	cmp	r7, r9
   12dd4:	bne	12d88 <ftello64@plt+0x18b0>
   12dd8:	ldr	r7, [r4]
   12ddc:	mov	r0, #1
   12de0:	str	r0, [sp]
   12de4:	mov	r0, r6
   12de8:	mov	r1, r4
   12dec:	mov	r2, #1
   12df0:	mvn	r3, #0
   12df4:	bl	16354 <ftello64@plt+0x4e7c>
   12df8:	mov	r6, r0
   12dfc:	str	r0, [r4, #8]
   12e00:	add	r7, r0, r7
   12e04:	ldr	r0, [r4]
   12e08:	add	r9, r6, r0
   12e0c:	b	12d88 <ftello64@plt+0x18b0>
   12e10:	sub	r0, r7, r6
   12e14:	str	r0, [r4, #4]
   12e18:	mov	r0, r4
   12e1c:	sub	sp, fp, #28
   12e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e24:	ldr	r0, [r0, #8]
   12e28:	b	17190 <ftello64@plt+0x5cb8>
   12e2c:	push	{r4, r5, fp, lr}
   12e30:	add	fp, sp, #8
   12e34:	cmp	r0, #0
   12e38:	beq	12ecc <ftello64@plt+0x19f4>
   12e3c:	mov	r4, r0
   12e40:	mov	r1, #47	; 0x2f
   12e44:	bl	11454 <strrchr@plt>
   12e48:	cmp	r0, #0
   12e4c:	mov	r5, r4
   12e50:	addne	r5, r0, #1
   12e54:	sub	r0, r5, r4
   12e58:	cmp	r0, #7
   12e5c:	blt	12eb0 <ftello64@plt+0x19d8>
   12e60:	sub	r0, r5, #7
   12e64:	movw	r1, #36809	; 0x8fc9
   12e68:	movt	r1, #1
   12e6c:	mov	r2, #7
   12e70:	bl	1149c <strncmp@plt>
   12e74:	cmp	r0, #0
   12e78:	bne	12eb0 <ftello64@plt+0x19d8>
   12e7c:	movw	r1, #36817	; 0x8fd1
   12e80:	movt	r1, #1
   12e84:	mov	r0, r5
   12e88:	mov	r2, #3
   12e8c:	bl	1149c <strncmp@plt>
   12e90:	cmp	r0, #0
   12e94:	beq	12ea0 <ftello64@plt+0x19c8>
   12e98:	mov	r4, r5
   12e9c:	b	12eb0 <ftello64@plt+0x19d8>
   12ea0:	add	r4, r5, #3
   12ea4:	movw	r0, #41328	; 0xa170
   12ea8:	movt	r0, #2
   12eac:	str	r4, [r0]
   12eb0:	movw	r0, #41332	; 0xa174
   12eb4:	movt	r0, #2
   12eb8:	str	r4, [r0]
   12ebc:	movw	r0, #41376	; 0xa1a0
   12ec0:	movt	r0, #2
   12ec4:	str	r4, [r0]
   12ec8:	pop	{r4, r5, fp, pc}
   12ecc:	movw	r0, #41344	; 0xa180
   12ed0:	movt	r0, #2
   12ed4:	ldr	r3, [r0]
   12ed8:	movw	r0, #36753	; 0x8f91
   12edc:	movt	r0, #1
   12ee0:	mov	r1, #55	; 0x37
   12ee4:	mov	r2, #1
   12ee8:	bl	112c8 <fwrite@plt>
   12eec:	bl	114a8 <abort@plt>
   12ef0:	push	{r4, r5, r6, sl, fp, lr}
   12ef4:	add	fp, sp, #16
   12ef8:	mov	r4, r0
   12efc:	movw	r0, #41384	; 0xa1a8
   12f00:	movt	r0, #2
   12f04:	cmp	r4, #0
   12f08:	moveq	r4, r0
   12f0c:	bl	113b8 <__errno_location@plt>
   12f10:	mov	r5, r0
   12f14:	ldr	r6, [r0]
   12f18:	mov	r0, r4
   12f1c:	mov	r1, #48	; 0x30
   12f20:	bl	16524 <ftello64@plt+0x504c>
   12f24:	str	r6, [r5]
   12f28:	pop	{r4, r5, r6, sl, fp, pc}
   12f2c:	movw	r1, #41384	; 0xa1a8
   12f30:	movt	r1, #2
   12f34:	cmp	r0, #0
   12f38:	movne	r1, r0
   12f3c:	ldr	r0, [r1]
   12f40:	bx	lr
   12f44:	movw	r2, #41384	; 0xa1a8
   12f48:	movt	r2, #2
   12f4c:	cmp	r0, #0
   12f50:	movne	r2, r0
   12f54:	str	r1, [r2]
   12f58:	bx	lr
   12f5c:	movw	r3, #41384	; 0xa1a8
   12f60:	movt	r3, #2
   12f64:	cmp	r0, #0
   12f68:	movne	r3, r0
   12f6c:	ubfx	r0, r1, #5, #3
   12f70:	add	ip, r3, r0, lsl #2
   12f74:	ldr	r3, [ip, #8]
   12f78:	and	r1, r1, #31
   12f7c:	mov	r0, #1
   12f80:	and	r0, r0, r3, lsr r1
   12f84:	and	r2, r2, #1
   12f88:	eor	r2, r0, r2
   12f8c:	eor	r1, r3, r2, lsl r1
   12f90:	str	r1, [ip, #8]
   12f94:	bx	lr
   12f98:	movw	r2, #41384	; 0xa1a8
   12f9c:	movt	r2, #2
   12fa0:	cmp	r0, #0
   12fa4:	movne	r2, r0
   12fa8:	ldr	r0, [r2, #4]
   12fac:	str	r1, [r2, #4]
   12fb0:	bx	lr
   12fb4:	push	{fp, lr}
   12fb8:	mov	fp, sp
   12fbc:	movw	r3, #41384	; 0xa1a8
   12fc0:	movt	r3, #2
   12fc4:	cmp	r0, #0
   12fc8:	movne	r3, r0
   12fcc:	mov	r0, #10
   12fd0:	str	r0, [r3]
   12fd4:	cmp	r1, #0
   12fd8:	cmpne	r2, #0
   12fdc:	bne	12fe4 <ftello64@plt+0x1b0c>
   12fe0:	bl	114a8 <abort@plt>
   12fe4:	str	r1, [r3, #40]	; 0x28
   12fe8:	str	r2, [r3, #44]	; 0x2c
   12fec:	pop	{fp, pc}
   12ff0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ff4:	add	fp, sp, #28
   12ff8:	sub	sp, sp, #20
   12ffc:	mov	r8, r3
   13000:	mov	r9, r2
   13004:	mov	sl, r1
   13008:	mov	r7, r0
   1300c:	ldr	r0, [fp, #8]
   13010:	movw	r5, #41384	; 0xa1a8
   13014:	movt	r5, #2
   13018:	cmp	r0, #0
   1301c:	movne	r5, r0
   13020:	bl	113b8 <__errno_location@plt>
   13024:	mov	r4, r0
   13028:	ldm	r5, {r0, r1}
   1302c:	ldr	r2, [r5, #40]	; 0x28
   13030:	ldr	r3, [r5, #44]	; 0x2c
   13034:	ldr	r6, [r4]
   13038:	add	r5, r5, #8
   1303c:	stm	sp, {r0, r1, r5}
   13040:	str	r2, [sp, #12]
   13044:	str	r3, [sp, #16]
   13048:	mov	r0, r7
   1304c:	mov	r1, sl
   13050:	mov	r2, r9
   13054:	mov	r3, r8
   13058:	bl	13068 <ftello64@plt+0x1b90>
   1305c:	str	r6, [r4]
   13060:	sub	sp, fp, #28
   13064:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13068:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1306c:	add	fp, sp, #28
   13070:	sub	sp, sp, #156	; 0x9c
   13074:	mov	r9, r3
   13078:	mov	r7, r1
   1307c:	mov	r6, r0
   13080:	str	r2, [fp, #-80]	; 0xffffffb0
   13084:	add	r0, r2, #1
   13088:	str	r0, [sp, #76]	; 0x4c
   1308c:	ldr	r0, [fp, #12]
   13090:	and	r1, r0, #1
   13094:	str	r1, [sp, #40]	; 0x28
   13098:	and	r1, r0, #4
   1309c:	str	r1, [sp, #36]	; 0x24
   130a0:	ubfx	r4, r0, #1, #1
   130a4:	bl	112e0 <__ctype_get_mb_cur_max@plt>
   130a8:	str	r0, [sp, #44]	; 0x2c
   130ac:	ldr	r0, [fp, #24]
   130b0:	str	r0, [sp, #88]	; 0x58
   130b4:	ldr	r0, [fp, #20]
   130b8:	str	r0, [sp, #80]	; 0x50
   130bc:	ldr	r1, [fp, #8]
   130c0:	mov	r0, #0
   130c4:	str	r0, [sp, #84]	; 0x54
   130c8:	mov	r0, #0
   130cc:	str	r0, [fp, #-84]	; 0xffffffac
   130d0:	mov	r0, #0
   130d4:	str	r0, [fp, #-72]	; 0xffffffb8
   130d8:	mov	r0, #0
   130dc:	mov	r2, #0
   130e0:	str	r2, [fp, #-56]	; 0xffffffc8
   130e4:	mov	r2, #0
   130e8:	str	r2, [sp, #64]	; 0x40
   130ec:	mov	r2, #1
   130f0:	str	r2, [fp, #-48]	; 0xffffffd0
   130f4:	cmp	r1, #10
   130f8:	bhi	14024 <ftello64@plt+0x2b4c>
   130fc:	mov	sl, r7
   13100:	mov	r7, r1
   13104:	add	r1, pc, #24
   13108:	mov	r8, #0
   1310c:	mov	r2, #1
   13110:	mov	r3, #0
   13114:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13118:	mov	lr, r9
   1311c:	mov	r5, r6
   13120:	ldr	pc, [r1, r7, lsl #2]
   13124:	strdeq	r3, [r1], -r8
   13128:	andeq	r3, r1, r8, lsr r2
   1312c:	andeq	r3, r1, r8, lsl #4
   13130:	strdeq	r3, [r1], -r0
   13134:	andeq	r3, r1, ip, lsr #4
   13138:	andeq	r3, r1, ip, lsl #5
   1313c:	andeq	r3, r1, r8, lsl r2
   13140:	andeq	r3, r1, r8, ror #5
   13144:	andeq	r3, r1, r0, asr r1
   13148:	andeq	r3, r1, r0, asr r1
   1314c:	andeq	r3, r1, ip, ror r1
   13150:	movw	r0, #36899	; 0x9023
   13154:	movt	r0, #1
   13158:	mov	r1, r7
   1315c:	bl	1462c <ftello64@plt+0x3154>
   13160:	str	r0, [sp, #80]	; 0x50
   13164:	movw	r0, #36901	; 0x9025
   13168:	movt	r0, #1
   1316c:	mov	r1, r7
   13170:	bl	1462c <ftello64@plt+0x3154>
   13174:	mov	r5, r6
   13178:	str	r0, [sp, #88]	; 0x58
   1317c:	mov	r8, #0
   13180:	tst	r4, #1
   13184:	str	r7, [fp, #-64]	; 0xffffffc0
   13188:	bne	131c0 <ftello64@plt+0x1ce8>
   1318c:	ldr	r0, [sp, #80]	; 0x50
   13190:	ldrb	r0, [r0]
   13194:	cmp	r0, #0
   13198:	beq	131c0 <ftello64@plt+0x1ce8>
   1319c:	ldr	r1, [sp, #80]	; 0x50
   131a0:	add	r1, r1, #1
   131a4:	mov	r8, #0
   131a8:	cmp	r8, sl
   131ac:	strbcc	r0, [r5, r8]
   131b0:	ldrb	r0, [r1, r8]
   131b4:	add	r8, r8, #1
   131b8:	cmp	r0, #0
   131bc:	bne	131a8 <ftello64@plt+0x1cd0>
   131c0:	ldr	r7, [sp, #88]	; 0x58
   131c4:	mov	r0, r7
   131c8:	bl	113a0 <strlen@plt>
   131cc:	mov	r5, r6
   131d0:	str	r0, [fp, #-72]	; 0xffffffb8
   131d4:	str	r7, [fp, #-84]	; 0xffffffac
   131d8:	mov	r2, #1
   131dc:	mov	r3, r4
   131e0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   131e4:	mov	lr, r9
   131e8:	ldr	r7, [fp, #-64]	; 0xffffffc0
   131ec:	b	132e8 <ftello64@plt+0x1e10>
   131f0:	mov	r0, #1
   131f4:	b	13238 <ftello64@plt+0x1d60>
   131f8:	mov	r7, #0
   131fc:	mov	r8, #0
   13200:	mov	r2, r0
   13204:	b	132e4 <ftello64@plt+0x1e0c>
   13208:	tst	r4, #1
   1320c:	bne	13238 <ftello64@plt+0x1d60>
   13210:	mov	r2, r0
   13214:	b	13260 <ftello64@plt+0x1d88>
   13218:	mov	r0, #1
   1321c:	str	r0, [fp, #-72]	; 0xffffffb8
   13220:	mov	r8, #0
   13224:	mov	r7, #5
   13228:	b	132a4 <ftello64@plt+0x1dcc>
   1322c:	mov	r2, #1
   13230:	tst	r4, #1
   13234:	beq	13260 <ftello64@plt+0x1d88>
   13238:	mov	r1, #1
   1323c:	str	r1, [fp, #-72]	; 0xffffffb8
   13240:	mov	r8, #0
   13244:	mov	r7, #2
   13248:	movw	r1, #36901	; 0x9025
   1324c:	movt	r1, #1
   13250:	str	r1, [fp, #-84]	; 0xffffffac
   13254:	mov	r2, r0
   13258:	mov	r3, #1
   1325c:	b	132e8 <ftello64@plt+0x1e10>
   13260:	mov	r8, #1
   13264:	mov	r7, #2
   13268:	cmp	sl, #0
   1326c:	movne	r0, #39	; 0x27
   13270:	strbne	r0, [r5]
   13274:	movw	r0, #36901	; 0x9025
   13278:	movt	r0, #1
   1327c:	str	r0, [fp, #-84]	; 0xffffffac
   13280:	mov	r0, #1
   13284:	str	r0, [fp, #-72]	; 0xffffffb8
   13288:	b	132e4 <ftello64@plt+0x1e0c>
   1328c:	mov	r7, #5
   13290:	tst	r4, #1
   13294:	beq	132bc <ftello64@plt+0x1de4>
   13298:	mov	r0, #1
   1329c:	str	r0, [fp, #-72]	; 0xffffffb8
   132a0:	mov	r8, #0
   132a4:	movw	r0, #36897	; 0x9021
   132a8:	movt	r0, #1
   132ac:	str	r0, [fp, #-84]	; 0xffffffac
   132b0:	mov	r2, #1
   132b4:	mov	r3, #1
   132b8:	b	132e8 <ftello64@plt+0x1e10>
   132bc:	cmp	sl, #0
   132c0:	movne	r0, #34	; 0x22
   132c4:	strbne	r0, [r5]
   132c8:	mov	r8, #1
   132cc:	movw	r0, #36897	; 0x9021
   132d0:	movt	r0, #1
   132d4:	str	r0, [fp, #-84]	; 0xffffffac
   132d8:	mov	r0, #1
   132dc:	str	r0, [fp, #-72]	; 0xffffffb8
   132e0:	mov	r2, #1
   132e4:	mov	r3, #0
   132e8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   132ec:	cmp	r0, #0
   132f0:	movwne	r0, #1
   132f4:	and	r1, r0, r3
   132f8:	and	r1, r2, r1
   132fc:	str	r1, [sp, #56]	; 0x38
   13300:	sub	r1, r7, #2
   13304:	clz	r1, r1
   13308:	lsr	r1, r1, #5
   1330c:	and	r1, r1, r3
   13310:	str	r1, [sp, #68]	; 0x44
   13314:	str	r7, [fp, #-64]	; 0xffffffc0
   13318:	subs	r1, r7, #2
   1331c:	movwne	r1, #1
   13320:	eor	r4, r3, #1
   13324:	str	r4, [fp, #-88]	; 0xffffffa8
   13328:	orr	r4, r1, r4
   1332c:	str	r4, [sp, #72]	; 0x48
   13330:	and	r1, r1, r2
   13334:	and	r0, r0, r1
   13338:	str	r0, [fp, #-60]	; 0xffffffc4
   1333c:	str	r3, [fp, #-76]	; 0xffffffb4
   13340:	orr	r0, r1, r3
   13344:	eor	r0, r0, #1
   13348:	ldr	r1, [fp, #16]
   1334c:	clz	r1, r1
   13350:	lsr	r1, r1, #5
   13354:	orr	r0, r1, r0
   13358:	str	r0, [fp, #-68]	; 0xffffffbc
   1335c:	str	r2, [sp, #92]	; 0x5c
   13360:	eor	r0, r2, #1
   13364:	str	r0, [sp, #60]	; 0x3c
   13368:	mov	r7, #0
   1336c:	cmn	lr, #1
   13370:	beq	13380 <ftello64@plt+0x1ea8>
   13374:	cmp	r7, lr
   13378:	bne	1338c <ftello64@plt+0x1eb4>
   1337c:	b	13e98 <ftello64@plt+0x29c0>
   13380:	ldrb	r0, [ip, r7]
   13384:	cmp	r0, #0
   13388:	beq	13e98 <ftello64@plt+0x29c0>
   1338c:	mov	r9, #0
   13390:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13394:	cmp	r0, #0
   13398:	beq	133cc <ftello64@plt+0x1ef4>
   1339c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   133a0:	add	r4, r7, r0
   133a4:	cmp	r0, #2
   133a8:	bcc	133c4 <ftello64@plt+0x1eec>
   133ac:	cmn	lr, #1
   133b0:	bne	133c4 <ftello64@plt+0x1eec>
   133b4:	mov	r0, ip
   133b8:	bl	113a0 <strlen@plt>
   133bc:	ldr	ip, [fp, #-80]	; 0xffffffb0
   133c0:	mov	lr, r0
   133c4:	cmp	r4, lr
   133c8:	bls	133d8 <ftello64@plt+0x1f00>
   133cc:	mov	r0, #0
   133d0:	str	r0, [fp, #-52]	; 0xffffffcc
   133d4:	b	1341c <ftello64@plt+0x1f44>
   133d8:	mov	r4, lr
   133dc:	add	r0, ip, r7
   133e0:	ldr	r1, [fp, #-84]	; 0xffffffac
   133e4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   133e8:	bl	11394 <bcmp@plt>
   133ec:	cmp	r0, #0
   133f0:	mov	r1, r0
   133f4:	movwne	r1, #1
   133f8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   133fc:	orr	r1, r1, r2
   13400:	tst	r1, #1
   13404:	beq	13f6c <ftello64@plt+0x2a94>
   13408:	clz	r0, r0
   1340c:	lsr	r0, r0, #5
   13410:	str	r0, [fp, #-52]	; 0xffffffcc
   13414:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13418:	mov	lr, r4
   1341c:	ldrb	r4, [ip, r7]
   13420:	cmp	r4, #126	; 0x7e
   13424:	bhi	13954 <ftello64@plt+0x247c>
   13428:	mov	r6, #1
   1342c:	mov	r2, #110	; 0x6e
   13430:	mov	r0, #97	; 0x61
   13434:	add	r3, pc, #4
   13438:	mov	r1, #0
   1343c:	ldr	pc, [r3, r4, lsl #2]
   13440:			; <UNDEFINED> instruction: 0x000137b4
   13444:	andeq	r3, r1, r4, asr r9
   13448:	andeq	r3, r1, r4, asr r9
   1344c:	andeq	r3, r1, r4, asr r9
   13450:	andeq	r3, r1, r4, asr r9
   13454:	andeq	r3, r1, r4, asr r9
   13458:	andeq	r3, r1, r4, asr r9
   1345c:	andeq	r3, r1, r8, lsr #20
   13460:	muleq	r1, r4, r7
   13464:	andeq	r3, r1, ip, lsl #15
   13468:	andeq	r3, r1, r0, lsr #15
   1346c:			; <UNDEFINED> instruction: 0x000138bc
   13470:	andeq	r3, r1, r4, lsl #15
   13474:	muleq	r1, ip, r7
   13478:	andeq	r3, r1, r4, asr r9
   1347c:	andeq	r3, r1, r4, asr r9
   13480:	andeq	r3, r1, r4, asr r9
   13484:	andeq	r3, r1, r4, asr r9
   13488:	andeq	r3, r1, r4, asr r9
   1348c:	andeq	r3, r1, r4, asr r9
   13490:	andeq	r3, r1, r4, asr r9
   13494:	andeq	r3, r1, r4, asr r9
   13498:	andeq	r3, r1, r4, asr r9
   1349c:	andeq	r3, r1, r4, asr r9
   134a0:	andeq	r3, r1, r4, asr r9
   134a4:	andeq	r3, r1, r4, asr r9
   134a8:	andeq	r3, r1, r4, asr r9
   134ac:	andeq	r3, r1, r4, asr r9
   134b0:	andeq	r3, r1, r4, asr r9
   134b4:	andeq	r3, r1, r4, asr r9
   134b8:	andeq	r3, r1, r4, asr r9
   134bc:	andeq	r3, r1, r4, asr r9
   134c0:	andeq	r3, r1, r8, lsr r7
   134c4:	andeq	r3, r1, ip, lsr r7
   134c8:	andeq	r3, r1, ip, lsr r7
   134cc:	andeq	r3, r1, r4, lsr #14
   134d0:	andeq	r3, r1, ip, lsr r7
   134d4:	andeq	r3, r1, ip, lsr r6
   134d8:	andeq	r3, r1, ip, lsr r7
   134dc:	andeq	r3, r1, r4, asr #17
   134e0:	andeq	r3, r1, ip, lsr r7
   134e4:	andeq	r3, r1, ip, lsr r7
   134e8:	andeq	r3, r1, ip, lsr r7
   134ec:	andeq	r3, r1, ip, lsr r6
   134f0:	andeq	r3, r1, ip, lsr r6
   134f4:	andeq	r3, r1, ip, lsr r6
   134f8:	andeq	r3, r1, ip, lsr r6
   134fc:	andeq	r3, r1, ip, lsr r6
   13500:	andeq	r3, r1, ip, lsr r6
   13504:	andeq	r3, r1, ip, lsr r6
   13508:	andeq	r3, r1, ip, lsr r6
   1350c:	andeq	r3, r1, ip, lsr r6
   13510:	andeq	r3, r1, ip, lsr r6
   13514:	andeq	r3, r1, ip, lsr r6
   13518:	andeq	r3, r1, ip, lsr r6
   1351c:	andeq	r3, r1, ip, lsr r6
   13520:	andeq	r3, r1, ip, lsr r6
   13524:	andeq	r3, r1, ip, lsr r6
   13528:	andeq	r3, r1, ip, lsr r6
   1352c:	andeq	r3, r1, ip, lsr r7
   13530:	andeq	r3, r1, ip, lsr r7
   13534:	andeq	r3, r1, ip, lsr r7
   13538:	andeq	r3, r1, ip, lsr r7
   1353c:	andeq	r3, r1, ip, lsl #17
   13540:	andeq	r3, r1, r4, asr r9
   13544:	andeq	r3, r1, ip, lsr r6
   13548:	andeq	r3, r1, ip, lsr r6
   1354c:	andeq	r3, r1, ip, lsr r6
   13550:	andeq	r3, r1, ip, lsr r6
   13554:	andeq	r3, r1, ip, lsr r6
   13558:	andeq	r3, r1, ip, lsr r6
   1355c:	andeq	r3, r1, ip, lsr r6
   13560:	andeq	r3, r1, ip, lsr r6
   13564:	andeq	r3, r1, ip, lsr r6
   13568:	andeq	r3, r1, ip, lsr r6
   1356c:	andeq	r3, r1, ip, lsr r6
   13570:	andeq	r3, r1, ip, lsr r6
   13574:	andeq	r3, r1, ip, lsr r6
   13578:	andeq	r3, r1, ip, lsr r6
   1357c:	andeq	r3, r1, ip, lsr r6
   13580:	andeq	r3, r1, ip, lsr r6
   13584:	andeq	r3, r1, ip, lsr r6
   13588:	andeq	r3, r1, ip, lsr r6
   1358c:	andeq	r3, r1, ip, lsr r6
   13590:	andeq	r3, r1, ip, lsr r6
   13594:	andeq	r3, r1, ip, lsr r6
   13598:	andeq	r3, r1, ip, lsr r6
   1359c:	andeq	r3, r1, ip, lsr r6
   135a0:	andeq	r3, r1, ip, lsr r6
   135a4:	andeq	r3, r1, ip, lsr r6
   135a8:	andeq	r3, r1, ip, lsr r6
   135ac:	andeq	r3, r1, ip, lsr r7
   135b0:	andeq	r3, r1, r4, ror #14
   135b4:	andeq	r3, r1, ip, lsr r6
   135b8:	andeq	r3, r1, ip, lsr r7
   135bc:	andeq	r3, r1, ip, lsr r6
   135c0:	andeq	r3, r1, ip, lsr r7
   135c4:	andeq	r3, r1, ip, lsr r6
   135c8:	andeq	r3, r1, ip, lsr r6
   135cc:	andeq	r3, r1, ip, lsr r6
   135d0:	andeq	r3, r1, ip, lsr r6
   135d4:	andeq	r3, r1, ip, lsr r6
   135d8:	andeq	r3, r1, ip, lsr r6
   135dc:	andeq	r3, r1, ip, lsr r6
   135e0:	andeq	r3, r1, ip, lsr r6
   135e4:	andeq	r3, r1, ip, lsr r6
   135e8:	andeq	r3, r1, ip, lsr r6
   135ec:	andeq	r3, r1, ip, lsr r6
   135f0:	andeq	r3, r1, ip, lsr r6
   135f4:	andeq	r3, r1, ip, lsr r6
   135f8:	andeq	r3, r1, ip, lsr r6
   135fc:	andeq	r3, r1, ip, lsr r6
   13600:	andeq	r3, r1, ip, lsr r6
   13604:	andeq	r3, r1, ip, lsr r6
   13608:	andeq	r3, r1, ip, lsr r6
   1360c:	andeq	r3, r1, ip, lsr r6
   13610:	andeq	r3, r1, ip, lsr r6
   13614:	andeq	r3, r1, ip, lsr r6
   13618:	andeq	r3, r1, ip, lsr r6
   1361c:	andeq	r3, r1, ip, lsr r6
   13620:	andeq	r3, r1, ip, lsr r6
   13624:	andeq	r3, r1, ip, lsr r6
   13628:	andeq	r3, r1, ip, lsr r6
   1362c:	strdeq	r3, [r1], -r8
   13630:	andeq	r3, r1, ip, lsr r7
   13634:	strdeq	r3, [r1], -r8
   13638:	andeq	r3, r1, r4, lsr #14
   1363c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13640:	tst	r0, #1
   13644:	bne	13670 <ftello64@plt+0x2198>
   13648:	ubfx	r0, r4, #5, #3
   1364c:	ldr	r1, [fp, #16]
   13650:	ldr	r0, [r1, r0, lsl #2]
   13654:	and	r1, r4, #31
   13658:	mov	r2, #1
   1365c:	tst	r0, r2, lsl r1
   13660:	beq	13670 <ftello64@plt+0x2198>
   13664:	mov	r0, r4
   13668:	mov	r1, r6
   1366c:	b	13684 <ftello64@plt+0x21ac>
   13670:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13674:	cmp	r0, #0
   13678:	mov	r0, r4
   1367c:	mov	r1, r6
   13680:	beq	139bc <ftello64@plt+0x24e4>
   13684:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13688:	tst	r2, #1
   1368c:	bne	13f80 <ftello64@plt+0x2aa8>
   13690:	ldr	r2, [fp, #-64]	; 0xffffffc0
   13694:	subs	r2, r2, #2
   13698:	movwne	r2, #1
   1369c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   136a0:	orr	r2, r2, r3
   136a4:	tst	r2, #1
   136a8:	bne	136e4 <ftello64@plt+0x220c>
   136ac:	cmp	r8, sl
   136b0:	movcc	r2, #39	; 0x27
   136b4:	strbcc	r2, [r5, r8]
   136b8:	add	r2, r8, #1
   136bc:	cmp	r2, sl
   136c0:	movcc	r3, #36	; 0x24
   136c4:	strbcc	r3, [r5, r2]
   136c8:	add	r2, r8, #2
   136cc:	cmp	r2, sl
   136d0:	movcc	r3, #39	; 0x27
   136d4:	strbcc	r3, [r5, r2]
   136d8:	add	r8, r8, #3
   136dc:	mov	r2, #1
   136e0:	str	r2, [fp, #-56]	; 0xffffffc8
   136e4:	cmp	r8, sl
   136e8:	movcc	r2, #92	; 0x5c
   136ec:	strbcc	r2, [r5, r8]
   136f0:	add	r8, r8, #1
   136f4:	b	13a00 <ftello64@plt+0x2528>
   136f8:	cmp	lr, #1
   136fc:	beq	13724 <ftello64@plt+0x224c>
   13700:	mov	r6, #0
   13704:	cmn	lr, #1
   13708:	bne	13730 <ftello64@plt+0x2258>
   1370c:	ldrb	r0, [ip, #1]
   13710:	cmp	r0, #0
   13714:	beq	13724 <ftello64@plt+0x224c>
   13718:	mvn	lr, #0
   1371c:	mov	r9, #0
   13720:	b	1363c <ftello64@plt+0x2164>
   13724:	mov	r6, #0
   13728:	cmp	r7, #0
   1372c:	beq	13738 <ftello64@plt+0x2260>
   13730:	mov	r9, #0
   13734:	b	1363c <ftello64@plt+0x2164>
   13738:	mov	r1, #1
   1373c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13740:	cmp	r0, #2
   13744:	bne	1375c <ftello64@plt+0x2284>
   13748:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1374c:	tst	r0, #1
   13750:	mov	r6, r1
   13754:	beq	1363c <ftello64@plt+0x2164>
   13758:	b	13f80 <ftello64@plt+0x2aa8>
   1375c:	mov	r6, r1
   13760:	b	1363c <ftello64@plt+0x2164>
   13764:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13768:	cmp	r0, #2
   1376c:	bne	139a0 <ftello64@plt+0x24c8>
   13770:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13774:	tst	r0, #1
   13778:	bne	13f80 <ftello64@plt+0x2aa8>
   1377c:	mov	r9, #0
   13780:	b	139b4 <ftello64@plt+0x24dc>
   13784:	mov	r0, #102	; 0x66
   13788:	b	13a28 <ftello64@plt+0x2550>
   1378c:	mov	r2, #116	; 0x74
   13790:	b	137a0 <ftello64@plt+0x22c8>
   13794:	mov	r0, #98	; 0x62
   13798:	b	13a28 <ftello64@plt+0x2550>
   1379c:	mov	r2, #114	; 0x72
   137a0:	ldr	r0, [sp, #72]	; 0x48
   137a4:	tst	r0, #1
   137a8:	mov	r0, r2
   137ac:	bne	13a28 <ftello64@plt+0x2550>
   137b0:	b	13f80 <ftello64@plt+0x2aa8>
   137b4:	ldr	r0, [sp, #92]	; 0x5c
   137b8:	tst	r0, #1
   137bc:	beq	13a44 <ftello64@plt+0x256c>
   137c0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   137c4:	tst	r0, #1
   137c8:	bne	13f80 <ftello64@plt+0x2aa8>
   137cc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   137d0:	subs	r0, r0, #2
   137d4:	movwne	r0, #1
   137d8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   137dc:	orr	r0, r0, r1
   137e0:	tst	r0, #1
   137e4:	bne	13820 <ftello64@plt+0x2348>
   137e8:	cmp	r8, sl
   137ec:	movcc	r0, #39	; 0x27
   137f0:	strbcc	r0, [r5, r8]
   137f4:	add	r0, r8, #1
   137f8:	cmp	r0, sl
   137fc:	movcc	r1, #36	; 0x24
   13800:	strbcc	r1, [r5, r0]
   13804:	add	r0, r8, #2
   13808:	cmp	r0, sl
   1380c:	movcc	r1, #39	; 0x27
   13810:	strbcc	r1, [r5, r0]
   13814:	add	r8, r8, #3
   13818:	mov	r0, #1
   1381c:	str	r0, [fp, #-56]	; 0xffffffc8
   13820:	cmp	r8, sl
   13824:	movcc	r0, #92	; 0x5c
   13828:	strbcc	r0, [r5, r8]
   1382c:	add	r0, r8, #1
   13830:	mov	r6, #0
   13834:	mov	r9, #1
   13838:	mov	r4, #48	; 0x30
   1383c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13840:	cmp	r1, #2
   13844:	beq	13c08 <ftello64@plt+0x2730>
   13848:	add	r1, r7, #1
   1384c:	cmp	r1, lr
   13850:	bcs	13c08 <ftello64@plt+0x2730>
   13854:	ldrb	r1, [ip, r1]
   13858:	sub	r1, r1, #48	; 0x30
   1385c:	uxtb	r1, r1
   13860:	cmp	r1, #9
   13864:	bhi	13c08 <ftello64@plt+0x2730>
   13868:	cmp	r0, sl
   1386c:	movcc	r1, #48	; 0x30
   13870:	strbcc	r1, [r5, r0]
   13874:	add	r0, r8, #2
   13878:	cmp	r0, sl
   1387c:	movcc	r1, #48	; 0x30
   13880:	strbcc	r1, [r5, r0]
   13884:	add	r8, r8, #3
   13888:	b	1363c <ftello64@plt+0x2164>
   1388c:	mov	r9, #0
   13890:	mov	r4, #63	; 0x3f
   13894:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13898:	cmp	r0, #5
   1389c:	beq	13c10 <ftello64@plt+0x2738>
   138a0:	cmp	r0, #2
   138a4:	bne	13cb8 <ftello64@plt+0x27e0>
   138a8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   138ac:	tst	r0, #1
   138b0:	mov	r6, #0
   138b4:	beq	1363c <ftello64@plt+0x2164>
   138b8:	b	13f80 <ftello64@plt+0x2aa8>
   138bc:	mov	r0, #118	; 0x76
   138c0:	b	13a28 <ftello64@plt+0x2550>
   138c4:	mov	r4, #39	; 0x27
   138c8:	mov	r0, #1
   138cc:	str	r0, [sp, #64]	; 0x40
   138d0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   138d4:	cmp	r0, #2
   138d8:	bne	13a60 <ftello64@plt+0x2588>
   138dc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   138e0:	tst	r0, #1
   138e4:	bne	13f80 <ftello64@plt+0x2aa8>
   138e8:	ldr	r2, [sp, #84]	; 0x54
   138ec:	cmp	r2, #0
   138f0:	mov	r0, r2
   138f4:	movwne	r0, #1
   138f8:	clz	r1, sl
   138fc:	lsr	r1, r1, #5
   13900:	orrs	r0, r0, r1
   13904:	moveq	r2, sl
   13908:	str	r2, [sp, #84]	; 0x54
   1390c:	moveq	sl, r0
   13910:	cmp	r8, sl
   13914:	movcc	r0, #39	; 0x27
   13918:	strbcc	r0, [r5, r8]
   1391c:	add	r0, r8, #1
   13920:	cmp	r0, sl
   13924:	movcc	r1, #92	; 0x5c
   13928:	strbcc	r1, [r5, r0]
   1392c:	add	r0, r8, #2
   13930:	cmp	r0, sl
   13934:	movcc	r1, #39	; 0x27
   13938:	strbcc	r1, [r5, r0]
   1393c:	add	r8, r8, #3
   13940:	mov	r0, #0
   13944:	str	r0, [fp, #-56]	; 0xffffffc8
   13948:	mov	r9, #0
   1394c:	mov	r6, #1
   13950:	b	1363c <ftello64@plt+0x2164>
   13954:	ldr	r0, [sp, #44]	; 0x2c
   13958:	cmp	r0, #1
   1395c:	bne	13a68 <ftello64@plt+0x2590>
   13960:	str	lr, [sp, #32]
   13964:	bl	1137c <__ctype_b_loc@plt>
   13968:	ldr	ip, [fp, #-80]	; 0xffffffb0
   1396c:	ldr	r0, [r0]
   13970:	add	r0, r0, r4, lsl #1
   13974:	ldrb	r0, [r0, #1]
   13978:	ubfx	r6, r0, #6, #1
   1397c:	mov	r2, #1
   13980:	ldr	r0, [sp, #60]	; 0x3c
   13984:	orr	r1, r6, r0
   13988:	cmp	r2, #1
   1398c:	bhi	13cc0 <ftello64@plt+0x27e8>
   13990:	tst	r1, #1
   13994:	beq	13cc0 <ftello64@plt+0x27e8>
   13998:	ldr	lr, [sp, #32]
   1399c:	b	1363c <ftello64@plt+0x2164>
   139a0:	mov	r9, #0
   139a4:	mov	r0, #92	; 0x5c
   139a8:	ldr	r1, [sp, #56]	; 0x38
   139ac:	cmp	r1, #0
   139b0:	beq	13a28 <ftello64@plt+0x2550>
   139b4:	mov	r4, #92	; 0x5c
   139b8:	mov	r6, #0
   139bc:	cmp	r9, #0
   139c0:	bne	139f8 <ftello64@plt+0x2520>
   139c4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   139c8:	tst	r0, #1
   139cc:	beq	139f8 <ftello64@plt+0x2520>
   139d0:	cmp	r8, sl
   139d4:	movcc	r0, #39	; 0x27
   139d8:	strbcc	r0, [r5, r8]
   139dc:	add	r0, r8, #1
   139e0:	cmp	r0, sl
   139e4:	movcc	r1, #39	; 0x27
   139e8:	strbcc	r1, [r5, r0]
   139ec:	add	r8, r8, #2
   139f0:	mov	r0, #0
   139f4:	str	r0, [fp, #-56]	; 0xffffffc8
   139f8:	mov	r1, r6
   139fc:	mov	r0, r4
   13a00:	cmp	r8, sl
   13a04:	strbcc	r0, [r5, r8]
   13a08:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13a0c:	and	r0, r0, r1
   13a10:	str	r0, [fp, #-48]	; 0xffffffd0
   13a14:	add	r8, r8, #1
   13a18:	add	r7, r7, #1
   13a1c:	cmn	lr, #1
   13a20:	bne	13374 <ftello64@plt+0x1e9c>
   13a24:	b	13380 <ftello64@plt+0x1ea8>
   13a28:	mov	r9, #0
   13a2c:	ldr	r1, [sp, #92]	; 0x5c
   13a30:	tst	r1, #1
   13a34:	mov	r6, #0
   13a38:	mov	r1, #0
   13a3c:	beq	1363c <ftello64@plt+0x2164>
   13a40:	b	13684 <ftello64@plt+0x21ac>
   13a44:	mov	r4, #0
   13a48:	ldr	r0, [sp, #40]	; 0x28
   13a4c:	cmp	r0, #0
   13a50:	mov	r9, #0
   13a54:	mov	r6, #0
   13a58:	beq	1363c <ftello64@plt+0x2164>
   13a5c:	b	13a18 <ftello64@plt+0x2540>
   13a60:	mov	r6, #1
   13a64:	b	1363c <ftello64@plt+0x2164>
   13a68:	mov	r0, #0
   13a6c:	str	r0, [fp, #-36]	; 0xffffffdc
   13a70:	str	r0, [fp, #-40]	; 0xffffffd8
   13a74:	cmn	lr, #1
   13a78:	bne	13a8c <ftello64@plt+0x25b4>
   13a7c:	mov	r0, ip
   13a80:	bl	113a0 <strlen@plt>
   13a84:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13a88:	mov	lr, r0
   13a8c:	ldr	r0, [sp, #76]	; 0x4c
   13a90:	add	r0, r0, r7
   13a94:	str	r0, [sp, #24]
   13a98:	mov	r6, #1
   13a9c:	mov	r2, #0
   13aa0:	sub	r0, fp, #40	; 0x28
   13aa4:	mov	r3, r0
   13aa8:	str	r5, [sp, #28]
   13aac:	str	lr, [sp, #32]
   13ab0:	b	13af4 <ftello64@plt+0x261c>
   13ab4:	ldr	r5, [sp, #52]	; 0x34
   13ab8:	add	r5, r0, r5
   13abc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13ac0:	bl	112b0 <iswprint@plt>
   13ac4:	cmp	r0, #0
   13ac8:	movwne	r0, #1
   13acc:	and	r6, r6, r0
   13ad0:	sub	r0, fp, #40	; 0x28
   13ad4:	bl	11244 <mbsinit@plt>
   13ad8:	sub	r3, fp, #40	; 0x28
   13adc:	mov	r2, r5
   13ae0:	ldr	lr, [sp, #32]
   13ae4:	cmp	r0, #0
   13ae8:	ldr	r5, [sp, #28]
   13aec:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13af0:	bne	13980 <ftello64@plt+0x24a8>
   13af4:	str	r2, [sp, #52]	; 0x34
   13af8:	add	r0, r2, r7
   13afc:	add	r1, ip, r0
   13b00:	str	r0, [sp, #48]	; 0x30
   13b04:	sub	r2, lr, r0
   13b08:	sub	r0, fp, #44	; 0x2c
   13b0c:	bl	1816c <ftello64@plt+0x6c94>
   13b10:	cmp	r0, #0
   13b14:	beq	13e8c <ftello64@plt+0x29b4>
   13b18:	cmn	r0, #1
   13b1c:	beq	13e48 <ftello64@plt+0x2970>
   13b20:	cmn	r0, #2
   13b24:	ldr	lr, [sp, #32]
   13b28:	beq	13e50 <ftello64@plt+0x2978>
   13b2c:	cmp	r0, #2
   13b30:	mov	r1, #0
   13b34:	movwcc	r1, #1
   13b38:	ldr	r2, [sp, #68]	; 0x44
   13b3c:	eor	r2, r2, #1
   13b40:	orrs	r1, r2, r1
   13b44:	bne	13ab4 <ftello64@plt+0x25dc>
   13b48:	ldr	r1, [sp, #52]	; 0x34
   13b4c:	ldr	r2, [sp, #24]
   13b50:	add	r1, r2, r1
   13b54:	sub	r2, r0, #1
   13b58:	b	13b68 <ftello64@plt+0x2690>
   13b5c:	add	r1, r1, #1
   13b60:	subs	r2, r2, #1
   13b64:	beq	13ab4 <ftello64@plt+0x25dc>
   13b68:	ldrb	r3, [r1]
   13b6c:	sub	r3, r3, #91	; 0x5b
   13b70:	cmp	r3, #33	; 0x21
   13b74:	bhi	13b5c <ftello64@plt+0x2684>
   13b78:	add	r5, pc, #0
   13b7c:	ldr	pc, [r5, r3, lsl #2]
   13b80:	andeq	r3, r1, r8, ror pc
   13b84:	andeq	r3, r1, r8, ror pc
   13b88:	andeq	r3, r1, ip, asr fp
   13b8c:	andeq	r3, r1, r8, ror pc
   13b90:	andeq	r3, r1, ip, asr fp
   13b94:	andeq	r3, r1, r8, ror pc
   13b98:	andeq	r3, r1, ip, asr fp
   13b9c:	andeq	r3, r1, ip, asr fp
   13ba0:	andeq	r3, r1, ip, asr fp
   13ba4:	andeq	r3, r1, ip, asr fp
   13ba8:	andeq	r3, r1, ip, asr fp
   13bac:	andeq	r3, r1, ip, asr fp
   13bb0:	andeq	r3, r1, ip, asr fp
   13bb4:	andeq	r3, r1, ip, asr fp
   13bb8:	andeq	r3, r1, ip, asr fp
   13bbc:	andeq	r3, r1, ip, asr fp
   13bc0:	andeq	r3, r1, ip, asr fp
   13bc4:	andeq	r3, r1, ip, asr fp
   13bc8:	andeq	r3, r1, ip, asr fp
   13bcc:	andeq	r3, r1, ip, asr fp
   13bd0:	andeq	r3, r1, ip, asr fp
   13bd4:	andeq	r3, r1, ip, asr fp
   13bd8:	andeq	r3, r1, ip, asr fp
   13bdc:	andeq	r3, r1, ip, asr fp
   13be0:	andeq	r3, r1, ip, asr fp
   13be4:	andeq	r3, r1, ip, asr fp
   13be8:	andeq	r3, r1, ip, asr fp
   13bec:	andeq	r3, r1, ip, asr fp
   13bf0:	andeq	r3, r1, ip, asr fp
   13bf4:	andeq	r3, r1, ip, asr fp
   13bf8:	andeq	r3, r1, ip, asr fp
   13bfc:	andeq	r3, r1, ip, asr fp
   13c00:	andeq	r3, r1, ip, asr fp
   13c04:	andeq	r3, r1, r8, ror pc
   13c08:	mov	r8, r0
   13c0c:	b	1363c <ftello64@plt+0x2164>
   13c10:	ldr	r0, [sp, #36]	; 0x24
   13c14:	cmp	r0, #0
   13c18:	beq	13cb8 <ftello64@plt+0x27e0>
   13c1c:	add	r0, r7, #2
   13c20:	cmp	r0, lr
   13c24:	bcs	13cb8 <ftello64@plt+0x27e0>
   13c28:	add	r1, r7, ip
   13c2c:	ldrb	r1, [r1, #1]
   13c30:	cmp	r1, #63	; 0x3f
   13c34:	bne	13cb8 <ftello64@plt+0x27e0>
   13c38:	ldrb	r1, [ip, r0]
   13c3c:	sub	r2, r1, #33	; 0x21
   13c40:	cmp	r2, #29
   13c44:	bhi	13cb8 <ftello64@plt+0x27e0>
   13c48:	mov	r3, #1
   13c4c:	movw	r6, #20929	; 0x51c1
   13c50:	movt	r6, #14336	; 0x3800
   13c54:	tst	r6, r3, lsl r2
   13c58:	beq	13cb8 <ftello64@plt+0x27e0>
   13c5c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13c60:	tst	r2, #1
   13c64:	bne	13f80 <ftello64@plt+0x2aa8>
   13c68:	cmp	r8, sl
   13c6c:	movcc	r2, #63	; 0x3f
   13c70:	strbcc	r2, [r5, r8]
   13c74:	add	r2, r8, #1
   13c78:	cmp	r2, sl
   13c7c:	movcc	r3, #34	; 0x22
   13c80:	strbcc	r3, [r5, r2]
   13c84:	add	r2, r8, #2
   13c88:	cmp	r2, sl
   13c8c:	movcc	r3, #34	; 0x22
   13c90:	strbcc	r3, [r5, r2]
   13c94:	add	r2, r8, #3
   13c98:	cmp	r2, sl
   13c9c:	movcc	r3, #63	; 0x3f
   13ca0:	strbcc	r3, [r5, r2]
   13ca4:	add	r8, r8, #4
   13ca8:	mov	r7, r0
   13cac:	mov	r4, r1
   13cb0:	mov	r6, #0
   13cb4:	b	1363c <ftello64@plt+0x2164>
   13cb8:	mov	r6, #0
   13cbc:	b	1363c <ftello64@plt+0x2164>
   13cc0:	add	r0, r2, r7
   13cc4:	str	r0, [sp, #52]	; 0x34
   13cc8:	mov	r2, #0
   13ccc:	ldr	lr, [sp, #32]
   13cd0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13cd4:	str	r1, [sp, #48]	; 0x30
   13cd8:	tst	r1, #1
   13cdc:	bne	13db8 <ftello64@plt+0x28e0>
   13ce0:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13ce4:	tst	r1, #1
   13ce8:	bne	13f80 <ftello64@plt+0x2aa8>
   13cec:	mov	r3, r0
   13cf0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13cf4:	subs	r1, r0, #2
   13cf8:	movwne	r1, #1
   13cfc:	orr	r1, r1, r3
   13d00:	tst	r1, #1
   13d04:	bne	13d3c <ftello64@plt+0x2864>
   13d08:	cmp	r8, sl
   13d0c:	movcc	r0, #39	; 0x27
   13d10:	strbcc	r0, [r5, r8]
   13d14:	add	r2, r8, #1
   13d18:	cmp	r2, sl
   13d1c:	movcc	r0, #36	; 0x24
   13d20:	strbcc	r0, [r5, r2]
   13d24:	add	r2, r8, #2
   13d28:	cmp	r2, sl
   13d2c:	movcc	r0, #39	; 0x27
   13d30:	strbcc	r0, [r5, r2]
   13d34:	add	r8, r8, #3
   13d38:	mov	r3, #1
   13d3c:	cmp	r8, sl
   13d40:	movcc	r1, #92	; 0x5c
   13d44:	strbcc	r1, [r5, r8]
   13d48:	add	r2, r8, #1
   13d4c:	cmp	r2, sl
   13d50:	bcs	13d64 <ftello64@plt+0x288c>
   13d54:	uxtb	r1, r4
   13d58:	mov	r0, #48	; 0x30
   13d5c:	orr	r1, r0, r1, lsr #6
   13d60:	strb	r1, [r5, r2]
   13d64:	add	r2, r8, #2
   13d68:	cmp	r2, sl
   13d6c:	lsrcc	r1, r4, #3
   13d70:	movcc	r0, #6
   13d74:	bficc	r1, r0, #3, #29
   13d78:	strbcc	r1, [r5, r2]
   13d7c:	mov	r0, #6
   13d80:	bfi	r4, r0, #3, #29
   13d84:	add	r8, r8, #3
   13d88:	mov	r2, #1
   13d8c:	mov	r0, r3
   13d90:	b	13ddc <ftello64@plt+0x2904>
   13d94:	cmp	r8, sl
   13d98:	strbcc	r4, [r5, r8]
   13d9c:	ldr	r1, [sp, #76]	; 0x4c
   13da0:	ldrb	r4, [r1, r7]
   13da4:	add	r8, r8, #1
   13da8:	mov	r7, r3
   13dac:	ldr	r1, [sp, #48]	; 0x30
   13db0:	tst	r1, #1
   13db4:	beq	13ce0 <ftello64@plt+0x2808>
   13db8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13dbc:	tst	r1, #1
   13dc0:	beq	13dd4 <ftello64@plt+0x28fc>
   13dc4:	cmp	r8, sl
   13dc8:	movcc	r1, #92	; 0x5c
   13dcc:	strbcc	r1, [r5, r8]
   13dd0:	add	r8, r8, #1
   13dd4:	mov	r1, #0
   13dd8:	str	r1, [fp, #-52]	; 0xffffffcc
   13ddc:	and	r9, r2, #1
   13de0:	add	r3, r7, #1
   13de4:	ldr	r1, [sp, #52]	; 0x34
   13de8:	cmp	r1, r3
   13dec:	bls	13e30 <ftello64@plt+0x2958>
   13df0:	cmp	r9, #0
   13df4:	movwne	r9, #1
   13df8:	mvn	r1, r0
   13dfc:	orr	r1, r1, r9
   13e00:	tst	r1, #1
   13e04:	bne	13d94 <ftello64@plt+0x28bc>
   13e08:	cmp	r8, sl
   13e0c:	movcc	r1, #39	; 0x27
   13e10:	strbcc	r1, [r5, r8]
   13e14:	add	r1, r8, #1
   13e18:	cmp	r1, sl
   13e1c:	movcc	r0, #39	; 0x27
   13e20:	strbcc	r0, [r5, r1]
   13e24:	add	r8, r8, #2
   13e28:	mov	r0, #0
   13e2c:	b	13d94 <ftello64@plt+0x28bc>
   13e30:	str	r0, [fp, #-56]	; 0xffffffc8
   13e34:	cmp	r9, #0
   13e38:	movwne	r9, #1
   13e3c:	cmp	r9, #0
   13e40:	beq	139c4 <ftello64@plt+0x24ec>
   13e44:	b	139f8 <ftello64@plt+0x2520>
   13e48:	mov	r6, #0
   13e4c:	b	13e8c <ftello64@plt+0x29b4>
   13e50:	mov	r6, #0
   13e54:	ldr	r0, [sp, #48]	; 0x30
   13e58:	cmp	r0, lr
   13e5c:	bcs	13e8c <ftello64@plt+0x29b4>
   13e60:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13e64:	add	r0, ip, r7
   13e68:	ldr	r2, [sp, #52]	; 0x34
   13e6c:	ldrb	r1, [r0, r2]
   13e70:	cmp	r1, #0
   13e74:	beq	13980 <ftello64@plt+0x24a8>
   13e78:	add	r2, r2, #1
   13e7c:	add	r1, r7, r2
   13e80:	cmp	r1, lr
   13e84:	bcc	13e6c <ftello64@plt+0x2994>
   13e88:	b	13980 <ftello64@plt+0x24a8>
   13e8c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13e90:	ldr	r2, [sp, #52]	; 0x34
   13e94:	b	13980 <ftello64@plt+0x24a8>
   13e98:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13e9c:	eor	r0, r1, #2
   13ea0:	orr	r0, r0, r8
   13ea4:	clz	r0, r0
   13ea8:	lsr	r0, r0, #5
   13eac:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13eb0:	tst	r3, r0
   13eb4:	bne	13f80 <ftello64@plt+0x2aa8>
   13eb8:	mov	r6, r5
   13ebc:	subs	r0, r1, #2
   13ec0:	movwne	r0, #1
   13ec4:	orr	r0, r3, r0
   13ec8:	tst	r0, #1
   13ecc:	ldr	r2, [sp, #92]	; 0x5c
   13ed0:	ldreq	r0, [sp, #64]	; 0x40
   13ed4:	eoreq	r0, r0, #1
   13ed8:	tsteq	r0, #1
   13edc:	bne	13f1c <ftello64@plt+0x2a44>
   13ee0:	mov	r9, lr
   13ee4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13ee8:	tst	r0, #1
   13eec:	bne	13fe8 <ftello64@plt+0x2b10>
   13ef0:	ldr	r0, [sp, #84]	; 0x54
   13ef4:	cmp	r0, #0
   13ef8:	beq	13f1c <ftello64@plt+0x2a44>
   13efc:	mov	r0, #0
   13f00:	str	r0, [fp, #-48]	; 0xffffffd0
   13f04:	mov	r1, #2
   13f08:	cmp	sl, #0
   13f0c:	mov	r0, r2
   13f10:	mov	r4, r3
   13f14:	ldr	r7, [sp, #84]	; 0x54
   13f18:	beq	130f4 <ftello64@plt+0x1c1c>
   13f1c:	ldr	r1, [fp, #-84]	; 0xffffffac
   13f20:	clz	r0, r1
   13f24:	lsr	r0, r0, #5
   13f28:	orr	r0, r0, r3
   13f2c:	tst	r0, #1
   13f30:	bne	13f5c <ftello64@plt+0x2a84>
   13f34:	ldrb	r0, [r1]
   13f38:	cmp	r0, #0
   13f3c:	beq	13f5c <ftello64@plt+0x2a84>
   13f40:	add	r1, r1, #1
   13f44:	cmp	r8, sl
   13f48:	strbcc	r0, [r6, r8]
   13f4c:	add	r8, r8, #1
   13f50:	ldrb	r0, [r1], #1
   13f54:	cmp	r0, #0
   13f58:	bne	13f44 <ftello64@plt+0x2a6c>
   13f5c:	cmp	r8, sl
   13f60:	movcc	r0, #0
   13f64:	strbcc	r0, [r6, r8]
   13f68:	b	13fdc <ftello64@plt+0x2b04>
   13f6c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13f70:	mov	lr, r4
   13f74:	b	13f80 <ftello64@plt+0x2aa8>
   13f78:	ldr	r5, [sp, #28]
   13f7c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13f80:	mov	r0, #0
   13f84:	ldr	r1, [fp, #12]
   13f88:	bic	r1, r1, #2
   13f8c:	mov	r2, #2
   13f90:	ldr	r3, [sp, #92]	; 0x5c
   13f94:	tst	r3, #1
   13f98:	movwne	r2, #4
   13f9c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13fa0:	cmp	r3, #2
   13fa4:	movne	r2, r3
   13fa8:	str	r2, [sp]
   13fac:	str	r1, [sp, #4]
   13fb0:	str	r0, [sp, #8]
   13fb4:	ldr	r0, [sp, #80]	; 0x50
   13fb8:	str	r0, [sp, #12]
   13fbc:	ldr	r0, [sp, #88]	; 0x58
   13fc0:	str	r0, [sp, #16]
   13fc4:	mov	r0, r5
   13fc8:	mov	r1, sl
   13fcc:	mov	r2, ip
   13fd0:	mov	r3, lr
   13fd4:	bl	13068 <ftello64@plt+0x1b90>
   13fd8:	mov	r8, r0
   13fdc:	mov	r0, r8
   13fe0:	sub	sp, fp, #28
   13fe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13fe8:	mov	r0, #5
   13fec:	str	r0, [sp]
   13ff0:	ldr	r0, [fp, #12]
   13ff4:	str	r0, [sp, #4]
   13ff8:	ldr	r0, [fp, #16]
   13ffc:	str	r0, [sp, #8]
   14000:	ldr	r0, [sp, #80]	; 0x50
   14004:	str	r0, [sp, #12]
   14008:	ldr	r0, [sp, #88]	; 0x58
   1400c:	str	r0, [sp, #16]
   14010:	mov	r0, r6
   14014:	ldr	r1, [sp, #84]	; 0x54
   14018:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1401c:	mov	r3, r9
   14020:	b	13fd4 <ftello64@plt+0x2afc>
   14024:	bl	114a8 <abort@plt>
   14028:	mov	r3, r2
   1402c:	mov	r2, #0
   14030:	b	14034 <ftello64@plt+0x2b5c>
   14034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14038:	add	fp, sp, #28
   1403c:	sub	sp, sp, #36	; 0x24
   14040:	mov	r4, r2
   14044:	str	r2, [sp, #24]
   14048:	mov	r5, r1
   1404c:	mov	r6, r0
   14050:	str	r0, [sp, #20]
   14054:	movw	r8, #41384	; 0xa1a8
   14058:	movt	r8, #2
   1405c:	cmp	r3, #0
   14060:	movne	r8, r3
   14064:	bl	113b8 <__errno_location@plt>
   14068:	str	r0, [sp, #28]
   1406c:	ldm	r8, {r3, r9}
   14070:	ldr	r1, [r8, #40]	; 0x28
   14074:	ldr	r2, [r8, #44]	; 0x2c
   14078:	ldr	r7, [r0]
   1407c:	str	r7, [sp, #32]
   14080:	add	sl, r8, #8
   14084:	cmp	r4, #0
   14088:	orreq	r9, r9, #1
   1408c:	stm	sp, {r3, r9, sl}
   14090:	str	r1, [sp, #12]
   14094:	str	r2, [sp, #16]
   14098:	mov	r0, #0
   1409c:	mov	r1, #0
   140a0:	mov	r2, r6
   140a4:	mov	r3, r5
   140a8:	mov	r7, r5
   140ac:	bl	13068 <ftello64@plt+0x1b90>
   140b0:	mov	r5, r0
   140b4:	add	r4, r0, #1
   140b8:	mov	r0, r4
   140bc:	bl	16278 <ftello64@plt+0x4da0>
   140c0:	mov	r6, r0
   140c4:	ldr	r0, [r8]
   140c8:	ldr	r1, [r8, #40]	; 0x28
   140cc:	ldr	r2, [r8, #44]	; 0x2c
   140d0:	stm	sp, {r0, r9, sl}
   140d4:	str	r1, [sp, #12]
   140d8:	str	r2, [sp, #16]
   140dc:	mov	r0, r6
   140e0:	mov	r1, r4
   140e4:	ldr	r2, [sp, #20]
   140e8:	mov	r3, r7
   140ec:	bl	13068 <ftello64@plt+0x1b90>
   140f0:	ldr	r0, [sp, #24]
   140f4:	ldr	r1, [sp, #32]
   140f8:	ldr	r2, [sp, #28]
   140fc:	str	r1, [r2]
   14100:	cmp	r0, #0
   14104:	strne	r5, [r0]
   14108:	mov	r0, r6
   1410c:	sub	sp, fp, #28
   14110:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14114:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14118:	add	fp, sp, #24
   1411c:	movw	r8, #41264	; 0xa130
   14120:	movt	r8, #2
   14124:	ldr	r4, [r8]
   14128:	movw	r5, #41268	; 0xa134
   1412c:	movt	r5, #2
   14130:	ldr	r0, [r5]
   14134:	cmp	r0, #2
   14138:	blt	14164 <ftello64@plt+0x2c8c>
   1413c:	add	r7, r4, #12
   14140:	mov	r6, #0
   14144:	ldr	r0, [r7, r6, lsl #3]
   14148:	bl	17190 <ftello64@plt+0x5cb8>
   1414c:	add	r0, r6, #1
   14150:	ldr	r1, [r5]
   14154:	add	r2, r6, #2
   14158:	cmp	r2, r1
   1415c:	mov	r6, r0
   14160:	blt	14144 <ftello64@plt+0x2c6c>
   14164:	ldr	r0, [r4, #4]
   14168:	movw	r9, #41432	; 0xa1d8
   1416c:	movt	r9, #2
   14170:	cmp	r0, r9
   14174:	movw	r7, #41272	; 0xa138
   14178:	movt	r7, #2
   1417c:	beq	1418c <ftello64@plt+0x2cb4>
   14180:	bl	17190 <ftello64@plt+0x5cb8>
   14184:	mov	r0, #256	; 0x100
   14188:	stm	r7, {r0, r9}
   1418c:	cmp	r4, r7
   14190:	beq	141a0 <ftello64@plt+0x2cc8>
   14194:	mov	r0, r4
   14198:	bl	17190 <ftello64@plt+0x5cb8>
   1419c:	str	r7, [r8]
   141a0:	mov	r0, #1
   141a4:	str	r0, [r5]
   141a8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   141ac:	movw	r3, #41384	; 0xa1a8
   141b0:	movt	r3, #2
   141b4:	mvn	r2, #0
   141b8:	b	141bc <ftello64@plt+0x2ce4>
   141bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141c0:	add	fp, sp, #28
   141c4:	sub	sp, sp, #44	; 0x2c
   141c8:	mov	r7, r3
   141cc:	str	r2, [sp, #36]	; 0x24
   141d0:	str	r1, [sp, #32]
   141d4:	mov	r5, r0
   141d8:	bl	113b8 <__errno_location@plt>
   141dc:	cmp	r5, #0
   141e0:	bmi	14350 <ftello64@plt+0x2e78>
   141e4:	cmn	r5, #-2147483647	; 0x80000001
   141e8:	beq	14350 <ftello64@plt+0x2e78>
   141ec:	movw	r4, #41264	; 0xa130
   141f0:	movt	r4, #2
   141f4:	ldr	r6, [r4]
   141f8:	str	r0, [sp, #28]
   141fc:	ldr	r0, [r0]
   14200:	str	r0, [sp, #24]
   14204:	movw	r8, #41268	; 0xa134
   14208:	movt	r8, #2
   1420c:	ldr	r1, [r8]
   14210:	cmp	r1, r5
   14214:	ble	14220 <ftello64@plt+0x2d48>
   14218:	mov	sl, r6
   1421c:	b	1428c <ftello64@plt+0x2db4>
   14220:	str	r1, [fp, #-32]	; 0xffffffe0
   14224:	mov	r0, #8
   14228:	str	r0, [sp]
   1422c:	movw	r9, #41272	; 0xa138
   14230:	movt	r9, #2
   14234:	subs	r0, r6, r9
   14238:	movne	r0, r6
   1423c:	sub	r1, r5, r1
   14240:	add	r2, r1, #1
   14244:	sub	r1, fp, #32
   14248:	mvn	r3, #-2147483648	; 0x80000000
   1424c:	bl	16354 <ftello64@plt+0x4e7c>
   14250:	mov	sl, r0
   14254:	str	r0, [r4]
   14258:	cmp	r6, r9
   1425c:	bne	14268 <ftello64@plt+0x2d90>
   14260:	ldrd	r0, [r9]
   14264:	stm	sl, {r0, r1}
   14268:	ldr	r1, [r8]
   1426c:	add	r0, sl, r1, lsl #3
   14270:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14274:	sub	r1, r2, r1
   14278:	lsl	r2, r1, #3
   1427c:	mov	r1, #0
   14280:	bl	113dc <memset@plt>
   14284:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14288:	str	r0, [r8]
   1428c:	mov	r9, sl
   14290:	ldr	r6, [r9, r5, lsl #3]!
   14294:	ldr	r4, [r9, #4]!
   14298:	ldm	r7, {r0, r1}
   1429c:	ldr	r2, [r7, #40]	; 0x28
   142a0:	ldr	r3, [r7, #44]	; 0x2c
   142a4:	orr	r8, r1, #1
   142a8:	add	r1, r7, #8
   142ac:	stm	sp, {r0, r8}
   142b0:	str	r1, [sp, #20]
   142b4:	add	r0, sp, #8
   142b8:	stm	r0, {r1, r2, r3}
   142bc:	mov	r0, r4
   142c0:	mov	r1, r6
   142c4:	ldr	r2, [sp, #32]
   142c8:	ldr	r3, [sp, #36]	; 0x24
   142cc:	bl	13068 <ftello64@plt+0x1b90>
   142d0:	cmp	r6, r0
   142d4:	bhi	14338 <ftello64@plt+0x2e60>
   142d8:	add	r6, r0, #1
   142dc:	str	r6, [sl, r5, lsl #3]
   142e0:	movw	r0, #41432	; 0xa1d8
   142e4:	movt	r0, #2
   142e8:	cmp	r4, r0
   142ec:	beq	142f8 <ftello64@plt+0x2e20>
   142f0:	mov	r0, r4
   142f4:	bl	17190 <ftello64@plt+0x5cb8>
   142f8:	mov	r0, r6
   142fc:	bl	16278 <ftello64@plt+0x4da0>
   14300:	mov	r4, r0
   14304:	str	r0, [r9]
   14308:	ldr	r0, [r7]
   1430c:	ldr	r1, [r7, #40]	; 0x28
   14310:	ldr	r2, [r7, #44]	; 0x2c
   14314:	stm	sp, {r0, r8}
   14318:	ldr	r0, [sp, #20]
   1431c:	add	r3, sp, #8
   14320:	stm	r3, {r0, r1, r2}
   14324:	mov	r0, r4
   14328:	mov	r1, r6
   1432c:	ldr	r2, [sp, #32]
   14330:	ldr	r3, [sp, #36]	; 0x24
   14334:	bl	13068 <ftello64@plt+0x1b90>
   14338:	ldr	r0, [sp, #28]
   1433c:	ldr	r1, [sp, #24]
   14340:	str	r1, [r0]
   14344:	mov	r0, r4
   14348:	sub	sp, fp, #28
   1434c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14350:	bl	114a8 <abort@plt>
   14354:	movw	r3, #41384	; 0xa1a8
   14358:	movt	r3, #2
   1435c:	b	141bc <ftello64@plt+0x2ce4>
   14360:	mov	r1, r0
   14364:	mov	r0, #0
   14368:	b	141ac <ftello64@plt+0x2cd4>
   1436c:	mov	r2, r1
   14370:	mov	r1, r0
   14374:	mov	r0, #0
   14378:	b	14354 <ftello64@plt+0x2e7c>
   1437c:	push	{r4, r5, r6, sl, fp, lr}
   14380:	add	fp, sp, #16
   14384:	sub	sp, sp, #48	; 0x30
   14388:	mov	r4, r2
   1438c:	mov	r5, r0
   14390:	mov	r6, sp
   14394:	mov	r0, r6
   14398:	bl	143b8 <ftello64@plt+0x2ee0>
   1439c:	mov	r0, r5
   143a0:	mov	r1, r4
   143a4:	mvn	r2, #0
   143a8:	mov	r3, r6
   143ac:	bl	141bc <ftello64@plt+0x2ce4>
   143b0:	sub	sp, fp, #16
   143b4:	pop	{r4, r5, r6, sl, fp, pc}
   143b8:	push	{fp, lr}
   143bc:	mov	fp, sp
   143c0:	vmov.i32	q8, #0	; 0x00000000
   143c4:	mov	r2, #32
   143c8:	mov	r3, r0
   143cc:	vst1.32	{d16-d17}, [r3], r2
   143d0:	vst1.32	{d16-d17}, [r3]
   143d4:	add	r2, r0, #16
   143d8:	vst1.32	{d16-d17}, [r2]
   143dc:	cmp	r1, #10
   143e0:	strne	r1, [r0]
   143e4:	popne	{fp, pc}
   143e8:	bl	114a8 <abort@plt>
   143ec:	push	{r4, r5, r6, r7, fp, lr}
   143f0:	add	fp, sp, #16
   143f4:	sub	sp, sp, #48	; 0x30
   143f8:	mov	r4, r3
   143fc:	mov	r5, r2
   14400:	mov	r6, r0
   14404:	mov	r7, sp
   14408:	mov	r0, r7
   1440c:	bl	143b8 <ftello64@plt+0x2ee0>
   14410:	mov	r0, r6
   14414:	mov	r1, r5
   14418:	mov	r2, r4
   1441c:	mov	r3, r7
   14420:	bl	141bc <ftello64@plt+0x2ce4>
   14424:	sub	sp, fp, #16
   14428:	pop	{r4, r5, r6, r7, fp, pc}
   1442c:	mov	r2, r1
   14430:	mov	r1, r0
   14434:	mov	r0, #0
   14438:	b	1437c <ftello64@plt+0x2ea4>
   1443c:	mov	r3, r2
   14440:	mov	r2, r1
   14444:	mov	r1, r0
   14448:	mov	r0, #0
   1444c:	b	143ec <ftello64@plt+0x2f14>
   14450:	push	{r4, r5, r6, sl, fp, lr}
   14454:	add	fp, sp, #16
   14458:	sub	sp, sp, #48	; 0x30
   1445c:	mov	r4, r1
   14460:	mov	r5, r0
   14464:	movw	r0, #41384	; 0xa1a8
   14468:	movt	r0, #2
   1446c:	add	r1, r0, #16
   14470:	mov	r3, #32
   14474:	vld1.64	{d16-d17}, [r0], r3
   14478:	vld1.64	{d18-d19}, [r1]
   1447c:	mov	r6, sp
   14480:	add	r1, r6, #16
   14484:	vld1.64	{d20-d21}, [r0]
   14488:	vst1.64	{d18-d19}, [r1]
   1448c:	mov	r0, r6
   14490:	vst1.64	{d16-d17}, [r0], r3
   14494:	vst1.64	{d20-d21}, [r0]
   14498:	mov	r0, r6
   1449c:	mov	r1, r2
   144a0:	mov	r2, #1
   144a4:	bl	12f5c <ftello64@plt+0x1a84>
   144a8:	mov	r0, #0
   144ac:	mov	r1, r5
   144b0:	mov	r2, r4
   144b4:	mov	r3, r6
   144b8:	bl	141bc <ftello64@plt+0x2ce4>
   144bc:	sub	sp, fp, #16
   144c0:	pop	{r4, r5, r6, sl, fp, pc}
   144c4:	mov	r2, r1
   144c8:	mvn	r1, #0
   144cc:	b	14450 <ftello64@plt+0x2f78>
   144d0:	mov	r1, #58	; 0x3a
   144d4:	b	144c4 <ftello64@plt+0x2fec>
   144d8:	mov	r2, #58	; 0x3a
   144dc:	b	14450 <ftello64@plt+0x2f78>
   144e0:	push	{r4, r5, r6, sl, fp, lr}
   144e4:	add	fp, sp, #16
   144e8:	sub	sp, sp, #48	; 0x30
   144ec:	mov	r4, r2
   144f0:	mov	r5, r0
   144f4:	mov	r6, sp
   144f8:	mov	r0, r6
   144fc:	bl	143b8 <ftello64@plt+0x2ee0>
   14500:	mov	r0, r6
   14504:	mov	r1, #58	; 0x3a
   14508:	mov	r2, #1
   1450c:	bl	12f5c <ftello64@plt+0x1a84>
   14510:	mov	r0, r5
   14514:	mov	r1, r4
   14518:	mvn	r2, #0
   1451c:	mov	r3, r6
   14520:	bl	141bc <ftello64@plt+0x2ce4>
   14524:	sub	sp, fp, #16
   14528:	pop	{r4, r5, r6, sl, fp, pc}
   1452c:	push	{fp, lr}
   14530:	mov	fp, sp
   14534:	sub	sp, sp, #8
   14538:	mvn	ip, #0
   1453c:	str	ip, [sp]
   14540:	bl	1454c <ftello64@plt+0x3074>
   14544:	mov	sp, fp
   14548:	pop	{fp, pc}
   1454c:	push	{r4, r5, r6, r7, fp, lr}
   14550:	add	fp, sp, #16
   14554:	sub	sp, sp, #48	; 0x30
   14558:	mov	r7, r3
   1455c:	mov	r5, r0
   14560:	movw	r0, #41384	; 0xa1a8
   14564:	movt	r0, #2
   14568:	add	r3, r0, #16
   1456c:	mov	r4, #32
   14570:	vld1.64	{d16-d17}, [r0], r4
   14574:	vld1.64	{d18-d19}, [r3]
   14578:	mov	r6, sp
   1457c:	add	r3, r6, #16
   14580:	vld1.64	{d20-d21}, [r0]
   14584:	vst1.64	{d18-d19}, [r3]
   14588:	mov	r0, r6
   1458c:	vst1.64	{d16-d17}, [r0], r4
   14590:	vst1.64	{d20-d21}, [r0]
   14594:	mov	r0, r6
   14598:	bl	12fb4 <ftello64@plt+0x1adc>
   1459c:	ldr	r2, [fp, #8]
   145a0:	mov	r0, r5
   145a4:	mov	r1, r7
   145a8:	mov	r3, r6
   145ac:	bl	141bc <ftello64@plt+0x2ce4>
   145b0:	sub	sp, fp, #16
   145b4:	pop	{r4, r5, r6, r7, fp, pc}
   145b8:	mov	r3, r2
   145bc:	mov	r2, r1
   145c0:	mov	r1, r0
   145c4:	mov	r0, #0
   145c8:	b	1452c <ftello64@plt+0x3054>
   145cc:	push	{fp, lr}
   145d0:	mov	fp, sp
   145d4:	sub	sp, sp, #8
   145d8:	mov	ip, r2
   145dc:	mov	r2, r1
   145e0:	mov	r1, r0
   145e4:	str	r3, [sp]
   145e8:	mov	r0, #0
   145ec:	mov	r3, ip
   145f0:	bl	1454c <ftello64@plt+0x3074>
   145f4:	mov	sp, fp
   145f8:	pop	{fp, pc}
   145fc:	movw	r3, #41280	; 0xa140
   14600:	movt	r3, #2
   14604:	b	141bc <ftello64@plt+0x2ce4>
   14608:	mov	r2, r1
   1460c:	mov	r1, r0
   14610:	mov	r0, #0
   14614:	b	145fc <ftello64@plt+0x3124>
   14618:	mvn	r2, #0
   1461c:	b	145fc <ftello64@plt+0x3124>
   14620:	mov	r1, r0
   14624:	mov	r0, #0
   14628:	b	14618 <ftello64@plt+0x3140>
   1462c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14630:	add	fp, sp, #24
   14634:	sub	sp, sp, #16
   14638:	mov	r4, r1
   1463c:	mov	r5, r0
   14640:	mov	r7, #0
   14644:	mov	r0, #0
   14648:	mov	r1, r5
   1464c:	mov	r2, #5
   14650:	bl	11274 <dcgettext@plt>
   14654:	cmp	r0, r5
   14658:	beq	14664 <ftello64@plt+0x318c>
   1465c:	sub	sp, fp, #24
   14660:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14664:	bl	18134 <ftello64@plt+0x6c5c>
   14668:	mov	r6, r0
   1466c:	mov	r8, #56	; 0x38
   14670:	mov	r0, #45	; 0x2d
   14674:	stm	sp, {r0, r8}
   14678:	str	r7, [sp, #8]
   1467c:	str	r7, [sp, #12]
   14680:	mov	r0, r6
   14684:	mov	r1, #85	; 0x55
   14688:	mov	r2, #84	; 0x54
   1468c:	mov	r3, #70	; 0x46
   14690:	bl	14728 <ftello64@plt+0x3250>
   14694:	cmp	r0, #0
   14698:	beq	146b4 <ftello64@plt+0x31dc>
   1469c:	ldrb	r1, [r5]
   146a0:	movw	r2, #36903	; 0x9027
   146a4:	movt	r2, #1
   146a8:	movw	r0, #36907	; 0x902b
   146ac:	movt	r0, #1
   146b0:	b	146f8 <ftello64@plt+0x3220>
   146b4:	mov	r0, #48	; 0x30
   146b8:	mov	r1, #51	; 0x33
   146bc:	str	r8, [sp]
   146c0:	stmib	sp, {r0, r1}
   146c4:	str	r0, [sp, #12]
   146c8:	mov	r0, r6
   146cc:	mov	r1, #71	; 0x47
   146d0:	mov	r2, #66	; 0x42
   146d4:	mov	r3, #49	; 0x31
   146d8:	bl	14728 <ftello64@plt+0x3250>
   146dc:	cmp	r0, #0
   146e0:	beq	14708 <ftello64@plt+0x3230>
   146e4:	ldrb	r1, [r5]
   146e8:	movw	r2, #36911	; 0x902f
   146ec:	movt	r2, #1
   146f0:	movw	r0, #36915	; 0x9033
   146f4:	movt	r0, #1
   146f8:	cmp	r1, #96	; 0x60
   146fc:	moveq	r0, r2
   14700:	sub	sp, fp, #24
   14704:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14708:	movw	r1, #36897	; 0x9021
   1470c:	movt	r1, #1
   14710:	movw	r0, #36901	; 0x9025
   14714:	movt	r0, #1
   14718:	cmp	r4, #9
   1471c:	moveq	r0, r1
   14720:	sub	sp, fp, #24
   14724:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14728:	push	{r4, r5, r6, r7, fp, lr}
   1472c:	add	fp, sp, #16
   14730:	sub	sp, sp, #16
   14734:	mov	r4, r3
   14738:	mov	r5, r2
   1473c:	mov	r7, r1
   14740:	mov	r6, r0
   14744:	mov	r0, r1
   14748:	bl	16fc8 <ftello64@plt+0x5af0>
   1474c:	ldrb	r1, [r6]
   14750:	cmp	r0, #0
   14754:	andne	r1, r1, #223	; 0xdf
   14758:	mov	r0, #0
   1475c:	cmp	r1, r7
   14760:	bne	14798 <ftello64@plt+0x32c0>
   14764:	cmp	r7, #0
   14768:	beq	147a0 <ftello64@plt+0x32c8>
   1476c:	ldr	r0, [fp, #20]
   14770:	ldr	r1, [fp, #16]
   14774:	ldr	r2, [fp, #12]
   14778:	ldr	r3, [fp, #8]
   1477c:	str	r2, [sp]
   14780:	str	r1, [sp, #4]
   14784:	str	r0, [sp, #8]
   14788:	mov	r0, r6
   1478c:	mov	r1, r5
   14790:	mov	r2, r4
   14794:	bl	147ac <ftello64@plt+0x32d4>
   14798:	sub	sp, fp, #16
   1479c:	pop	{r4, r5, r6, r7, fp, pc}
   147a0:	mov	r0, #1
   147a4:	sub	sp, fp, #16
   147a8:	pop	{r4, r5, r6, r7, fp, pc}
   147ac:	push	{r4, r5, r6, r7, fp, lr}
   147b0:	add	fp, sp, #16
   147b4:	sub	sp, sp, #8
   147b8:	mov	r4, r3
   147bc:	mov	r5, r2
   147c0:	mov	r7, r1
   147c4:	mov	r6, r0
   147c8:	mov	r0, r1
   147cc:	bl	16fc8 <ftello64@plt+0x5af0>
   147d0:	ldrb	r1, [r6, #1]
   147d4:	cmp	r0, #0
   147d8:	andne	r1, r1, #223	; 0xdf
   147dc:	mov	r0, #0
   147e0:	cmp	r1, r7
   147e4:	bne	14814 <ftello64@plt+0x333c>
   147e8:	cmp	r7, #0
   147ec:	beq	1481c <ftello64@plt+0x3344>
   147f0:	ldr	r0, [fp, #16]
   147f4:	ldr	r1, [fp, #12]
   147f8:	ldr	r3, [fp, #8]
   147fc:	str	r1, [sp]
   14800:	str	r0, [sp, #4]
   14804:	mov	r0, r6
   14808:	mov	r1, r5
   1480c:	mov	r2, r4
   14810:	bl	14828 <ftello64@plt+0x3350>
   14814:	sub	sp, fp, #16
   14818:	pop	{r4, r5, r6, r7, fp, pc}
   1481c:	mov	r0, #1
   14820:	sub	sp, fp, #16
   14824:	pop	{r4, r5, r6, r7, fp, pc}
   14828:	push	{r4, r5, r6, r7, fp, lr}
   1482c:	add	fp, sp, #16
   14830:	sub	sp, sp, #8
   14834:	mov	r4, r3
   14838:	mov	r5, r2
   1483c:	mov	r7, r1
   14840:	mov	r6, r0
   14844:	mov	r0, r1
   14848:	bl	16fc8 <ftello64@plt+0x5af0>
   1484c:	ldrb	r1, [r6, #2]
   14850:	cmp	r0, #0
   14854:	andne	r1, r1, #223	; 0xdf
   14858:	mov	r0, #0
   1485c:	cmp	r1, r7
   14860:	bne	14888 <ftello64@plt+0x33b0>
   14864:	cmp	r7, #0
   14868:	beq	14890 <ftello64@plt+0x33b8>
   1486c:	ldr	r0, [fp, #12]
   14870:	ldr	r3, [fp, #8]
   14874:	str	r0, [sp]
   14878:	mov	r0, r6
   1487c:	mov	r1, r5
   14880:	mov	r2, r4
   14884:	bl	1489c <ftello64@plt+0x33c4>
   14888:	sub	sp, fp, #16
   1488c:	pop	{r4, r5, r6, r7, fp, pc}
   14890:	mov	r0, #1
   14894:	sub	sp, fp, #16
   14898:	pop	{r4, r5, r6, r7, fp, pc}
   1489c:	push	{r4, r5, r6, r7, fp, lr}
   148a0:	add	fp, sp, #16
   148a4:	mov	r4, r3
   148a8:	mov	r5, r2
   148ac:	mov	r7, r1
   148b0:	mov	r6, r0
   148b4:	mov	r0, r1
   148b8:	bl	16fc8 <ftello64@plt+0x5af0>
   148bc:	ldrb	r1, [r6, #3]
   148c0:	ldr	r3, [fp, #8]
   148c4:	cmp	r0, #0
   148c8:	andne	r1, r1, #223	; 0xdf
   148cc:	mov	r0, #0
   148d0:	cmp	r1, r7
   148d4:	bne	148f8 <ftello64@plt+0x3420>
   148d8:	cmp	r7, #0
   148dc:	beq	148f4 <ftello64@plt+0x341c>
   148e0:	mov	r0, r6
   148e4:	mov	r1, r5
   148e8:	mov	r2, r4
   148ec:	pop	{r4, r5, r6, r7, fp, lr}
   148f0:	b	148fc <ftello64@plt+0x3424>
   148f4:	mov	r0, #1
   148f8:	pop	{r4, r5, r6, r7, fp, pc}
   148fc:	push	{r4, r5, r6, r7, fp, lr}
   14900:	add	fp, sp, #16
   14904:	mov	r4, r3
   14908:	mov	r5, r2
   1490c:	mov	r7, r1
   14910:	mov	r6, r0
   14914:	mov	r0, r1
   14918:	bl	16fc8 <ftello64@plt+0x5af0>
   1491c:	ldrb	r1, [r6, #4]
   14920:	cmp	r0, #0
   14924:	andne	r1, r1, #223	; 0xdf
   14928:	mov	r0, #0
   1492c:	cmp	r1, r7
   14930:	bne	14954 <ftello64@plt+0x347c>
   14934:	cmp	r7, #0
   14938:	beq	14950 <ftello64@plt+0x3478>
   1493c:	mov	r0, r6
   14940:	mov	r1, r5
   14944:	mov	r2, r4
   14948:	pop	{r4, r5, r6, r7, fp, lr}
   1494c:	b	14958 <ftello64@plt+0x3480>
   14950:	mov	r0, #1
   14954:	pop	{r4, r5, r6, r7, fp, pc}
   14958:	push	{r4, r5, r6, sl, fp, lr}
   1495c:	add	fp, sp, #16
   14960:	mov	r4, r2
   14964:	mov	r6, r1
   14968:	mov	r5, r0
   1496c:	mov	r0, r1
   14970:	bl	16fc8 <ftello64@plt+0x5af0>
   14974:	ldrb	r1, [r5, #5]
   14978:	cmp	r0, #0
   1497c:	andne	r1, r1, #223	; 0xdf
   14980:	mov	r0, #0
   14984:	cmp	r1, r6
   14988:	bne	149a8 <ftello64@plt+0x34d0>
   1498c:	cmp	r6, #0
   14990:	beq	149a4 <ftello64@plt+0x34cc>
   14994:	mov	r0, r5
   14998:	mov	r1, r4
   1499c:	pop	{r4, r5, r6, sl, fp, lr}
   149a0:	b	149ac <ftello64@plt+0x34d4>
   149a4:	mov	r0, #1
   149a8:	pop	{r4, r5, r6, sl, fp, pc}
   149ac:	push	{r4, r5, fp, lr}
   149b0:	add	fp, sp, #8
   149b4:	mov	r5, r1
   149b8:	mov	r4, r0
   149bc:	mov	r0, r1
   149c0:	bl	16fc8 <ftello64@plt+0x5af0>
   149c4:	ldrb	r1, [r4, #6]
   149c8:	cmp	r0, #0
   149cc:	andne	r1, r1, #223	; 0xdf
   149d0:	mov	r0, #0
   149d4:	cmp	r1, r5
   149d8:	popne	{r4, r5, fp, pc}
   149dc:	cmp	r5, #0
   149e0:	beq	149f0 <ftello64@plt+0x3518>
   149e4:	mov	r0, r4
   149e8:	pop	{r4, r5, fp, lr}
   149ec:	b	149f8 <ftello64@plt+0x3520>
   149f0:	mov	r0, #1
   149f4:	pop	{r4, r5, fp, pc}
   149f8:	push	{r4, sl, fp, lr}
   149fc:	add	fp, sp, #8
   14a00:	mov	r4, r0
   14a04:	mov	r0, #0
   14a08:	bl	16fc8 <ftello64@plt+0x5af0>
   14a0c:	ldrb	r1, [r4, #7]
   14a10:	cmp	r0, #0
   14a14:	beq	14a28 <ftello64@plt+0x3550>
   14a18:	tst	r1, #223	; 0xdf
   14a1c:	bne	14a30 <ftello64@plt+0x3558>
   14a20:	mov	r0, #1
   14a24:	pop	{r4, sl, fp, pc}
   14a28:	cmp	r1, #0
   14a2c:	beq	14a20 <ftello64@plt+0x3548>
   14a30:	mov	r0, #0
   14a34:	pop	{r4, sl, fp, pc}
   14a38:	push	{r4, sl, fp, lr}
   14a3c:	add	fp, sp, #8
   14a40:	mov	r4, r0
   14a44:	mov	r0, #24
   14a48:	bl	1623c <ftello64@plt+0x4d64>
   14a4c:	vmov.i32	q8, #0	; 0x00000000
   14a50:	mov	r1, r0
   14a54:	str	r4, [r1], #8
   14a58:	vst1.64	{d16-d17}, [r1]
   14a5c:	pop	{r4, sl, fp, pc}
   14a60:	push	{fp, lr}
   14a64:	mov	fp, sp
   14a68:	bl	14ff0 <ftello64@plt+0x3b18>
   14a6c:	cmp	r0, #0
   14a70:	beq	14a7c <ftello64@plt+0x35a4>
   14a74:	pop	{fp, lr}
   14a78:	b	14a38 <ftello64@plt+0x3560>
   14a7c:	mov	r0, #0
   14a80:	pop	{fp, pc}
   14a84:	ldr	r0, [r0]
   14a88:	bx	lr
   14a8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a90:	add	fp, sp, #28
   14a94:	sub	sp, sp, #60	; 0x3c
   14a98:	mov	r5, r3
   14a9c:	mov	r6, r2
   14aa0:	ldr	r1, [r0]
   14aa4:	str	r1, [sp, #12]
   14aa8:	ldr	r8, [r0, #12]
   14aac:	ldr	r9, [r0, #20]
   14ab0:	mov	r1, r0
   14ab4:	ldr	r7, [r1, #16]!
   14ab8:	str	r1, [sp, #4]
   14abc:	ldr	sl, [r0, #8]!
   14ac0:	str	r0, [sp, #8]
   14ac4:	adds	r0, r2, #1
   14ac8:	str	r0, [sp, #28]
   14acc:	adc	r0, r3, #0
   14ad0:	str	r0, [sp, #24]
   14ad4:	subs	r0, r7, r6
   14ad8:	sbcs	r0, r9, r5
   14adc:	bcs	14b54 <ftello64@plt+0x367c>
   14ae0:	mov	r4, #0
   14ae4:	mov	r0, r7
   14ae8:	mov	r1, r9
   14aec:	bl	14c50 <ftello64@plt+0x3778>
   14af0:	adds	r0, r0, #255	; 0xff
   14af4:	adc	r1, r1, #0
   14af8:	add	r4, r4, #1
   14afc:	subs	r2, r0, r6
   14b00:	sbcs	r2, r1, r5
   14b04:	bcc	14aec <ftello64@plt+0x3614>
   14b08:	ldr	r0, [sp, #12]
   14b0c:	sub	r1, fp, #36	; 0x24
   14b10:	mov	r2, r4
   14b14:	bl	151b8 <ftello64@plt+0x3ce0>
   14b18:	sub	r4, fp, #36	; 0x24
   14b1c:	mov	r0, sl
   14b20:	mov	r1, r8
   14b24:	bl	14c50 <ftello64@plt+0x3778>
   14b28:	ldrb	r2, [r4], #1
   14b2c:	adds	sl, r0, r2
   14b30:	adc	r8, r1, #0
   14b34:	mov	r0, r7
   14b38:	mov	r1, r9
   14b3c:	bl	14c50 <ftello64@plt+0x3778>
   14b40:	adds	r7, r0, #255	; 0xff
   14b44:	adc	r9, r1, #0
   14b48:	subs	r0, r7, r6
   14b4c:	sbcs	r0, r9, r5
   14b50:	bcc	14b1c <ftello64@plt+0x3644>
   14b54:	eor	r0, r7, r6
   14b58:	eor	r1, r9, r5
   14b5c:	orrs	r0, r0, r1
   14b60:	beq	14c34 <ftello64@plt+0x375c>
   14b64:	mov	r0, sl
   14b68:	mov	r1, r8
   14b6c:	str	r7, [fp, #-40]	; 0xffffffd8
   14b70:	ldr	r7, [sp, #28]
   14b74:	mov	r2, r7
   14b78:	mov	r4, r9
   14b7c:	str	r9, [sp, #36]	; 0x24
   14b80:	ldr	r9, [sp, #24]
   14b84:	mov	r3, r9
   14b88:	bl	18654 <ftello64@plt+0x717c>
   14b8c:	umull	r3, r2, r0, r7
   14b90:	str	r0, [sp, #16]
   14b94:	mla	r2, r0, r9, r2
   14b98:	str	r1, [sp, #20]
   14b9c:	mla	r1, r1, r7, r2
   14ba0:	str	sl, [sp, #44]	; 0x2c
   14ba4:	subs	sl, sl, r3
   14ba8:	str	r8, [sp, #40]	; 0x28
   14bac:	sbc	r8, r8, r1
   14bb0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14bb4:	subs	r0, r0, r6
   14bb8:	sbc	r1, r4, r5
   14bbc:	str	r1, [sp, #32]
   14bc0:	mov	r4, r0
   14bc4:	mov	r2, r7
   14bc8:	mov	r3, r9
   14bcc:	bl	18654 <ftello64@plt+0x717c>
   14bd0:	umull	r2, r3, r0, r7
   14bd4:	mla	r3, r0, r9, r3
   14bd8:	mla	r3, r1, r7, r3
   14bdc:	subs	r2, r4, r2
   14be0:	ldr	r7, [sp, #32]
   14be4:	sbc	r3, r7, r3
   14be8:	subs	r7, r2, #1
   14bec:	sbc	r9, r3, #0
   14bf0:	ldr	r4, [fp, #-40]	; 0xffffffd8
   14bf4:	subs	r2, r4, r2
   14bf8:	ldr	r4, [sp, #36]	; 0x24
   14bfc:	sbc	r3, r4, r3
   14c00:	ldr	r4, [sp, #44]	; 0x2c
   14c04:	subs	r2, r2, r4
   14c08:	ldr	r2, [sp, #40]	; 0x28
   14c0c:	sbcs	r2, r3, r2
   14c10:	bcc	14ad4 <ftello64@plt+0x35fc>
   14c14:	ldr	r2, [sp, #8]
   14c18:	ldr	r3, [sp, #20]
   14c1c:	ldr	r7, [sp, #16]
   14c20:	str	r7, [r2]
   14c24:	str	r3, [r2, #4]
   14c28:	ldr	r2, [sp, #4]
   14c2c:	strd	r0, [r2]
   14c30:	b	14c40 <ftello64@plt+0x3768>
   14c34:	vmov.i32	q8, #0	; 0x00000000
   14c38:	ldr	r0, [sp, #8]
   14c3c:	vst1.64	{d16-d17}, [r0]
   14c40:	mov	r0, sl
   14c44:	mov	r1, r8
   14c48:	sub	sp, fp, #28
   14c4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c50:	lsl	r1, r1, #8
   14c54:	orr	r1, r1, r0, lsr #24
   14c58:	lsl	r0, r0, #8
   14c5c:	bx	lr
   14c60:	push	{r4, sl, fp, lr}
   14c64:	add	fp, sp, #8
   14c68:	mov	r4, r0
   14c6c:	mov	r1, #24
   14c70:	mvn	r2, #0
   14c74:	bl	11448 <__explicit_bzero_chk@plt>
   14c78:	mov	r0, r4
   14c7c:	pop	{r4, sl, fp, lr}
   14c80:	b	17190 <ftello64@plt+0x5cb8>
   14c84:	push	{r4, r5, r6, r7, fp, lr}
   14c88:	add	fp, sp, #16
   14c8c:	mov	r4, r0
   14c90:	ldr	r0, [r0]
   14c94:	bl	15324 <ftello64@plt+0x3e4c>
   14c98:	mov	r5, r0
   14c9c:	bl	113b8 <__errno_location@plt>
   14ca0:	mov	r6, r0
   14ca4:	ldr	r7, [r0]
   14ca8:	mov	r0, r4
   14cac:	bl	14c60 <ftello64@plt+0x3788>
   14cb0:	str	r7, [r6]
   14cb4:	mov	r0, r5
   14cb8:	pop	{r4, r5, r6, r7, fp, pc}
   14cbc:	push	{r4, sl, fp, lr}
   14cc0:	add	fp, sp, #8
   14cc4:	mov	r4, r0
   14cc8:	mov	r0, r1
   14ccc:	bl	14cf0 <ftello64@plt+0x3818>
   14cd0:	add	r0, r0, #1
   14cd4:	asr	r1, r0, #31
   14cd8:	mul	r1, r1, r4
   14cdc:	mov	r2, #7
   14ce0:	umlal	r2, r1, r0, r4
   14ce4:	lsr	r0, r2, #3
   14ce8:	orr	r0, r0, r1, lsl #29
   14cec:	pop	{r4, sl, fp, pc}
   14cf0:	cmp	r0, #0
   14cf4:	mvneq	r0, #0
   14cf8:	bxeq	lr
   14cfc:	push	{fp, lr}
   14d00:	mov	fp, sp
   14d04:	bl	170bc <ftello64@plt+0x5be4>
   14d08:	rsb	r0, r0, #31
   14d0c:	pop	{fp, pc}
   14d10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d14:	add	fp, sp, #28
   14d18:	sub	sp, sp, #4
   14d1c:	cmp	r1, #0
   14d20:	beq	14d64 <ftello64@plt+0x388c>
   14d24:	mov	r4, r2
   14d28:	mov	sl, r1
   14d2c:	mov	r9, r0
   14d30:	cmp	r1, #1
   14d34:	bne	14d6c <ftello64@plt+0x3894>
   14d38:	mov	r0, #4
   14d3c:	bl	1623c <ftello64@plt+0x4d64>
   14d40:	mov	r5, r0
   14d44:	mov	r0, r9
   14d48:	mov	r2, r4
   14d4c:	mov	r3, #0
   14d50:	bl	14e94 <ftello64@plt+0x39bc>
   14d54:	str	r0, [r5]
   14d58:	mov	r0, r5
   14d5c:	sub	sp, fp, #28
   14d60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d64:	mov	r7, #0
   14d68:	b	14e6c <ftello64@plt+0x3994>
   14d6c:	cmp	r4, #131072	; 0x20000
   14d70:	bcc	14dac <ftello64@plt+0x38d4>
   14d74:	udiv	r0, r4, sl
   14d78:	cmp	r0, #31
   14d7c:	bls	14dd0 <ftello64@plt+0x38f8>
   14d80:	lsl	r0, sl, #1
   14d84:	bl	14ea0 <ftello64@plt+0x39c8>
   14d88:	cmp	r0, #0
   14d8c:	beq	14e90 <ftello64@plt+0x39b8>
   14d90:	mov	r8, r0
   14d94:	mov	r0, sl
   14d98:	mov	r1, #4
   14d9c:	bl	162d8 <ftello64@plt+0x4e00>
   14da0:	mov	r7, r0
   14da4:	mov	r5, #1
   14da8:	b	14e04 <ftello64@plt+0x392c>
   14dac:	mov	r0, r4
   14db0:	mov	r1, #4
   14db4:	bl	162d8 <ftello64@plt+0x4e00>
   14db8:	mov	r7, r0
   14dbc:	cmp	r4, #0
   14dc0:	bne	14de0 <ftello64@plt+0x3908>
   14dc4:	mov	r8, #0
   14dc8:	mov	r5, #0
   14dcc:	b	14e04 <ftello64@plt+0x392c>
   14dd0:	mov	r0, r4
   14dd4:	mov	r1, #4
   14dd8:	bl	162d8 <ftello64@plt+0x4e00>
   14ddc:	mov	r7, r0
   14de0:	mov	r0, #0
   14de4:	str	r0, [r7, r0, lsl #2]
   14de8:	add	r0, r0, #1
   14dec:	cmp	r4, r0
   14df0:	bne	14de4 <ftello64@plt+0x390c>
   14df4:	mov	r8, #0
   14df8:	cmp	sl, #0
   14dfc:	mov	r5, #0
   14e00:	beq	14e78 <ftello64@plt+0x39a0>
   14e04:	mov	r6, #0
   14e08:	b	14e2c <ftello64@plt+0x3954>
   14e0c:	mov	r0, r7
   14e10:	mov	r1, r6
   14e14:	mov	r2, r3
   14e18:	bl	14fb0 <ftello64@plt+0x3ad8>
   14e1c:	sub	r4, r4, #1
   14e20:	add	r6, r6, #1
   14e24:	cmp	sl, r6
   14e28:	beq	14e5c <ftello64@plt+0x3984>
   14e2c:	mov	r0, r9
   14e30:	mov	r2, r4
   14e34:	mov	r3, #0
   14e38:	bl	14e94 <ftello64@plt+0x39bc>
   14e3c:	add	r3, r6, r0
   14e40:	cmp	r5, #0
   14e44:	beq	14e0c <ftello64@plt+0x3934>
   14e48:	mov	r0, r8
   14e4c:	mov	r1, r7
   14e50:	mov	r2, r6
   14e54:	bl	14ed8 <ftello64@plt+0x3a00>
   14e58:	b	14e1c <ftello64@plt+0x3944>
   14e5c:	cmp	r5, #0
   14e60:	beq	14e78 <ftello64@plt+0x39a0>
   14e64:	mov	r0, r8
   14e68:	bl	14fc4 <ftello64@plt+0x3aec>
   14e6c:	mov	r0, r7
   14e70:	sub	sp, fp, #28
   14e74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e78:	mov	r0, r7
   14e7c:	mov	r1, sl
   14e80:	mov	r2, #4
   14e84:	sub	sp, fp, #28
   14e88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e8c:	b	161fc <ftello64@plt+0x4d24>
   14e90:	bl	165c4 <ftello64@plt+0x50ec>
   14e94:	subs	r2, r2, #1
   14e98:	sbc	r3, r3, #0
   14e9c:	b	14a8c <ftello64@plt+0x35b4>
   14ea0:	push	{fp, lr}
   14ea4:	mov	fp, sp
   14ea8:	sub	sp, sp, #8
   14eac:	movw	r1, #29072	; 0x7190
   14eb0:	movt	r1, #1
   14eb4:	str	r1, [sp]
   14eb8:	movw	r2, #20424	; 0x4fc8
   14ebc:	movt	r2, #1
   14ec0:	movw	r3, #20440	; 0x4fd8
   14ec4:	movt	r3, #1
   14ec8:	mov	r1, #0
   14ecc:	bl	1763c <ftello64@plt+0x6164>
   14ed0:	mov	sp, fp
   14ed4:	pop	{fp, pc}
   14ed8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14edc:	add	fp, sp, #24
   14ee0:	sub	sp, sp, #16
   14ee4:	mov	r5, r3
   14ee8:	mov	r9, r2
   14eec:	mov	r8, r1
   14ef0:	mov	r6, r0
   14ef4:	mov	r4, #0
   14ef8:	str	r4, [sp, #12]
   14efc:	str	r2, [sp, #8]
   14f00:	add	r1, sp, #8
   14f04:	bl	17f18 <ftello64@plt+0x6a40>
   14f08:	mov	r7, r0
   14f0c:	str	r4, [sp, #4]
   14f10:	str	r5, [sp]
   14f14:	mov	r1, sp
   14f18:	mov	r0, r6
   14f1c:	bl	17f18 <ftello64@plt+0x6a40>
   14f20:	mov	r4, r0
   14f24:	cmp	r7, #0
   14f28:	beq	14f7c <ftello64@plt+0x3aa4>
   14f2c:	cmp	r4, #0
   14f30:	beq	14f98 <ftello64@plt+0x3ac0>
   14f34:	ldr	r0, [r7, #4]
   14f38:	ldr	r1, [r4, #4]
   14f3c:	str	r1, [r7, #4]
   14f40:	str	r0, [r4, #4]
   14f44:	mov	r0, r6
   14f48:	mov	r1, r7
   14f4c:	bl	17ed8 <ftello64@plt+0x6a00>
   14f50:	cmp	r0, #0
   14f54:	beq	14f78 <ftello64@plt+0x3aa0>
   14f58:	mov	r0, r6
   14f5c:	mov	r1, r4
   14f60:	bl	17ed8 <ftello64@plt+0x6a00>
   14f64:	cmp	r0, #0
   14f68:	ldrne	r0, [r7, #4]
   14f6c:	strne	r0, [r8, r9, lsl #2]
   14f70:	subne	sp, fp, #24
   14f74:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   14f78:	bl	165c4 <ftello64@plt+0x50ec>
   14f7c:	mov	r0, #8
   14f80:	bl	1623c <ftello64@plt+0x4d64>
   14f84:	mov	r7, r0
   14f88:	str	r9, [r0]
   14f8c:	str	r9, [r0, #4]
   14f90:	cmp	r4, #0
   14f94:	bne	14f34 <ftello64@plt+0x3a5c>
   14f98:	mov	r0, #8
   14f9c:	bl	1623c <ftello64@plt+0x4d64>
   14fa0:	mov	r4, r0
   14fa4:	str	r5, [r0]
   14fa8:	str	r5, [r0, #4]
   14fac:	b	14f34 <ftello64@plt+0x3a5c>
   14fb0:	ldr	ip, [r0, r1, lsl #2]
   14fb4:	ldr	r3, [r0, r2, lsl #2]
   14fb8:	str	r3, [r0, r1, lsl #2]
   14fbc:	str	ip, [r0, r2, lsl #2]
   14fc0:	bx	lr
   14fc4:	b	17918 <ftello64@plt+0x6440>
   14fc8:	ldr	r0, [r0]
   14fcc:	udiv	r2, r0, r1
   14fd0:	mls	r0, r2, r1, r0
   14fd4:	bx	lr
   14fd8:	ldr	r1, [r1]
   14fdc:	ldr	r0, [r0]
   14fe0:	sub	r0, r0, r1
   14fe4:	clz	r0, r0
   14fe8:	lsr	r0, r0, #5
   14fec:	bx	lr
   14ff0:	cmp	r1, #0
   14ff4:	beq	1505c <ftello64@plt+0x3b84>
   14ff8:	push	{r4, r5, r6, r7, fp, lr}
   14ffc:	add	fp, sp, #16
   15000:	mov	r5, r1
   15004:	mov	r6, r0
   15008:	cmp	r0, #0
   1500c:	beq	15068 <ftello64@plt+0x3b90>
   15010:	movw	r1, #37004	; 0x908c
   15014:	movt	r1, #1
   15018:	mov	r0, r6
   1501c:	bl	170e0 <ftello64@plt+0x5c08>
   15020:	cmp	r0, #0
   15024:	beq	150b0 <ftello64@plt+0x3bd8>
   15028:	mov	r7, r0
   1502c:	mov	r1, r6
   15030:	bl	150dc <ftello64@plt+0x3c04>
   15034:	mov	r4, r0
   15038:	cmp	r5, #2048	; 0x800
   1503c:	movcs	r5, #2048	; 0x800
   15040:	add	r1, r0, #12
   15044:	mov	r0, r7
   15048:	mov	r2, #0
   1504c:	mov	r3, r5
   15050:	bl	113d0 <setvbuf@plt>
   15054:	mov	r0, r4
   15058:	pop	{r4, r5, r6, r7, fp, pc}
   1505c:	mov	r0, #0
   15060:	mov	r1, #0
   15064:	b	150dc <ftello64@plt+0x3c04>
   15068:	mov	r4, #0
   1506c:	mov	r0, #0
   15070:	mov	r1, r6
   15074:	bl	150dc <ftello64@plt+0x3c04>
   15078:	mov	r6, r0
   1507c:	str	r4, [r0, #12]
   15080:	cmp	r5, #1024	; 0x400
   15084:	movcs	r5, #1024	; 0x400
   15088:	add	r7, r0, #16
   1508c:	mov	r0, r7
   15090:	mov	r1, r5
   15094:	bl	15108 <ftello64@plt+0x3c30>
   15098:	cmp	r0, #0
   1509c:	beq	150bc <ftello64@plt+0x3be4>
   150a0:	mov	r0, r7
   150a4:	bl	156d8 <ftello64@plt+0x4200>
   150a8:	mov	r0, r6
   150ac:	pop	{r4, r5, r6, r7, fp, pc}
   150b0:	mov	r4, #0
   150b4:	mov	r0, r4
   150b8:	pop	{r4, r5, r6, r7, fp, pc}
   150bc:	bl	113b8 <__errno_location@plt>
   150c0:	mov	r5, r0
   150c4:	ldr	r7, [r0]
   150c8:	mov	r0, r6
   150cc:	bl	15168 <ftello64@plt+0x3c90>
   150d0:	str	r7, [r5]
   150d4:	mov	r0, r4
   150d8:	pop	{r4, r5, r6, r7, fp, pc}
   150dc:	push	{r4, r5, fp, lr}
   150e0:	add	fp, sp, #8
   150e4:	mov	r4, r1
   150e8:	mov	r5, r0
   150ec:	movw	r0, #2076	; 0x81c
   150f0:	bl	1623c <ftello64@plt+0x4d64>
   150f4:	movw	r1, #21288	; 0x5328
   150f8:	movt	r1, #1
   150fc:	str	r5, [r0]
   15100:	stmib	r0, {r1, r4}
   15104:	pop	{r4, r5, fp, pc}
   15108:	push	{r4, r5, r6, sl, fp, lr}
   1510c:	add	fp, sp, #16
   15110:	mov	r4, #1
   15114:	cmp	r1, #1
   15118:	blt	15160 <ftello64@plt+0x3c88>
   1511c:	mov	r5, r0
   15120:	add	r6, r0, r1
   15124:	b	15134 <ftello64@plt+0x3c5c>
   15128:	add	r5, r5, r0
   1512c:	cmp	r5, r6
   15130:	bcs	15160 <ftello64@plt+0x3c88>
   15134:	sub	r1, r6, r5
   15138:	mov	r0, r5
   1513c:	mov	r2, #0
   15140:	bl	11490 <getrandom@plt>
   15144:	cmp	r0, #0
   15148:	bpl	15128 <ftello64@plt+0x3c50>
   1514c:	bl	113b8 <__errno_location@plt>
   15150:	ldr	r0, [r0]
   15154:	cmp	r0, #4
   15158:	beq	1512c <ftello64@plt+0x3c54>
   1515c:	mov	r4, #0
   15160:	mov	r0, r4
   15164:	pop	{r4, r5, r6, sl, fp, pc}
   15168:	push	{r4, r5, fp, lr}
   1516c:	add	fp, sp, #8
   15170:	mov	r5, r0
   15174:	ldr	r4, [r0]
   15178:	movw	r1, #2076	; 0x81c
   1517c:	mvn	r2, #0
   15180:	bl	11448 <__explicit_bzero_chk@plt>
   15184:	mov	r0, r5
   15188:	bl	17190 <ftello64@plt+0x5cb8>
   1518c:	cmp	r4, #0
   15190:	beq	151a0 <ftello64@plt+0x3cc8>
   15194:	mov	r0, r4
   15198:	pop	{r4, r5, fp, lr}
   1519c:	b	129a0 <ftello64@plt+0x14c8>
   151a0:	mov	r0, #0
   151a4:	pop	{r4, r5, fp, pc}
   151a8:	str	r1, [r0, #4]
   151ac:	bx	lr
   151b0:	str	r1, [r0, #8]
   151b4:	bx	lr
   151b8:	ldr	r3, [r0]
   151bc:	cmp	r3, #0
   151c0:	beq	151c8 <ftello64@plt+0x3cf0>
   151c4:	b	151d0 <ftello64@plt+0x3cf8>
   151c8:	add	r0, r0, #12
   151cc:	b	15258 <ftello64@plt+0x3d80>
   151d0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   151d4:	add	fp, sp, #24
   151d8:	mov	r6, r2
   151dc:	mov	r4, r1
   151e0:	mov	r9, r0
   151e4:	ldr	r3, [r0]
   151e8:	mov	r0, r1
   151ec:	mov	r1, #1
   151f0:	bl	11484 <fread_unlocked@plt>
   151f4:	mov	r7, r0
   151f8:	sub	r6, r6, r0
   151fc:	bl	113b8 <__errno_location@plt>
   15200:	cmp	r6, #0
   15204:	beq	15254 <ftello64@plt+0x3d7c>
   15208:	mov	r8, r0
   1520c:	ldr	r5, [r8]
   15210:	ldr	r0, [r9]
   15214:	bl	11304 <ferror_unlocked@plt>
   15218:	cmp	r0, #0
   1521c:	moveq	r5, r0
   15220:	str	r5, [r8]
   15224:	ldr	r1, [r9, #4]
   15228:	ldr	r0, [r9, #8]
   1522c:	blx	r1
   15230:	add	r4, r4, r7
   15234:	ldr	r3, [r9]
   15238:	mov	r0, r4
   1523c:	mov	r1, #1
   15240:	mov	r2, r6
   15244:	bl	11484 <fread_unlocked@plt>
   15248:	mov	r7, r0
   1524c:	subs	r6, r6, r0
   15250:	bne	1520c <ftello64@plt+0x3d34>
   15254:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15258:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1525c:	add	fp, sp, #24
   15260:	mov	r5, r2
   15264:	mov	r6, r1
   15268:	mov	r8, r0
   1526c:	mov	r7, r0
   15270:	ldr	r4, [r7], #1040	; 0x410
   15274:	sub	r0, r7, r4
   15278:	add	r1, r0, #1024	; 0x400
   1527c:	cmp	r4, r2
   15280:	bcs	152f8 <ftello64@plt+0x3e20>
   15284:	add	r9, r8, #4
   15288:	mov	r0, r6
   1528c:	mov	r2, r4
   15290:	bl	11238 <memcpy@plt>
   15294:	sub	r5, r5, r4
   15298:	add	r6, r6, r4
   1529c:	tst	r6, #3
   152a0:	beq	152dc <ftello64@plt+0x3e04>
   152a4:	mov	r0, r9
   152a8:	mov	r1, r7
   152ac:	bl	15398 <ftello64@plt+0x3ec0>
   152b0:	mov	r4, #1024	; 0x400
   152b4:	cmp	r5, #1024	; 0x400
   152b8:	mov	r1, r7
   152bc:	bhi	15288 <ftello64@plt+0x3db0>
   152c0:	b	152fc <ftello64@plt+0x3e24>
   152c4:	mov	r0, r9
   152c8:	mov	r1, r6
   152cc:	bl	15398 <ftello64@plt+0x3ec0>
   152d0:	subs	r5, r5, #1024	; 0x400
   152d4:	add	r6, r6, #1024	; 0x400
   152d8:	beq	15318 <ftello64@plt+0x3e40>
   152dc:	cmp	r5, #1024	; 0x400
   152e0:	bcs	152c4 <ftello64@plt+0x3dec>
   152e4:	mov	r0, r9
   152e8:	mov	r1, r7
   152ec:	bl	15398 <ftello64@plt+0x3ec0>
   152f0:	mov	r4, #1024	; 0x400
   152f4:	b	152fc <ftello64@plt+0x3e24>
   152f8:	mov	r7, r1
   152fc:	mov	r0, r6
   15300:	mov	r1, r7
   15304:	mov	r2, r5
   15308:	bl	11238 <memcpy@plt>
   1530c:	sub	r0, r4, r5
   15310:	str	r0, [r8]
   15314:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15318:	mov	r0, #0
   1531c:	str	r0, [r8]
   15320:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15324:	b	15168 <ftello64@plt+0x3c90>
   15328:	push	{fp, lr}
   1532c:	mov	fp, sp
   15330:	cmp	r0, #0
   15334:	beq	15394 <ftello64@plt+0x3ebc>
   15338:	mov	r4, r0
   1533c:	movw	r0, #41260	; 0xa12c
   15340:	movt	r0, #2
   15344:	ldr	r5, [r0]
   15348:	bl	113b8 <__errno_location@plt>
   1534c:	ldr	r6, [r0]
   15350:	movw	r0, #37007	; 0x908f
   15354:	movt	r0, #1
   15358:	movw	r1, #37023	; 0x909f
   1535c:	movt	r1, #1
   15360:	cmp	r6, #0
   15364:	moveq	r1, r0
   15368:	mov	r0, #0
   1536c:	mov	r2, #5
   15370:	bl	11274 <dcgettext@plt>
   15374:	mov	r7, r0
   15378:	mov	r0, r4
   1537c:	bl	14620 <ftello64@plt+0x3148>
   15380:	mov	r3, r0
   15384:	mov	r0, r5
   15388:	mov	r1, r6
   1538c:	mov	r2, r7
   15390:	bl	1131c <error@plt>
   15394:	bl	114a8 <abort@plt>
   15398:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1539c:	add	fp, sp, #28
   153a0:	sub	sp, sp, #36	; 0x24
   153a4:	str	r1, [sp, #24]
   153a8:	mov	r9, r0
   153ac:	ldr	sl, [r0, #1024]	; 0x400
   153b0:	ldr	r0, [r0, #1028]	; 0x404
   153b4:	ldr	r1, [r9, #1032]	; 0x408
   153b8:	add	r1, r1, #1
   153bc:	str	r1, [r9, #1032]	; 0x408
   153c0:	add	r6, r1, r0
   153c4:	add	r0, r9, #512	; 0x200
   153c8:	str	r0, [sp, #28]
   153cc:	mov	r0, #0
   153d0:	str	r0, [sp, #32]
   153d4:	mov	r4, r9
   153d8:	ldr	r8, [sp, #32]
   153dc:	ldr	r7, [r4, r8]!
   153e0:	ldr	r5, [r4, #512]	; 0x200
   153e4:	mov	r0, r9
   153e8:	mov	r1, r7
   153ec:	bl	156c8 <ftello64@plt+0x41f0>
   153f0:	eor	r1, sl, sl, lsl #13
   153f4:	add	r5, r1, r5
   153f8:	add	r1, r5, r6
   153fc:	add	r0, r1, r0
   15400:	str	r0, [r4]
   15404:	lsr	r1, r0, #8
   15408:	mov	r0, r9
   1540c:	bl	156c8 <ftello64@plt+0x41f0>
   15410:	add	r6, r0, r7
   15414:	mov	r0, r6
   15418:	bl	156d4 <ftello64@plt+0x41fc>
   1541c:	ldr	r0, [sp, #24]
   15420:	str	r6, [r0, r8]!
   15424:	mov	sl, r0
   15428:	mov	r0, r5
   1542c:	bl	156d4 <ftello64@plt+0x41fc>
   15430:	eor	r0, r5, r5, lsr #6
   15434:	ldr	r5, [r4, #4]
   15438:	ldr	r1, [r4, #516]	; 0x204
   1543c:	add	r7, r0, r1
   15440:	add	r6, r7, r6
   15444:	mov	r0, r9
   15448:	mov	r1, r5
   1544c:	bl	156c8 <ftello64@plt+0x41f0>
   15450:	add	r0, r6, r0
   15454:	str	r0, [r4, #4]
   15458:	lsr	r1, r0, #8
   1545c:	mov	r0, r9
   15460:	bl	156c8 <ftello64@plt+0x41f0>
   15464:	add	r0, r0, r5
   15468:	bl	156d4 <ftello64@plt+0x41fc>
   1546c:	str	r0, [sl, #4]
   15470:	eor	r1, r7, r7, lsl #2
   15474:	ldr	r5, [r4, #8]
   15478:	ldr	r2, [r4, #520]	; 0x208
   1547c:	add	r6, r2, r1
   15480:	add	r7, r6, r0
   15484:	mov	r0, r9
   15488:	mov	r1, r5
   1548c:	bl	156c8 <ftello64@plt+0x41f0>
   15490:	add	r0, r7, r0
   15494:	str	r0, [r4, #8]
   15498:	lsr	r1, r0, #8
   1549c:	mov	r0, r9
   154a0:	bl	156c8 <ftello64@plt+0x41f0>
   154a4:	add	r5, r0, r5
   154a8:	mov	r0, r5
   154ac:	bl	156d4 <ftello64@plt+0x41fc>
   154b0:	str	r5, [sl, #8]
   154b4:	mov	r7, sl
   154b8:	mov	r0, r6
   154bc:	bl	156d4 <ftello64@plt+0x41fc>
   154c0:	eor	r0, r6, r6, lsr #16
   154c4:	ldr	r6, [r4, #12]
   154c8:	ldr	r1, [r4, #524]	; 0x20c
   154cc:	add	sl, r0, r1
   154d0:	add	r5, sl, r5
   154d4:	mov	r0, r9
   154d8:	mov	r1, r6
   154dc:	bl	156c8 <ftello64@plt+0x41f0>
   154e0:	add	r0, r5, r0
   154e4:	str	r0, [r4, #12]
   154e8:	lsr	r1, r0, #8
   154ec:	mov	r0, r9
   154f0:	bl	156c8 <ftello64@plt+0x41f0>
   154f4:	add	r6, r0, r6
   154f8:	mov	r0, r6
   154fc:	bl	156d4 <ftello64@plt+0x41fc>
   15500:	str	r6, [r7, #12]
   15504:	add	r8, r8, #16
   15508:	str	r8, [sp, #32]
   1550c:	add	r4, r9, r8
   15510:	ldr	r0, [sp, #28]
   15514:	cmp	r4, r0
   15518:	bcc	153d4 <ftello64@plt+0x3efc>
   1551c:	ldr	r0, [sp, #24]
   15520:	ldr	r1, [sp, #32]
   15524:	add	r0, r0, r1
   15528:	str	r0, [sp, #20]
   1552c:	add	r0, r9, #1024	; 0x400
   15530:	str	r0, [sp, #4]
   15534:	mov	r8, #0
   15538:	str	r4, [sp, #8]
   1553c:	add	r0, r4, r8
   15540:	str	r0, [sp, #28]
   15544:	ldr	r7, [r0, #-512]	; 0xfffffe00
   15548:	ldr	r5, [r4, r8]
   1554c:	mov	r0, r9
   15550:	mov	r1, r5
   15554:	bl	156c8 <ftello64@plt+0x41f0>
   15558:	eor	r1, sl, sl, lsl #13
   1555c:	add	r7, r1, r7
   15560:	add	r1, r7, r6
   15564:	add	r0, r1, r0
   15568:	str	r0, [r4, r8]
   1556c:	lsr	r1, r0, #8
   15570:	mov	r0, r9
   15574:	bl	156c8 <ftello64@plt+0x41f0>
   15578:	add	r5, r0, r5
   1557c:	mov	r0, r5
   15580:	bl	156d4 <ftello64@plt+0x41fc>
   15584:	ldr	r0, [sp, #20]
   15588:	str	r5, [r0, r8]
   1558c:	mov	r0, r7
   15590:	bl	156d4 <ftello64@plt+0x41fc>
   15594:	ldr	r0, [sp, #28]
   15598:	ldr	r0, [r0, #-508]	; 0xfffffe04
   1559c:	eor	r1, r7, r7, lsr #6
   155a0:	add	r0, r1, r0
   155a4:	str	r0, [sp, #12]
   155a8:	add	r7, r0, r5
   155ac:	add	r0, r9, r8
   155b0:	ldr	r4, [sp, #32]
   155b4:	add	r6, r0, r4
   155b8:	str	r6, [sp, #16]
   155bc:	ldr	r5, [r6, #4]
   155c0:	mov	r0, r9
   155c4:	mov	r1, r5
   155c8:	bl	156c8 <ftello64@plt+0x41f0>
   155cc:	add	r0, r7, r0
   155d0:	str	r0, [r6, #4]
   155d4:	lsr	r1, r0, #8
   155d8:	mov	r0, r9
   155dc:	bl	156c8 <ftello64@plt+0x41f0>
   155e0:	add	r0, r0, r5
   155e4:	bl	156d4 <ftello64@plt+0x41fc>
   155e8:	ldr	r1, [sp, #24]
   155ec:	add	r1, r1, r8
   155f0:	add	sl, r1, r4
   155f4:	str	r0, [sl, #4]
   155f8:	ldr	r1, [sp, #12]
   155fc:	eor	r1, r1, r1, lsl #2
   15600:	ldr	r3, [sp, #28]
   15604:	ldr	r2, [r3, #-504]	; 0xfffffe08
   15608:	add	r5, r2, r1
   1560c:	add	r4, r5, r0
   15610:	ldr	r6, [r3, #8]
   15614:	mov	r7, r3
   15618:	mov	r0, r9
   1561c:	mov	r1, r6
   15620:	bl	156c8 <ftello64@plt+0x41f0>
   15624:	add	r0, r4, r0
   15628:	str	r0, [r7, #8]
   1562c:	lsr	r1, r0, #8
   15630:	mov	r0, r9
   15634:	bl	156c8 <ftello64@plt+0x41f0>
   15638:	add	r6, r0, r6
   1563c:	mov	r0, r6
   15640:	bl	156d4 <ftello64@plt+0x41fc>
   15644:	str	r6, [sl, #8]
   15648:	mov	r0, r5
   1564c:	bl	156d4 <ftello64@plt+0x41fc>
   15650:	eor	r0, r5, r5, lsr #16
   15654:	ldr	r1, [r7, #-500]	; 0xfffffe0c
   15658:	add	sl, r0, r1
   1565c:	add	r4, sl, r6
   15660:	ldr	r6, [sp, #16]
   15664:	ldr	r5, [r6, #12]
   15668:	mov	r0, r9
   1566c:	mov	r1, r5
   15670:	bl	156c8 <ftello64@plt+0x41f0>
   15674:	add	r0, r4, r0
   15678:	ldr	r4, [sp, #8]
   1567c:	str	r0, [r6, #12]
   15680:	lsr	r1, r0, #8
   15684:	mov	r0, r9
   15688:	bl	156c8 <ftello64@plt+0x41f0>
   1568c:	add	r6, r0, r5
   15690:	mov	r0, r6
   15694:	bl	156d4 <ftello64@plt+0x41fc>
   15698:	ldr	r0, [sp, #20]
   1569c:	add	r0, r0, r8
   156a0:	str	r6, [r0, #12]
   156a4:	add	r0, r7, #16
   156a8:	add	r8, r8, #16
   156ac:	ldr	r1, [sp, #4]
   156b0:	cmp	r0, r1
   156b4:	bcc	1553c <ftello64@plt+0x4064>
   156b8:	str	sl, [r9, #1024]	; 0x400
   156bc:	str	r6, [r9, #1028]	; 0x404
   156c0:	sub	sp, fp, #28
   156c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156c8:	and	r1, r1, #1020	; 0x3fc
   156cc:	ldr	r0, [r0, r1]
   156d0:	bx	lr
   156d4:	bx	lr
   156d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   156dc:	add	fp, sp, #28
   156e0:	sub	sp, sp, #52	; 0x34
   156e4:	str	r0, [sp, #36]	; 0x24
   156e8:	add	sl, r0, #28
   156ec:	movw	r4, #57178	; 0xdf5a
   156f0:	movt	r4, #4967	; 0x1367
   156f4:	movw	r9, #89	; 0x59
   156f8:	movt	r9, #38361	; 0x95d9
   156fc:	movw	ip, #15947	; 0x3e4b
   15700:	movt	ip, #49942	; 0xc316
   15704:	movw	r5, #6872	; 0x1ad8
   15708:	movt	r5, #3906	; 0xf42
   1570c:	movw	r6, #19064	; 0x4a78
   15710:	movt	r6, #55594	; 0xd92a
   15714:	movw	r2, #15433	; 0x3c49
   15718:	movt	r2, #42266	; 0xa51a
   1571c:	movw	r7, #59931	; 0xea1b
   15720:	movt	r7, #50415	; 0xc4ef
   15724:	movw	r1, #37145	; 0x9119
   15728:	movt	r1, #12384	; 0x3060
   1572c:	mov	r3, #0
   15730:	str	r5, [fp, #-32]	; 0xffffffe0
   15734:	str	r2, [sp, #40]	; 0x28
   15738:	str	r1, [fp, #-36]	; 0xffffffdc
   1573c:	str	r3, [sp, #32]
   15740:	ldr	r0, [sp, #36]	; 0x24
   15744:	add	r8, r0, r3, lsl #2
   15748:	ldr	r0, [r8, #4]
   1574c:	str	r0, [sp, #24]
   15750:	ldr	r0, [r8, #8]
   15754:	ldr	r1, [r8, #12]
   15758:	str	r1, [sp, #12]
   1575c:	ldr	r1, [r8, #16]
   15760:	str	r1, [sp, #4]
   15764:	ldr	r1, [r8, #20]
   15768:	str	r1, [sp, #20]
   1576c:	ldr	r1, [r8, #24]
   15770:	str	r1, [sp, #16]
   15774:	add	r5, r0, ip
   15778:	ldr	r0, [sl, #-28]	; 0xffffffe4
   1577c:	str	r0, [sp, #8]
   15780:	ldr	r0, [sl]
   15784:	str	r0, [sp, #28]
   15788:	mov	r0, r5
   1578c:	bl	156d4 <ftello64@plt+0x41fc>
   15790:	ldr	r0, [sp, #24]
   15794:	add	r9, r0, r9
   15798:	add	r0, r5, r9
   1579c:	eor	r1, r0, r5, lsr #2
   157a0:	str	r1, [sp, #24]
   157a4:	ldr	r0, [sp, #4]
   157a8:	add	r0, r0, r6
   157ac:	add	r6, r0, r1
   157b0:	mov	r0, r6
   157b4:	bl	156d4 <ftello64@plt+0x41fc>
   157b8:	ldr	r0, [sp, #8]
   157bc:	add	r0, r0, r4
   157c0:	eor	r1, r0, r9, lsl #11
   157c4:	str	r1, [sp, #8]
   157c8:	ldr	r0, [sp, #12]
   157cc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   157d0:	add	r0, r0, r2
   157d4:	add	r4, r0, r1
   157d8:	add	r0, r6, r4
   157dc:	eor	r1, r0, r6, lsr #16
   157e0:	str	r1, [fp, #-32]	; 0xffffffe0
   157e4:	ldr	r0, [sp, #16]
   157e8:	add	r0, r0, r7
   157ec:	add	r7, r0, r1
   157f0:	mov	r0, r7
   157f4:	bl	156d4 <ftello64@plt+0x41fc>
   157f8:	add	r0, r4, r5
   157fc:	eor	r4, r0, r4, lsl #8
   15800:	ldr	r0, [sp, #20]
   15804:	ldr	r1, [sp, #40]	; 0x28
   15808:	add	r0, r0, r1
   1580c:	add	r5, r0, r4
   15810:	add	r0, r7, r5
   15814:	eor	r9, r0, r7, lsr #4
   15818:	ldr	r0, [sp, #8]
   1581c:	add	r0, r9, r0
   15820:	bl	156d4 <ftello64@plt+0x41fc>
   15824:	add	r1, r6, r5
   15828:	eor	r6, r1, r5, lsl #10
   1582c:	ldr	r1, [sp, #28]
   15830:	ldr	r2, [fp, #-36]	; 0xffffffdc
   15834:	add	r1, r1, r2
   15838:	add	r2, r1, r6
   1583c:	add	r1, r0, r2
   15840:	eor	r1, r1, r0, lsr #9
   15844:	add	ip, r1, r4
   15848:	ldr	r5, [fp, #-32]	; 0xffffffe0
   1584c:	add	r3, r7, r2
   15850:	eor	r7, r3, r2, lsl #8
   15854:	ldr	r3, [sp, #32]
   15858:	mov	r2, r9
   1585c:	ldr	r4, [sp, #24]
   15860:	add	r9, r7, r4
   15864:	add	r4, r0, r9
   15868:	str	r4, [sl, #-28]	; 0xffffffe4
   1586c:	stmib	r8, {r9, ip}
   15870:	str	r5, [r8, #12]
   15874:	str	r6, [r8, #16]
   15878:	str	r2, [r8, #20]
   1587c:	str	r7, [r8, #24]
   15880:	str	r1, [sl]
   15884:	add	sl, sl, #32
   15888:	add	r3, r3, #8
   1588c:	cmp	r3, #256	; 0x100
   15890:	bcc	15730 <ftello64@plt+0x4258>
   15894:	ldr	r0, [sp, #36]	; 0x24
   15898:	add	r8, r0, #28
   1589c:	mov	r3, #0
   158a0:	mov	sl, r4
   158a4:	str	r2, [sp, #40]	; 0x28
   158a8:	str	r1, [fp, #-36]	; 0xffffffdc
   158ac:	str	r3, [sp, #32]
   158b0:	ldr	r0, [sp, #36]	; 0x24
   158b4:	add	r4, r0, r3, lsl #2
   158b8:	ldr	r0, [r4, #4]
   158bc:	str	r0, [sp, #24]
   158c0:	ldr	r0, [r4, #8]
   158c4:	ldr	r1, [r4, #12]
   158c8:	str	r1, [sp, #12]
   158cc:	ldr	r1, [r4, #16]
   158d0:	str	r1, [sp, #4]
   158d4:	ldr	r1, [r4, #20]
   158d8:	str	r1, [sp, #20]
   158dc:	ldr	r1, [r4, #24]
   158e0:	str	r1, [sp, #16]
   158e4:	add	r5, r0, ip
   158e8:	ldr	r0, [r8, #-28]	; 0xffffffe4
   158ec:	str	r0, [sp, #8]
   158f0:	ldr	r0, [r8]
   158f4:	str	r0, [sp, #28]
   158f8:	mov	r0, r5
   158fc:	bl	156d4 <ftello64@plt+0x41fc>
   15900:	ldr	r0, [sp, #24]
   15904:	add	r9, r0, r9
   15908:	add	r0, r5, r9
   1590c:	eor	r1, r0, r5, lsr #2
   15910:	str	r1, [sp, #24]
   15914:	ldr	r0, [sp, #4]
   15918:	add	r0, r0, r6
   1591c:	add	r6, r0, r1
   15920:	mov	r0, r6
   15924:	bl	156d4 <ftello64@plt+0x41fc>
   15928:	ldr	r0, [sp, #8]
   1592c:	add	r0, r0, sl
   15930:	eor	r2, r0, r9, lsl #11
   15934:	str	r2, [sp, #8]
   15938:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1593c:	ldr	r1, [sp, #12]
   15940:	add	r0, r1, r0
   15944:	add	sl, r0, r2
   15948:	add	r0, r6, sl
   1594c:	eor	r1, r0, r6, lsr #16
   15950:	str	r1, [fp, #-32]	; 0xffffffe0
   15954:	ldr	r0, [sp, #16]
   15958:	add	r0, r0, r7
   1595c:	add	r7, r0, r1
   15960:	mov	r0, r7
   15964:	bl	156d4 <ftello64@plt+0x41fc>
   15968:	add	r0, sl, r5
   1596c:	eor	sl, r0, sl, lsl #8
   15970:	ldr	r0, [sp, #20]
   15974:	ldr	r1, [sp, #40]	; 0x28
   15978:	add	r0, r0, r1
   1597c:	add	r5, r0, sl
   15980:	add	r0, r7, r5
   15984:	eor	r9, r0, r7, lsr #4
   15988:	ldr	r0, [sp, #8]
   1598c:	add	r0, r9, r0
   15990:	bl	156d4 <ftello64@plt+0x41fc>
   15994:	add	r1, r6, r5
   15998:	eor	r6, r1, r5, lsl #10
   1599c:	ldr	r1, [sp, #28]
   159a0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   159a4:	add	r1, r1, r2
   159a8:	add	r2, r1, r6
   159ac:	add	r1, r0, r2
   159b0:	eor	r1, r1, r0, lsr #9
   159b4:	add	ip, r1, sl
   159b8:	add	r3, r7, r2
   159bc:	eor	r5, r3, r2, lsl #8
   159c0:	ldr	r3, [sp, #32]
   159c4:	mov	r2, r9
   159c8:	ldr	r7, [sp, #24]
   159cc:	add	r9, r5, r7
   159d0:	mov	r7, r5
   159d4:	add	sl, r0, r9
   159d8:	str	sl, [r8, #-28]	; 0xffffffe4
   159dc:	stmib	r4, {r9, ip}
   159e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   159e4:	str	r0, [r4, #12]
   159e8:	str	r6, [r4, #16]
   159ec:	str	r2, [r4, #20]
   159f0:	str	r5, [r4, #24]
   159f4:	str	r1, [r8]
   159f8:	add	r8, r8, #32
   159fc:	add	r3, r3, #8
   15a00:	cmp	r3, #256	; 0x100
   15a04:	bcc	158a4 <ftello64@plt+0x43cc>
   15a08:	mov	r0, #0
   15a0c:	ldr	r1, [sp, #36]	; 0x24
   15a10:	str	r0, [r1, #1024]	; 0x400
   15a14:	str	r0, [r1, #1028]	; 0x404
   15a18:	str	r0, [r1, #1032]	; 0x408
   15a1c:	sub	sp, fp, #28
   15a20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a28:	add	fp, sp, #28
   15a2c:	sub	sp, sp, #124	; 0x7c
   15a30:	mov	r4, r2
   15a34:	mov	r9, r1
   15a38:	mov	r7, r0
   15a3c:	bl	113f4 <fileno@plt>
   15a40:	add	r1, sp, #16
   15a44:	bl	18844 <ftello64@plt+0x736c>
   15a48:	mov	r5, #8192	; 0x2000
   15a4c:	cmp	r0, #0
   15a50:	bmi	15ab8 <ftello64@plt+0x45e0>
   15a54:	ldr	r0, [sp, #32]
   15a58:	and	r0, r0, #61440	; 0xf000
   15a5c:	cmp	r0, #32768	; 0x8000
   15a60:	bne	15ab8 <ftello64@plt+0x45e0>
   15a64:	mov	r0, r7
   15a68:	bl	114d8 <ftello64@plt>
   15a6c:	cmp	r1, #0
   15a70:	bmi	15ab8 <ftello64@plt+0x45e0>
   15a74:	ldr	r2, [sp, #64]	; 0x40
   15a78:	ldr	r3, [sp, #68]	; 0x44
   15a7c:	subs	r6, r0, r2
   15a80:	sbcs	r6, r1, r3
   15a84:	bge	15ab8 <ftello64@plt+0x45e0>
   15a88:	subs	r0, r2, r0
   15a8c:	sbc	r1, r3, r1
   15a90:	mvn	r2, #-2147483647	; 0x80000001
   15a94:	subs	r2, r2, r0
   15a98:	rscs	r1, r1, #0
   15a9c:	bge	15ab4 <ftello64@plt+0x45dc>
   15aa0:	bl	113b8 <__errno_location@plt>
   15aa4:	mov	r1, #12
   15aa8:	str	r1, [r0]
   15aac:	mov	sl, #0
   15ab0:	b	15cb4 <ftello64@plt+0x47dc>
   15ab4:	add	r5, r0, #1
   15ab8:	mov	r0, r5
   15abc:	bl	16c90 <ftello64@plt+0x57b8>
   15ac0:	mov	sl, #0
   15ac4:	cmp	r0, #0
   15ac8:	beq	15cb4 <ftello64@plt+0x47dc>
   15acc:	mov	r8, r0
   15ad0:	str	r4, [sp, #4]
   15ad4:	mov	r1, #1
   15ad8:	mov	r2, r5
   15adc:	mov	r3, r7
   15ae0:	bl	112ec <fread@plt>
   15ae4:	mov	r4, r0
   15ae8:	cmp	r0, r5
   15aec:	str	r9, [sp, #12]
   15af0:	bne	15bb0 <ftello64@plt+0x46d8>
   15af4:	and	sl, r9, #2
   15af8:	mvn	r0, #-2147483648	; 0x80000000
   15afc:	str	r0, [sp, #8]
   15b00:	cmn	r5, #-2147483647	; 0x80000001
   15b04:	bne	15b58 <ftello64@plt+0x4680>
   15b08:	b	15c0c <ftello64@plt+0x4734>
   15b0c:	mov	r0, r8
   15b10:	mov	r1, r9
   15b14:	bl	16cc0 <ftello64@plt+0x57e8>
   15b18:	mov	r6, r0
   15b1c:	cmp	r0, #0
   15b20:	beq	15c14 <ftello64@plt+0x473c>
   15b24:	add	r0, r6, r4
   15b28:	sub	r5, r9, r4
   15b2c:	mov	r1, #1
   15b30:	mov	r2, r5
   15b34:	mov	r3, r7
   15b38:	bl	112ec <fread@plt>
   15b3c:	add	r4, r0, r4
   15b40:	cmp	r0, r5
   15b44:	mov	r8, r6
   15b48:	mov	r5, r9
   15b4c:	bne	15bb8 <ftello64@plt+0x46e0>
   15b50:	cmn	r5, #-2147483647	; 0x80000001
   15b54:	beq	15c0c <ftello64@plt+0x4734>
   15b58:	mvn	r0, #-2147483648	; 0x80000000
   15b5c:	eor	r0, r0, r5, lsr #1
   15b60:	cmp	r5, r0
   15b64:	mvn	r9, #-2147483648	; 0x80000000
   15b68:	addcc	r9, r5, r5, lsr #1
   15b6c:	cmp	sl, #0
   15b70:	beq	15b0c <ftello64@plt+0x4634>
   15b74:	mov	r0, r9
   15b78:	bl	16c90 <ftello64@plt+0x57b8>
   15b7c:	cmp	r0, #0
   15b80:	beq	15c14 <ftello64@plt+0x473c>
   15b84:	mov	r6, r0
   15b88:	mov	r1, r8
   15b8c:	mov	r2, r5
   15b90:	bl	11238 <memcpy@plt>
   15b94:	mov	r0, r8
   15b98:	mov	r1, r5
   15b9c:	mvn	r2, #0
   15ba0:	bl	11448 <__explicit_bzero_chk@plt>
   15ba4:	mov	r0, r8
   15ba8:	bl	17190 <ftello64@plt+0x5cb8>
   15bac:	b	15b24 <ftello64@plt+0x464c>
   15bb0:	mov	r9, r5
   15bb4:	mov	r6, r8
   15bb8:	bl	113b8 <__errno_location@plt>
   15bbc:	ldr	r5, [r0]
   15bc0:	mov	r0, r7
   15bc4:	bl	11220 <ferror@plt>
   15bc8:	cmp	r0, #0
   15bcc:	beq	15bd8 <ftello64@plt+0x4700>
   15bd0:	mov	r8, r6
   15bd4:	b	15c1c <ftello64@plt+0x4744>
   15bd8:	sub	r0, r9, #1
   15bdc:	cmp	r4, r0
   15be0:	bcs	15ca0 <ftello64@plt+0x47c8>
   15be4:	add	r1, r4, #1
   15be8:	ldr	r0, [sp, #12]
   15bec:	tst	r0, #2
   15bf0:	bne	15c54 <ftello64@plt+0x477c>
   15bf4:	mov	r0, r6
   15bf8:	bl	16cc0 <ftello64@plt+0x57e8>
   15bfc:	mov	sl, r0
   15c00:	cmp	r0, #0
   15c04:	moveq	sl, r6
   15c08:	b	15ca4 <ftello64@plt+0x47cc>
   15c0c:	mov	r5, #12
   15c10:	b	15c20 <ftello64@plt+0x4748>
   15c14:	bl	113b8 <__errno_location@plt>
   15c18:	ldr	r5, [r0]
   15c1c:	str	r9, [sp, #8]
   15c20:	ldr	r0, [sp, #12]
   15c24:	mov	sl, #0
   15c28:	tst	r0, #2
   15c2c:	beq	15c40 <ftello64@plt+0x4768>
   15c30:	mov	r0, r8
   15c34:	ldr	r1, [sp, #8]
   15c38:	mvn	r2, #0
   15c3c:	bl	11448 <__explicit_bzero_chk@plt>
   15c40:	mov	r0, r8
   15c44:	bl	17190 <ftello64@plt+0x5cb8>
   15c48:	bl	113b8 <__errno_location@plt>
   15c4c:	str	r5, [r0]
   15c50:	b	15cb4 <ftello64@plt+0x47dc>
   15c54:	mov	r0, r1
   15c58:	bl	16c90 <ftello64@plt+0x57b8>
   15c5c:	cmp	r0, #0
   15c60:	beq	15c90 <ftello64@plt+0x47b8>
   15c64:	mov	sl, r0
   15c68:	mov	r1, r6
   15c6c:	mov	r2, r4
   15c70:	bl	11238 <memcpy@plt>
   15c74:	mov	r0, r6
   15c78:	mov	r1, r9
   15c7c:	mvn	r2, #0
   15c80:	bl	11448 <__explicit_bzero_chk@plt>
   15c84:	mov	r0, r6
   15c88:	bl	17190 <ftello64@plt+0x5cb8>
   15c8c:	b	15ca4 <ftello64@plt+0x47cc>
   15c90:	add	r0, r6, r4
   15c94:	sub	r1, r9, r4
   15c98:	mvn	r2, #0
   15c9c:	bl	11448 <__explicit_bzero_chk@plt>
   15ca0:	mov	sl, r6
   15ca4:	ldr	r1, [sp, #4]
   15ca8:	mov	r0, #0
   15cac:	strb	r0, [sl, r4]
   15cb0:	str	r4, [r1]
   15cb4:	mov	r0, sl
   15cb8:	sub	sp, fp, #28
   15cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15cc0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15cc4:	add	fp, sp, #24
   15cc8:	mov	r5, r2
   15ccc:	mov	r6, r1
   15cd0:	movw	r2, #37042	; 0x90b2
   15cd4:	movt	r2, #1
   15cd8:	movw	r1, #37038	; 0x90ae
   15cdc:	movt	r1, #1
   15ce0:	tst	r6, #1
   15ce4:	moveq	r1, r2
   15ce8:	bl	1146c <fopen64@plt>
   15cec:	mov	r4, #0
   15cf0:	cmp	r0, #0
   15cf4:	beq	15d64 <ftello64@plt+0x488c>
   15cf8:	mov	r7, r0
   15cfc:	ands	r8, r6, #2
   15d00:	beq	15d18 <ftello64@plt+0x4840>
   15d04:	mov	r0, r7
   15d08:	mov	r1, #0
   15d0c:	mov	r2, #2
   15d10:	mov	r3, #0
   15d14:	bl	113d0 <setvbuf@plt>
   15d18:	mov	r0, r7
   15d1c:	mov	r1, r6
   15d20:	mov	r2, r5
   15d24:	bl	15a24 <ftello64@plt+0x454c>
   15d28:	mov	r6, r0
   15d2c:	mov	r0, r7
   15d30:	bl	129a0 <ftello64@plt+0x14c8>
   15d34:	cmp	r0, #0
   15d38:	beq	15d6c <ftello64@plt+0x4894>
   15d3c:	cmp	r6, #0
   15d40:	beq	15d64 <ftello64@plt+0x488c>
   15d44:	cmp	r8, #0
   15d48:	beq	15d5c <ftello64@plt+0x4884>
   15d4c:	ldr	r1, [r5]
   15d50:	mov	r0, r6
   15d54:	mvn	r2, #0
   15d58:	bl	11448 <__explicit_bzero_chk@plt>
   15d5c:	mov	r0, r6
   15d60:	bl	17190 <ftello64@plt+0x5cb8>
   15d64:	mov	r0, r4
   15d68:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15d6c:	mov	r0, r6
   15d70:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15d74:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15d78:	add	fp, sp, #24
   15d7c:	sub	sp, sp, #32
   15d80:	mov	r4, r2
   15d84:	mov	r8, r0
   15d88:	ldr	r6, [fp, #12]
   15d8c:	ldr	r7, [fp, #8]
   15d90:	cmp	r1, #0
   15d94:	beq	15dbc <ftello64@plt+0x48e4>
   15d98:	mov	r5, r1
   15d9c:	str	r4, [sp]
   15da0:	str	r3, [sp, #4]
   15da4:	movw	r2, #37045	; 0x90b5
   15da8:	movt	r2, #1
   15dac:	mov	r0, r8
   15db0:	mov	r1, #1
   15db4:	mov	r3, r5
   15db8:	b	15dd4 <ftello64@plt+0x48fc>
   15dbc:	str	r3, [sp]
   15dc0:	movw	r2, #37057	; 0x90c1
   15dc4:	movt	r2, #1
   15dc8:	mov	r0, r8
   15dcc:	mov	r1, #1
   15dd0:	mov	r3, r4
   15dd4:	bl	1140c <__fprintf_chk@plt>
   15dd8:	movw	r1, #37064	; 0x90c8
   15ddc:	movt	r1, #1
   15de0:	mov	r0, #0
   15de4:	mov	r2, #5
   15de8:	bl	11274 <dcgettext@plt>
   15dec:	mov	r3, r0
   15df0:	movw	r0, #2022	; 0x7e6
   15df4:	str	r0, [sp]
   15df8:	movw	r2, #37782	; 0x9396
   15dfc:	movt	r2, #1
   15e00:	mov	r0, r8
   15e04:	mov	r1, #1
   15e08:	bl	1140c <__fprintf_chk@plt>
   15e0c:	movw	r4, #36405	; 0x8e35
   15e10:	movt	r4, #1
   15e14:	mov	r0, r4
   15e18:	mov	r1, r8
   15e1c:	bl	111d8 <fputs_unlocked@plt>
   15e20:	movw	r1, #37068	; 0x90cc
   15e24:	movt	r1, #1
   15e28:	mov	r0, #0
   15e2c:	mov	r2, #5
   15e30:	bl	11274 <dcgettext@plt>
   15e34:	mov	r2, r0
   15e38:	movw	r3, #37239	; 0x9177
   15e3c:	movt	r3, #1
   15e40:	mov	r0, r8
   15e44:	mov	r1, #1
   15e48:	bl	1140c <__fprintf_chk@plt>
   15e4c:	mov	r0, r4
   15e50:	mov	r1, r8
   15e54:	bl	111d8 <fputs_unlocked@plt>
   15e58:	cmp	r6, #9
   15e5c:	bhi	15e98 <ftello64@plt+0x49c0>
   15e60:	add	r0, pc, #0
   15e64:	ldr	pc, [r0, r6, lsl #2]
   15e68:	muleq	r1, r0, lr
   15e6c:	andeq	r5, r1, r4, lsr #29
   15e70:	ldrdeq	r5, [r1], -r4
   15e74:	strdeq	r5, [r1], -ip
   15e78:	andeq	r5, r1, r4, lsr #30
   15e7c:	andeq	r5, r1, ip, asr #30
   15e80:	andeq	r5, r1, r4, ror pc
   15e84:	andeq	r5, r1, ip, lsr #31
   15e88:	andeq	r6, r1, ip, asr #32
   15e8c:	strdeq	r5, [r1], -r4
   15e90:	sub	sp, fp, #24
   15e94:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15e98:	movw	r1, #37592	; 0x92d8
   15e9c:	movt	r1, #1
   15ea0:	b	15ffc <ftello64@plt+0x4b24>
   15ea4:	movw	r1, #37273	; 0x9199
   15ea8:	movt	r1, #1
   15eac:	mov	r0, #0
   15eb0:	mov	r2, #5
   15eb4:	bl	11274 <dcgettext@plt>
   15eb8:	mov	r2, r0
   15ebc:	ldr	r3, [r7]
   15ec0:	mov	r0, r8
   15ec4:	mov	r1, #1
   15ec8:	sub	sp, fp, #24
   15ecc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15ed0:	b	1140c <__fprintf_chk@plt>
   15ed4:	movw	r1, #37289	; 0x91a9
   15ed8:	movt	r1, #1
   15edc:	mov	r0, #0
   15ee0:	mov	r2, #5
   15ee4:	bl	11274 <dcgettext@plt>
   15ee8:	mov	r2, r0
   15eec:	ldr	r3, [r7]
   15ef0:	ldr	r0, [r7, #4]
   15ef4:	str	r0, [sp]
   15ef8:	b	15fe8 <ftello64@plt+0x4b10>
   15efc:	movw	r1, #37312	; 0x91c0
   15f00:	movt	r1, #1
   15f04:	mov	r0, #0
   15f08:	mov	r2, #5
   15f0c:	bl	11274 <dcgettext@plt>
   15f10:	mov	r2, r0
   15f14:	ldr	r3, [r7]
   15f18:	ldmib	r7, {r0, r1}
   15f1c:	stm	sp, {r0, r1}
   15f20:	b	15fe8 <ftello64@plt+0x4b10>
   15f24:	movw	r1, #37340	; 0x91dc
   15f28:	movt	r1, #1
   15f2c:	mov	r0, #0
   15f30:	mov	r2, #5
   15f34:	bl	11274 <dcgettext@plt>
   15f38:	mov	r2, r0
   15f3c:	ldr	r3, [r7]
   15f40:	ldmib	r7, {r0, r1, r7}
   15f44:	stm	sp, {r0, r1, r7}
   15f48:	b	15fe8 <ftello64@plt+0x4b10>
   15f4c:	movw	r1, #37372	; 0x91fc
   15f50:	movt	r1, #1
   15f54:	mov	r0, #0
   15f58:	mov	r2, #5
   15f5c:	bl	11274 <dcgettext@plt>
   15f60:	mov	r2, r0
   15f64:	ldr	r3, [r7]
   15f68:	ldmib	r7, {r0, r1, r6, r7}
   15f6c:	stm	sp, {r0, r1, r6, r7}
   15f70:	b	15fe8 <ftello64@plt+0x4b10>
   15f74:	movw	r1, #37408	; 0x9220
   15f78:	movt	r1, #1
   15f7c:	mov	r0, #0
   15f80:	mov	r2, #5
   15f84:	bl	11274 <dcgettext@plt>
   15f88:	mov	r2, r0
   15f8c:	ldr	r3, [r7]
   15f90:	ldmib	r7, {r0, r1, r6}
   15f94:	ldr	r5, [r7, #16]
   15f98:	ldr	r7, [r7, #20]
   15f9c:	stm	sp, {r0, r1, r6}
   15fa0:	str	r5, [sp, #12]
   15fa4:	str	r7, [sp, #16]
   15fa8:	b	15fe8 <ftello64@plt+0x4b10>
   15fac:	movw	r1, #37448	; 0x9248
   15fb0:	movt	r1, #1
   15fb4:	mov	r0, #0
   15fb8:	mov	r2, #5
   15fbc:	bl	11274 <dcgettext@plt>
   15fc0:	mov	r2, r0
   15fc4:	ldr	r3, [r7]
   15fc8:	ldmib	r7, {r0, r1, r6}
   15fcc:	ldr	r5, [r7, #16]
   15fd0:	ldr	r4, [r7, #20]
   15fd4:	ldr	r7, [r7, #24]
   15fd8:	stm	sp, {r0, r1, r6}
   15fdc:	str	r5, [sp, #12]
   15fe0:	str	r4, [sp, #16]
   15fe4:	str	r7, [sp, #20]
   15fe8:	mov	r0, r8
   15fec:	mov	r1, #1
   15ff0:	b	1609c <ftello64@plt+0x4bc4>
   15ff4:	movw	r1, #37540	; 0x92a4
   15ff8:	movt	r1, #1
   15ffc:	mov	r0, #0
   16000:	mov	r2, #5
   16004:	bl	11274 <dcgettext@plt>
   16008:	mov	ip, r0
   1600c:	ldr	r3, [r7]
   16010:	ldr	r0, [r7, #4]
   16014:	ldr	r1, [r7, #8]
   16018:	ldr	r6, [r7, #12]
   1601c:	ldr	r5, [r7, #16]
   16020:	ldr	r4, [r7, #20]
   16024:	ldr	r2, [r7, #24]
   16028:	ldr	lr, [r7, #28]
   1602c:	ldr	r7, [r7, #32]
   16030:	stm	sp, {r0, r1, r6}
   16034:	str	r5, [sp, #12]
   16038:	str	r4, [sp, #16]
   1603c:	str	r2, [sp, #20]
   16040:	str	lr, [sp, #24]
   16044:	str	r7, [sp, #28]
   16048:	b	16090 <ftello64@plt+0x4bb8>
   1604c:	movw	r1, #37492	; 0x9274
   16050:	movt	r1, #1
   16054:	mov	r0, #0
   16058:	mov	r2, #5
   1605c:	bl	11274 <dcgettext@plt>
   16060:	mov	ip, r0
   16064:	ldr	r3, [r7]
   16068:	ldmib	r7, {r0, r1, r6}
   1606c:	ldr	r5, [r7, #16]
   16070:	ldr	r4, [r7, #20]
   16074:	ldr	r2, [r7, #24]
   16078:	ldr	r7, [r7, #28]
   1607c:	stm	sp, {r0, r1, r6}
   16080:	str	r5, [sp, #12]
   16084:	str	r4, [sp, #16]
   16088:	str	r2, [sp, #20]
   1608c:	str	r7, [sp, #24]
   16090:	mov	r0, r8
   16094:	mov	r1, #1
   16098:	mov	r2, ip
   1609c:	bl	1140c <__fprintf_chk@plt>
   160a0:	sub	sp, fp, #24
   160a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   160a8:	push	{r4, sl, fp, lr}
   160ac:	add	fp, sp, #8
   160b0:	sub	sp, sp, #8
   160b4:	mov	lr, #0
   160b8:	ldr	ip, [fp, #8]
   160bc:	ldr	r4, [ip, lr, lsl #2]
   160c0:	add	lr, lr, #1
   160c4:	cmp	r4, #0
   160c8:	bne	160bc <ftello64@plt+0x4be4>
   160cc:	sub	r4, lr, #1
   160d0:	str	ip, [sp]
   160d4:	str	r4, [sp, #4]
   160d8:	bl	15d74 <ftello64@plt+0x489c>
   160dc:	sub	sp, fp, #8
   160e0:	pop	{r4, sl, fp, pc}
   160e4:	push	{r4, r5, fp, lr}
   160e8:	add	fp, sp, #8
   160ec:	sub	sp, sp, #48	; 0x30
   160f0:	mov	ip, #0
   160f4:	ldr	r4, [fp, #8]
   160f8:	add	lr, sp, #8
   160fc:	ldr	r5, [r4]
   16100:	str	r5, [lr, ip, lsl #2]
   16104:	cmp	r5, #0
   16108:	beq	16120 <ftello64@plt+0x4c48>
   1610c:	add	ip, ip, #1
   16110:	add	r4, r4, #4
   16114:	cmp	ip, #10
   16118:	bne	160fc <ftello64@plt+0x4c24>
   1611c:	mov	ip, #10
   16120:	str	lr, [sp]
   16124:	str	ip, [sp, #4]
   16128:	bl	15d74 <ftello64@plt+0x489c>
   1612c:	sub	sp, fp, #8
   16130:	pop	{r4, r5, fp, pc}
   16134:	push	{fp, lr}
   16138:	mov	fp, sp
   1613c:	sub	sp, sp, #8
   16140:	add	ip, fp, #8
   16144:	str	ip, [sp, #4]
   16148:	str	ip, [sp]
   1614c:	bl	160e4 <ftello64@plt+0x4c0c>
   16150:	mov	sp, fp
   16154:	pop	{fp, pc}
   16158:	push	{fp, lr}
   1615c:	mov	fp, sp
   16160:	movw	r0, #41356	; 0xa18c
   16164:	movt	r0, #2
   16168:	ldr	r1, [r0]
   1616c:	movw	r0, #36405	; 0x8e35
   16170:	movt	r0, #1
   16174:	bl	111d8 <fputs_unlocked@plt>
   16178:	movw	r1, #37652	; 0x9314
   1617c:	movt	r1, #1
   16180:	mov	r0, #0
   16184:	mov	r2, #5
   16188:	bl	11274 <dcgettext@plt>
   1618c:	mov	r1, r0
   16190:	movw	r2, #37672	; 0x9328
   16194:	movt	r2, #1
   16198:	mov	r0, #1
   1619c:	bl	113e8 <__printf_chk@plt>
   161a0:	movw	r1, #37694	; 0x933e
   161a4:	movt	r1, #1
   161a8:	mov	r0, #0
   161ac:	mov	r2, #5
   161b0:	bl	11274 <dcgettext@plt>
   161b4:	mov	r1, r0
   161b8:	movw	r2, #35846	; 0x8c06
   161bc:	movt	r2, #1
   161c0:	movw	r3, #36214	; 0x8d76
   161c4:	movt	r3, #1
   161c8:	mov	r0, #1
   161cc:	bl	113e8 <__printf_chk@plt>
   161d0:	movw	r1, #37714	; 0x9352
   161d4:	movt	r1, #1
   161d8:	mov	r0, #0
   161dc:	mov	r2, #5
   161e0:	bl	11274 <dcgettext@plt>
   161e4:	mov	r1, r0
   161e8:	movw	r2, #37753	; 0x9379
   161ec:	movt	r2, #1
   161f0:	mov	r0, #1
   161f4:	pop	{fp, lr}
   161f8:	b	113e8 <__printf_chk@plt>
   161fc:	b	16200 <ftello64@plt+0x4d28>
   16200:	push	{r4, r5, r6, sl, fp, lr}
   16204:	add	fp, sp, #16
   16208:	mov	r4, r2
   1620c:	mov	r5, r1
   16210:	mov	r6, r0
   16214:	bl	181d0 <ftello64@plt+0x6cf8>
   16218:	cmp	r0, #0
   1621c:	popne	{r4, r5, r6, sl, fp, pc}
   16220:	cmp	r6, #0
   16224:	beq	16238 <ftello64@plt+0x4d60>
   16228:	cmp	r5, #0
   1622c:	cmpne	r4, #0
   16230:	bne	16238 <ftello64@plt+0x4d60>
   16234:	pop	{r4, r5, r6, sl, fp, pc}
   16238:	bl	165c4 <ftello64@plt+0x50ec>
   1623c:	push	{fp, lr}
   16240:	mov	fp, sp
   16244:	bl	16c90 <ftello64@plt+0x57b8>
   16248:	pop	{fp, lr}
   1624c:	b	16250 <ftello64@plt+0x4d78>
   16250:	cmp	r0, #0
   16254:	bxne	lr
   16258:	push	{fp, lr}
   1625c:	mov	fp, sp
   16260:	bl	165c4 <ftello64@plt+0x50ec>
   16264:	push	{fp, lr}
   16268:	mov	fp, sp
   1626c:	bl	18100 <ftello64@plt+0x6c28>
   16270:	pop	{fp, lr}
   16274:	b	16250 <ftello64@plt+0x4d78>
   16278:	b	1623c <ftello64@plt+0x4d64>
   1627c:	push	{r4, r5, fp, lr}
   16280:	add	fp, sp, #8
   16284:	mov	r4, r1
   16288:	mov	r5, r0
   1628c:	bl	16cc0 <ftello64@plt+0x57e8>
   16290:	cmp	r0, #0
   16294:	popne	{r4, r5, fp, pc}
   16298:	cmp	r5, #0
   1629c:	beq	162ac <ftello64@plt+0x4dd4>
   162a0:	cmp	r4, #0
   162a4:	bne	162ac <ftello64@plt+0x4dd4>
   162a8:	pop	{r4, r5, fp, pc}
   162ac:	bl	165c4 <ftello64@plt+0x50ec>
   162b0:	push	{fp, lr}
   162b4:	mov	fp, sp
   162b8:	bl	18104 <ftello64@plt+0x6c2c>
   162bc:	pop	{fp, lr}
   162c0:	b	16250 <ftello64@plt+0x4d78>
   162c4:	push	{fp, lr}
   162c8:	mov	fp, sp
   162cc:	bl	18114 <ftello64@plt+0x6c3c>
   162d0:	pop	{fp, lr}
   162d4:	b	16250 <ftello64@plt+0x4d78>
   162d8:	mov	r2, r1
   162dc:	mov	r1, r0
   162e0:	mov	r0, #0
   162e4:	b	16200 <ftello64@plt+0x4d28>
   162e8:	mov	r2, r1
   162ec:	mov	r1, r0
   162f0:	mov	r0, #0
   162f4:	b	162c4 <ftello64@plt+0x4dec>
   162f8:	mov	r2, #1
   162fc:	b	16300 <ftello64@plt+0x4e28>
   16300:	push	{r4, r5, fp, lr}
   16304:	add	fp, sp, #8
   16308:	mov	r4, r1
   1630c:	ldr	r5, [r1]
   16310:	cmp	r0, #0
   16314:	beq	1632c <ftello64@plt+0x4e54>
   16318:	mov	r1, #1
   1631c:	add	r1, r1, r5, lsr #1
   16320:	adds	r5, r5, r1
   16324:	bcc	16344 <ftello64@plt+0x4e6c>
   16328:	bl	165c4 <ftello64@plt+0x50ec>
   1632c:	cmp	r5, #0
   16330:	bne	16344 <ftello64@plt+0x4e6c>
   16334:	mov	r1, #64	; 0x40
   16338:	udiv	r5, r1, r2
   1633c:	cmp	r2, #64	; 0x40
   16340:	addhi	r5, r5, #1
   16344:	mov	r1, r5
   16348:	bl	16200 <ftello64@plt+0x4d28>
   1634c:	str	r5, [r4]
   16350:	pop	{r4, r5, fp, pc}
   16354:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16358:	add	fp, sp, #24
   1635c:	mov	r8, r1
   16360:	ldr	r6, [r1]
   16364:	add	r1, r6, r6, asr #1
   16368:	cmp	r1, r6
   1636c:	mvnvs	r1, #-2147483648	; 0x80000000
   16370:	cmp	r1, r3
   16374:	mov	r5, r1
   16378:	movgt	r5, r3
   1637c:	cmn	r3, #1
   16380:	movle	r5, r1
   16384:	ldr	r4, [fp, #8]
   16388:	cmn	r4, #1
   1638c:	ble	163b4 <ftello64@plt+0x4edc>
   16390:	cmp	r4, #0
   16394:	beq	16408 <ftello64@plt+0x4f30>
   16398:	cmn	r5, #1
   1639c:	ble	163dc <ftello64@plt+0x4f04>
   163a0:	mvn	r7, #-2147483648	; 0x80000000
   163a4:	udiv	r1, r7, r4
   163a8:	cmp	r1, r5
   163ac:	bge	16408 <ftello64@plt+0x4f30>
   163b0:	b	16418 <ftello64@plt+0x4f40>
   163b4:	cmn	r5, #1
   163b8:	ble	163f8 <ftello64@plt+0x4f20>
   163bc:	cmn	r4, #1
   163c0:	beq	16408 <ftello64@plt+0x4f30>
   163c4:	mov	r1, #-2147483648	; 0x80000000
   163c8:	sdiv	r1, r1, r4
   163cc:	mvn	r7, #-2147483648	; 0x80000000
   163d0:	cmp	r1, r5
   163d4:	bge	16408 <ftello64@plt+0x4f30>
   163d8:	b	16418 <ftello64@plt+0x4f40>
   163dc:	beq	16408 <ftello64@plt+0x4f30>
   163e0:	mov	r1, #-2147483648	; 0x80000000
   163e4:	sdiv	r1, r1, r5
   163e8:	mvn	r7, #-2147483648	; 0x80000000
   163ec:	cmp	r1, r4
   163f0:	bge	16408 <ftello64@plt+0x4f30>
   163f4:	b	16418 <ftello64@plt+0x4f40>
   163f8:	mvn	r7, #-2147483648	; 0x80000000
   163fc:	sdiv	r1, r7, r4
   16400:	cmp	r5, r1
   16404:	blt	16418 <ftello64@plt+0x4f40>
   16408:	mul	r1, r5, r4
   1640c:	mov	r7, #64	; 0x40
   16410:	cmp	r1, #63	; 0x3f
   16414:	bgt	16420 <ftello64@plt+0x4f48>
   16418:	sdiv	r5, r7, r4
   1641c:	mul	r1, r5, r4
   16420:	cmp	r0, #0
   16424:	moveq	r7, #0
   16428:	streq	r7, [r8]
   1642c:	sub	r7, r5, r6
   16430:	cmp	r7, r2
   16434:	bge	164e0 <ftello64@plt+0x5008>
   16438:	add	r5, r6, r2
   1643c:	mov	r1, #0
   16440:	cmp	r5, r3
   16444:	mov	r2, #0
   16448:	movwgt	r2, #1
   1644c:	cmn	r3, #1
   16450:	movwgt	r1, #1
   16454:	cmp	r5, r6
   16458:	bvs	164c8 <ftello64@plt+0x4ff0>
   1645c:	ands	r1, r1, r2
   16460:	bne	164c8 <ftello64@plt+0x4ff0>
   16464:	cmn	r4, #1
   16468:	ble	16490 <ftello64@plt+0x4fb8>
   1646c:	cmp	r4, #0
   16470:	beq	164dc <ftello64@plt+0x5004>
   16474:	cmn	r5, #1
   16478:	ble	164b4 <ftello64@plt+0x4fdc>
   1647c:	mvn	r1, #-2147483648	; 0x80000000
   16480:	udiv	r1, r1, r4
   16484:	cmp	r1, r5
   16488:	bge	164dc <ftello64@plt+0x5004>
   1648c:	b	164c8 <ftello64@plt+0x4ff0>
   16490:	cmn	r5, #1
   16494:	ble	164cc <ftello64@plt+0x4ff4>
   16498:	cmn	r4, #1
   1649c:	beq	164dc <ftello64@plt+0x5004>
   164a0:	mov	r1, #-2147483648	; 0x80000000
   164a4:	sdiv	r1, r1, r4
   164a8:	cmp	r1, r5
   164ac:	bge	164dc <ftello64@plt+0x5004>
   164b0:	b	164c8 <ftello64@plt+0x4ff0>
   164b4:	beq	164dc <ftello64@plt+0x5004>
   164b8:	mov	r1, #-2147483648	; 0x80000000
   164bc:	sdiv	r1, r1, r5
   164c0:	cmp	r1, r4
   164c4:	bge	164dc <ftello64@plt+0x5004>
   164c8:	bl	165c4 <ftello64@plt+0x50ec>
   164cc:	mvn	r1, #-2147483648	; 0x80000000
   164d0:	sdiv	r1, r1, r4
   164d4:	cmp	r5, r1
   164d8:	blt	164c8 <ftello64@plt+0x4ff0>
   164dc:	mul	r1, r5, r4
   164e0:	bl	1627c <ftello64@plt+0x4da4>
   164e4:	str	r5, [r8]
   164e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   164ec:	mov	r1, #1
   164f0:	b	164f4 <ftello64@plt+0x501c>
   164f4:	push	{fp, lr}
   164f8:	mov	fp, sp
   164fc:	bl	16c3c <ftello64@plt+0x5764>
   16500:	pop	{fp, lr}
   16504:	b	16250 <ftello64@plt+0x4d78>
   16508:	mov	r1, #1
   1650c:	b	16510 <ftello64@plt+0x5038>
   16510:	push	{fp, lr}
   16514:	mov	fp, sp
   16518:	bl	18110 <ftello64@plt+0x6c38>
   1651c:	pop	{fp, lr}
   16520:	b	16250 <ftello64@plt+0x4d78>
   16524:	push	{r4, r5, fp, lr}
   16528:	add	fp, sp, #8
   1652c:	mov	r4, r1
   16530:	mov	r5, r0
   16534:	mov	r0, r1
   16538:	bl	1623c <ftello64@plt+0x4d64>
   1653c:	mov	r1, r5
   16540:	mov	r2, r4
   16544:	pop	{r4, r5, fp, lr}
   16548:	b	11238 <memcpy@plt>
   1654c:	push	{r4, r5, fp, lr}
   16550:	add	fp, sp, #8
   16554:	mov	r4, r1
   16558:	mov	r5, r0
   1655c:	mov	r0, r1
   16560:	bl	16264 <ftello64@plt+0x4d8c>
   16564:	mov	r1, r5
   16568:	mov	r2, r4
   1656c:	pop	{r4, r5, fp, lr}
   16570:	b	11238 <memcpy@plt>
   16574:	push	{r4, r5, fp, lr}
   16578:	add	fp, sp, #8
   1657c:	mov	r4, r1
   16580:	mov	r5, r0
   16584:	add	r0, r1, #1
   16588:	bl	16264 <ftello64@plt+0x4d8c>
   1658c:	mov	r1, #0
   16590:	strb	r1, [r0, r4]
   16594:	mov	r1, r5
   16598:	mov	r2, r4
   1659c:	pop	{r4, r5, fp, lr}
   165a0:	b	11238 <memcpy@plt>
   165a4:	push	{r4, sl, fp, lr}
   165a8:	add	fp, sp, #8
   165ac:	mov	r4, r0
   165b0:	bl	113a0 <strlen@plt>
   165b4:	add	r1, r0, #1
   165b8:	mov	r0, r4
   165bc:	pop	{r4, sl, fp, lr}
   165c0:	b	16524 <ftello64@plt+0x504c>
   165c4:	push	{fp, lr}
   165c8:	mov	fp, sp
   165cc:	movw	r0, #41260	; 0xa12c
   165d0:	movt	r0, #2
   165d4:	ldr	r4, [r0]
   165d8:	movw	r1, #37829	; 0x93c5
   165dc:	movt	r1, #1
   165e0:	mov	r0, #0
   165e4:	mov	r2, #5
   165e8:	bl	11274 <dcgettext@plt>
   165ec:	mov	r3, r0
   165f0:	movw	r2, #35754	; 0x8baa
   165f4:	movt	r2, #1
   165f8:	mov	r0, r4
   165fc:	mov	r1, #0
   16600:	bl	1131c <error@plt>
   16604:	bl	114a8 <abort@plt>
   16608:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1660c:	add	fp, sp, #24
   16610:	sub	sp, sp, #16
   16614:	mov	r5, r3
   16618:	mov	r6, r2
   1661c:	mov	r2, r1
   16620:	mov	r8, r0
   16624:	ldr	r0, [fp, #16]
   16628:	str	r0, [sp]
   1662c:	add	r3, sp, #8
   16630:	mov	r0, r8
   16634:	mov	r1, #0
   16638:	bl	16700 <ftello64@plt+0x5228>
   1663c:	cmp	r0, #0
   16640:	bne	166d0 <ftello64@plt+0x51f8>
   16644:	ldr	r7, [sp, #8]
   16648:	ldr	r4, [sp, #12]
   1664c:	subs	r0, r7, r6
   16650:	sbcs	r0, r4, r5
   16654:	bcc	16678 <ftello64@plt+0x51a0>
   16658:	ldr	r0, [fp, #12]
   1665c:	ldr	r1, [fp, #8]
   16660:	subs	r1, r1, r7
   16664:	sbcs	r0, r0, r4
   16668:	ldrcs	r0, [sp, #8]
   1666c:	ldrcs	r1, [sp, #12]
   16670:	subcs	sp, fp, #24
   16674:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   16678:	bl	113b8 <__errno_location@plt>
   1667c:	subs	r1, r7, #1073741824	; 0x40000000
   16680:	sbcs	r1, r4, #0
   16684:	movcc	r1, #34	; 0x22
   16688:	movcs	r1, #75	; 0x4b
   1668c:	str	r1, [r0]
   16690:	ldr	r5, [fp, #24]
   16694:	ldr	r6, [fp, #20]
   16698:	bl	113b8 <__errno_location@plt>
   1669c:	ldr	r4, [r0]
   166a0:	mov	r0, r8
   166a4:	bl	14620 <ftello64@plt+0x3148>
   166a8:	str	r0, [sp]
   166ac:	subs	r1, r4, #22
   166b0:	movne	r1, r4
   166b4:	cmp	r5, #0
   166b8:	movweq	r5, #1
   166bc:	movw	r2, #35750	; 0x8ba6
   166c0:	movt	r2, #1
   166c4:	mov	r0, r5
   166c8:	mov	r3, r6
   166cc:	bl	1131c <error@plt>
   166d0:	cmp	r0, #1
   166d4:	beq	166ec <ftello64@plt+0x5214>
   166d8:	cmp	r0, #3
   166dc:	bne	16690 <ftello64@plt+0x51b8>
   166e0:	bl	113b8 <__errno_location@plt>
   166e4:	mov	r1, #0
   166e8:	b	1668c <ftello64@plt+0x51b4>
   166ec:	bl	113b8 <__errno_location@plt>
   166f0:	mov	r1, #75	; 0x4b
   166f4:	b	1668c <ftello64@plt+0x51b4>
   166f8:	mov	r1, #10
   166fc:	b	16608 <ftello64@plt+0x5130>
   16700:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16704:	add	fp, sp, #28
   16708:	sub	sp, sp, #20
   1670c:	cmp	r2, #37	; 0x25
   16710:	bcs	16b44 <ftello64@plt+0x566c>
   16714:	mov	r5, r2
   16718:	mov	r6, r1
   1671c:	mov	r4, r0
   16720:	str	r3, [sp, #4]
   16724:	ldr	sl, [fp, #8]
   16728:	bl	113b8 <__errno_location@plt>
   1672c:	mov	r7, r0
   16730:	mov	r0, #0
   16734:	str	r0, [r7]
   16738:	bl	1137c <__ctype_b_loc@plt>
   1673c:	ldr	r1, [r0]
   16740:	mov	r2, r4
   16744:	ldrb	r0, [r2], #1
   16748:	add	r3, r1, r0, lsl #1
   1674c:	ldrb	r3, [r3, #1]
   16750:	tst	r3, #32
   16754:	bne	16744 <ftello64@plt+0x526c>
   16758:	add	r9, sp, #16
   1675c:	cmp	r6, #0
   16760:	movne	r9, r6
   16764:	mov	r8, #4
   16768:	cmp	r0, #45	; 0x2d
   1676c:	beq	16b38 <ftello64@plt+0x5660>
   16770:	mov	r0, r4
   16774:	mov	r1, r9
   16778:	mov	r2, r5
   1677c:	bl	11400 <strtoumax@plt>
   16780:	str	r1, [sp, #12]
   16784:	str	r0, [sp, #8]
   16788:	ldr	r6, [r9]
   1678c:	cmp	r6, r4
   16790:	beq	167b8 <ftello64@plt+0x52e0>
   16794:	ldr	r0, [r7]
   16798:	cmp	r0, #0
   1679c:	beq	167f0 <ftello64@plt+0x5318>
   167a0:	cmp	r0, #34	; 0x22
   167a4:	bne	16b38 <ftello64@plt+0x5660>
   167a8:	mov	r8, #1
   167ac:	cmp	sl, #0
   167b0:	bne	167fc <ftello64@plt+0x5324>
   167b4:	b	16b28 <ftello64@plt+0x5650>
   167b8:	cmp	sl, #0
   167bc:	beq	16b38 <ftello64@plt+0x5660>
   167c0:	ldrb	r1, [r6]
   167c4:	cmp	r1, #0
   167c8:	beq	16b38 <ftello64@plt+0x5660>
   167cc:	mov	r0, sl
   167d0:	bl	113ac <strchr@plt>
   167d4:	cmp	r0, #0
   167d8:	beq	16b38 <ftello64@plt+0x5660>
   167dc:	mov	r8, #0
   167e0:	str	r8, [sp, #12]
   167e4:	mov	r0, #1
   167e8:	str	r0, [sp, #8]
   167ec:	b	167fc <ftello64@plt+0x5324>
   167f0:	mov	r8, r0
   167f4:	cmp	sl, #0
   167f8:	beq	16b28 <ftello64@plt+0x5650>
   167fc:	ldrb	r4, [r6]
   16800:	cmp	r4, #0
   16804:	beq	16b28 <ftello64@plt+0x5650>
   16808:	mov	r0, sl
   1680c:	mov	r1, r4
   16810:	bl	113ac <strchr@plt>
   16814:	cmp	r0, #0
   16818:	beq	16a44 <ftello64@plt+0x556c>
   1681c:	sub	r0, r4, #69	; 0x45
   16820:	mov	r7, #1
   16824:	mov	r5, #1024	; 0x400
   16828:	cmp	r0, #47	; 0x2f
   1682c:	bhi	16940 <ftello64@plt+0x5468>
   16830:	add	r1, pc, #0
   16834:	ldr	pc, [r1, r0, lsl #2]
   16838:	strdeq	r6, [r1], -r8
   1683c:	andeq	r6, r1, r0, asr #18
   16840:	strdeq	r6, [r1], -r8
   16844:	andeq	r6, r1, r0, asr #18
   16848:	andeq	r6, r1, r0, asr #18
   1684c:	andeq	r6, r1, r0, asr #18
   16850:	strdeq	r6, [r1], -r8
   16854:	andeq	r6, r1, r0, asr #18
   16858:	strdeq	r6, [r1], -r8
   1685c:	andeq	r6, r1, r0, asr #18
   16860:	andeq	r6, r1, r0, asr #18
   16864:	strdeq	r6, [r1], -r8
   16868:	andeq	r6, r1, r0, asr #18
   1686c:	andeq	r6, r1, r0, asr #18
   16870:	andeq	r6, r1, r0, asr #18
   16874:	strdeq	r6, [r1], -r8
   16878:	andeq	r6, r1, r0, asr #18
   1687c:	andeq	r6, r1, r0, asr #18
   16880:	andeq	r6, r1, r0, asr #18
   16884:	andeq	r6, r1, r0, asr #18
   16888:	strdeq	r6, [r1], -r8
   1688c:	strdeq	r6, [r1], -r8
   16890:	andeq	r6, r1, r0, asr #18
   16894:	andeq	r6, r1, r0, asr #18
   16898:	andeq	r6, r1, r0, asr #18
   1689c:	andeq	r6, r1, r0, asr #18
   168a0:	andeq	r6, r1, r0, asr #18
   168a4:	andeq	r6, r1, r0, asr #18
   168a8:	andeq	r6, r1, r0, asr #18
   168ac:	andeq	r6, r1, r0, asr #18
   168b0:	andeq	r6, r1, r0, asr #18
   168b4:	andeq	r6, r1, r0, asr #18
   168b8:	andeq	r6, r1, r0, asr #18
   168bc:	andeq	r6, r1, r0, asr #18
   168c0:	strdeq	r6, [r1], -r8
   168c4:	andeq	r6, r1, r0, asr #18
   168c8:	andeq	r6, r1, r0, asr #18
   168cc:	andeq	r6, r1, r0, asr #18
   168d0:	strdeq	r6, [r1], -r8
   168d4:	andeq	r6, r1, r0, asr #18
   168d8:	strdeq	r6, [r1], -r8
   168dc:	andeq	r6, r1, r0, asr #18
   168e0:	andeq	r6, r1, r0, asr #18
   168e4:	andeq	r6, r1, r0, asr #18
   168e8:	andeq	r6, r1, r0, asr #18
   168ec:	andeq	r6, r1, r0, asr #18
   168f0:	andeq	r6, r1, r0, asr #18
   168f4:	strdeq	r6, [r1], -r8
   168f8:	mov	r0, sl
   168fc:	mov	r1, #48	; 0x30
   16900:	bl	113ac <strchr@plt>
   16904:	cmp	r0, #0
   16908:	beq	16940 <ftello64@plt+0x5468>
   1690c:	ldrb	r0, [r6, #1]
   16910:	cmp	r0, #66	; 0x42
   16914:	cmpne	r0, #68	; 0x44
   16918:	bne	16928 <ftello64@plt+0x5450>
   1691c:	mov	r7, #2
   16920:	mov	r5, #1000	; 0x3e8
   16924:	b	16940 <ftello64@plt+0x5468>
   16928:	cmp	r0, #105	; 0x69
   1692c:	bne	16940 <ftello64@plt+0x5468>
   16930:	ldrb	r0, [r6, #2]
   16934:	mov	r7, #1
   16938:	cmp	r0, #66	; 0x42
   1693c:	movweq	r7, #3
   16940:	sub	r1, r4, #66	; 0x42
   16944:	cmp	r1, #53	; 0x35
   16948:	bhi	16a44 <ftello64@plt+0x556c>
   1694c:	mov	r0, #0
   16950:	add	r2, pc, #0
   16954:	ldr	pc, [r2, r1, lsl #2]
   16958:	andeq	r6, r1, ip, lsr #21
   1695c:	andeq	r6, r1, r4, asr #20
   16960:	andeq	r6, r1, r4, asr #20
   16964:			; <UNDEFINED> instruction: 0x00016ab8
   16968:	andeq	r6, r1, r4, asr #20
   1696c:	andeq	r6, r1, r0, lsr sl
   16970:	andeq	r6, r1, r4, asr #20
   16974:	andeq	r6, r1, r4, asr #20
   16978:	andeq	r6, r1, r4, asr #20
   1697c:	andeq	r6, r1, ip, asr sl
   16980:	andeq	r6, r1, r4, asr #20
   16984:	andeq	r6, r1, r0, ror sl
   16988:	andeq	r6, r1, r4, asr #20
   1698c:	andeq	r6, r1, r4, asr #20
   16990:	andeq	r6, r1, ip, asr #21
   16994:	andeq	r6, r1, r4, asr #20
   16998:	andeq	r6, r1, r4, asr #20
   1699c:	andeq	r6, r1, r4, asr #20
   169a0:	andeq	r6, r1, r4, lsl #21
   169a4:	andeq	r6, r1, r4, asr #20
   169a8:	andeq	r6, r1, r4, asr #20
   169ac:	andeq	r6, r1, r4, asr #20
   169b0:	andeq	r6, r1, r4, asr #20
   169b4:	andeq	r6, r1, r0, ror #21
   169b8:	muleq	r1, r8, sl
   169bc:	andeq	r6, r1, r4, asr #20
   169c0:	andeq	r6, r1, r4, asr #20
   169c4:	andeq	r6, r1, r4, asr #20
   169c8:	andeq	r6, r1, r4, asr #20
   169cc:	andeq	r6, r1, r4, asr #20
   169d0:	andeq	r6, r1, r4, asr #20
   169d4:	andeq	r6, r1, r4, asr #20
   169d8:	strdeq	r6, [r1], -r4
   169dc:	andeq	r6, r1, ip, lsl #22
   169e0:	andeq	r6, r1, r4, asr #20
   169e4:	andeq	r6, r1, r4, asr #20
   169e8:	andeq	r6, r1, r4, asr #20
   169ec:	andeq	r6, r1, r0, lsr sl
   169f0:	andeq	r6, r1, r4, asr #20
   169f4:	andeq	r6, r1, r4, asr #20
   169f8:	andeq	r6, r1, r4, asr #20
   169fc:	andeq	r6, r1, ip, asr sl
   16a00:	andeq	r6, r1, r4, asr #20
   16a04:	andeq	r6, r1, r0, ror sl
   16a08:	andeq	r6, r1, r4, asr #20
   16a0c:	andeq	r6, r1, r4, asr #20
   16a10:	andeq	r6, r1, r4, asr #20
   16a14:	andeq	r6, r1, r4, asr #20
   16a18:	andeq	r6, r1, r4, asr #20
   16a1c:	andeq	r6, r1, r4, asr #20
   16a20:	andeq	r6, r1, r4, lsl #21
   16a24:	andeq	r6, r1, r4, asr #20
   16a28:	andeq	r6, r1, r4, asr #20
   16a2c:	andeq	r6, r1, r0, lsl #22
   16a30:	add	r0, sp, #8
   16a34:	mov	r1, r5
   16a38:	mov	r2, #3
   16a3c:	bl	16bf0 <ftello64@plt+0x5718>
   16a40:	b	16b0c <ftello64@plt+0x5634>
   16a44:	ldr	r0, [sp, #8]
   16a48:	ldr	r1, [sp, #12]
   16a4c:	ldr	r2, [sp, #4]
   16a50:	strd	r0, [r2]
   16a54:	orr	r8, r8, #2
   16a58:	b	16b38 <ftello64@plt+0x5660>
   16a5c:	add	r0, sp, #8
   16a60:	mov	r1, r5
   16a64:	mov	r2, #1
   16a68:	bl	16bf0 <ftello64@plt+0x5718>
   16a6c:	b	16b0c <ftello64@plt+0x5634>
   16a70:	add	r0, sp, #8
   16a74:	mov	r1, r5
   16a78:	mov	r2, #2
   16a7c:	bl	16bf0 <ftello64@plt+0x5718>
   16a80:	b	16b0c <ftello64@plt+0x5634>
   16a84:	add	r0, sp, #8
   16a88:	mov	r1, r5
   16a8c:	mov	r2, #4
   16a90:	bl	16bf0 <ftello64@plt+0x5718>
   16a94:	b	16b0c <ftello64@plt+0x5634>
   16a98:	add	r0, sp, #8
   16a9c:	mov	r1, r5
   16aa0:	mov	r2, #7
   16aa4:	bl	16bf0 <ftello64@plt+0x5718>
   16aa8:	b	16b0c <ftello64@plt+0x5634>
   16aac:	add	r0, sp, #8
   16ab0:	mov	r1, #1024	; 0x400
   16ab4:	b	16b08 <ftello64@plt+0x5630>
   16ab8:	add	r0, sp, #8
   16abc:	mov	r1, r5
   16ac0:	mov	r2, #6
   16ac4:	bl	16bf0 <ftello64@plt+0x5718>
   16ac8:	b	16b0c <ftello64@plt+0x5634>
   16acc:	add	r0, sp, #8
   16ad0:	mov	r1, r5
   16ad4:	mov	r2, #5
   16ad8:	bl	16bf0 <ftello64@plt+0x5718>
   16adc:	b	16b0c <ftello64@plt+0x5634>
   16ae0:	add	r0, sp, #8
   16ae4:	mov	r1, r5
   16ae8:	mov	r2, #8
   16aec:	bl	16bf0 <ftello64@plt+0x5718>
   16af0:	b	16b0c <ftello64@plt+0x5634>
   16af4:	add	r0, sp, #8
   16af8:	mov	r1, #512	; 0x200
   16afc:	b	16b08 <ftello64@plt+0x5630>
   16b00:	add	r0, sp, #8
   16b04:	mov	r1, #2
   16b08:	bl	16b64 <ftello64@plt+0x568c>
   16b0c:	ldr	r1, [r9]
   16b10:	add	r2, r1, r7
   16b14:	str	r2, [r9]
   16b18:	ldrb	r1, [r1, r7]
   16b1c:	orr	r8, r0, r8
   16b20:	cmp	r1, #0
   16b24:	orrne	r8, r8, #2
   16b28:	ldr	r0, [sp, #8]
   16b2c:	ldr	r1, [sp, #12]
   16b30:	ldr	r2, [sp, #4]
   16b34:	strd	r0, [r2]
   16b38:	mov	r0, r8
   16b3c:	sub	sp, fp, #28
   16b40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16b44:	movw	r0, #37846	; 0x93d6
   16b48:	movt	r0, #1
   16b4c:	movw	r1, #37884	; 0x93fc
   16b50:	movt	r1, #1
   16b54:	movw	r3, #37900	; 0x940c
   16b58:	movt	r3, #1
   16b5c:	mov	r2, #85	; 0x55
   16b60:	bl	114cc <__assert_fail@plt>
   16b64:	push	{r4, r5, r6, r7, fp, lr}
   16b68:	add	fp, sp, #16
   16b6c:	mov	r5, r1
   16b70:	mov	r4, r0
   16b74:	cmn	r1, #1
   16b78:	ble	16bb0 <ftello64@plt+0x56d8>
   16b7c:	cmp	r5, #0
   16b80:	beq	16bd0 <ftello64@plt+0x56f8>
   16b84:	asr	r3, r5, #31
   16b88:	mvn	r6, #0
   16b8c:	mvn	r0, #0
   16b90:	mvn	r1, #0
   16b94:	mov	r2, r5
   16b98:	bl	18654 <ftello64@plt+0x717c>
   16b9c:	ldrd	r2, [r4]
   16ba0:	subs	r0, r0, r2
   16ba4:	sbcs	r0, r1, r3
   16ba8:	bcc	16bc0 <ftello64@plt+0x56e8>
   16bac:	b	16bd0 <ftello64@plt+0x56f8>
   16bb0:	ldrd	r0, [r4]
   16bb4:	orrs	r0, r0, r1
   16bb8:	beq	16bd0 <ftello64@plt+0x56f8>
   16bbc:	mvn	r6, #0
   16bc0:	mov	r0, #1
   16bc4:	mvn	r7, #0
   16bc8:	strd	r6, [r4]
   16bcc:	pop	{r4, r5, r6, r7, fp, pc}
   16bd0:	ldrd	r0, [r4]
   16bd4:	umull	r6, r2, r0, r5
   16bd8:	asr	r3, r5, #31
   16bdc:	mla	r0, r0, r3, r2
   16be0:	mla	r7, r1, r5, r0
   16be4:	mov	r0, #0
   16be8:	strd	r6, [r4]
   16bec:	pop	{r4, r5, r6, r7, fp, pc}
   16bf0:	push	{r4, r5, r6, r7, fp, lr}
   16bf4:	add	fp, sp, #16
   16bf8:	cmp	r2, #0
   16bfc:	beq	16c30 <ftello64@plt+0x5758>
   16c00:	mov	r4, r2
   16c04:	mov	r5, r1
   16c08:	mov	r7, r0
   16c0c:	mov	r6, #0
   16c10:	mov	r0, r7
   16c14:	mov	r1, r5
   16c18:	bl	16b64 <ftello64@plt+0x568c>
   16c1c:	orr	r6, r0, r6
   16c20:	subs	r4, r4, #1
   16c24:	bne	16c10 <ftello64@plt+0x5738>
   16c28:	mov	r0, r6
   16c2c:	pop	{r4, r5, r6, r7, fp, pc}
   16c30:	mov	r6, #0
   16c34:	mov	r0, r6
   16c38:	pop	{r4, r5, r6, r7, fp, pc}
   16c3c:	clz	r2, r1
   16c40:	lsr	r2, r2, #5
   16c44:	clz	r3, r0
   16c48:	lsr	r3, r3, #5
   16c4c:	orrs	r2, r3, r2
   16c50:	movwne	r1, #1
   16c54:	movwne	r0, #1
   16c58:	cmp	r1, #0
   16c5c:	beq	16c8c <ftello64@plt+0x57b4>
   16c60:	mvn	r2, #-2147483648	; 0x80000000
   16c64:	udiv	r2, r2, r1
   16c68:	cmp	r2, r0
   16c6c:	bcs	16c8c <ftello64@plt+0x57b4>
   16c70:	push	{fp, lr}
   16c74:	mov	fp, sp
   16c78:	bl	113b8 <__errno_location@plt>
   16c7c:	mov	r1, #12
   16c80:	str	r1, [r0]
   16c84:	mov	r0, #0
   16c88:	pop	{fp, pc}
   16c8c:	b	111cc <calloc@plt>
   16c90:	cmp	r0, #0
   16c94:	movweq	r0, #1
   16c98:	cmn	r0, #1
   16c9c:	ble	16ca4 <ftello64@plt+0x57cc>
   16ca0:	b	11334 <malloc@plt>
   16ca4:	push	{fp, lr}
   16ca8:	mov	fp, sp
   16cac:	bl	113b8 <__errno_location@plt>
   16cb0:	mov	r1, #12
   16cb4:	str	r1, [r0]
   16cb8:	mov	r0, #0
   16cbc:	pop	{fp, pc}
   16cc0:	push	{fp, lr}
   16cc4:	mov	fp, sp
   16cc8:	cmp	r0, #0
   16ccc:	beq	16ce8 <ftello64@plt+0x5810>
   16cd0:	cmp	r1, #0
   16cd4:	beq	16cf4 <ftello64@plt+0x581c>
   16cd8:	cmn	r1, #1
   16cdc:	ble	16d00 <ftello64@plt+0x5828>
   16ce0:	pop	{fp, lr}
   16ce4:	b	1128c <realloc@plt>
   16ce8:	mov	r0, r1
   16cec:	pop	{fp, lr}
   16cf0:	b	16c90 <ftello64@plt+0x57b8>
   16cf4:	bl	17190 <ftello64@plt+0x5cb8>
   16cf8:	mov	r0, #0
   16cfc:	pop	{fp, pc}
   16d00:	bl	113b8 <__errno_location@plt>
   16d04:	mov	r1, #12
   16d08:	str	r1, [r0]
   16d0c:	mov	r0, #0
   16d10:	pop	{fp, pc}
   16d14:	mov	r1, r0
   16d18:	sub	r2, r0, #65	; 0x41
   16d1c:	mov	r0, #1
   16d20:	cmp	r2, #26
   16d24:	subcs	r2, r1, #97	; 0x61
   16d28:	cmpcs	r2, #26
   16d2c:	bcs	16d34 <ftello64@plt+0x585c>
   16d30:	bx	lr
   16d34:	sub	r1, r1, #48	; 0x30
   16d38:	cmp	r1, #10
   16d3c:	movcs	r0, #0
   16d40:	bx	lr
   16d44:	mov	r1, r0
   16d48:	sub	r2, r0, #65	; 0x41
   16d4c:	mov	r0, #1
   16d50:	cmp	r2, #26
   16d54:	subcs	r1, r1, #97	; 0x61
   16d58:	cmpcs	r1, #26
   16d5c:	movcs	r0, #0
   16d60:	bx	lr
   16d64:	mov	r1, #0
   16d68:	cmp	r0, #128	; 0x80
   16d6c:	movwcc	r1, #1
   16d70:	mov	r0, r1
   16d74:	bx	lr
   16d78:	sub	r1, r0, #9
   16d7c:	clz	r1, r1
   16d80:	lsr	r1, r1, #5
   16d84:	sub	r0, r0, #32
   16d88:	clz	r0, r0
   16d8c:	lsr	r0, r0, #5
   16d90:	orr	r0, r0, r1
   16d94:	bx	lr
   16d98:	mov	r1, r0
   16d9c:	mov	r0, #1
   16da0:	cmp	r1, #32
   16da4:	bxcc	lr
   16da8:	cmp	r1, #127	; 0x7f
   16dac:	movne	r0, #0
   16db0:	bx	lr
   16db4:	sub	r1, r0, #48	; 0x30
   16db8:	mov	r0, #0
   16dbc:	cmp	r1, #10
   16dc0:	movwcc	r0, #1
   16dc4:	bx	lr
   16dc8:	sub	r1, r0, #33	; 0x21
   16dcc:	mov	r0, #0
   16dd0:	cmp	r1, #94	; 0x5e
   16dd4:	movwcc	r0, #1
   16dd8:	bx	lr
   16ddc:	sub	r1, r0, #97	; 0x61
   16de0:	mov	r0, #0
   16de4:	cmp	r1, #26
   16de8:	movwcc	r0, #1
   16dec:	bx	lr
   16df0:	sub	r1, r0, #32
   16df4:	mov	r0, #0
   16df8:	cmp	r1, #95	; 0x5f
   16dfc:	movwcc	r0, #1
   16e00:	bx	lr
   16e04:	sub	r1, r0, #33	; 0x21
   16e08:	cmp	r1, #93	; 0x5d
   16e0c:	bhi	16f98 <ftello64@plt+0x5ac0>
   16e10:	mov	r0, #1
   16e14:	add	r2, pc, #0
   16e18:	ldr	pc, [r2, r1, lsl #2]
   16e1c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e20:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e24:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e28:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e2c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e30:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e34:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e38:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e3c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e40:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e44:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e48:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e4c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e50:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e54:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e58:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16e5c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16e60:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16e64:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16e68:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16e6c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16e70:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16e74:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16e78:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16e7c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16e80:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e84:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e88:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e8c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e90:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e94:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e98:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16e9c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ea0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ea4:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ea8:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16eac:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16eb0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16eb4:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16eb8:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ebc:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ec0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ec4:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ec8:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ecc:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ed0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ed4:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ed8:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16edc:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ee0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ee4:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ee8:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16eec:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ef0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ef4:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16ef8:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16efc:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f00:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f04:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16f08:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16f0c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16f10:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16f14:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16f18:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16f1c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f20:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f24:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f28:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f2c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f30:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f34:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f38:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f3c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f40:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f44:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f48:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f4c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f50:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f54:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f58:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f5c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f60:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f64:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f68:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f6c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f70:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f74:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f78:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f7c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f80:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   16f84:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16f88:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16f8c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16f90:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16f94:	bx	lr
   16f98:	mov	r0, #0
   16f9c:	bx	lr
   16fa0:	sub	r0, r0, #9
   16fa4:	cmp	r0, #23
   16fa8:	movhi	r0, #0
   16fac:	bxhi	lr
   16fb0:	bic	r0, r0, #-16777216	; 0xff000000
   16fb4:	movw	r1, #31
   16fb8:	movt	r1, #128	; 0x80
   16fbc:	mov	r2, #1
   16fc0:	and	r0, r2, r1, lsr r0
   16fc4:	bx	lr
   16fc8:	sub	r1, r0, #65	; 0x41
   16fcc:	mov	r0, #0
   16fd0:	cmp	r1, #26
   16fd4:	movwcc	r0, #1
   16fd8:	bx	lr
   16fdc:	mov	r1, r0
   16fe0:	sub	r2, r0, #48	; 0x30
   16fe4:	mov	r0, #1
   16fe8:	cmp	r2, #22
   16fec:	bhi	17004 <ftello64@plt+0x5b2c>
   16ff0:	mov	ip, #1
   16ff4:	movw	r3, #1023	; 0x3ff
   16ff8:	movt	r3, #126	; 0x7e
   16ffc:	tst	r3, ip, lsl r2
   17000:	bxne	lr
   17004:	sub	r1, r1, #97	; 0x61
   17008:	cmp	r1, #6
   1700c:	movcs	r0, #0
   17010:	bxcs	lr
   17014:	bx	lr
   17018:	sub	r1, r0, #65	; 0x41
   1701c:	cmp	r1, #26
   17020:	addcc	r0, r0, #32
   17024:	bx	lr
   17028:	sub	r1, r0, #97	; 0x61
   1702c:	cmp	r1, #26
   17030:	subcc	r0, r0, #32
   17034:	bx	lr
   17038:	push	{r4, r5, r6, sl, fp, lr}
   1703c:	add	fp, sp, #16
   17040:	mov	r4, r0
   17044:	bl	112f8 <__fpending@plt>
   17048:	mov	r5, r0
   1704c:	mov	r0, r4
   17050:	bl	11304 <ferror_unlocked@plt>
   17054:	mov	r6, r0
   17058:	mov	r0, r4
   1705c:	bl	129a0 <ftello64@plt+0x14c8>
   17060:	cmp	r6, #0
   17064:	beq	17088 <ftello64@plt+0x5bb0>
   17068:	mvn	r4, #0
   1706c:	cmp	r0, #0
   17070:	bne	170b4 <ftello64@plt+0x5bdc>
   17074:	bl	113b8 <__errno_location@plt>
   17078:	mov	r1, #0
   1707c:	str	r1, [r0]
   17080:	mov	r0, r4
   17084:	pop	{r4, r5, r6, sl, fp, pc}
   17088:	cmp	r0, #0
   1708c:	mov	r4, r0
   17090:	mvnne	r4, #0
   17094:	cmp	r5, #0
   17098:	bne	170b4 <ftello64@plt+0x5bdc>
   1709c:	cmp	r0, #0
   170a0:	beq	170b4 <ftello64@plt+0x5bdc>
   170a4:	bl	113b8 <__errno_location@plt>
   170a8:	ldr	r0, [r0]
   170ac:	subs	r4, r0, #9
   170b0:	mvnne	r4, #0
   170b4:	mov	r0, r4
   170b8:	pop	{r4, r5, r6, sl, fp, pc}
   170bc:	clz	r0, r0
   170c0:	bx	lr
   170c4:	clz	r0, r0
   170c8:	bx	lr
   170cc:	clz	r0, r0
   170d0:	add	r0, r0, #32
   170d4:	cmp	r1, #0
   170d8:	clzne	r0, r1
   170dc:	bx	lr
   170e0:	push	{r4, r5, r6, r7, fp, lr}
   170e4:	add	fp, sp, #16
   170e8:	mov	r5, r1
   170ec:	bl	1146c <fopen64@plt>
   170f0:	mov	r4, #0
   170f4:	cmp	r0, #0
   170f8:	beq	17160 <ftello64@plt+0x5c88>
   170fc:	mov	r6, r0
   17100:	bl	113f4 <fileno@plt>
   17104:	cmp	r0, #2
   17108:	bhi	17168 <ftello64@plt+0x5c90>
   1710c:	bl	1820c <ftello64@plt+0x6d34>
   17110:	cmn	r0, #1
   17114:	ble	17170 <ftello64@plt+0x5c98>
   17118:	mov	r7, r0
   1711c:	mov	r0, r6
   17120:	bl	129a0 <ftello64@plt+0x14c8>
   17124:	cmp	r0, #0
   17128:	bne	17144 <ftello64@plt+0x5c6c>
   1712c:	mov	r0, r7
   17130:	mov	r1, r5
   17134:	bl	111c0 <fdopen@plt>
   17138:	mov	r4, r0
   1713c:	cmp	r0, #0
   17140:	bne	17160 <ftello64@plt+0x5c88>
   17144:	bl	113b8 <__errno_location@plt>
   17148:	mov	r4, r0
   1714c:	ldr	r5, [r0]
   17150:	mov	r0, r7
   17154:	bl	114c0 <close@plt>
   17158:	str	r5, [r4]
   1715c:	mov	r4, #0
   17160:	mov	r0, r4
   17164:	pop	{r4, r5, r6, r7, fp, pc}
   17168:	mov	r0, r6
   1716c:	pop	{r4, r5, r6, r7, fp, pc}
   17170:	bl	113b8 <__errno_location@plt>
   17174:	mov	r5, r0
   17178:	ldr	r7, [r0]
   1717c:	mov	r0, r6
   17180:	bl	129a0 <ftello64@plt+0x14c8>
   17184:	str	r7, [r5]
   17188:	mov	r0, r4
   1718c:	pop	{r4, r5, r6, r7, fp, pc}
   17190:	push	{r4, r5, r6, sl, fp, lr}
   17194:	add	fp, sp, #16
   17198:	mov	r4, r0
   1719c:	bl	113b8 <__errno_location@plt>
   171a0:	mov	r5, r0
   171a4:	ldr	r6, [r0]
   171a8:	mov	r0, r4
   171ac:	bl	11214 <free@plt>
   171b0:	str	r6, [r5]
   171b4:	pop	{r4, r5, r6, sl, fp, pc}
   171b8:	ldr	r0, [r0, #8]
   171bc:	bx	lr
   171c0:	ldr	r0, [r0, #12]
   171c4:	bx	lr
   171c8:	ldr	r0, [r0, #16]
   171cc:	bx	lr
   171d0:	mov	r2, r0
   171d4:	ldm	r0, {r1, r3}
   171d8:	mov	r0, #0
   171dc:	cmp	r1, r3
   171e0:	bxcs	lr
   171e4:	ldr	ip, [r2, #4]
   171e8:	mov	r0, #0
   171ec:	b	171fc <ftello64@plt+0x5d24>
   171f0:	add	r1, r1, #8
   171f4:	cmp	r1, ip
   171f8:	bcs	1722c <ftello64@plt+0x5d54>
   171fc:	ldr	r2, [r1]
   17200:	cmp	r2, #0
   17204:	beq	171f0 <ftello64@plt+0x5d18>
   17208:	mov	r3, #0
   1720c:	mov	r2, r1
   17210:	add	r3, r3, #1
   17214:	ldr	r2, [r2, #4]
   17218:	cmp	r2, #0
   1721c:	bne	17210 <ftello64@plt+0x5d38>
   17220:	cmp	r3, r0
   17224:	movhi	r0, r3
   17228:	b	171f0 <ftello64@plt+0x5d18>
   1722c:	bx	lr
   17230:	push	{fp, lr}
   17234:	mov	fp, sp
   17238:	ldr	r3, [r0]
   1723c:	ldr	r1, [r0, #4]
   17240:	mov	lr, #0
   17244:	cmp	r3, r1
   17248:	mov	r1, #0
   1724c:	bcs	17294 <ftello64@plt+0x5dbc>
   17250:	ldr	ip, [r0, #4]
   17254:	mov	r1, #0
   17258:	mov	lr, #0
   1725c:	b	1726c <ftello64@plt+0x5d94>
   17260:	add	r3, r3, #8
   17264:	cmp	r3, ip
   17268:	bcs	17294 <ftello64@plt+0x5dbc>
   1726c:	ldr	r2, [r3]
   17270:	cmp	r2, #0
   17274:	beq	17260 <ftello64@plt+0x5d88>
   17278:	mov	r2, r3
   1727c:	add	r1, r1, #1
   17280:	ldr	r2, [r2, #4]
   17284:	cmp	r2, #0
   17288:	bne	1727c <ftello64@plt+0x5da4>
   1728c:	add	lr, lr, #1
   17290:	b	17260 <ftello64@plt+0x5d88>
   17294:	ldr	r2, [r0, #12]
   17298:	cmp	lr, r2
   1729c:	bne	172b4 <ftello64@plt+0x5ddc>
   172a0:	ldr	r2, [r0, #16]
   172a4:	mov	r0, #1
   172a8:	cmp	r1, r2
   172ac:	movne	r0, #0
   172b0:	pop	{fp, pc}
   172b4:	mov	r0, #0
   172b8:	pop	{fp, pc}
   172bc:	nop	{0}
   172c0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   172c4:	add	fp, sp, #24
   172c8:	sub	sp, sp, #8
   172cc:	mov	r4, r1
   172d0:	mov	r5, r0
   172d4:	bl	171c8 <ftello64@plt+0x5cf0>
   172d8:	mov	r8, r0
   172dc:	mov	r0, r5
   172e0:	bl	171b8 <ftello64@plt+0x5ce0>
   172e4:	mov	r7, r0
   172e8:	mov	r0, r5
   172ec:	bl	171c0 <ftello64@plt+0x5ce8>
   172f0:	mov	r6, r0
   172f4:	mov	r0, r5
   172f8:	bl	171d0 <ftello64@plt+0x5cf8>
   172fc:	mov	r5, r0
   17300:	movw	r2, #37979	; 0x945b
   17304:	movt	r2, #1
   17308:	mov	r0, r4
   1730c:	mov	r1, #1
   17310:	mov	r3, r8
   17314:	bl	1140c <__fprintf_chk@plt>
   17318:	movw	r2, #38003	; 0x9473
   1731c:	movt	r2, #1
   17320:	mov	r0, r4
   17324:	mov	r1, #1
   17328:	mov	r3, r7
   1732c:	bl	1140c <__fprintf_chk@plt>
   17330:	vldr	d16, [pc, #80]	; 17388 <ftello64@plt+0x5eb0>
   17334:	vmov	s0, r6
   17338:	vmov	s2, r7
   1733c:	vcvt.f64.u32	d17, s0
   17340:	vcvt.f64.u32	d18, s2
   17344:	vmul.f64	d16, d17, d16
   17348:	vdiv.f64	d16, d16, d18
   1734c:	vstr	d16, [sp]
   17350:	movw	r2, #38027	; 0x948b
   17354:	movt	r2, #1
   17358:	mov	r0, r4
   1735c:	mov	r1, #1
   17360:	mov	r3, r6
   17364:	bl	1140c <__fprintf_chk@plt>
   17368:	movw	r2, #38060	; 0x94ac
   1736c:	movt	r2, #1
   17370:	mov	r0, r4
   17374:	mov	r1, #1
   17378:	mov	r3, r5
   1737c:	sub	sp, fp, #24
   17380:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   17384:	b	1140c <__fprintf_chk@plt>
   17388:	andeq	r0, r0, r0
   1738c:	subsmi	r0, r9, r0
   17390:	push	{r4, r5, r6, r7, fp, lr}
   17394:	add	fp, sp, #16
   17398:	mov	r5, r1
   1739c:	mov	r6, r0
   173a0:	bl	17400 <ftello64@plt+0x5f28>
   173a4:	mov	r7, r0
   173a8:	ldr	r0, [r0]
   173ac:	mov	r4, #0
   173b0:	cmp	r0, #0
   173b4:	beq	173ec <ftello64@plt+0x5f14>
   173b8:	cmp	r7, #0
   173bc:	beq	173ec <ftello64@plt+0x5f14>
   173c0:	ldr	r1, [r7]
   173c4:	cmp	r1, r5
   173c8:	beq	173f4 <ftello64@plt+0x5f1c>
   173cc:	ldr	r2, [r6, #28]
   173d0:	mov	r0, r5
   173d4:	blx	r2
   173d8:	cmp	r0, #0
   173dc:	bne	173f4 <ftello64@plt+0x5f1c>
   173e0:	ldr	r7, [r7, #4]
   173e4:	cmp	r7, #0
   173e8:	bne	173c0 <ftello64@plt+0x5ee8>
   173ec:	mov	r0, r4
   173f0:	pop	{r4, r5, r6, r7, fp, pc}
   173f4:	ldr	r4, [r7]
   173f8:	mov	r0, r4
   173fc:	pop	{r4, r5, r6, r7, fp, pc}
   17400:	push	{r4, sl, fp, lr}
   17404:	add	fp, sp, #8
   17408:	mov	r2, r1
   1740c:	mov	r4, r0
   17410:	ldr	r1, [r0, #8]
   17414:	ldr	r3, [r0, #24]
   17418:	mov	r0, r2
   1741c:	blx	r3
   17420:	ldr	r1, [r4, #8]
   17424:	cmp	r0, r1
   17428:	ldrcc	r1, [r4]
   1742c:	addcc	r0, r1, r0, lsl #3
   17430:	popcc	{r4, sl, fp, pc}
   17434:	bl	114a8 <abort@plt>
   17438:	push	{fp, lr}
   1743c:	mov	fp, sp
   17440:	ldr	r1, [r0, #16]
   17444:	cmp	r1, #0
   17448:	beq	17470 <ftello64@plt+0x5f98>
   1744c:	ldr	r2, [r0]
   17450:	ldr	r1, [r0, #4]
   17454:	cmp	r2, r1
   17458:	bcs	1747c <ftello64@plt+0x5fa4>
   1745c:	ldr	r1, [r2], #8
   17460:	cmp	r1, #0
   17464:	beq	17450 <ftello64@plt+0x5f78>
   17468:	mov	r0, r1
   1746c:	pop	{fp, pc}
   17470:	mov	r1, #0
   17474:	mov	r0, r1
   17478:	pop	{fp, pc}
   1747c:	bl	114a8 <abort@plt>
   17480:	push	{r4, r5, fp, lr}
   17484:	add	fp, sp, #8
   17488:	mov	r5, r1
   1748c:	mov	r4, r0
   17490:	bl	17400 <ftello64@plt+0x5f28>
   17494:	mov	r1, r0
   17498:	b	174a8 <ftello64@plt+0x5fd0>
   1749c:	ldr	r1, [r1, #4]
   174a0:	cmp	r1, #0
   174a4:	beq	174c8 <ftello64@plt+0x5ff0>
   174a8:	ldr	r2, [r1]
   174ac:	cmp	r2, r5
   174b0:	bne	1749c <ftello64@plt+0x5fc4>
   174b4:	ldr	r2, [r1, #4]
   174b8:	cmp	r2, #0
   174bc:	beq	1749c <ftello64@plt+0x5fc4>
   174c0:	ldr	r0, [r2]
   174c4:	pop	{r4, r5, fp, pc}
   174c8:	add	r1, r0, #8
   174cc:	ldr	r2, [r4, #4]
   174d0:	cmp	r1, r2
   174d4:	bcs	174e8 <ftello64@plt+0x6010>
   174d8:	ldr	r0, [r1], #8
   174dc:	cmp	r0, #0
   174e0:	beq	174d0 <ftello64@plt+0x5ff8>
   174e4:	pop	{r4, r5, fp, pc}
   174e8:	mov	r0, #0
   174ec:	pop	{r4, r5, fp, pc}
   174f0:	push	{r4, sl, fp, lr}
   174f4:	add	fp, sp, #8
   174f8:	mov	ip, r0
   174fc:	ldr	lr, [r0]
   17500:	ldr	r3, [r0, #4]
   17504:	mov	r0, #0
   17508:	cmp	lr, r3
   1750c:	popcs	{r4, sl, fp, pc}
   17510:	mov	r0, #0
   17514:	b	17528 <ftello64@plt+0x6050>
   17518:	ldr	r3, [ip, #4]
   1751c:	add	lr, lr, #8
   17520:	cmp	lr, r3
   17524:	bcs	17560 <ftello64@plt+0x6088>
   17528:	ldr	r3, [lr]
   1752c:	cmp	r3, #0
   17530:	cmpne	lr, #0
   17534:	beq	17518 <ftello64@plt+0x6040>
   17538:	mov	r3, lr
   1753c:	cmp	r0, r2
   17540:	bcs	17560 <ftello64@plt+0x6088>
   17544:	ldr	r4, [r3]
   17548:	str	r4, [r1, r0, lsl #2]
   1754c:	add	r0, r0, #1
   17550:	ldr	r3, [r3, #4]
   17554:	cmp	r3, #0
   17558:	bne	1753c <ftello64@plt+0x6064>
   1755c:	b	17518 <ftello64@plt+0x6040>
   17560:	pop	{r4, sl, fp, pc}
   17564:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   17568:	add	fp, sp, #24
   1756c:	mov	r8, r0
   17570:	ldr	r9, [r0]
   17574:	ldr	r0, [r0, #4]
   17578:	mov	r6, #0
   1757c:	cmp	r9, r0
   17580:	bcs	175e0 <ftello64@plt+0x6108>
   17584:	mov	r4, r2
   17588:	mov	r5, r1
   1758c:	mov	r6, #0
   17590:	b	175a4 <ftello64@plt+0x60cc>
   17594:	ldr	r0, [r8, #4]
   17598:	add	r9, r9, #8
   1759c:	cmp	r9, r0
   175a0:	bcs	175e0 <ftello64@plt+0x6108>
   175a4:	ldr	r0, [r9]
   175a8:	cmp	r0, #0
   175ac:	cmpne	r9, #0
   175b0:	beq	17594 <ftello64@plt+0x60bc>
   175b4:	mov	r7, r9
   175b8:	ldr	r0, [r7]
   175bc:	mov	r1, r4
   175c0:	blx	r5
   175c4:	cmp	r0, #0
   175c8:	beq	175e0 <ftello64@plt+0x6108>
   175cc:	add	r6, r6, #1
   175d0:	ldr	r7, [r7, #4]
   175d4:	cmp	r7, #0
   175d8:	bne	175b8 <ftello64@plt+0x60e0>
   175dc:	b	17594 <ftello64@plt+0x60bc>
   175e0:	mov	r0, r6
   175e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   175e8:	ldrb	r2, [r0]
   175ec:	cmp	r2, #0
   175f0:	moveq	r0, #0
   175f4:	bxeq	lr
   175f8:	add	r3, r0, #1
   175fc:	mov	r0, #0
   17600:	rsb	r0, r0, r0, lsl #5
   17604:	uxtab	r0, r0, r2
   17608:	udiv	r2, r0, r1
   1760c:	mls	r0, r2, r1, r0
   17610:	ldrb	r2, [r3], #1
   17614:	cmp	r2, #0
   17618:	bne	17600 <ftello64@plt+0x6128>
   1761c:	bx	lr
   17620:	movw	r1, #38088	; 0x94c8
   17624:	movt	r1, #1
   17628:	vld1.32	{d16-d17}, [r1]!
   1762c:	vst1.32	{d16-d17}, [r0]!
   17630:	ldr	r1, [r1]
   17634:	str	r1, [r0]
   17638:	bx	lr
   1763c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17640:	add	fp, sp, #28
   17644:	sub	sp, sp, #4
   17648:	mov	r7, r1
   1764c:	mov	r8, r0
   17650:	movw	sl, #30524	; 0x773c
   17654:	movt	sl, #1
   17658:	cmp	r3, #0
   1765c:	movne	sl, r3
   17660:	movw	r5, #30492	; 0x771c
   17664:	movt	r5, #1
   17668:	cmp	r2, #0
   1766c:	movne	r5, r2
   17670:	mov	r0, #40	; 0x28
   17674:	bl	16c90 <ftello64@plt+0x57b8>
   17678:	mov	r9, #0
   1767c:	cmp	r0, #0
   17680:	beq	17710 <ftello64@plt+0x6238>
   17684:	mov	r4, r0
   17688:	movw	r6, #38088	; 0x94c8
   1768c:	movt	r6, #1
   17690:	cmp	r7, #0
   17694:	movne	r6, r7
   17698:	str	r6, [r0, #20]
   1769c:	bl	1774c <ftello64@plt+0x6274>
   176a0:	cmp	r0, #0
   176a4:	beq	17708 <ftello64@plt+0x6230>
   176a8:	mov	r0, r8
   176ac:	mov	r1, r6
   176b0:	bl	177f8 <ftello64@plt+0x6320>
   176b4:	str	r0, [r4, #8]
   176b8:	cmp	r0, #0
   176bc:	beq	17708 <ftello64@plt+0x6230>
   176c0:	mov	r1, #8
   176c4:	bl	16c3c <ftello64@plt+0x5764>
   176c8:	str	r0, [r4]
   176cc:	cmp	r0, #0
   176d0:	beq	17708 <ftello64@plt+0x6230>
   176d4:	ldr	r1, [fp, #8]
   176d8:	mov	r2, #0
   176dc:	str	r5, [r4, #24]
   176e0:	str	sl, [r4, #28]
   176e4:	str	r1, [r4, #32]
   176e8:	str	r2, [r4, #36]	; 0x24
   176ec:	str	r2, [r4, #12]
   176f0:	str	r2, [r4, #16]
   176f4:	ldr	r1, [r4, #8]
   176f8:	add	r0, r0, r1, lsl #3
   176fc:	str	r0, [r4, #4]
   17700:	mov	r9, r4
   17704:	b	17710 <ftello64@plt+0x6238>
   17708:	mov	r0, r4
   1770c:	bl	17190 <ftello64@plt+0x5cb8>
   17710:	mov	r0, r9
   17714:	sub	sp, fp, #28
   17718:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1771c:	push	{r4, sl, fp, lr}
   17720:	add	fp, sp, #8
   17724:	mov	r4, r1
   17728:	mov	r1, #3
   1772c:	bl	182e8 <ftello64@plt+0x6e10>
   17730:	udiv	r1, r0, r4
   17734:	mls	r0, r1, r4, r0
   17738:	pop	{r4, sl, fp, pc}
   1773c:	sub	r0, r0, r1
   17740:	clz	r0, r0
   17744:	lsr	r0, r0, #5
   17748:	bx	lr
   1774c:	mov	r1, r0
   17750:	ldr	r3, [r0, #20]
   17754:	mov	r0, #1
   17758:	movw	r2, #38088	; 0x94c8
   1775c:	movt	r2, #1
   17760:	cmp	r3, r2
   17764:	beq	177e8 <ftello64@plt+0x6310>
   17768:	vldr	s2, [pc, #124]	; 177ec <ftello64@plt+0x6314>
   1776c:	vldr	s0, [r3, #8]
   17770:	vcmpe.f32	s0, s2
   17774:	vmrs	APSR_nzcv, fpscr
   17778:	ble	177e0 <ftello64@plt+0x6308>
   1777c:	vldr	s4, [pc, #108]	; 177f0 <ftello64@plt+0x6318>
   17780:	vcmpe.f32	s0, s4
   17784:	vmrs	APSR_nzcv, fpscr
   17788:	bpl	177e0 <ftello64@plt+0x6308>
   1778c:	vldr	s4, [pc, #96]	; 177f4 <ftello64@plt+0x631c>
   17790:	vldr	s6, [r3, #12]
   17794:	vcmpe.f32	s6, s4
   17798:	vmrs	APSR_nzcv, fpscr
   1779c:	ble	177e0 <ftello64@plt+0x6308>
   177a0:	vldr	s4, [r3]
   177a4:	vcmpe.f32	s4, #0.0
   177a8:	vmrs	APSR_nzcv, fpscr
   177ac:	blt	177e0 <ftello64@plt+0x6308>
   177b0:	vadd.f32	s2, s4, s2
   177b4:	vcmpe.f32	s2, s0
   177b8:	vmrs	APSR_nzcv, fpscr
   177bc:	bpl	177e0 <ftello64@plt+0x6308>
   177c0:	vldr	s0, [r3, #4]
   177c4:	vmov.f32	s4, #112	; 0x3f800000  1.0
   177c8:	vcmpe.f32	s0, s4
   177cc:	vmrs	APSR_nzcv, fpscr
   177d0:	bhi	177e0 <ftello64@plt+0x6308>
   177d4:	vcmpe.f32	s2, s0
   177d8:	vmrs	APSR_nzcv, fpscr
   177dc:	bxmi	lr
   177e0:	str	r2, [r1, #20]
   177e4:	mov	r0, #0
   177e8:	bx	lr
   177ec:	stclcc	12, cr12, [ip, #820]	; 0x334
   177f0:	svccc	0x00666666
   177f4:	svccc	0x008ccccd
   177f8:	push	{fp, lr}
   177fc:	mov	fp, sp
   17800:	ldrb	r2, [r1, #16]
   17804:	cmp	r2, #0
   17808:	bne	17838 <ftello64@plt+0x6360>
   1780c:	vldr	s0, [r1, #8]
   17810:	vmov	s2, r0
   17814:	vcvt.f32.u32	s2, s2
   17818:	vdiv.f32	s2, s2, s0
   1781c:	vcvt.u32.f32	s0, s2
   17820:	vldr	s4, [pc, #32]	; 17848 <ftello64@plt+0x6370>
   17824:	mov	r0, #0
   17828:	vcmpe.f32	s2, s4
   1782c:	vmrs	APSR_nzcv, fpscr
   17830:	popge	{fp, pc}
   17834:	vmov	r0, s0
   17838:	bl	1802c <ftello64@plt+0x6b54>
   1783c:	cmn	r0, #-536870911	; 0xe0000001
   17840:	movwhi	r0, #0
   17844:	pop	{fp, pc}
   17848:	svcmi	0x00800000
   1784c:	push	{r4, r5, r6, r7, fp, lr}
   17850:	add	fp, sp, #16
   17854:	mov	r4, r0
   17858:	ldr	r5, [r0]
   1785c:	ldr	r0, [r0, #4]
   17860:	cmp	r5, r0
   17864:	bcs	17908 <ftello64@plt+0x6430>
   17868:	mov	r6, #0
   1786c:	b	17888 <ftello64@plt+0x63b0>
   17870:	str	r6, [r5]
   17874:	str	r6, [r5, #4]
   17878:	ldr	r0, [r4, #4]
   1787c:	add	r5, r5, #8
   17880:	cmp	r5, r0
   17884:	bcs	17908 <ftello64@plt+0x6430>
   17888:	ldr	r0, [r5]
   1788c:	cmp	r0, #0
   17890:	beq	17878 <ftello64@plt+0x63a0>
   17894:	ldr	r7, [r5, #4]
   17898:	ldr	r1, [r4, #32]
   1789c:	cmp	r1, #0
   178a0:	mov	r0, r1
   178a4:	movwne	r0, #1
   178a8:	cmp	r7, #0
   178ac:	bne	178f4 <ftello64@plt+0x641c>
   178b0:	cmp	r0, #0
   178b4:	beq	17870 <ftello64@plt+0x6398>
   178b8:	ldr	r0, [r5]
   178bc:	blx	r1
   178c0:	b	17870 <ftello64@plt+0x6398>
   178c4:	str	r6, [r7]
   178c8:	ldr	r2, [r7, #4]
   178cc:	ldr	r0, [r4, #36]	; 0x24
   178d0:	str	r0, [r7, #4]
   178d4:	str	r7, [r4, #36]	; 0x24
   178d8:	ldr	r1, [r4, #32]
   178dc:	cmp	r1, #0
   178e0:	mov	r0, r1
   178e4:	movwne	r0, #1
   178e8:	cmp	r2, #0
   178ec:	mov	r7, r2
   178f0:	beq	178b0 <ftello64@plt+0x63d8>
   178f4:	tst	r0, #1
   178f8:	beq	178c4 <ftello64@plt+0x63ec>
   178fc:	ldr	r0, [r7]
   17900:	blx	r1
   17904:	b	178c4 <ftello64@plt+0x63ec>
   17908:	mov	r0, #0
   1790c:	str	r0, [r4, #12]
   17910:	str	r0, [r4, #16]
   17914:	pop	{r4, r5, r6, r7, fp, pc}
   17918:	push	{r4, r5, r6, sl, fp, lr}
   1791c:	add	fp, sp, #16
   17920:	mov	r4, r0
   17924:	ldr	r0, [r0, #32]
   17928:	cmp	r0, #0
   1792c:	beq	17990 <ftello64@plt+0x64b8>
   17930:	ldr	r0, [r4, #16]
   17934:	cmp	r0, #0
   17938:	beq	17990 <ftello64@plt+0x64b8>
   1793c:	ldr	r5, [r4]
   17940:	ldr	r0, [r4, #4]
   17944:	cmp	r5, r0
   17948:	bcc	17960 <ftello64@plt+0x6488>
   1794c:	b	17990 <ftello64@plt+0x64b8>
   17950:	ldr	r0, [r4, #4]
   17954:	add	r5, r5, #8
   17958:	cmp	r5, r0
   1795c:	bcs	17990 <ftello64@plt+0x64b8>
   17960:	ldr	r0, [r5]
   17964:	cmp	r0, #0
   17968:	cmpne	r5, #0
   1796c:	beq	17950 <ftello64@plt+0x6478>
   17970:	mov	r6, r5
   17974:	ldr	r0, [r6]
   17978:	ldr	r1, [r4, #32]
   1797c:	blx	r1
   17980:	ldr	r6, [r6, #4]
   17984:	cmp	r6, #0
   17988:	bne	17974 <ftello64@plt+0x649c>
   1798c:	b	17950 <ftello64@plt+0x6478>
   17990:	ldr	r5, [r4]
   17994:	ldr	r0, [r4, #4]
   17998:	cmp	r5, r0
   1799c:	bcc	179b4 <ftello64@plt+0x64dc>
   179a0:	b	179d8 <ftello64@plt+0x6500>
   179a4:	ldr	r0, [r4, #4]
   179a8:	add	r5, r5, #8
   179ac:	cmp	r5, r0
   179b0:	bcs	179d8 <ftello64@plt+0x6500>
   179b4:	ldr	r0, [r5, #4]
   179b8:	cmp	r0, #0
   179bc:	beq	179a4 <ftello64@plt+0x64cc>
   179c0:	ldr	r6, [r0, #4]
   179c4:	bl	17190 <ftello64@plt+0x5cb8>
   179c8:	cmp	r6, #0
   179cc:	mov	r0, r6
   179d0:	bne	179c0 <ftello64@plt+0x64e8>
   179d4:	b	179a4 <ftello64@plt+0x64cc>
   179d8:	ldr	r0, [r4, #36]	; 0x24
   179dc:	cmp	r0, #0
   179e0:	beq	179f8 <ftello64@plt+0x6520>
   179e4:	ldr	r5, [r0, #4]
   179e8:	bl	17190 <ftello64@plt+0x5cb8>
   179ec:	cmp	r5, #0
   179f0:	mov	r0, r5
   179f4:	bne	179e4 <ftello64@plt+0x650c>
   179f8:	ldr	r0, [r4]
   179fc:	bl	17190 <ftello64@plt+0x5cb8>
   17a00:	mov	r0, r4
   17a04:	pop	{r4, r5, r6, sl, fp, lr}
   17a08:	b	17190 <ftello64@plt+0x5cb8>
   17a0c:	push	{r4, r5, r6, sl, fp, lr}
   17a10:	add	fp, sp, #16
   17a14:	sub	sp, sp, #40	; 0x28
   17a18:	mov	r2, r1
   17a1c:	mov	r4, r0
   17a20:	ldr	r1, [r0, #20]
   17a24:	mov	r0, r2
   17a28:	bl	177f8 <ftello64@plt+0x6320>
   17a2c:	mov	r5, #0
   17a30:	cmp	r0, #0
   17a34:	beq	17b10 <ftello64@plt+0x6638>
   17a38:	mov	r6, r0
   17a3c:	ldr	r0, [r4, #8]
   17a40:	cmp	r6, r0
   17a44:	bne	17a50 <ftello64@plt+0x6578>
   17a48:	mov	r5, #1
   17a4c:	b	17b10 <ftello64@plt+0x6638>
   17a50:	mov	r0, r6
   17a54:	mov	r1, #8
   17a58:	bl	16c3c <ftello64@plt+0x5764>
   17a5c:	str	r0, [sp]
   17a60:	cmp	r0, #0
   17a64:	beq	17b10 <ftello64@plt+0x6638>
   17a68:	mov	r0, #0
   17a6c:	str	r0, [sp, #16]
   17a70:	str	r0, [sp, #12]
   17a74:	str	r6, [sp, #8]
   17a78:	ldr	r0, [sp]
   17a7c:	add	r0, r0, r6, lsl #3
   17a80:	str	r0, [sp, #4]
   17a84:	add	r6, r4, #20
   17a88:	ldm	r6, {r0, r1, r2, r3, r6}
   17a8c:	add	ip, sp, #20
   17a90:	stm	ip, {r0, r1, r2, r3, r6}
   17a94:	mov	r0, sp
   17a98:	mov	r1, r4
   17a9c:	mov	r2, #0
   17aa0:	bl	17b20 <ftello64@plt+0x6648>
   17aa4:	cmp	r0, #0
   17aa8:	beq	17acc <ftello64@plt+0x65f4>
   17aac:	ldr	r0, [r4]
   17ab0:	bl	17190 <ftello64@plt+0x5cb8>
   17ab4:	ldm	sp, {r0, r1, r2, r3}
   17ab8:	stm	r4, {r0, r1, r2, r3}
   17abc:	ldr	r0, [sp, #36]	; 0x24
   17ac0:	str	r0, [r4, #36]	; 0x24
   17ac4:	mov	r5, #1
   17ac8:	b	17b10 <ftello64@plt+0x6638>
   17acc:	ldr	r0, [sp, #36]	; 0x24
   17ad0:	str	r0, [r4, #36]	; 0x24
   17ad4:	mov	r1, sp
   17ad8:	mov	r0, r4
   17adc:	mov	r2, #1
   17ae0:	bl	17b20 <ftello64@plt+0x6648>
   17ae4:	cmp	r0, #0
   17ae8:	beq	17b1c <ftello64@plt+0x6644>
   17aec:	mov	r1, sp
   17af0:	mov	r5, #0
   17af4:	mov	r0, r4
   17af8:	mov	r2, #0
   17afc:	bl	17b20 <ftello64@plt+0x6648>
   17b00:	cmp	r0, #0
   17b04:	beq	17b1c <ftello64@plt+0x6644>
   17b08:	ldr	r0, [sp]
   17b0c:	bl	17190 <ftello64@plt+0x5cb8>
   17b10:	mov	r0, r5
   17b14:	sub	sp, fp, #16
   17b18:	pop	{r4, r5, r6, sl, fp, pc}
   17b1c:	bl	114a8 <abort@plt>
   17b20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b24:	add	fp, sp, #28
   17b28:	sub	sp, sp, #4
   17b2c:	mov	r7, r0
   17b30:	ldr	r6, [r1]
   17b34:	ldr	r0, [r1, #4]
   17b38:	cmp	r6, r0
   17b3c:	bcs	17c48 <ftello64@plt+0x6770>
   17b40:	mov	r9, r2
   17b44:	mov	sl, r1
   17b48:	b	17b80 <ftello64@plt+0x66a8>
   17b4c:	str	r4, [r5]
   17b50:	ldr	r0, [r7, #12]
   17b54:	add	r0, r0, #1
   17b58:	str	r0, [r7, #12]
   17b5c:	mov	r0, #0
   17b60:	str	r0, [r6]
   17b64:	ldr	r0, [sl, #12]
   17b68:	sub	r0, r0, #1
   17b6c:	str	r0, [sl, #12]
   17b70:	add	r6, r6, #8
   17b74:	ldr	r0, [sl, #4]
   17b78:	cmp	r6, r0
   17b7c:	bcs	17c48 <ftello64@plt+0x6770>
   17b80:	ldr	r0, [r6]
   17b84:	cmp	r0, #0
   17b88:	beq	17b70 <ftello64@plt+0x6698>
   17b8c:	ldr	r4, [r6, #4]
   17b90:	cmp	r4, #0
   17b94:	bne	17bc4 <ftello64@plt+0x66ec>
   17b98:	b	17bf4 <ftello64@plt+0x671c>
   17b9c:	str	r5, [r0]
   17ba0:	ldr	r0, [r7, #12]
   17ba4:	add	r0, r0, #1
   17ba8:	str	r0, [r7, #12]
   17bac:	mov	r0, r7
   17bb0:	mov	r1, r4
   17bb4:	bl	180cc <ftello64@plt+0x6bf4>
   17bb8:	cmp	r8, #0
   17bbc:	mov	r4, r8
   17bc0:	beq	17bf4 <ftello64@plt+0x671c>
   17bc4:	ldr	r5, [r4]
   17bc8:	mov	r0, r7
   17bcc:	mov	r1, r5
   17bd0:	bl	17400 <ftello64@plt+0x5f28>
   17bd4:	ldr	r1, [r0]
   17bd8:	ldr	r8, [r4, #4]
   17bdc:	cmp	r1, #0
   17be0:	beq	17b9c <ftello64@plt+0x66c4>
   17be4:	ldr	r1, [r0, #4]
   17be8:	str	r1, [r4, #4]
   17bec:	str	r4, [r0, #4]
   17bf0:	b	17bb8 <ftello64@plt+0x66e0>
   17bf4:	mov	r0, #0
   17bf8:	str	r0, [r6, #4]
   17bfc:	cmp	r9, #0
   17c00:	bne	17b70 <ftello64@plt+0x6698>
   17c04:	ldr	r4, [r6]
   17c08:	mov	r0, r7
   17c0c:	mov	r1, r4
   17c10:	bl	17400 <ftello64@plt+0x5f28>
   17c14:	mov	r5, r0
   17c18:	ldr	r0, [r0]
   17c1c:	cmp	r0, #0
   17c20:	beq	17b4c <ftello64@plt+0x6674>
   17c24:	mov	r0, r7
   17c28:	bl	17eb8 <ftello64@plt+0x69e0>
   17c2c:	cmp	r0, #0
   17c30:	beq	17c54 <ftello64@plt+0x677c>
   17c34:	str	r4, [r0]
   17c38:	ldr	r1, [r5, #4]
   17c3c:	str	r1, [r0, #4]
   17c40:	str	r0, [r5, #4]
   17c44:	b	17b5c <ftello64@plt+0x6684>
   17c48:	mov	r0, #1
   17c4c:	sub	sp, fp, #28
   17c50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c54:	mov	r0, #0
   17c58:	sub	sp, fp, #28
   17c5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c60:	push	{r4, r5, r6, r7, fp, lr}
   17c64:	add	fp, sp, #16
   17c68:	sub	sp, sp, #8
   17c6c:	cmp	r1, #0
   17c70:	beq	17dd0 <ftello64@plt+0x68f8>
   17c74:	mov	r7, r2
   17c78:	mov	r5, r1
   17c7c:	mov	r4, r0
   17c80:	add	r2, sp, #4
   17c84:	mov	r6, #0
   17c88:	mov	r3, #0
   17c8c:	bl	17dd8 <ftello64@plt+0x6900>
   17c90:	cmp	r0, #0
   17c94:	beq	17ca4 <ftello64@plt+0x67cc>
   17c98:	cmp	r7, #0
   17c9c:	strne	r0, [r7]
   17ca0:	b	17dc4 <ftello64@plt+0x68ec>
   17ca4:	vldr	s0, [r4, #8]
   17ca8:	vldr	s2, [r4, #12]
   17cac:	ldr	r0, [r4, #20]
   17cb0:	vldr	s4, [r0, #8]
   17cb4:	vcvt.f32.u32	s0, s0
   17cb8:	vcvt.f32.u32	s2, s2
   17cbc:	vmul.f32	s0, s4, s0
   17cc0:	vcmpe.f32	s0, s2
   17cc4:	vmrs	APSR_nzcv, fpscr
   17cc8:	bpl	17d5c <ftello64@plt+0x6884>
   17ccc:	mov	r0, r4
   17cd0:	bl	1774c <ftello64@plt+0x6274>
   17cd4:	vldr	s0, [r4, #8]
   17cd8:	vldr	s4, [r4, #12]
   17cdc:	ldr	r0, [r4, #20]
   17ce0:	vcvt.f32.u32	s2, s0
   17ce4:	vldr	s0, [r0, #8]
   17ce8:	vcvt.f32.u32	s4, s4
   17cec:	vmul.f32	s6, s0, s2
   17cf0:	vcmpe.f32	s6, s4
   17cf4:	vmrs	APSR_nzcv, fpscr
   17cf8:	bpl	17d5c <ftello64@plt+0x6884>
   17cfc:	vldr	s4, [r0, #12]
   17d00:	vmul.f32	s2, s4, s2
   17d04:	ldrb	r0, [r0, #16]
   17d08:	vmul.f32	s0, s0, s2
   17d0c:	mvn	r6, #0
   17d10:	vldr	s4, [pc, #188]	; 17dd4 <ftello64@plt+0x68fc>
   17d14:	cmp	r0, #0
   17d18:	vseleq.f32	s0, s0, s2
   17d1c:	vcmpe.f32	s0, s4
   17d20:	vmrs	APSR_nzcv, fpscr
   17d24:	bge	17dc4 <ftello64@plt+0x68ec>
   17d28:	vcvt.u32.f32	s0, s0
   17d2c:	vmov	r1, s0
   17d30:	mov	r0, r4
   17d34:	bl	17a0c <ftello64@plt+0x6534>
   17d38:	cmp	r0, #0
   17d3c:	beq	17dc4 <ftello64@plt+0x68ec>
   17d40:	add	r2, sp, #4
   17d44:	mov	r0, r4
   17d48:	mov	r1, r5
   17d4c:	mov	r3, #0
   17d50:	bl	17dd8 <ftello64@plt+0x6900>
   17d54:	cmp	r0, #0
   17d58:	bne	17dd0 <ftello64@plt+0x68f8>
   17d5c:	ldr	r6, [sp, #4]
   17d60:	ldr	r0, [r6]
   17d64:	cmp	r0, #0
   17d68:	beq	17d9c <ftello64@plt+0x68c4>
   17d6c:	mov	r0, r4
   17d70:	bl	17eb8 <ftello64@plt+0x69e0>
   17d74:	cmp	r0, #0
   17d78:	beq	17dc0 <ftello64@plt+0x68e8>
   17d7c:	str	r5, [r0]
   17d80:	ldr	r1, [r6, #4]
   17d84:	str	r1, [r0, #4]
   17d88:	str	r0, [r6, #4]
   17d8c:	ldr	r0, [r4, #16]
   17d90:	add	r0, r0, #1
   17d94:	str	r0, [r4, #16]
   17d98:	b	17db8 <ftello64@plt+0x68e0>
   17d9c:	str	r5, [r6]
   17da0:	ldr	r0, [r4, #12]
   17da4:	ldr	r1, [r4, #16]
   17da8:	add	r1, r1, #1
   17dac:	add	r0, r0, #1
   17db0:	str	r0, [r4, #12]
   17db4:	str	r1, [r4, #16]
   17db8:	mov	r6, #1
   17dbc:	b	17dc4 <ftello64@plt+0x68ec>
   17dc0:	mvn	r6, #0
   17dc4:	mov	r0, r6
   17dc8:	sub	sp, fp, #16
   17dcc:	pop	{r4, r5, r6, r7, fp, pc}
   17dd0:	bl	114a8 <abort@plt>
   17dd4:	svcmi	0x00800000
   17dd8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17ddc:	add	fp, sp, #24
   17de0:	mov	r8, r3
   17de4:	mov	r4, r2
   17de8:	mov	r7, r1
   17dec:	mov	r5, r0
   17df0:	bl	17400 <ftello64@plt+0x5f28>
   17df4:	str	r0, [r4]
   17df8:	ldr	r1, [r0]
   17dfc:	mov	r4, #0
   17e00:	cmp	r1, #0
   17e04:	beq	17eb0 <ftello64@plt+0x69d8>
   17e08:	mov	r6, r0
   17e0c:	cmp	r1, r7
   17e10:	beq	17e28 <ftello64@plt+0x6950>
   17e14:	ldr	r2, [r5, #28]
   17e18:	mov	r0, r7
   17e1c:	blx	r2
   17e20:	cmp	r0, #0
   17e24:	beq	17e4c <ftello64@plt+0x6974>
   17e28:	ldr	r4, [r6]
   17e2c:	cmp	r8, #0
   17e30:	beq	17eb0 <ftello64@plt+0x69d8>
   17e34:	ldr	r1, [r6, #4]
   17e38:	cmp	r1, #0
   17e3c:	beq	17ea8 <ftello64@plt+0x69d0>
   17e40:	ldm	r1, {r0, r2}
   17e44:	stm	r6, {r0, r2}
   17e48:	b	17e98 <ftello64@plt+0x69c0>
   17e4c:	ldr	r0, [r6, #4]!
   17e50:	cmp	r0, #0
   17e54:	beq	17eb0 <ftello64@plt+0x69d8>
   17e58:	ldr	r1, [r0]
   17e5c:	cmp	r1, r7
   17e60:	beq	17e80 <ftello64@plt+0x69a8>
   17e64:	ldr	r2, [r5, #28]
   17e68:	mov	r0, r7
   17e6c:	blx	r2
   17e70:	cmp	r0, #0
   17e74:	bne	17e80 <ftello64@plt+0x69a8>
   17e78:	ldr	r6, [r6]
   17e7c:	b	17e4c <ftello64@plt+0x6974>
   17e80:	ldr	r1, [r6]
   17e84:	ldr	r4, [r1]
   17e88:	cmp	r8, #0
   17e8c:	beq	17eb0 <ftello64@plt+0x69d8>
   17e90:	ldr	r0, [r1, #4]
   17e94:	str	r0, [r6]
   17e98:	mov	r0, r5
   17e9c:	bl	180cc <ftello64@plt+0x6bf4>
   17ea0:	mov	r0, r4
   17ea4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17ea8:	mov	r0, #0
   17eac:	str	r0, [r6]
   17eb0:	mov	r0, r4
   17eb4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17eb8:	mov	r1, r0
   17ebc:	ldr	r0, [r0, #36]	; 0x24
   17ec0:	cmp	r0, #0
   17ec4:	ldrne	r2, [r0, #4]
   17ec8:	strne	r2, [r1, #36]	; 0x24
   17ecc:	bxne	lr
   17ed0:	mov	r0, #8
   17ed4:	b	16c90 <ftello64@plt+0x57b8>
   17ed8:	push	{r4, sl, fp, lr}
   17edc:	add	fp, sp, #8
   17ee0:	sub	sp, sp, #8
   17ee4:	mov	r4, r1
   17ee8:	add	r2, sp, #4
   17eec:	bl	17c60 <ftello64@plt+0x6788>
   17ef0:	cmn	r0, #1
   17ef4:	beq	17f08 <ftello64@plt+0x6a30>
   17ef8:	ldr	r1, [sp, #4]
   17efc:	cmp	r0, #0
   17f00:	moveq	r4, r1
   17f04:	b	17f0c <ftello64@plt+0x6a34>
   17f08:	mov	r4, #0
   17f0c:	mov	r0, r4
   17f10:	sub	sp, fp, #8
   17f14:	pop	{r4, sl, fp, pc}
   17f18:	push	{r4, r5, r6, sl, fp, lr}
   17f1c:	add	fp, sp, #16
   17f20:	sub	sp, sp, #8
   17f24:	mov	r4, r0
   17f28:	add	r2, sp, #4
   17f2c:	mov	r3, #1
   17f30:	bl	17dd8 <ftello64@plt+0x6900>
   17f34:	mov	r5, r0
   17f38:	cmp	r0, #0
   17f3c:	beq	1801c <ftello64@plt+0x6b44>
   17f40:	ldr	r0, [r4, #16]
   17f44:	sub	r0, r0, #1
   17f48:	str	r0, [r4, #16]
   17f4c:	ldr	r0, [sp, #4]
   17f50:	ldr	r0, [r0]
   17f54:	cmp	r0, #0
   17f58:	bne	1801c <ftello64@plt+0x6b44>
   17f5c:	ldr	r0, [r4, #12]
   17f60:	sub	r0, r0, #1
   17f64:	vldr	s0, [r4, #8]
   17f68:	str	r0, [r4, #12]
   17f6c:	ldr	r1, [r4, #20]
   17f70:	vldr	s2, [r1]
   17f74:	vcvt.f32.u32	s0, s0
   17f78:	vmov	s4, r0
   17f7c:	vcvt.f32.u32	s4, s4
   17f80:	vmul.f32	s0, s2, s0
   17f84:	vcmpe.f32	s0, s4
   17f88:	vmrs	APSR_nzcv, fpscr
   17f8c:	ble	1801c <ftello64@plt+0x6b44>
   17f90:	mov	r0, r4
   17f94:	bl	1774c <ftello64@plt+0x6274>
   17f98:	vldr	s0, [r4, #8]
   17f9c:	vldr	s2, [r4, #12]
   17fa0:	ldr	r0, [r4, #20]
   17fa4:	vcvt.f32.u32	s0, s0
   17fa8:	vldr	s4, [r0]
   17fac:	vcvt.f32.u32	s2, s2
   17fb0:	vmul.f32	s4, s4, s0
   17fb4:	vcmpe.f32	s4, s2
   17fb8:	vmrs	APSR_nzcv, fpscr
   17fbc:	ble	1801c <ftello64@plt+0x6b44>
   17fc0:	vldr	s2, [r0, #4]
   17fc4:	ldrb	r1, [r0, #16]
   17fc8:	vmul.f32	s0, s2, s0
   17fcc:	cmp	r1, #0
   17fd0:	bne	17fdc <ftello64@plt+0x6b04>
   17fd4:	vldr	s2, [r0, #8]
   17fd8:	vmul.f32	s0, s0, s2
   17fdc:	vcvt.u32.f32	s0, s0
   17fe0:	vmov	r1, s0
   17fe4:	mov	r0, r4
   17fe8:	bl	17a0c <ftello64@plt+0x6534>
   17fec:	cmp	r0, #0
   17ff0:	bne	1801c <ftello64@plt+0x6b44>
   17ff4:	ldr	r0, [r4, #36]	; 0x24
   17ff8:	cmp	r0, #0
   17ffc:	beq	18014 <ftello64@plt+0x6b3c>
   18000:	ldr	r6, [r0, #4]
   18004:	bl	17190 <ftello64@plt+0x5cb8>
   18008:	cmp	r6, #0
   1800c:	mov	r0, r6
   18010:	bne	18000 <ftello64@plt+0x6b28>
   18014:	mov	r0, #0
   18018:	str	r0, [r4, #36]	; 0x24
   1801c:	mov	r0, r5
   18020:	sub	sp, fp, #16
   18024:	pop	{r4, r5, r6, sl, fp, pc}
   18028:	b	17f18 <ftello64@plt+0x6a40>
   1802c:	push	{r4, r5, fp, lr}
   18030:	add	fp, sp, #8
   18034:	cmp	r0, #10
   18038:	movls	r0, #10
   1803c:	orr	r5, r0, #1
   18040:	mvn	r4, #0
   18044:	cmn	r5, #1
   18048:	beq	18068 <ftello64@plt+0x6b90>
   1804c:	mov	r0, r5
   18050:	bl	1807c <ftello64@plt+0x6ba4>
   18054:	cmp	r0, #0
   18058:	bne	18070 <ftello64@plt+0x6b98>
   1805c:	add	r5, r5, #2
   18060:	cmn	r5, #1
   18064:	bne	1804c <ftello64@plt+0x6b74>
   18068:	mov	r0, r4
   1806c:	pop	{r4, r5, fp, pc}
   18070:	mov	r4, r5
   18074:	mov	r0, r4
   18078:	pop	{r4, r5, fp, pc}
   1807c:	mov	ip, #3
   18080:	cmp	r0, #10
   18084:	bcc	180b8 <ftello64@plt+0x6be0>
   18088:	mov	ip, #3
   1808c:	mov	r2, #9
   18090:	mov	r3, #16
   18094:	udiv	r1, r0, ip
   18098:	mls	r1, r1, ip, r0
   1809c:	cmp	r1, #0
   180a0:	beq	180b8 <ftello64@plt+0x6be0>
   180a4:	add	r2, r3, r2
   180a8:	add	r3, r3, #8
   180ac:	add	ip, ip, #2
   180b0:	cmp	r2, r0
   180b4:	bcc	18094 <ftello64@plt+0x6bbc>
   180b8:	udiv	r1, r0, ip
   180bc:	mls	r0, r1, ip, r0
   180c0:	cmp	r0, #0
   180c4:	movwne	r0, #1
   180c8:	bx	lr
   180cc:	mov	r2, #0
   180d0:	str	r2, [r1]
   180d4:	ldr	r2, [r0, #36]	; 0x24
   180d8:	str	r2, [r1, #4]
   180dc:	str	r1, [r0, #36]	; 0x24
   180e0:	bx	lr
   180e4:	push	{fp, lr}
   180e8:	mov	fp, sp
   180ec:	bl	113b8 <__errno_location@plt>
   180f0:	mov	r1, #12
   180f4:	str	r1, [r0]
   180f8:	mov	r0, #0
   180fc:	pop	{fp, pc}
   18100:	b	16c90 <ftello64@plt+0x57b8>
   18104:	cmp	r1, #0
   18108:	orreq	r1, r1, #1
   1810c:	b	16cc0 <ftello64@plt+0x57e8>
   18110:	b	16c3c <ftello64@plt+0x5764>
   18114:	clz	r3, r2
   18118:	lsr	ip, r3, #5
   1811c:	clz	r3, r1
   18120:	lsr	r3, r3, #5
   18124:	orrs	r3, r3, ip
   18128:	movwne	r1, #1
   1812c:	movwne	r2, #1
   18130:	b	181d0 <ftello64@plt+0x6cf8>
   18134:	push	{fp, lr}
   18138:	mov	fp, sp
   1813c:	mov	r0, #14
   18140:	bl	11460 <nl_langinfo@plt>
   18144:	movw	r1, #36406	; 0x8e36
   18148:	movt	r1, #1
   1814c:	cmp	r0, #0
   18150:	movne	r1, r0
   18154:	ldrb	r2, [r1]
   18158:	movw	r0, #38108	; 0x94dc
   1815c:	movt	r0, #1
   18160:	cmp	r2, #0
   18164:	movne	r0, r1
   18168:	pop	{fp, pc}
   1816c:	push	{r4, r5, r6, r7, fp, lr}
   18170:	add	fp, sp, #16
   18174:	sub	sp, sp, #8
   18178:	mov	r7, r2
   1817c:	mov	r4, r1
   18180:	add	r5, sp, #4
   18184:	cmp	r0, #0
   18188:	movne	r5, r0
   1818c:	mov	r0, r5
   18190:	bl	11310 <mbrtowc@plt>
   18194:	mov	r6, r0
   18198:	cmp	r7, #0
   1819c:	beq	181c4 <ftello64@plt+0x6cec>
   181a0:	cmn	r6, #2
   181a4:	bcc	181c4 <ftello64@plt+0x6cec>
   181a8:	mov	r0, #0
   181ac:	bl	18544 <ftello64@plt+0x706c>
   181b0:	cmp	r0, #0
   181b4:	bne	181c4 <ftello64@plt+0x6cec>
   181b8:	ldrb	r0, [r4]
   181bc:	str	r0, [r5]
   181c0:	mov	r6, #1
   181c4:	mov	r0, r6
   181c8:	sub	sp, fp, #16
   181cc:	pop	{r4, r5, r6, r7, fp, pc}
   181d0:	cmp	r2, #0
   181d4:	beq	18204 <ftello64@plt+0x6d2c>
   181d8:	mvn	r3, #0
   181dc:	udiv	r3, r3, r2
   181e0:	cmp	r3, r1
   181e4:	bcs	18204 <ftello64@plt+0x6d2c>
   181e8:	push	{fp, lr}
   181ec:	mov	fp, sp
   181f0:	bl	113b8 <__errno_location@plt>
   181f4:	mov	r1, #12
   181f8:	str	r1, [r0]
   181fc:	mov	r0, #0
   18200:	pop	{fp, pc}
   18204:	mul	r1, r2, r1
   18208:	b	16cc0 <ftello64@plt+0x57e8>
   1820c:	mov	r1, #0
   18210:	mov	r2, #3
   18214:	b	18360 <ftello64@plt+0x6e88>
   18218:	push	{r4, r5, r6, sl, fp, lr}
   1821c:	add	fp, sp, #16
   18220:	rsb	lr, r2, #64	; 0x40
   18224:	lsr	ip, r0, lr
   18228:	rsb	r3, lr, #32
   1822c:	orr	r3, ip, r1, lsl r3
   18230:	rsbs	r5, r2, #32
   18234:	lsrpl	r3, r1, r5
   18238:	lsl	r4, r0, r2
   1823c:	subs	r6, r2, #32
   18240:	movwpl	r4, #0
   18244:	orr	ip, r3, r4
   18248:	lsr	r3, r0, r5
   1824c:	orr	r2, r3, r1, lsl r2
   18250:	lslpl	r2, r0, r6
   18254:	lsr	r0, r1, lr
   18258:	cmp	r5, #0
   1825c:	movwpl	r0, #0
   18260:	orr	r1, r0, r2
   18264:	mov	r0, ip
   18268:	pop	{r4, r5, r6, sl, fp, pc}
   1826c:	push	{r4, r5, fp, lr}
   18270:	add	fp, sp, #8
   18274:	lsr	ip, r0, r2
   18278:	rsb	r3, r2, #32
   1827c:	orr	ip, ip, r1, lsl r3
   18280:	subs	lr, r2, #32
   18284:	lsrpl	ip, r1, lr
   18288:	rsb	r4, r2, #64	; 0x40
   1828c:	lsl	r5, r0, r4
   18290:	cmp	r3, #0
   18294:	movwpl	r5, #0
   18298:	orr	ip, r5, ip
   1829c:	rsb	r5, r4, #32
   182a0:	lsr	r5, r0, r5
   182a4:	orr	r4, r5, r1, lsl r4
   182a8:	cmp	r3, #0
   182ac:	lslpl	r4, r0, r3
   182b0:	lsr	r0, r1, r2
   182b4:	cmp	lr, #0
   182b8:	movwpl	r0, #0
   182bc:	orr	r1, r4, r0
   182c0:	mov	r0, ip
   182c4:	pop	{r4, r5, fp, pc}
   182c8:	rsb	r1, r1, #32
   182cc:	ror	r0, r0, r1
   182d0:	bx	lr
   182d4:	ror	r0, r0, r1
   182d8:	bx	lr
   182dc:	rsb	r1, r1, #32
   182e0:	ror	r0, r0, r1
   182e4:	bx	lr
   182e8:	ror	r0, r0, r1
   182ec:	bx	lr
   182f0:	and	r2, r1, #15
   182f4:	lsl	r2, r0, r2
   182f8:	rsb	r1, r1, #0
   182fc:	and	r1, r1, #15
   18300:	orr	r0, r2, r0, lsr r1
   18304:	uxth	r0, r0
   18308:	bx	lr
   1830c:	rsb	r2, r1, #0
   18310:	and	r2, r2, #15
   18314:	lsl	r2, r0, r2
   18318:	and	r1, r1, #15
   1831c:	orr	r0, r2, r0, lsr r1
   18320:	uxth	r0, r0
   18324:	bx	lr
   18328:	and	r2, r1, #7
   1832c:	lsl	r2, r0, r2
   18330:	rsb	r1, r1, #0
   18334:	and	r1, r1, #7
   18338:	orr	r0, r2, r0, lsr r1
   1833c:	uxtb	r0, r0
   18340:	bx	lr
   18344:	rsb	r2, r1, #0
   18348:	and	r2, r2, #7
   1834c:	lsl	r2, r0, r2
   18350:	and	r1, r1, #7
   18354:	orr	r0, r2, r0, lsr r1
   18358:	uxtb	r0, r0
   1835c:	bx	lr
   18360:	sub	sp, sp, #8
   18364:	push	{fp, lr}
   18368:	mov	fp, sp
   1836c:	sub	sp, sp, #8
   18370:	str	r2, [fp, #8]
   18374:	str	r3, [fp, #12]
   18378:	add	r2, fp, #8
   1837c:	str	r2, [sp, #4]
   18380:	cmp	r1, #11
   18384:	bhi	183c4 <ftello64@plt+0x6eec>
   18388:	mov	r2, #1
   1838c:	movw	r3, #1300	; 0x514
   18390:	tst	r3, r2, lsl r1
   18394:	bne	18414 <ftello64@plt+0x6f3c>
   18398:	movw	r3, #2570	; 0xa0a
   1839c:	tst	r3, r2, lsl r1
   183a0:	bne	183ec <ftello64@plt+0x6f14>
   183a4:	cmp	r1, #0
   183a8:	bne	183c4 <ftello64@plt+0x6eec>
   183ac:	ldr	r1, [sp, #4]
   183b0:	add	r2, r1, #4
   183b4:	str	r2, [sp, #4]
   183b8:	ldr	r1, [r1]
   183bc:	bl	18438 <ftello64@plt+0x6f60>
   183c0:	b	18428 <ftello64@plt+0x6f50>
   183c4:	sub	r2, r1, #1024	; 0x400
   183c8:	cmp	r2, #10
   183cc:	bhi	18414 <ftello64@plt+0x6f3c>
   183d0:	mov	ip, #1
   183d4:	movw	r3, #645	; 0x285
   183d8:	tst	r3, ip, lsl r2
   183dc:	bne	18414 <ftello64@plt+0x6f3c>
   183e0:	movw	r3, #1282	; 0x502
   183e4:	tst	r3, ip, lsl r2
   183e8:	beq	183f4 <ftello64@plt+0x6f1c>
   183ec:	bl	11430 <fcntl64@plt>
   183f0:	b	18428 <ftello64@plt+0x6f50>
   183f4:	cmp	r2, #6
   183f8:	bne	18414 <ftello64@plt+0x6f3c>
   183fc:	ldr	r1, [sp, #4]
   18400:	add	r2, r1, #4
   18404:	str	r2, [sp, #4]
   18408:	ldr	r1, [r1]
   1840c:	bl	18444 <ftello64@plt+0x6f6c>
   18410:	b	18428 <ftello64@plt+0x6f50>
   18414:	ldr	r2, [sp, #4]
   18418:	add	r3, r2, #4
   1841c:	str	r3, [sp, #4]
   18420:	ldr	r2, [r2]
   18424:	bl	11430 <fcntl64@plt>
   18428:	mov	sp, fp
   1842c:	pop	{fp, lr}
   18430:	add	sp, sp, #8
   18434:	bx	lr
   18438:	mov	r2, r1
   1843c:	mov	r1, #0
   18440:	b	11430 <fcntl64@plt>
   18444:	push	{r4, r5, r6, r7, fp, lr}
   18448:	add	fp, sp, #16
   1844c:	mov	r5, r1
   18450:	mov	r6, r0
   18454:	movw	r7, #41688	; 0xa2d8
   18458:	movt	r7, #2
   1845c:	ldr	r0, [r7]
   18460:	cmp	r0, #0
   18464:	bmi	184c8 <ftello64@plt+0x6ff0>
   18468:	mov	r0, r6
   1846c:	movw	r1, #1030	; 0x406
   18470:	mov	r2, r5
   18474:	bl	11430 <fcntl64@plt>
   18478:	mov	r4, r0
   1847c:	cmn	r0, #1
   18480:	bgt	184b4 <ftello64@plt+0x6fdc>
   18484:	bl	113b8 <__errno_location@plt>
   18488:	ldr	r0, [r0]
   1848c:	cmp	r0, #22
   18490:	bne	184b4 <ftello64@plt+0x6fdc>
   18494:	mov	r0, r6
   18498:	mov	r1, r5
   1849c:	bl	18438 <ftello64@plt+0x6f60>
   184a0:	mov	r4, r0
   184a4:	cmp	r0, #0
   184a8:	bmi	18518 <ftello64@plt+0x7040>
   184ac:	mvn	r0, #0
   184b0:	b	184b8 <ftello64@plt+0x6fe0>
   184b4:	mov	r0, #1
   184b8:	str	r0, [r7]
   184bc:	cmp	r4, #0
   184c0:	bpl	184e0 <ftello64@plt+0x7008>
   184c4:	b	18518 <ftello64@plt+0x7040>
   184c8:	mov	r0, r6
   184cc:	mov	r1, r5
   184d0:	bl	18438 <ftello64@plt+0x6f60>
   184d4:	mov	r4, r0
   184d8:	cmp	r4, #0
   184dc:	bmi	18518 <ftello64@plt+0x7040>
   184e0:	ldr	r0, [r7]
   184e4:	cmn	r0, #1
   184e8:	bne	18518 <ftello64@plt+0x7040>
   184ec:	mov	r0, r4
   184f0:	mov	r1, #1
   184f4:	bl	11430 <fcntl64@plt>
   184f8:	cmp	r0, #0
   184fc:	bmi	18520 <ftello64@plt+0x7048>
   18500:	orr	r2, r0, #1
   18504:	mov	r0, r4
   18508:	mov	r1, #2
   1850c:	bl	11430 <fcntl64@plt>
   18510:	cmn	r0, #1
   18514:	beq	18520 <ftello64@plt+0x7048>
   18518:	mov	r0, r4
   1851c:	pop	{r4, r5, r6, r7, fp, pc}
   18520:	bl	113b8 <__errno_location@plt>
   18524:	mov	r5, r0
   18528:	ldr	r6, [r0]
   1852c:	mov	r0, r4
   18530:	bl	114c0 <close@plt>
   18534:	str	r6, [r5]
   18538:	mvn	r4, #0
   1853c:	mov	r0, r4
   18540:	pop	{r4, r5, r6, r7, fp, pc}
   18544:	push	{r4, sl, fp, lr}
   18548:	add	fp, sp, #8
   1854c:	sub	sp, sp, #264	; 0x108
   18550:	add	r1, sp, #7
   18554:	movw	r2, #257	; 0x101
   18558:	bl	185b0 <ftello64@plt+0x70d8>
   1855c:	mov	r4, #0
   18560:	cmp	r0, #0
   18564:	bne	185a4 <ftello64@plt+0x70cc>
   18568:	add	r0, sp, #7
   1856c:	movw	r1, #38114	; 0x94e2
   18570:	movt	r1, #1
   18574:	mov	r2, #2
   18578:	bl	11394 <bcmp@plt>
   1857c:	cmp	r0, #0
   18580:	beq	185a4 <ftello64@plt+0x70cc>
   18584:	add	r0, sp, #7
   18588:	movw	r1, #38116	; 0x94e4
   1858c:	movt	r1, #1
   18590:	mov	r2, #6
   18594:	bl	11394 <bcmp@plt>
   18598:	mov	r4, r0
   1859c:	cmp	r0, #0
   185a0:	movwne	r4, #1
   185a4:	mov	r0, r4
   185a8:	sub	sp, fp, #8
   185ac:	pop	{r4, sl, fp, pc}
   185b0:	b	185b4 <ftello64@plt+0x70dc>
   185b4:	push	{r4, r5, r6, r7, fp, lr}
   185b8:	add	fp, sp, #16
   185bc:	mov	r6, r2
   185c0:	mov	r4, r1
   185c4:	bl	1864c <ftello64@plt+0x7174>
   185c8:	cmp	r0, #0
   185cc:	beq	185fc <ftello64@plt+0x7124>
   185d0:	mov	r7, r0
   185d4:	bl	113a0 <strlen@plt>
   185d8:	cmp	r0, r6
   185dc:	bcs	18618 <ftello64@plt+0x7140>
   185e0:	add	r2, r0, #1
   185e4:	mov	r0, r4
   185e8:	mov	r1, r7
   185ec:	bl	11238 <memcpy@plt>
   185f0:	mov	r5, #0
   185f4:	mov	r0, r5
   185f8:	pop	{r4, r5, r6, r7, fp, pc}
   185fc:	mov	r5, #22
   18600:	cmp	r6, #0
   18604:	beq	18640 <ftello64@plt+0x7168>
   18608:	mov	r0, #0
   1860c:	strb	r0, [r4]
   18610:	mov	r0, r5
   18614:	pop	{r4, r5, r6, r7, fp, pc}
   18618:	mov	r5, #34	; 0x22
   1861c:	cmp	r6, #0
   18620:	beq	18640 <ftello64@plt+0x7168>
   18624:	sub	r6, r6, #1
   18628:	mov	r0, r4
   1862c:	mov	r1, r7
   18630:	mov	r2, r6
   18634:	bl	11238 <memcpy@plt>
   18638:	mov	r0, #0
   1863c:	strb	r0, [r4, r6]
   18640:	mov	r0, r5
   18644:	pop	{r4, r5, r6, r7, fp, pc}
   18648:	b	1864c <ftello64@plt+0x7174>
   1864c:	mov	r1, #0
   18650:	b	1143c <setlocale@plt>
   18654:	cmp	r3, #0
   18658:	cmpeq	r2, #0
   1865c:	bne	18674 <ftello64@plt+0x719c>
   18660:	cmp	r1, #0
   18664:	cmpeq	r0, #0
   18668:	mvnne	r1, #0
   1866c:	mvnne	r0, #0
   18670:	b	18690 <ftello64@plt+0x71b8>
   18674:	sub	sp, sp, #8
   18678:	push	{sp, lr}
   1867c:	bl	186a0 <ftello64@plt+0x71c8>
   18680:	ldr	lr, [sp, #4]
   18684:	add	sp, sp, #8
   18688:	pop	{r2, r3}
   1868c:	bx	lr
   18690:	push	{r1, lr}
   18694:	mov	r0, #8
   18698:	bl	111e4 <raise@plt>
   1869c:	pop	{r1, pc}
   186a0:	cmp	r1, r3
   186a4:	cmpeq	r0, r2
   186a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   186ac:	mov	r4, r0
   186b0:	movcc	r0, #0
   186b4:	mov	r5, r1
   186b8:	ldr	lr, [sp, #36]	; 0x24
   186bc:	movcc	r1, r0
   186c0:	bcc	187bc <ftello64@plt+0x72e4>
   186c4:	cmp	r3, #0
   186c8:	clzeq	ip, r2
   186cc:	clzne	ip, r3
   186d0:	addeq	ip, ip, #32
   186d4:	cmp	r5, #0
   186d8:	clzeq	r1, r4
   186dc:	addeq	r1, r1, #32
   186e0:	clzne	r1, r5
   186e4:	sub	ip, ip, r1
   186e8:	sub	sl, ip, #32
   186ec:	lsl	r9, r3, ip
   186f0:	rsb	fp, ip, #32
   186f4:	orr	r9, r9, r2, lsl sl
   186f8:	orr	r9, r9, r2, lsr fp
   186fc:	lsl	r8, r2, ip
   18700:	cmp	r5, r9
   18704:	cmpeq	r4, r8
   18708:	movcc	r0, #0
   1870c:	movcc	r1, r0
   18710:	bcc	1872c <ftello64@plt+0x7254>
   18714:	mov	r0, #1
   18718:	subs	r4, r4, r8
   1871c:	lsl	r1, r0, sl
   18720:	orr	r1, r1, r0, lsr fp
   18724:	lsl	r0, r0, ip
   18728:	sbc	r5, r5, r9
   1872c:	cmp	ip, #0
   18730:	beq	187bc <ftello64@plt+0x72e4>
   18734:	lsr	r6, r8, #1
   18738:	orr	r6, r6, r9, lsl #31
   1873c:	lsr	r7, r9, #1
   18740:	mov	r2, ip
   18744:	b	18768 <ftello64@plt+0x7290>
   18748:	subs	r3, r4, r6
   1874c:	sbc	r8, r5, r7
   18750:	adds	r3, r3, r3
   18754:	adc	r8, r8, r8
   18758:	adds	r4, r3, #1
   1875c:	adc	r5, r8, #0
   18760:	subs	r2, r2, #1
   18764:	beq	18784 <ftello64@plt+0x72ac>
   18768:	cmp	r5, r7
   1876c:	cmpeq	r4, r6
   18770:	bcs	18748 <ftello64@plt+0x7270>
   18774:	adds	r4, r4, r4
   18778:	adc	r5, r5, r5
   1877c:	subs	r2, r2, #1
   18780:	bne	18768 <ftello64@plt+0x7290>
   18784:	lsr	r3, r4, ip
   18788:	orr	r3, r3, r5, lsl fp
   1878c:	lsr	r2, r5, ip
   18790:	orr	r3, r3, r5, lsr sl
   18794:	adds	r0, r0, r4
   18798:	mov	r4, r3
   1879c:	lsl	r3, r2, ip
   187a0:	orr	r3, r3, r4, lsl sl
   187a4:	lsl	ip, r4, ip
   187a8:	orr	r3, r3, r4, lsr fp
   187ac:	adc	r1, r1, r5
   187b0:	subs	r0, r0, ip
   187b4:	mov	r5, r2
   187b8:	sbc	r1, r1, r3
   187bc:	cmp	lr, #0
   187c0:	strdne	r4, [lr]
   187c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   187c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   187cc:	mov	r7, r0
   187d0:	ldr	r6, [pc, #72]	; 18820 <ftello64@plt+0x7348>
   187d4:	ldr	r5, [pc, #72]	; 18824 <ftello64@plt+0x734c>
   187d8:	add	r6, pc, r6
   187dc:	add	r5, pc, r5
   187e0:	sub	r6, r6, r5
   187e4:	mov	r8, r1
   187e8:	mov	r9, r2
   187ec:	bl	111a0 <fdopen@plt-0x20>
   187f0:	asrs	r6, r6, #2
   187f4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   187f8:	mov	r4, #0
   187fc:	add	r4, r4, #1
   18800:	ldr	r3, [r5], #4
   18804:	mov	r2, r9
   18808:	mov	r1, r8
   1880c:	mov	r0, r7
   18810:	blx	r3
   18814:	cmp	r6, r4
   18818:	bne	187fc <ftello64@plt+0x7324>
   1881c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18820:	andeq	r1, r1, ip, lsr #14
   18824:	andeq	r1, r1, r4, lsr #14
   18828:	bx	lr
   1882c:	ldr	r3, [pc, #12]	; 18840 <ftello64@plt+0x7368>
   18830:	mov	r1, #0
   18834:	add	r3, pc, r3
   18838:	ldr	r2, [r3]
   1883c:	b	113c4 <__cxa_atexit@plt>
   18840:	andeq	r1, r1, r8, ror #17
   18844:	mov	r2, r1
   18848:	mov	r1, r0
   1884c:	mov	r0, #3
   18850:	b	112bc <__fxstat64@plt>

Disassembly of section .fini:

00018854 <.fini>:
   18854:	push	{r3, lr}
   18858:	pop	{r3, pc}
