-- generated by newgenasym Thu Sep 27 16:36:25 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity xfmrka4976 is
    port (    
	PRIN1:     INOUT  STD_LOGIC;    
	PRIN2:     INOUT  STD_LOGIC;    
	PRIP1:     INOUT  STD_LOGIC;    
	PRIP2:     INOUT  STD_LOGIC;    
	SECN1:     INOUT  STD_LOGIC;    
	SECN2:     INOUT  STD_LOGIC;    
	SECP1:     INOUT  STD_LOGIC;    
	SECP2:     INOUT  STD_LOGIC);
end xfmrka4976;
