-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity trigger is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 13;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    instream_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    instream_TVALID : IN STD_LOGIC;
    instream_TREADY : OUT STD_LOGIC;
    instream_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    instream_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    instream_TUSER : IN STD_LOGIC_VECTOR (8 downto 0);
    instream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    outstream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    outstream_TVALID : OUT STD_LOGIC;
    outstream_TREADY : IN STD_LOGIC;
    outstream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    outstream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    outstream_TUSER : OUT STD_LOGIC_VECTOR (12 downto 0);
    outstream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    timestamp_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    timestamp_TVALID : IN STD_LOGIC;
    timestamp_TREADY : OUT STD_LOGIC;
    photon_fifos_0_din : OUT STD_LOGIC_VECTOR (43 downto 0);
    photon_fifos_0_full_n : IN STD_LOGIC;
    photon_fifos_0_write : OUT STD_LOGIC;
    photon_fifos_1_din : OUT STD_LOGIC_VECTOR (43 downto 0);
    photon_fifos_1_full_n : IN STD_LOGIC;
    photon_fifos_1_write : OUT STD_LOGIC;
    photon_fifos_2_din : OUT STD_LOGIC_VECTOR (43 downto 0);
    photon_fifos_2_full_n : IN STD_LOGIC;
    photon_fifos_2_write : OUT STD_LOGIC;
    photon_fifos_3_din : OUT STD_LOGIC_VECTOR (43 downto 0);
    photon_fifos_3_full_n : IN STD_LOGIC;
    photon_fifos_3_write : OUT STD_LOGIC;
    photon_overflow_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    photon_overflow_TVALID : OUT STD_LOGIC;
    photon_overflow_TREADY : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of trigger is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "trigger_trigger,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.237000,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=9,HLS_SYN_DSP=0,HLS_SYN_FF=1207,HLS_SYN_LUT=1091,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal threshoffs_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal threshoffs_ce0 : STD_LOGIC;
    signal threshoffs_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_3 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal since_cache_since_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_data_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal since_data_ce0 : STD_LOGIC;
    signal since_data_we0 : STD_LOGIC;
    signal since_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal since_data_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal since_data_ce1 : STD_LOGIC;
    signal since_data_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal photon_cache_lane_time_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_phase_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_phase_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_phase : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_phase_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_data_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal photon_data_ce0 : STD_LOGIC;
    signal photon_data_we0 : STD_LOGIC;
    signal photon_data_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal photon_data_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal photon_data_ce1 : STD_LOGIC;
    signal photon_data_q1 : STD_LOGIC_VECTOR (127 downto 0);
    signal instream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal outstream_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal timestamp_TDATA_blk_n : STD_LOGIC;
    signal photon_overflow_TDATA_blk_n : STD_LOGIC;
    signal tmp_data_V_reg_1318 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal regslice_both_outstream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_forward_photon_fifos_0_U_apdone_blk : STD_LOGIC;
    signal regslice_forward_photon_fifos_1_U_apdone_blk : STD_LOGIC;
    signal regslice_forward_photon_fifos_2_U_apdone_blk : STD_LOGIC;
    signal regslice_forward_photon_fifos_3_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photon_overflow_U_apdone_blk : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_data_V_reg_1318_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_reg_1318_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_reg_1318_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_user_V_1_reg_1326 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1326_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1326_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1326_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_last_V_reg_1334 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1334_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1334_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1334_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1339 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_1339_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_1339_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_fu_482_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_reg_1366 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_reg_1366_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_reg_1366_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sinces_since_fu_486_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_reg_1374 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_reg_1374_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_1_reg_1382 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_1_reg_1382_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_2_reg_1390 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_2_reg_1390_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_3_reg_1398 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_3_reg_1398_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_V_fu_520_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_reg_1406 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_reg_1406_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_reg_1412 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_reg_1412_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_1_reg_1419 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_1_reg_1419_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_1_reg_1425 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_1_reg_1425_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_2_reg_1432 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_2_reg_1432_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_2_reg_1438 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_2_reg_1438_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_3_reg_1445 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_3_reg_1445_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_3_reg_1451 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_3_reg_1451_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal hoffs_reg_1458 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_reg_1458_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_1_reg_1463 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_1_reg_1463_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_2_reg_1468 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_2_reg_1468_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_3_reg_1473 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_3_reg_1473_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln884_fu_634_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln884_reg_1478 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_1483 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_1488 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_1493 : STD_LOGIC_VECTOR (7 downto 0);
    signal last_group_fu_668_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal last_group_reg_1498 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln1696_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_reg_1503 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_reg_1508 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_reg_1508_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_reg_1513 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_reg_1519 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_reg_1519_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal phase_1_fu_699_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_1_reg_1523 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_1_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_1_reg_1529 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_1_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_1_reg_1534 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_1_reg_1534_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_1_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_1_reg_1539 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_1_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_1_reg_1545 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_1_reg_1545_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal phase_2_fu_736_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_2_reg_1549 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_2_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_2_reg_1555 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_2_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_2_reg_1560 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_2_reg_1560_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_2_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_2_reg_1565 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_2_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_2_reg_1571 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_2_reg_1571_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal phase_3_fu_773_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_3_reg_1575 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_3_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_3_reg_1581 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_3_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_3_reg_1586 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_3_reg_1586_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_3_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_3_reg_1591 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_3_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_3_reg_1597 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln125_3_reg_1597_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_reg_1601 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_1_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_1_reg_1611 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_2_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_2_reg_1621 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_3_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_3_reg_1631 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_phi_mux_sinces_since_5_phi_fu_358_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_4_fu_957_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_sinces_since_5_reg_355 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln119_fu_908_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_12_fu_929_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_photons_lane_time_V_5_reg_364 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln119_1_fu_915_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_12_fu_935_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_photons_lane_phase_5_reg_373 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln119_2_fu_922_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_sinces_since_7_phi_fu_385_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_6_fu_1021_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_sinces_since_7_reg_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln119_3_fu_973_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_13_fu_994_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_photons_lane_time_V_7_reg_391 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln119_4_fu_980_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_13_fu_1000_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_photons_lane_phase_7_reg_400 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln119_5_fu_987_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_sinces_since_9_phi_fu_412_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_8_fu_1085_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_sinces_since_9_reg_409 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln119_6_fu_1037_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_14_fu_1058_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_photons_lane_time_V_9_reg_418 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln119_7_fu_1044_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_14_fu_1064_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_photons_lane_phase_9_reg_427 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln119_8_fu_1051_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_sinces_since_11_phi_fu_439_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_10_fu_1149_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_sinces_since_11_reg_436 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln119_9_fu_1101_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_V_15_fu_1122_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_photons_lane_time_V_11_reg_445 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln119_10_fu_1108_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_15_fu_1128_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_photons_lane_phase_11_reg_454 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln119_11_fu_1115_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln587_1_fu_475_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_810_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln135_fu_1260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_1_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_2_fu_1284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_3_fu_1296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln_fu_673_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln884_1_fu_708_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln884_2_fu_745_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln884_3_fu_782_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_941_p5 : STD_LOGIC_VECTOR (42 downto 0);
    signal photon_out_id_V_fu_897_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal photon_out_id_V_1_fu_963_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_1006_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal photon_out_id_V_2_fu_1027_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_1070_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal photon_out_id_V_3_fu_1091_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_10_fu_1134_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_s_fu_1243_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln135_fu_1260_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_1_fu_1272_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_2_fu_1284_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln135_3_fu_1296_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_instream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal instream_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal instream_TVALID_int_regslice : STD_LOGIC;
    signal instream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_instream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_instream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal instream_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_instream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_instream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_instream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal instream_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_instream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_instream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_instream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal instream_TUSER_int_regslice : STD_LOGIC_VECTOR (8 downto 0);
    signal regslice_both_instream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_instream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_instream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal instream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_instream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_instream_V_last_V_U_ack_in : STD_LOGIC;
    signal outstream_TVALID_int_regslice : STD_LOGIC;
    signal outstream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_outstream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outstream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_outstream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outstream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outstream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_outstream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outstream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outstream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal outstream_TUSER_int_regslice : STD_LOGIC_VECTOR (12 downto 0);
    signal regslice_both_outstream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outstream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outstream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_outstream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outstream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_timestamp_U_apdone_blk : STD_LOGIC;
    signal timestamp_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal timestamp_TVALID_int_regslice : STD_LOGIC;
    signal timestamp_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_timestamp_U_ack_in : STD_LOGIC;
    signal photon_fifos_0_din_int_regslice : STD_LOGIC_VECTOR (43 downto 0);
    signal photon_fifos_0_write_int_regslice : STD_LOGIC;
    signal photon_fifos_0_full_n_int_regslice : STD_LOGIC;
    signal regslice_forward_photon_fifos_0_U_vld_out : STD_LOGIC;
    signal photon_fifos_1_din_int_regslice : STD_LOGIC_VECTOR (43 downto 0);
    signal photon_fifos_1_write_int_regslice : STD_LOGIC;
    signal photon_fifos_1_full_n_int_regslice : STD_LOGIC;
    signal regslice_forward_photon_fifos_1_U_vld_out : STD_LOGIC;
    signal photon_fifos_2_din_int_regslice : STD_LOGIC_VECTOR (43 downto 0);
    signal photon_fifos_2_write_int_regslice : STD_LOGIC;
    signal photon_fifos_2_full_n_int_regslice : STD_LOGIC;
    signal regslice_forward_photon_fifos_2_U_vld_out : STD_LOGIC;
    signal photon_fifos_3_din_int_regslice : STD_LOGIC_VECTOR (43 downto 0);
    signal photon_fifos_3_write_int_regslice : STD_LOGIC;
    signal photon_fifos_3_full_n_int_regslice : STD_LOGIC;
    signal regslice_forward_photon_fifos_3_U_vld_out : STD_LOGIC;
    signal photon_overflow_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal photon_overflow_TVALID_int_regslice : STD_LOGIC;
    signal photon_overflow_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photon_overflow_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component trigger_since_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component trigger_photon_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component trigger_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        threshoffs_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        threshoffs_ce0 : IN STD_LOGIC;
        threshoffs_q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component trigger_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;


    component trigger_regslice_forward IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    since_data_U : component trigger_since_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => since_data_address0,
        ce0 => since_data_ce0,
        we0 => since_data_we0,
        d0 => since_data_d0,
        address1 => since_data_address1,
        ce1 => since_data_ce1,
        q1 => since_data_q1);

    photon_data_U : component trigger_photon_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => photon_data_address0,
        ce0 => photon_data_ce0,
        we0 => photon_data_we0,
        d0 => photon_data_d0,
        address1 => photon_data_address1,
        ce1 => photon_data_ce1,
        q1 => photon_data_q1);

    control_s_axi_U : component trigger_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        threshoffs_address0 => threshoffs_address0,
        threshoffs_ce0 => threshoffs_ce0,
        threshoffs_q0 => threshoffs_q0);

    regslice_both_instream_V_data_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => instream_TDATA,
        vld_in => instream_TVALID,
        ack_in => regslice_both_instream_V_data_V_U_ack_in,
        data_out => instream_TDATA_int_regslice,
        vld_out => instream_TVALID_int_regslice,
        ack_out => instream_TREADY_int_regslice,
        apdone_blk => regslice_both_instream_V_data_V_U_apdone_blk);

    regslice_both_instream_V_keep_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => instream_TKEEP,
        vld_in => instream_TVALID,
        ack_in => regslice_both_instream_V_keep_V_U_ack_in,
        data_out => instream_TKEEP_int_regslice,
        vld_out => regslice_both_instream_V_keep_V_U_vld_out,
        ack_out => instream_TREADY_int_regslice,
        apdone_blk => regslice_both_instream_V_keep_V_U_apdone_blk);

    regslice_both_instream_V_strb_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => instream_TSTRB,
        vld_in => instream_TVALID,
        ack_in => regslice_both_instream_V_strb_V_U_ack_in,
        data_out => instream_TSTRB_int_regslice,
        vld_out => regslice_both_instream_V_strb_V_U_vld_out,
        ack_out => instream_TREADY_int_regslice,
        apdone_blk => regslice_both_instream_V_strb_V_U_apdone_blk);

    regslice_both_instream_V_user_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => instream_TUSER,
        vld_in => instream_TVALID,
        ack_in => regslice_both_instream_V_user_V_U_ack_in,
        data_out => instream_TUSER_int_regslice,
        vld_out => regslice_both_instream_V_user_V_U_vld_out,
        ack_out => instream_TREADY_int_regslice,
        apdone_blk => regslice_both_instream_V_user_V_U_apdone_blk);

    regslice_both_instream_V_last_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => instream_TLAST,
        vld_in => instream_TVALID,
        ack_in => regslice_both_instream_V_last_V_U_ack_in,
        data_out => instream_TLAST_int_regslice,
        vld_out => regslice_both_instream_V_last_V_U_vld_out,
        ack_out => instream_TREADY_int_regslice,
        apdone_blk => regslice_both_instream_V_last_V_U_apdone_blk);

    regslice_both_outstream_V_data_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_data_V_reg_1318_pp0_iter3_reg,
        vld_in => outstream_TVALID_int_regslice,
        ack_in => outstream_TREADY_int_regslice,
        data_out => outstream_TDATA,
        vld_out => regslice_both_outstream_V_data_V_U_vld_out,
        ack_out => outstream_TREADY,
        apdone_blk => regslice_both_outstream_V_data_V_U_apdone_blk);

    regslice_both_outstream_V_keep_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv8_0,
        vld_in => outstream_TVALID_int_regslice,
        ack_in => regslice_both_outstream_V_keep_V_U_ack_in_dummy,
        data_out => outstream_TKEEP,
        vld_out => regslice_both_outstream_V_keep_V_U_vld_out,
        ack_out => outstream_TREADY,
        apdone_blk => regslice_both_outstream_V_keep_V_U_apdone_blk);

    regslice_both_outstream_V_strb_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv8_0,
        vld_in => outstream_TVALID_int_regslice,
        ack_in => regslice_both_outstream_V_strb_V_U_ack_in_dummy,
        data_out => outstream_TSTRB,
        vld_out => regslice_both_outstream_V_strb_V_U_vld_out,
        ack_out => outstream_TREADY,
        apdone_blk => regslice_both_outstream_V_strb_V_U_apdone_blk);

    regslice_both_outstream_V_user_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 13)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => outstream_TUSER_int_regslice,
        vld_in => outstream_TVALID_int_regslice,
        ack_in => regslice_both_outstream_V_user_V_U_ack_in_dummy,
        data_out => outstream_TUSER,
        vld_out => regslice_both_outstream_V_user_V_U_vld_out,
        ack_out => outstream_TREADY,
        apdone_blk => regslice_both_outstream_V_user_V_U_apdone_blk);

    regslice_both_outstream_V_last_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_last_V_reg_1334_pp0_iter3_reg,
        vld_in => outstream_TVALID_int_regslice,
        ack_in => regslice_both_outstream_V_last_V_U_ack_in_dummy,
        data_out => outstream_TLAST,
        vld_out => regslice_both_outstream_V_last_V_U_vld_out,
        ack_out => outstream_TREADY,
        apdone_blk => regslice_both_outstream_V_last_V_U_apdone_blk);

    regslice_both_timestamp_U : component trigger_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => timestamp_TDATA,
        vld_in => timestamp_TVALID,
        ack_in => regslice_both_timestamp_U_ack_in,
        data_out => timestamp_TDATA_int_regslice,
        vld_out => timestamp_TVALID_int_regslice,
        ack_out => timestamp_TREADY_int_regslice,
        apdone_blk => regslice_both_timestamp_U_apdone_blk);

    regslice_forward_photon_fifos_0_U : component trigger_regslice_forward
    generic map (
        DataWidth => 44)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photon_fifos_0_din_int_regslice,
        vld_in => photon_fifos_0_write_int_regslice,
        ack_in => photon_fifos_0_full_n_int_regslice,
        data_out => photon_fifos_0_din,
        vld_out => regslice_forward_photon_fifos_0_U_vld_out,
        ack_out => photon_fifos_0_full_n,
        apdone_blk => regslice_forward_photon_fifos_0_U_apdone_blk);

    regslice_forward_photon_fifos_1_U : component trigger_regslice_forward
    generic map (
        DataWidth => 44)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photon_fifos_1_din_int_regslice,
        vld_in => photon_fifos_1_write_int_regslice,
        ack_in => photon_fifos_1_full_n_int_regslice,
        data_out => photon_fifos_1_din,
        vld_out => regslice_forward_photon_fifos_1_U_vld_out,
        ack_out => photon_fifos_1_full_n,
        apdone_blk => regslice_forward_photon_fifos_1_U_apdone_blk);

    regslice_forward_photon_fifos_2_U : component trigger_regslice_forward
    generic map (
        DataWidth => 44)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photon_fifos_2_din_int_regslice,
        vld_in => photon_fifos_2_write_int_regslice,
        ack_in => photon_fifos_2_full_n_int_regslice,
        data_out => photon_fifos_2_din,
        vld_out => regslice_forward_photon_fifos_2_U_vld_out,
        ack_out => photon_fifos_2_full_n,
        apdone_blk => regslice_forward_photon_fifos_2_U_apdone_blk);

    regslice_forward_photon_fifos_3_U : component trigger_regslice_forward
    generic map (
        DataWidth => 44)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photon_fifos_3_din_int_regslice,
        vld_in => photon_fifos_3_write_int_regslice,
        ack_in => photon_fifos_3_full_n_int_regslice,
        data_out => photon_fifos_3_din,
        vld_out => regslice_forward_photon_fifos_3_U_vld_out,
        ack_out => photon_fifos_3_full_n,
        apdone_blk => regslice_forward_photon_fifos_3_U_apdone_blk);

    regslice_both_photon_overflow_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photon_overflow_TDATA_int_regslice,
        vld_in => photon_overflow_TVALID_int_regslice,
        ack_in => photon_overflow_TREADY_int_regslice,
        data_out => photon_overflow_TDATA,
        vld_out => regslice_both_photon_overflow_U_vld_out,
        ack_out => photon_overflow_TREADY,
        apdone_blk => regslice_both_photon_overflow_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                hoffs_1_reg_1463 <= threshoffs_q0(31 downto 24);
                hoffs_2_reg_1468 <= threshoffs_q0(47 downto 40);
                hoffs_3_reg_1473 <= threshoffs_q0(63 downto 56);
                hoffs_reg_1458 <= threshoffs_q0(15 downto 8);
                phase_reg_1366 <= phase_fu_482_p1;
                phase_reg_1366_pp0_iter1_reg <= phase_reg_1366;
                photons_lane_phase_1_reg_1425 <= photon_data_q1(63 downto 48);
                photons_lane_phase_2_reg_1438 <= photon_data_q1(95 downto 80);
                photons_lane_phase_3_reg_1451 <= photon_data_q1(127 downto 112);
                photons_lane_phase_reg_1412 <= photon_data_q1(31 downto 16);
                photons_lane_time_V_1_reg_1419 <= photon_data_q1(47 downto 32);
                photons_lane_time_V_2_reg_1432 <= photon_data_q1(79 downto 64);
                photons_lane_time_V_3_reg_1445 <= photon_data_q1(111 downto 96);
                photons_lane_time_V_reg_1406 <= photons_lane_time_V_fu_520_p1;
                sinces_since_1_reg_1382 <= since_data_q1(15 downto 8);
                sinces_since_2_reg_1390 <= since_data_q1(23 downto 16);
                sinces_since_3_reg_1398 <= since_data_q1(31 downto 24);
                sinces_since_reg_1374 <= sinces_since_fu_486_p1;
                tmp_1_reg_1483 <= threshoffs_q0(23 downto 16);
                tmp_5_reg_1488 <= threshoffs_q0(39 downto 32);
                tmp_9_reg_1493 <= threshoffs_q0(55 downto 48);
                tmp_data_V_reg_1318 <= instream_TDATA_int_regslice;
                tmp_data_V_reg_1318_pp0_iter1_reg <= tmp_data_V_reg_1318;
                tmp_last_V_reg_1334 <= instream_TLAST_int_regslice;
                tmp_last_V_reg_1334_pp0_iter1_reg <= tmp_last_V_reg_1334;
                tmp_reg_1339 <= timestamp_TDATA_int_regslice;
                tmp_reg_1339_pp0_iter1_reg <= tmp_reg_1339;
                tmp_user_V_1_reg_1326 <= instream_TUSER_int_regslice;
                tmp_user_V_1_reg_1326_pp0_iter1_reg <= tmp_user_V_1_reg_1326;
                trunc_ln884_reg_1478 <= trunc_ln884_fu_634_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                hoffs_1_reg_1463_pp0_iter2_reg <= hoffs_1_reg_1463;
                hoffs_2_reg_1468_pp0_iter2_reg <= hoffs_2_reg_1468;
                hoffs_3_reg_1473_pp0_iter2_reg <= hoffs_3_reg_1473;
                hoffs_reg_1458_pp0_iter2_reg <= hoffs_reg_1458;
                icmp_ln105_1_reg_1534 <= icmp_ln105_1_fu_721_p2;
                icmp_ln105_1_reg_1534_pp0_iter3_reg <= icmp_ln105_1_reg_1534;
                icmp_ln105_2_reg_1560 <= icmp_ln105_2_fu_758_p2;
                icmp_ln105_2_reg_1560_pp0_iter3_reg <= icmp_ln105_2_reg_1560;
                icmp_ln105_3_reg_1586 <= icmp_ln105_3_fu_795_p2;
                icmp_ln105_3_reg_1586_pp0_iter3_reg <= icmp_ln105_3_reg_1586;
                icmp_ln105_reg_1508 <= icmp_ln105_fu_685_p2;
                icmp_ln105_reg_1508_pp0_iter3_reg <= icmp_ln105_reg_1508;
                icmp_ln125_1_reg_1545_pp0_iter3_reg <= icmp_ln125_1_reg_1545;
                icmp_ln125_2_reg_1571_pp0_iter3_reg <= icmp_ln125_2_reg_1571;
                icmp_ln125_3_reg_1597_pp0_iter3_reg <= icmp_ln125_3_reg_1597;
                icmp_ln125_reg_1519_pp0_iter3_reg <= icmp_ln125_reg_1519;
                icmp_ln1696_1_reg_1529 <= icmp_ln1696_1_fu_715_p2;
                icmp_ln1696_2_reg_1555 <= icmp_ln1696_2_fu_752_p2;
                icmp_ln1696_3_reg_1581 <= icmp_ln1696_3_fu_789_p2;
                icmp_ln1696_reg_1503 <= icmp_ln1696_fu_680_p2;
                last_group_reg_1498 <= last_group_fu_668_p2;
                phase_1_reg_1523 <= tmp_data_V_reg_1318_pp0_iter1_reg(31 downto 16);
                phase_2_reg_1549 <= tmp_data_V_reg_1318_pp0_iter1_reg(47 downto 32);
                phase_3_reg_1575 <= tmp_data_V_reg_1318_pp0_iter1_reg(63 downto 48);
                phase_reg_1366_pp0_iter2_reg <= phase_reg_1366_pp0_iter1_reg;
                photons_lane_phase_1_reg_1425_pp0_iter2_reg <= photons_lane_phase_1_reg_1425;
                photons_lane_phase_2_reg_1438_pp0_iter2_reg <= photons_lane_phase_2_reg_1438;
                photons_lane_phase_3_reg_1451_pp0_iter2_reg <= photons_lane_phase_3_reg_1451;
                photons_lane_phase_reg_1412_pp0_iter2_reg <= photons_lane_phase_reg_1412;
                photons_lane_time_V_1_reg_1419_pp0_iter2_reg <= photons_lane_time_V_1_reg_1419;
                photons_lane_time_V_2_reg_1432_pp0_iter2_reg <= photons_lane_time_V_2_reg_1432;
                photons_lane_time_V_3_reg_1445_pp0_iter2_reg <= photons_lane_time_V_3_reg_1445;
                photons_lane_time_V_reg_1406_pp0_iter2_reg <= photons_lane_time_V_reg_1406;
                sinces_since_1_reg_1382_pp0_iter2_reg <= sinces_since_1_reg_1382;
                sinces_since_2_reg_1390_pp0_iter2_reg <= sinces_since_2_reg_1390;
                sinces_since_3_reg_1398_pp0_iter2_reg <= sinces_since_3_reg_1398;
                sinces_since_reg_1374_pp0_iter2_reg <= sinces_since_reg_1374;
                tmp_data_V_reg_1318_pp0_iter2_reg <= tmp_data_V_reg_1318_pp0_iter1_reg;
                tmp_data_V_reg_1318_pp0_iter3_reg <= tmp_data_V_reg_1318_pp0_iter2_reg;
                tmp_last_V_reg_1334_pp0_iter2_reg <= tmp_last_V_reg_1334_pp0_iter1_reg;
                tmp_last_V_reg_1334_pp0_iter3_reg <= tmp_last_V_reg_1334_pp0_iter2_reg;
                tmp_reg_1339_pp0_iter2_reg <= tmp_reg_1339_pp0_iter1_reg;
                tmp_user_V_1_reg_1326_pp0_iter2_reg <= tmp_user_V_1_reg_1326_pp0_iter1_reg;
                tmp_user_V_1_reg_1326_pp0_iter3_reg <= tmp_user_V_1_reg_1326_pp0_iter2_reg;
                trig_1_reg_1611 <= trig_1_fu_969_p2;
                trig_2_reg_1621 <= trig_2_fu_1033_p2;
                trig_3_reg_1631 <= trig_3_fu_1097_p2;
                trig_reg_1601 <= trig_fu_904_p2;
                update_photon_1_reg_1539 <= update_photon_1_fu_726_p2;
                update_photon_2_reg_1565 <= update_photon_2_fu_763_p2;
                update_photon_3_reg_1591 <= update_photon_3_fu_800_p2;
                update_photon_reg_1513 <= update_photon_fu_690_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln105_1_fu_721_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln125_1_reg_1545 <= icmp_ln125_1_fu_731_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln105_2_fu_758_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln125_2_reg_1571 <= icmp_ln125_2_fu_768_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln105_3_fu_795_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln125_3_reg_1597 <= icmp_ln125_3_fu_805_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln105_fu_685_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln125_reg_1519 <= icmp_ln125_fu_694_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                photon_cache_lane_phase <= ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4;
                photon_cache_lane_phase_1 <= ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4;
                photon_cache_lane_phase_2 <= ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4;
                photon_cache_lane_phase_3 <= ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4;
                photon_cache_lane_time_V <= ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4;
                photon_cache_lane_time_V_1 <= ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4;
                photon_cache_lane_time_V_2 <= ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4;
                photon_cache_lane_time_V_3 <= ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4;
                since_cache_since <= ap_phi_mux_sinces_since_11_phi_fu_439_p4;
                since_cache_since_1 <= ap_phi_mux_sinces_since_9_phi_fu_412_p4;
                since_cache_since_2 <= ap_phi_mux_sinces_since_7_phi_fu_385_p4;
                since_cache_since_3 <= ap_phi_mux_sinces_since_5_phi_fu_358_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln125_3_reg_1597_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln105_3_reg_1586_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty <= xor_ln135_3_fu_1296_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln125_2_reg_1571_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln105_2_reg_1560_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_1 <= xor_ln135_2_fu_1284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln125_1_reg_1545_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln105_1_reg_1534_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_2 <= xor_ln135_1_fu_1272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln125_reg_1519_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln105_reg_1508_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_3 <= xor_ln135_fu_1260_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, regslice_both_outstream_V_data_V_U_apdone_blk, regslice_forward_photon_fifos_0_U_apdone_blk, regslice_forward_photon_fifos_1_U_apdone_blk, regslice_forward_photon_fifos_2_U_apdone_blk, regslice_forward_photon_fifos_3_U_apdone_blk, regslice_both_photon_overflow_U_apdone_blk, instream_TVALID_int_regslice, outstream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photon_overflow_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((regslice_both_photon_overflow_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_3_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_2_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_1_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_outstream_V_data_V_U_apdone_blk = ap_const_logic_1) or (photon_overflow_TREADY_int_regslice = ap_const_logic_0) or (outstream_TREADY_int_regslice = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((photon_overflow_TREADY_int_regslice = ap_const_logic_0) or (outstream_TREADY_int_regslice = ap_const_logic_0))) or ((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (instream_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_state5_io, regslice_both_outstream_V_data_V_U_apdone_blk, regslice_forward_photon_fifos_0_U_apdone_blk, regslice_forward_photon_fifos_1_U_apdone_blk, regslice_forward_photon_fifos_2_U_apdone_blk, regslice_forward_photon_fifos_3_U_apdone_blk, regslice_both_photon_overflow_U_apdone_blk, ap_block_state6_io, instream_TVALID_int_regslice, outstream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photon_overflow_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or (regslice_both_photon_overflow_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_3_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_2_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_1_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_outstream_V_data_V_U_apdone_blk = ap_const_logic_1) or (photon_overflow_TREADY_int_regslice = ap_const_logic_0) or (outstream_TREADY_int_regslice = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (photon_overflow_TREADY_int_regslice = ap_const_logic_0) or (outstream_TREADY_int_regslice = ap_const_logic_0))) or ((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (instream_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_state5_io, regslice_both_outstream_V_data_V_U_apdone_blk, regslice_forward_photon_fifos_0_U_apdone_blk, regslice_forward_photon_fifos_1_U_apdone_blk, regslice_forward_photon_fifos_2_U_apdone_blk, regslice_forward_photon_fifos_3_U_apdone_blk, regslice_both_photon_overflow_U_apdone_blk, ap_block_state6_io, instream_TVALID_int_regslice, outstream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photon_overflow_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or (regslice_both_photon_overflow_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_3_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_2_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_1_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_outstream_V_data_V_U_apdone_blk = ap_const_logic_1) or (photon_overflow_TREADY_int_regslice = ap_const_logic_0) or (outstream_TREADY_int_regslice = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (photon_overflow_TREADY_int_regslice = ap_const_logic_0) or (outstream_TREADY_int_regslice = ap_const_logic_0))) or ((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (instream_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(instream_TVALID_int_regslice, timestamp_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (instream_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(outstream_TREADY_int_regslice, photon_overflow_TREADY_int_regslice)
    begin
                ap_block_state5_io <= ((photon_overflow_TREADY_int_regslice = ap_const_logic_0) or (outstream_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(outstream_TREADY_int_regslice, photon_overflow_TREADY_int_regslice)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((photon_overflow_TREADY_int_regslice = ap_const_logic_0) or (outstream_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state6_io_assign_proc : process(outstream_TREADY_int_regslice, photon_overflow_TREADY_int_regslice)
    begin
                ap_block_state6_io <= ((photon_overflow_TREADY_int_regslice = ap_const_logic_0) or (outstream_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage0_iter5_assign_proc : process(regslice_both_outstream_V_data_V_U_apdone_blk, regslice_forward_photon_fifos_0_U_apdone_blk, regslice_forward_photon_fifos_1_U_apdone_blk, regslice_forward_photon_fifos_2_U_apdone_blk, regslice_forward_photon_fifos_3_U_apdone_blk, regslice_both_photon_overflow_U_apdone_blk, outstream_TREADY_int_regslice, photon_overflow_TREADY_int_regslice)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((regslice_both_photon_overflow_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_3_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_2_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_1_U_apdone_blk = ap_const_logic_1) or (regslice_forward_photon_fifos_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_outstream_V_data_V_U_apdone_blk = ap_const_logic_1) or (photon_overflow_TREADY_int_regslice = ap_const_logic_0) or (outstream_TREADY_int_regslice = ap_const_logic_0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4_assign_proc : process(icmp_ln105_3_reg_1586, photons_lane_phase_15_fu_1128_p3, ap_phi_reg_pp0_iter3_photons_lane_phase_11_reg_454, select_ln119_11_fu_1115_p3)
    begin
        if ((icmp_ln105_3_reg_1586 = ap_const_lv1_1)) then 
            ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4 <= select_ln119_11_fu_1115_p3;
        elsif ((icmp_ln105_3_reg_1586 = ap_const_lv1_0)) then 
            ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4 <= photons_lane_phase_15_fu_1128_p3;
        else 
            ap_phi_mux_photons_lane_phase_11_phi_fu_457_p4 <= ap_phi_reg_pp0_iter3_photons_lane_phase_11_reg_454;
        end if; 
    end process;


    ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4_assign_proc : process(icmp_ln105_reg_1508, photons_lane_phase_12_fu_935_p3, ap_phi_reg_pp0_iter3_photons_lane_phase_5_reg_373, select_ln119_2_fu_922_p3)
    begin
        if ((icmp_ln105_reg_1508 = ap_const_lv1_1)) then 
            ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4 <= select_ln119_2_fu_922_p3;
        elsif ((icmp_ln105_reg_1508 = ap_const_lv1_0)) then 
            ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4 <= photons_lane_phase_12_fu_935_p3;
        else 
            ap_phi_mux_photons_lane_phase_5_phi_fu_376_p4 <= ap_phi_reg_pp0_iter3_photons_lane_phase_5_reg_373;
        end if; 
    end process;


    ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4_assign_proc : process(icmp_ln105_1_reg_1534, photons_lane_phase_13_fu_1000_p3, ap_phi_reg_pp0_iter3_photons_lane_phase_7_reg_400, select_ln119_5_fu_987_p3)
    begin
        if ((icmp_ln105_1_reg_1534 = ap_const_lv1_1)) then 
            ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4 <= select_ln119_5_fu_987_p3;
        elsif ((icmp_ln105_1_reg_1534 = ap_const_lv1_0)) then 
            ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4 <= photons_lane_phase_13_fu_1000_p3;
        else 
            ap_phi_mux_photons_lane_phase_7_phi_fu_403_p4 <= ap_phi_reg_pp0_iter3_photons_lane_phase_7_reg_400;
        end if; 
    end process;


    ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4_assign_proc : process(icmp_ln105_2_reg_1560, photons_lane_phase_14_fu_1064_p3, ap_phi_reg_pp0_iter3_photons_lane_phase_9_reg_427, select_ln119_8_fu_1051_p3)
    begin
        if ((icmp_ln105_2_reg_1560 = ap_const_lv1_1)) then 
            ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4 <= select_ln119_8_fu_1051_p3;
        elsif ((icmp_ln105_2_reg_1560 = ap_const_lv1_0)) then 
            ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4 <= photons_lane_phase_14_fu_1064_p3;
        else 
            ap_phi_mux_photons_lane_phase_9_phi_fu_430_p4 <= ap_phi_reg_pp0_iter3_photons_lane_phase_9_reg_427;
        end if; 
    end process;


    ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4_assign_proc : process(icmp_ln105_3_reg_1586, photons_lane_time_V_15_fu_1122_p3, ap_phi_reg_pp0_iter3_photons_lane_time_V_11_reg_445, select_ln119_10_fu_1108_p3)
    begin
        if ((icmp_ln105_3_reg_1586 = ap_const_lv1_1)) then 
            ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4 <= select_ln119_10_fu_1108_p3;
        elsif ((icmp_ln105_3_reg_1586 = ap_const_lv1_0)) then 
            ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4 <= photons_lane_time_V_15_fu_1122_p3;
        else 
            ap_phi_mux_photons_lane_time_V_11_phi_fu_448_p4 <= ap_phi_reg_pp0_iter3_photons_lane_time_V_11_reg_445;
        end if; 
    end process;


    ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4_assign_proc : process(icmp_ln105_reg_1508, photons_lane_time_V_12_fu_929_p3, ap_phi_reg_pp0_iter3_photons_lane_time_V_5_reg_364, select_ln119_1_fu_915_p3)
    begin
        if ((icmp_ln105_reg_1508 = ap_const_lv1_1)) then 
            ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4 <= select_ln119_1_fu_915_p3;
        elsif ((icmp_ln105_reg_1508 = ap_const_lv1_0)) then 
            ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4 <= photons_lane_time_V_12_fu_929_p3;
        else 
            ap_phi_mux_photons_lane_time_V_5_phi_fu_367_p4 <= ap_phi_reg_pp0_iter3_photons_lane_time_V_5_reg_364;
        end if; 
    end process;


    ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4_assign_proc : process(icmp_ln105_1_reg_1534, photons_lane_time_V_13_fu_994_p3, ap_phi_reg_pp0_iter3_photons_lane_time_V_7_reg_391, select_ln119_4_fu_980_p3)
    begin
        if ((icmp_ln105_1_reg_1534 = ap_const_lv1_1)) then 
            ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4 <= select_ln119_4_fu_980_p3;
        elsif ((icmp_ln105_1_reg_1534 = ap_const_lv1_0)) then 
            ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4 <= photons_lane_time_V_13_fu_994_p3;
        else 
            ap_phi_mux_photons_lane_time_V_7_phi_fu_394_p4 <= ap_phi_reg_pp0_iter3_photons_lane_time_V_7_reg_391;
        end if; 
    end process;


    ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4_assign_proc : process(icmp_ln105_2_reg_1560, photons_lane_time_V_14_fu_1058_p3, ap_phi_reg_pp0_iter3_photons_lane_time_V_9_reg_418, select_ln119_7_fu_1044_p3)
    begin
        if ((icmp_ln105_2_reg_1560 = ap_const_lv1_1)) then 
            ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4 <= select_ln119_7_fu_1044_p3;
        elsif ((icmp_ln105_2_reg_1560 = ap_const_lv1_0)) then 
            ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4 <= photons_lane_time_V_14_fu_1058_p3;
        else 
            ap_phi_mux_photons_lane_time_V_9_phi_fu_421_p4 <= ap_phi_reg_pp0_iter3_photons_lane_time_V_9_reg_418;
        end if; 
    end process;


    ap_phi_mux_sinces_since_11_phi_fu_439_p4_assign_proc : process(icmp_ln105_3_reg_1586, sinces_since_10_fu_1149_p2, ap_phi_reg_pp0_iter3_sinces_since_11_reg_436, select_ln119_9_fu_1101_p3)
    begin
        if ((icmp_ln105_3_reg_1586 = ap_const_lv1_1)) then 
            ap_phi_mux_sinces_since_11_phi_fu_439_p4 <= select_ln119_9_fu_1101_p3;
        elsif ((icmp_ln105_3_reg_1586 = ap_const_lv1_0)) then 
            ap_phi_mux_sinces_since_11_phi_fu_439_p4 <= sinces_since_10_fu_1149_p2;
        else 
            ap_phi_mux_sinces_since_11_phi_fu_439_p4 <= ap_phi_reg_pp0_iter3_sinces_since_11_reg_436;
        end if; 
    end process;


    ap_phi_mux_sinces_since_5_phi_fu_358_p4_assign_proc : process(icmp_ln105_reg_1508, sinces_since_4_fu_957_p2, ap_phi_reg_pp0_iter3_sinces_since_5_reg_355, select_ln119_fu_908_p3)
    begin
        if ((icmp_ln105_reg_1508 = ap_const_lv1_1)) then 
            ap_phi_mux_sinces_since_5_phi_fu_358_p4 <= select_ln119_fu_908_p3;
        elsif ((icmp_ln105_reg_1508 = ap_const_lv1_0)) then 
            ap_phi_mux_sinces_since_5_phi_fu_358_p4 <= sinces_since_4_fu_957_p2;
        else 
            ap_phi_mux_sinces_since_5_phi_fu_358_p4 <= ap_phi_reg_pp0_iter3_sinces_since_5_reg_355;
        end if; 
    end process;


    ap_phi_mux_sinces_since_7_phi_fu_385_p4_assign_proc : process(icmp_ln105_1_reg_1534, sinces_since_6_fu_1021_p2, ap_phi_reg_pp0_iter3_sinces_since_7_reg_382, select_ln119_3_fu_973_p3)
    begin
        if ((icmp_ln105_1_reg_1534 = ap_const_lv1_1)) then 
            ap_phi_mux_sinces_since_7_phi_fu_385_p4 <= select_ln119_3_fu_973_p3;
        elsif ((icmp_ln105_1_reg_1534 = ap_const_lv1_0)) then 
            ap_phi_mux_sinces_since_7_phi_fu_385_p4 <= sinces_since_6_fu_1021_p2;
        else 
            ap_phi_mux_sinces_since_7_phi_fu_385_p4 <= ap_phi_reg_pp0_iter3_sinces_since_7_reg_382;
        end if; 
    end process;


    ap_phi_mux_sinces_since_9_phi_fu_412_p4_assign_proc : process(icmp_ln105_2_reg_1560, sinces_since_8_fu_1085_p2, ap_phi_reg_pp0_iter3_sinces_since_9_reg_409, select_ln119_6_fu_1037_p3)
    begin
        if ((icmp_ln105_2_reg_1560 = ap_const_lv1_1)) then 
            ap_phi_mux_sinces_since_9_phi_fu_412_p4 <= select_ln119_6_fu_1037_p3;
        elsif ((icmp_ln105_2_reg_1560 = ap_const_lv1_0)) then 
            ap_phi_mux_sinces_since_9_phi_fu_412_p4 <= sinces_since_8_fu_1085_p2;
        else 
            ap_phi_mux_sinces_since_9_phi_fu_412_p4 <= ap_phi_reg_pp0_iter3_sinces_since_9_reg_409;
        end if; 
    end process;

    ap_phi_reg_pp0_iter3_photons_lane_phase_11_reg_454 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_photons_lane_phase_5_reg_373 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_photons_lane_phase_7_reg_400 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_photons_lane_phase_9_reg_427 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_photons_lane_time_V_11_reg_445 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_photons_lane_time_V_5_reg_364 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_photons_lane_time_V_7_reg_391 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_photons_lane_time_V_9_reg_418 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter3_sinces_since_11_reg_436 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_sinces_since_5_reg_355 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_sinces_since_7_reg_382 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter3_sinces_since_9_reg_409 <= "XXXXXXXX";
    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    icmp_ln105_1_fu_721_p2 <= "1" when (sinces_since_1_reg_1382 = ap_const_lv8_0) else "0";
    icmp_ln105_2_fu_758_p2 <= "1" when (sinces_since_2_reg_1390 = ap_const_lv8_0) else "0";
    icmp_ln105_3_fu_795_p2 <= "1" when (sinces_since_3_reg_1398 = ap_const_lv8_0) else "0";
    icmp_ln105_fu_685_p2 <= "1" when (sinces_since_reg_1374 = ap_const_lv8_0) else "0";
    icmp_ln125_1_fu_731_p2 <= "1" when (sinces_since_1_reg_1382 = ap_const_lv8_1) else "0";
    icmp_ln125_2_fu_768_p2 <= "1" when (sinces_since_2_reg_1390 = ap_const_lv8_1) else "0";
    icmp_ln125_3_fu_805_p2 <= "1" when (sinces_since_3_reg_1398 = ap_const_lv8_1) else "0";
    icmp_ln125_fu_694_p2 <= "1" when (sinces_since_reg_1374 = ap_const_lv8_1) else "0";
    icmp_ln1696_1_fu_715_p2 <= "1" when (signed(shl_ln884_1_fu_708_p3) > signed(phase_1_fu_699_p4)) else "0";
    icmp_ln1696_2_fu_752_p2 <= "1" when (signed(shl_ln884_2_fu_745_p3) > signed(phase_2_fu_736_p4)) else "0";
    icmp_ln1696_3_fu_789_p2 <= "1" when (signed(shl_ln884_3_fu_782_p3) > signed(phase_3_fu_773_p4)) else "0";
    icmp_ln1696_fu_680_p2 <= "1" when (signed(shl_ln_fu_673_p3) > signed(phase_reg_1366_pp0_iter1_reg)) else "0";

    instream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, instream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            instream_TDATA_blk_n <= instream_TVALID_int_regslice;
        else 
            instream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    instream_TREADY <= regslice_both_instream_V_data_V_U_ack_in;

    instream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            instream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            instream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    last_group_fu_668_p2 <= std_logic_vector(unsigned(tmp_user_V_1_reg_1326_pp0_iter1_reg) + unsigned(ap_const_lv9_1FF));

    outstream_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, outstream_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outstream_TDATA_blk_n <= outstream_TREADY_int_regslice;
        else 
            outstream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outstream_TUSER_int_regslice <= ((((trig_3_reg_1631 & trig_2_reg_1621) & trig_1_reg_1611) & trig_reg_1601) & tmp_user_V_1_reg_1326_pp0_iter3_reg);
    outstream_TVALID <= regslice_both_outstream_V_data_V_U_vld_out;

    outstream_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            outstream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            outstream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_1243_p5 <= (((trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty & trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_1) & trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_2) & trigger_stream_ap_uint_stream_stream_stream_stream_fifo_empty_3);
    phase_1_fu_699_p4 <= tmp_data_V_reg_1318_pp0_iter1_reg(31 downto 16);
    phase_2_fu_736_p4 <= tmp_data_V_reg_1318_pp0_iter1_reg(47 downto 32);
    phase_3_fu_773_p4 <= tmp_data_V_reg_1318_pp0_iter1_reg(63 downto 48);
    phase_fu_482_p1 <= instream_TDATA_int_regslice(16 - 1 downto 0);
    photon_data_address0 <= zext_ln587_fu_810_p1(9 - 1 downto 0);
    photon_data_address1 <= zext_ln587_1_fu_475_p1(9 - 1 downto 0);

    photon_data_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_data_ce0 <= ap_const_logic_1;
        else 
            photon_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    photon_data_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            photon_data_ce1 <= ap_const_logic_1;
        else 
            photon_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    photon_data_d0 <= (((((((photon_cache_lane_phase_3 & photon_cache_lane_time_V) & photon_cache_lane_phase) & photon_cache_lane_time_V_1) & photon_cache_lane_phase_1) & photon_cache_lane_time_V_2) & photon_cache_lane_phase_2) & photon_cache_lane_time_V_3);

    photon_data_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_data_we0 <= ap_const_logic_1;
        else 
            photon_data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    photon_fifos_0_din_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_941_p5),44));
    photon_fifos_0_write <= regslice_forward_photon_fifos_0_U_vld_out;

    photon_fifos_0_write_int_regslice_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln105_reg_1508, icmp_ln125_reg_1519, ap_enable_reg_pp0_iter3, photon_fifos_0_full_n_int_regslice)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln125_reg_1519 = ap_const_lv1_1) and (icmp_ln105_reg_1508 = ap_const_lv1_0) and (photon_fifos_0_full_n_int_regslice = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_fifos_0_write_int_regslice <= ap_const_logic_1;
        else 
            photon_fifos_0_write_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    photon_fifos_1_din_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1006_p4),44));
    photon_fifos_1_write <= regslice_forward_photon_fifos_1_U_vld_out;

    photon_fifos_1_write_int_regslice_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln105_1_reg_1534, icmp_ln125_1_reg_1545, ap_enable_reg_pp0_iter3, photon_fifos_1_full_n_int_regslice)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln125_1_reg_1545 = ap_const_lv1_1) and (icmp_ln105_1_reg_1534 = ap_const_lv1_0) and (photon_fifos_1_full_n_int_regslice = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_fifos_1_write_int_regslice <= ap_const_logic_1;
        else 
            photon_fifos_1_write_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    photon_fifos_2_din_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_1070_p4),44));
    photon_fifos_2_write <= regslice_forward_photon_fifos_2_U_vld_out;

    photon_fifos_2_write_int_regslice_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln105_2_reg_1560, icmp_ln125_2_reg_1571, ap_enable_reg_pp0_iter3, photon_fifos_2_full_n_int_regslice)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln125_2_reg_1571 = ap_const_lv1_1) and (icmp_ln105_2_reg_1560 = ap_const_lv1_0) and (photon_fifos_2_full_n_int_regslice = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_fifos_2_write_int_regslice <= ap_const_logic_1;
        else 
            photon_fifos_2_write_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    photon_fifos_3_din_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1134_p4),44));
    photon_fifos_3_write <= regslice_forward_photon_fifos_3_U_vld_out;

    photon_fifos_3_write_int_regslice_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln105_3_reg_1586, icmp_ln125_3_reg_1597, ap_enable_reg_pp0_iter3, photon_fifos_3_full_n_int_regslice)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln125_3_reg_1597 = ap_const_lv1_1) and (icmp_ln105_3_reg_1586 = ap_const_lv1_0) and (photon_fifos_3_full_n_int_regslice = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_fifos_3_write_int_regslice <= ap_const_logic_1;
        else 
            photon_fifos_3_write_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    photon_out_id_V_1_fu_963_p2 <= (photon_out_id_V_fu_897_p3 or ap_const_lv11_1);
    photon_out_id_V_2_fu_1027_p2 <= (photon_out_id_V_fu_897_p3 or ap_const_lv11_2);
    photon_out_id_V_3_fu_1091_p2 <= (photon_out_id_V_fu_897_p3 or ap_const_lv11_3);
    photon_out_id_V_fu_897_p3 <= (tmp_user_V_1_reg_1326_pp0_iter2_reg & ap_const_lv2_0);

    photon_overflow_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, photon_overflow_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            photon_overflow_TDATA_blk_n <= photon_overflow_TREADY_int_regslice;
        else 
            photon_overflow_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photon_overflow_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_1243_p5),8));
    photon_overflow_TVALID <= regslice_both_photon_overflow_U_vld_out;

    photon_overflow_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_overflow_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photon_overflow_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    photons_lane_phase_12_fu_935_p3 <= 
        phase_reg_1366_pp0_iter2_reg when (update_photon_reg_1513(0) = '1') else 
        photons_lane_phase_reg_1412_pp0_iter2_reg;
    photons_lane_phase_13_fu_1000_p3 <= 
        phase_1_reg_1523 when (update_photon_1_reg_1539(0) = '1') else 
        photons_lane_phase_1_reg_1425_pp0_iter2_reg;
    photons_lane_phase_14_fu_1064_p3 <= 
        phase_2_reg_1549 when (update_photon_2_reg_1565(0) = '1') else 
        photons_lane_phase_2_reg_1438_pp0_iter2_reg;
    photons_lane_phase_15_fu_1128_p3 <= 
        phase_3_reg_1575 when (update_photon_3_reg_1591(0) = '1') else 
        photons_lane_phase_3_reg_1451_pp0_iter2_reg;
    photons_lane_time_V_12_fu_929_p3 <= 
        tmp_reg_1339_pp0_iter2_reg when (update_photon_reg_1513(0) = '1') else 
        photons_lane_time_V_reg_1406_pp0_iter2_reg;
    photons_lane_time_V_13_fu_994_p3 <= 
        tmp_reg_1339_pp0_iter2_reg when (update_photon_1_reg_1539(0) = '1') else 
        photons_lane_time_V_1_reg_1419_pp0_iter2_reg;
    photons_lane_time_V_14_fu_1058_p3 <= 
        tmp_reg_1339_pp0_iter2_reg when (update_photon_2_reg_1565(0) = '1') else 
        photons_lane_time_V_2_reg_1432_pp0_iter2_reg;
    photons_lane_time_V_15_fu_1122_p3 <= 
        tmp_reg_1339_pp0_iter2_reg when (update_photon_3_reg_1591(0) = '1') else 
        photons_lane_time_V_3_reg_1445_pp0_iter2_reg;
    photons_lane_time_V_fu_520_p1 <= photon_data_q1(16 - 1 downto 0);
    select_ln119_10_fu_1108_p3 <= 
        tmp_reg_1339_pp0_iter2_reg when (trig_3_fu_1097_p2(0) = '1') else 
        photons_lane_time_V_3_reg_1445_pp0_iter2_reg;
    select_ln119_11_fu_1115_p3 <= 
        phase_3_reg_1575 when (trig_3_fu_1097_p2(0) = '1') else 
        photons_lane_phase_3_reg_1451_pp0_iter2_reg;
    select_ln119_1_fu_915_p3 <= 
        tmp_reg_1339_pp0_iter2_reg when (trig_fu_904_p2(0) = '1') else 
        photons_lane_time_V_reg_1406_pp0_iter2_reg;
    select_ln119_2_fu_922_p3 <= 
        phase_reg_1366_pp0_iter2_reg when (trig_fu_904_p2(0) = '1') else 
        photons_lane_phase_reg_1412_pp0_iter2_reg;
    select_ln119_3_fu_973_p3 <= 
        hoffs_1_reg_1463_pp0_iter2_reg when (trig_1_fu_969_p2(0) = '1') else 
        sinces_since_1_reg_1382_pp0_iter2_reg;
    select_ln119_4_fu_980_p3 <= 
        tmp_reg_1339_pp0_iter2_reg when (trig_1_fu_969_p2(0) = '1') else 
        photons_lane_time_V_1_reg_1419_pp0_iter2_reg;
    select_ln119_5_fu_987_p3 <= 
        phase_1_reg_1523 when (trig_1_fu_969_p2(0) = '1') else 
        photons_lane_phase_1_reg_1425_pp0_iter2_reg;
    select_ln119_6_fu_1037_p3 <= 
        hoffs_2_reg_1468_pp0_iter2_reg when (trig_2_fu_1033_p2(0) = '1') else 
        sinces_since_2_reg_1390_pp0_iter2_reg;
    select_ln119_7_fu_1044_p3 <= 
        tmp_reg_1339_pp0_iter2_reg when (trig_2_fu_1033_p2(0) = '1') else 
        photons_lane_time_V_2_reg_1432_pp0_iter2_reg;
    select_ln119_8_fu_1051_p3 <= 
        phase_2_reg_1549 when (trig_2_fu_1033_p2(0) = '1') else 
        photons_lane_phase_2_reg_1438_pp0_iter2_reg;
    select_ln119_9_fu_1101_p3 <= 
        hoffs_3_reg_1473_pp0_iter2_reg when (trig_3_fu_1097_p2(0) = '1') else 
        sinces_since_3_reg_1398_pp0_iter2_reg;
    select_ln119_fu_908_p3 <= 
        hoffs_reg_1458_pp0_iter2_reg when (trig_fu_904_p2(0) = '1') else 
        sinces_since_reg_1374_pp0_iter2_reg;
    shl_ln884_1_fu_708_p3 <= (tmp_1_reg_1483 & ap_const_lv8_0);
    shl_ln884_2_fu_745_p3 <= (tmp_5_reg_1488 & ap_const_lv8_0);
    shl_ln884_3_fu_782_p3 <= (tmp_9_reg_1493 & ap_const_lv8_0);
    shl_ln_fu_673_p3 <= (trunc_ln884_reg_1478 & ap_const_lv8_0);
    since_data_address0 <= zext_ln587_fu_810_p1(9 - 1 downto 0);
    since_data_address1 <= zext_ln587_1_fu_475_p1(9 - 1 downto 0);

    since_data_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            since_data_ce0 <= ap_const_logic_1;
        else 
            since_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    since_data_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            since_data_ce1 <= ap_const_logic_1;
        else 
            since_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    since_data_d0 <= (((since_cache_since & since_cache_since_1) & since_cache_since_2) & since_cache_since_3);

    since_data_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            since_data_we0 <= ap_const_logic_1;
        else 
            since_data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sinces_since_10_fu_1149_p2 <= std_logic_vector(unsigned(sinces_since_3_reg_1398_pp0_iter2_reg) + unsigned(ap_const_lv8_FF));
    sinces_since_4_fu_957_p2 <= std_logic_vector(unsigned(sinces_since_reg_1374_pp0_iter2_reg) + unsigned(ap_const_lv8_FF));
    sinces_since_6_fu_1021_p2 <= std_logic_vector(unsigned(sinces_since_1_reg_1382_pp0_iter2_reg) + unsigned(ap_const_lv8_FF));
    sinces_since_8_fu_1085_p2 <= std_logic_vector(unsigned(sinces_since_2_reg_1390_pp0_iter2_reg) + unsigned(ap_const_lv8_FF));
    sinces_since_fu_486_p1 <= since_data_q1(8 - 1 downto 0);
    threshoffs_address0 <= zext_ln587_1_fu_475_p1(9 - 1 downto 0);

    threshoffs_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            threshoffs_ce0 <= ap_const_logic_1;
        else 
            threshoffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    timestamp_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, timestamp_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            timestamp_TDATA_blk_n <= timestamp_TVALID_int_regslice;
        else 
            timestamp_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timestamp_TREADY <= regslice_both_timestamp_U_ack_in;

    timestamp_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            timestamp_TREADY_int_regslice <= ap_const_logic_1;
        else 
            timestamp_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_1134_p4 <= ((photon_out_id_V_3_fu_1091_p2 & photons_lane_phase_15_fu_1128_p3) & photons_lane_time_V_15_fu_1122_p3);
    tmp_3_fu_941_p5 <= (((tmp_user_V_1_reg_1326_pp0_iter2_reg & ap_const_lv2_0) & photons_lane_phase_12_fu_935_p3) & photons_lane_time_V_12_fu_929_p3);
    tmp_6_fu_1070_p4 <= ((photon_out_id_V_2_fu_1027_p2 & photons_lane_phase_14_fu_1064_p3) & photons_lane_time_V_14_fu_1058_p3);
    tmp_8_fu_1006_p4 <= ((photon_out_id_V_1_fu_963_p2 & photons_lane_phase_13_fu_1000_p3) & photons_lane_time_V_13_fu_994_p3);
    trig_1_fu_969_p2 <= (icmp_ln1696_1_reg_1529 and icmp_ln105_1_reg_1534);
    trig_2_fu_1033_p2 <= (icmp_ln1696_2_reg_1555 and icmp_ln105_2_reg_1560);
    trig_3_fu_1097_p2 <= (icmp_ln1696_3_reg_1581 and icmp_ln105_3_reg_1586);
    trig_fu_904_p2 <= (icmp_ln1696_reg_1503 and icmp_ln105_reg_1508);
    trunc_ln884_fu_634_p1 <= threshoffs_q0(8 - 1 downto 0);
    update_photon_1_fu_726_p2 <= "1" when (signed(phase_1_fu_699_p4) < signed(photons_lane_phase_1_reg_1425)) else "0";
    update_photon_2_fu_763_p2 <= "1" when (signed(phase_2_fu_736_p4) < signed(photons_lane_phase_2_reg_1438)) else "0";
    update_photon_3_fu_800_p2 <= "1" when (signed(phase_3_fu_773_p4) < signed(photons_lane_phase_3_reg_1451)) else "0";
    update_photon_fu_690_p2 <= "1" when (signed(phase_reg_1366_pp0_iter1_reg) < signed(photons_lane_phase_reg_1412)) else "0";
    xor_ln135_1_fu_1272_p0 <= (0=>photon_fifos_1_full_n_int_regslice, others=>'-');
    xor_ln135_1_fu_1272_p2 <= (xor_ln135_1_fu_1272_p0 xor ap_const_lv1_1);
    xor_ln135_2_fu_1284_p0 <= (0=>photon_fifos_2_full_n_int_regslice, others=>'-');
    xor_ln135_2_fu_1284_p2 <= (xor_ln135_2_fu_1284_p0 xor ap_const_lv1_1);
    xor_ln135_3_fu_1296_p0 <= (0=>photon_fifos_3_full_n_int_regslice, others=>'-');
    xor_ln135_3_fu_1296_p2 <= (xor_ln135_3_fu_1296_p0 xor ap_const_lv1_1);
    xor_ln135_fu_1260_p0 <= (0=>photon_fifos_0_full_n_int_regslice, others=>'-');
    xor_ln135_fu_1260_p2 <= (xor_ln135_fu_1260_p0 xor ap_const_lv1_1);
    zext_ln587_1_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(instream_TUSER_int_regslice),64));
    zext_ln587_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(last_group_reg_1498),64));
end behav;
