#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun May 21 15:54:11 2017
# Process ID: 13940
# Current directory: G:/final/microblaze_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10776 G:\final\microblaze_vga\microblaze_vga.xpr
# Log file: G:/final/microblaze_vga/vivado.log
# Journal file: G:/final/microblaze_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/final/microblaze_vga/microblaze_vga.xpr
open_bd_design {G:/final/microblaze_vga/microblaze_vga.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_1
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_1/UART" -diagram "design_1" 
endgroup
undo
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports USB_Uart]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_1
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_1/UART" -diagram "design_1" 
endgroup
delete_bd_objs [get_bd_intf_nets axi_uartlite_1_UART] [get_bd_cells axi_uartlite_1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "usb_uart ( USB UART ) " }  [get_bd_intf_pins axi_uartlite_0/UART]
undo
undo
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M00_AXI] [get_bd_cells axi_uartlite_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_uartlite_1/S_AXI]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_uartlite_1_1_synth_1
