--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y71.G4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.791ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.791ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.YQ      Tcklo                 0.646   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y70.F1      net (fanout=1)        0.433   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y70.X       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X44Y72.G1      net (fanout=2)        0.378   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X46Y72.G2      net (fanout=1)        0.377   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X46Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y71.G4      net (fanout=1)        0.569   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y71.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.791ns (4.034ns logic, 1.757ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y70.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.430ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.YQ      Tcklo                 0.646   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y70.F1      net (fanout=1)        0.433   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y70.X       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X44Y70.BY      net (fanout=2)        0.406   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y70.CLK     Tdick                 0.333   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (1.591ns logic, 0.839ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X45Y70.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.807ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.YQ      Tcklo                 0.646   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y70.F1      net (fanout=1)        0.433   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y70.CLK     Tfck                  0.728   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (1.374ns logic, 0.433ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X45Y70.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.311ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.YQ      Tcklo                 0.517   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y70.F1      net (fanout=1)        0.346   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y70.CLK     Tckf        (-Th)    -0.448   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.965ns logic, 0.346ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X44Y70.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.810ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.YQ      Tcklo                 0.517   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y70.F1      net (fanout=1)        0.346   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y70.X       Tilo                  0.490   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X44Y70.BY      net (fanout=2)        0.325   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y70.CLK     Tckdi       (-Th)    -0.132   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (1.139ns logic, 0.671ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y71.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.500ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.500ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.YQ      Tcklo                 0.517   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y70.F1      net (fanout=1)        0.346   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y70.X       Tilo                  0.490   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X44Y72.G1      net (fanout=2)        0.302   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y72.X       Tif5x                 0.800   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X46Y72.G2      net (fanout=1)        0.302   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X46Y72.X       Tif5x                 0.800   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y71.G4      net (fanout=1)        0.456   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y71.CLK     Tckg        (-Th)    -0.487   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.500ns (3.094ns logic, 1.406ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X44Y71.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.115ns (data path)
  Source:               icon_inst/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_SYNC/U_SYNC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iSYNC
                                                       icon_inst/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X52Y72.G1      net (fanout=2)        0.632   icon_inst/U0/U_ICON/iSYNC
    SLICE_X52Y72.Y       Tilo                  0.660   icon_inst/U0/U_ICON/U_STAT/iDATA_VALID
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X45Y69.G3      net (fanout=33)       1.418   icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X45Y69.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y71.CLK     net (fanout=5)        1.226   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (1.839ns logic, 3.276ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.675ns (data path)
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.675ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iCORE_ID<1>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X46Y67.F4      net (fanout=6)        0.876   icon_inst/U0/U_ICON/iCORE_ID<0>
    SLICE_X46Y67.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X45Y69.G1      net (fanout=29)       0.734   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X45Y69.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y71.CLK     net (fanout=5)        1.226   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.839ns logic, 2.836ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.668ns (data path)
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.668ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.XQ      Tcko                  0.514   icon_inst/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X44Y66.F2      net (fanout=17)       1.384   icon_inst/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X44Y66.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X45Y69.G4      net (fanout=1)        0.272   icon_inst/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X45Y69.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y71.CLK     net (fanout=5)        1.226   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (1.786ns logic, 2.882ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.632ns.
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X45Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y73.G1      net (fanout=7)        1.623   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X52Y73.Y       Tilo                  0.660   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X45Y64.CE      net (fanout=5)        1.299   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X45Y64.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (1.710ns logic, 2.922ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X45Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y73.G1      net (fanout=7)        1.623   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X52Y73.Y       Tilo                  0.660   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X45Y64.CE      net (fanout=5)        1.299   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X45Y64.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (1.710ns logic, 2.922ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X44Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y73.G1      net (fanout=7)        1.623   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X52Y73.Y       Tilo                  0.660   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X44Y65.CE      net (fanout=5)        1.120   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X44Y65.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (1.710ns logic, 2.743ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X55Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y85.SR      net (fanout=7)        0.489   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X55Y85.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.945ns logic, 0.489ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X55Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y85.SR      net (fanout=7)        0.489   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X55Y85.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.945ns logic, 0.489ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X55Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y87.SR      net (fanout=7)        0.505   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X55Y87.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.945ns logic, 0.505ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.557ns.
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X54Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.557ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    icon_inst/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y87.BY      net (fanout=7)        0.657   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X54Y87.CLK     Tdick                 0.333   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.900ns logic, 0.657ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X54Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    icon_inst/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y87.BY      net (fanout=7)        0.526   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X54Y87.CLK     Tckdi       (-Th)    -0.132   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.586ns logic, 0.526ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 10459 paths analyzed, 188 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (SLICE_X13Y74.CLK), 405 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.378ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (FF)
  Data Path Delay:      12.378ns (Levels of Logic = 6)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y47.YQ      Tcko                  0.567   op<3>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G2      net (fanout=11)       1.135   op<3>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X13Y24.F1      net (fanout=34)       3.231   alu_main_function/out<17>98
    SLICE_X13Y24.X       Tilo                  0.612   alu_main_function/out<0>126
                                                       alu_main_function/out<0>126
    SLICE_X16Y44.G3      net (fanout=1)        1.072   alu_main_function/out<0>126
    SLICE_X16Y44.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>137
    SLICE_X16Y44.F4      net (fanout=1)        0.020   alu_main_function/out<0>137
    SLICE_X16Y44.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>209
    SLICE_X13Y73.F4      net (fanout=3)        1.178   out<0>
    SLICE_X13Y73.X       Tilo                  0.612   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n
    SLICE_X13Y74.CLK     net (fanout=1)        0.980   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n
    -------------------------------------------------  ---------------------------
    Total                                     12.378ns (4.431ns logic, 7.947ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.282ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (FF)
  Data Path Delay:      12.282ns (Levels of Logic = 6)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.YQ      Tcko                  0.567   op<5>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G4      net (fanout=8)        1.039   op<5>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X13Y24.F1      net (fanout=34)       3.231   alu_main_function/out<17>98
    SLICE_X13Y24.X       Tilo                  0.612   alu_main_function/out<0>126
                                                       alu_main_function/out<0>126
    SLICE_X16Y44.G3      net (fanout=1)        1.072   alu_main_function/out<0>126
    SLICE_X16Y44.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>137
    SLICE_X16Y44.F4      net (fanout=1)        0.020   alu_main_function/out<0>137
    SLICE_X16Y44.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>209
    SLICE_X13Y73.F4      net (fanout=3)        1.178   out<0>
    SLICE_X13Y73.X       Tilo                  0.612   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n
    SLICE_X13Y74.CLK     net (fanout=1)        0.980   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n
    -------------------------------------------------  ---------------------------
    Total                                     12.282ns (4.431ns logic, 7.851ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.083ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (FF)
  Data Path Delay:      12.083ns (Levels of Logic = 6)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.YQ      Tcko                  0.567   op<4>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G3      net (fanout=8)        0.840   op<4>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X13Y24.F1      net (fanout=34)       3.231   alu_main_function/out<17>98
    SLICE_X13Y24.X       Tilo                  0.612   alu_main_function/out<0>126
                                                       alu_main_function/out<0>126
    SLICE_X16Y44.G3      net (fanout=1)        1.072   alu_main_function/out<0>126
    SLICE_X16Y44.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>137
    SLICE_X16Y44.F4      net (fanout=1)        0.020   alu_main_function/out<0>137
    SLICE_X16Y44.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>209
    SLICE_X13Y73.F4      net (fanout=3)        1.178   out<0>
    SLICE_X13Y73.X       Tilo                  0.612   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n
    SLICE_X13Y74.CLK     net (fanout=1)        0.980   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n
    -------------------------------------------------  ---------------------------
    Total                                     12.083ns (4.431ns logic, 7.652ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (SLICE_X13Y73.G4), 405 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.516ns (data path - clock path skew + uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      11.516ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y47.YQ      Tcko                  0.567   op<3>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G2      net (fanout=11)       1.135   op<3>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X13Y24.F1      net (fanout=34)       3.231   alu_main_function/out<17>98
    SLICE_X13Y24.X       Tilo                  0.612   alu_main_function/out<0>126
                                                       alu_main_function/out<0>126
    SLICE_X16Y44.G3      net (fanout=1)        1.072   alu_main_function/out<0>126
    SLICE_X16Y44.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>137
    SLICE_X16Y44.F4      net (fanout=1)        0.020   alu_main_function/out<0>137
    SLICE_X16Y44.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>209
    SLICE_X13Y73.G4      net (fanout=3)        1.180   out<0>
    SLICE_X13Y73.CLK     Tgck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     11.516ns (4.547ns logic, 6.969ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.420ns (data path - clock path skew + uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      11.420ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.YQ      Tcko                  0.567   op<5>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G4      net (fanout=8)        1.039   op<5>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X13Y24.F1      net (fanout=34)       3.231   alu_main_function/out<17>98
    SLICE_X13Y24.X       Tilo                  0.612   alu_main_function/out<0>126
                                                       alu_main_function/out<0>126
    SLICE_X16Y44.G3      net (fanout=1)        1.072   alu_main_function/out<0>126
    SLICE_X16Y44.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>137
    SLICE_X16Y44.F4      net (fanout=1)        0.020   alu_main_function/out<0>137
    SLICE_X16Y44.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>209
    SLICE_X13Y73.G4      net (fanout=3)        1.180   out<0>
    SLICE_X13Y73.CLK     Tgck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     11.420ns (4.547ns logic, 6.873ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.221ns (data path - clock path skew + uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      11.221ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.YQ      Tcko                  0.567   op<4>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G3      net (fanout=8)        0.840   op<4>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X13Y24.F1      net (fanout=34)       3.231   alu_main_function/out<17>98
    SLICE_X13Y24.X       Tilo                  0.612   alu_main_function/out<0>126
                                                       alu_main_function/out<0>126
    SLICE_X16Y44.G3      net (fanout=1)        1.072   alu_main_function/out<0>126
    SLICE_X16Y44.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>137
    SLICE_X16Y44.F4      net (fanout=1)        0.020   alu_main_function/out<0>137
    SLICE_X16Y44.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>209
    SLICE_X13Y73.G4      net (fanout=3)        1.180   out<0>
    SLICE_X13Y73.CLK     Tgck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     11.221ns (4.547ns logic, 6.674ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (SLICE_X12Y73.CLK), 405 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.173ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (FF)
  Data Path Delay:      11.173ns (Levels of Logic = 5)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y47.YQ      Tcko                  0.567   op<3>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G2      net (fanout=11)       1.135   op<3>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X13Y24.F1      net (fanout=34)       3.231   alu_main_function/out<17>98
    SLICE_X13Y24.X       Tilo                  0.612   alu_main_function/out<0>126
                                                       alu_main_function/out<0>126
    SLICE_X16Y44.G3      net (fanout=1)        1.072   alu_main_function/out<0>126
    SLICE_X16Y44.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>137
    SLICE_X16Y44.F4      net (fanout=1)        0.020   alu_main_function/out<0>137
    SLICE_X16Y44.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>209
    SLICE_X12Y73.CLK     net (fanout=3)        1.565   out<0>
    -------------------------------------------------  ---------------------------
    Total                                     11.173ns (3.819ns logic, 7.354ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.077ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (FF)
  Data Path Delay:      11.077ns (Levels of Logic = 5)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.YQ      Tcko                  0.567   op<5>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G4      net (fanout=8)        1.039   op<5>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X13Y24.F1      net (fanout=34)       3.231   alu_main_function/out<17>98
    SLICE_X13Y24.X       Tilo                  0.612   alu_main_function/out<0>126
                                                       alu_main_function/out<0>126
    SLICE_X16Y44.G3      net (fanout=1)        1.072   alu_main_function/out<0>126
    SLICE_X16Y44.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>137
    SLICE_X16Y44.F4      net (fanout=1)        0.020   alu_main_function/out<0>137
    SLICE_X16Y44.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>209
    SLICE_X12Y73.CLK     net (fanout=3)        1.565   out<0>
    -------------------------------------------------  ---------------------------
    Total                                     11.077ns (3.819ns logic, 7.258ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.878ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (FF)
  Data Path Delay:      10.878ns (Levels of Logic = 5)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.YQ      Tcko                  0.567   op<4>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G3      net (fanout=8)        0.840   op<4>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X13Y24.F1      net (fanout=34)       3.231   alu_main_function/out<17>98
    SLICE_X13Y24.X       Tilo                  0.612   alu_main_function/out<0>126
                                                       alu_main_function/out<0>126
    SLICE_X16Y44.G3      net (fanout=1)        1.072   alu_main_function/out<0>126
    SLICE_X16Y44.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>137
    SLICE_X16Y44.F4      net (fanout=1)        0.020   alu_main_function/out<0>137
    SLICE_X16Y44.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>209
    SLICE_X12Y73.CLK     net (fanout=3)        1.565   out<0>
    -------------------------------------------------  ---------------------------
    Total                                     10.878ns (3.819ns logic, 7.059ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X22Y68.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.188ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y68.XQ      Tcko                  0.411   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X22Y68.F4      net (fanout=2)        0.290   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X22Y68.CLK     Tckf        (-Th)    -0.487   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.898ns logic, 0.290ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X20Y69.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.194ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      1.194ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y69.XQ      Tcko                  0.411   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X20Y69.F4      net (fanout=2)        0.296   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X20Y69.CLK     Tckf        (-Th)    -0.487   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.898ns logic, 0.296ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X22Y69.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.199ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y68.XQ      Tcko                  0.412   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X22Y69.F3      net (fanout=2)        0.300   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X22Y69.CLK     Tckf        (-Th)    -0.487   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<5>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.899ns logic, 0.300ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 256 paths analyzed, 241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y71.G4), 16 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.876ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.876ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y70.YQ      Tcko                  0.511   ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X39Y70.F3      net (fanout=1)        1.030   ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X39Y70.F5      Tif5                  0.759   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5
    SLICE_X39Y70.FXINA   net (fanout=1)        0.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5
    SLICE_X39Y70.Y       Tif6y                 0.451   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X46Y72.F4      net (fanout=1)        0.780   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X46Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y71.G4      net (fanout=1)        0.569   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y71.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (3.497ns logic, 2.379ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.857ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.857ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.XQ      Tcko                  0.514   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X41Y72.G2      net (fanout=2)        0.944   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X41Y72.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>1
    SLICE_X41Y72.F4      net (fanout=1)        0.298   ila_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>1/O
    SLICE_X41Y72.X       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X46Y72.G3      net (fanout=1)        0.532   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X46Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y71.G4      net (fanout=1)        0.569   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y71.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (3.514ns logic, 2.343ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.609ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.609ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y70.XQ      Tcko                  0.514   ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X39Y70.F4      net (fanout=1)        0.760   ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X39Y70.F5      Tif5                  0.759   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5
    SLICE_X39Y70.FXINA   net (fanout=1)        0.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5
    SLICE_X39Y70.Y       Tif6y                 0.451   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X46Y72.F4      net (fanout=1)        0.780   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X46Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y71.G4      net (fanout=1)        0.569   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y71.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.609ns (3.500ns logic, 2.109ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF2_CFGLUT4 (SLICE_X44Y62.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.760ns (data path)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF2_CFGLUT4 (FF)
  Data Path Delay:      2.760ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF2_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.YQ      Tcko                  0.567   ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
                                                       ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X44Y62.F3      net (fanout=37)       2.193   ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (0.567ns logic, 2.193ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4 (SLICE_X44Y62.G3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.760ns (data path)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4 (FF)
  Data Path Delay:      2.760ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.YQ      Tcko                  0.567   ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
                                                       ila_inst/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X44Y62.G3      net (fanout=37)       2.193   ila_inst/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (0.567ns logic, 2.193ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16482 paths analyzed, 1223 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.351ns.
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y71.G2), 691 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.351ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y65.XQ      Tcko                  0.515   icon_inst/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X47Y56.G1      net (fanout=17)       1.622   icon_inst/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X47Y56.Y       Tilo                  0.612   icon_inst/U0/U_ICON/iCOMMAND_SEL<6>
                                                       icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X39Y65.G1      net (fanout=2)        1.117   icon_inst/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X39Y65.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE
    SLICE_X47Y57.G4      net (fanout=47)       1.354   ila_control<9>
    SLICE_X47Y57.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y58.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y58.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y59.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y59.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y60.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y60.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y61.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y61.XB      Tcinxb                0.352   ila_control<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y72.F2      net (fanout=3)        1.168   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y73.G4      net (fanout=1)        0.357   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y73.Y       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X48Y73.F3      net (fanout=1)        0.020   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X48Y73.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y71.G2      net (fanout=1)        0.346   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y71.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.351ns (6.367ns logic, 5.984ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.226ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_SYNC/U_SYNC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iSYNC
                                                       icon_inst/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X52Y72.G1      net (fanout=2)        0.632   icon_inst/U0/U_ICON/iSYNC
    SLICE_X52Y72.Y       Tilo                  0.660   icon_inst/U0/U_ICON/U_STAT/iDATA_VALID
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X39Y65.G4      net (fanout=33)       1.882   icon_inst/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X39Y65.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE
    SLICE_X47Y57.G4      net (fanout=47)       1.354   ila_control<9>
    SLICE_X47Y57.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y58.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y58.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y59.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y59.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y60.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y60.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y61.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y61.XB      Tcinxb                0.352   ila_control<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y72.F2      net (fanout=3)        1.168   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y73.G4      net (fanout=1)        0.357   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y73.Y       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X48Y73.F3      net (fanout=1)        0.020   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X48Y73.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y71.G2      net (fanout=1)        0.346   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y71.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.226ns (6.467ns logic, 5.759ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.184ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y65.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X47Y56.G3      net (fanout=17)       1.403   icon_inst/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X47Y56.Y       Tilo                  0.612   icon_inst/U0/U_ICON/iCOMMAND_SEL<6>
                                                       icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X39Y65.G1      net (fanout=2)        1.117   icon_inst/U0/U_ICON/iCOMMAND_SEL<5>
    SLICE_X39Y65.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/iCFG_DIN
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE
    SLICE_X47Y57.G4      net (fanout=47)       1.354   ila_control<9>
    SLICE_X47Y57.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y58.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X47Y58.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y59.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X47Y59.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y60.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X47Y60.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y61.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X47Y61.XB      Tcinxb                0.352   ila_control<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y72.F2      net (fanout=3)        1.168   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y72.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y73.G4      net (fanout=1)        0.357   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y73.Y       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X48Y73.F3      net (fanout=1)        0.020   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X48Y73.X       Tilo                  0.660   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y71.G2      net (fanout=1)        0.346   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y71.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.184ns (6.419ns logic, 5.765ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG (SLICE_X12Y89.F2), 356 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.721ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.YQ      Tcko                  0.567   in1<17>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y43.G3      net (fanout=10)       1.892   in1<17>
    SLICE_X16Y43.Y       Tilo                  0.660   alu_main_function/Sh17
                                                       alu_main_function/Sh19_SW1
    SLICE_X17Y50.G1      net (fanout=3)        1.005   N58
    SLICE_X17Y50.Y       Tilo                  0.612   alu_main_function/out<31>68
                                                       alu_main_function/Sh19
    SLICE_X24Y42.G3      net (fanout=3)        1.124   alu_main_function/Sh19
    SLICE_X24Y42.X       Tif5x                 1.000   alu_main_function/out<19>55
                                                       alu_main_function/out<19>55_F
                                                       alu_main_function/out<19>55
    SLICE_X25Y42.G4      net (fanout=2)        0.039   alu_main_function/out<19>55
    SLICE_X25Y42.X       Tif5x                 0.890   alu_main_function/out<19>62
                                                       alu_main_function/out<19>62_F
                                                       alu_main_function/out<19>62
    SLICE_X17Y47.F4      net (fanout=1)        0.800   alu_main_function/out<19>62
    SLICE_X17Y47.X       Tilo                  0.612   ila_inst/U0/iTRIG_IN<19>
                                                       alu_main_function/out<19>160
    SLICE_X12Y89.F2      net (fanout=3)        1.744   out<19>
    SLICE_X12Y89.CLK     Tfck                  0.776   vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     11.721ns (5.117ns logic, 6.604ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.719ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.YQ      Tcko                  0.567   in1<17>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[55].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y43.G3      net (fanout=10)       1.892   in1<17>
    SLICE_X16Y43.Y       Tilo                  0.660   alu_main_function/Sh17
                                                       alu_main_function/Sh19_SW1
    SLICE_X17Y50.G1      net (fanout=3)        1.005   N58
    SLICE_X17Y50.Y       Tilo                  0.612   alu_main_function/out<31>68
                                                       alu_main_function/Sh19
    SLICE_X24Y42.G3      net (fanout=3)        1.124   alu_main_function/Sh19
    SLICE_X24Y42.X       Tif5x                 1.000   alu_main_function/out<19>55
                                                       alu_main_function/out<19>55_F
                                                       alu_main_function/out<19>55
    SLICE_X25Y42.F4      net (fanout=2)        0.037   alu_main_function/out<19>55
    SLICE_X25Y42.X       Tif5x                 0.890   alu_main_function/out<19>62
                                                       alu_main_function/out<19>62_G
                                                       alu_main_function/out<19>62
    SLICE_X17Y47.F4      net (fanout=1)        0.800   alu_main_function/out<19>62
    SLICE_X17Y47.X       Tilo                  0.612   ila_inst/U0/iTRIG_IN<19>
                                                       alu_main_function/out<19>160
    SLICE_X12Y89.F2      net (fanout=3)        1.744   out<19>
    SLICE_X12Y89.CLK     Tfck                  0.776   vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     11.719ns (5.117ns logic, 6.602ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[54].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.422ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[54].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.YQ      Tcko                  0.567   in1<16>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[54].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y43.G1      net (fanout=9)        1.593   in1<16>
    SLICE_X16Y43.Y       Tilo                  0.660   alu_main_function/Sh17
                                                       alu_main_function/Sh19_SW1
    SLICE_X17Y50.G1      net (fanout=3)        1.005   N58
    SLICE_X17Y50.Y       Tilo                  0.612   alu_main_function/out<31>68
                                                       alu_main_function/Sh19
    SLICE_X24Y42.G3      net (fanout=3)        1.124   alu_main_function/Sh19
    SLICE_X24Y42.X       Tif5x                 1.000   alu_main_function/out<19>55
                                                       alu_main_function/out<19>55_F
                                                       alu_main_function/out<19>55
    SLICE_X25Y42.G4      net (fanout=2)        0.039   alu_main_function/out<19>55
    SLICE_X25Y42.X       Tif5x                 0.890   alu_main_function/out<19>62
                                                       alu_main_function/out<19>62_F
                                                       alu_main_function/out<19>62
    SLICE_X17Y47.F4      net (fanout=1)        0.800   alu_main_function/out<19>62
    SLICE_X17Y47.X       Tilo                  0.612   ila_inst/U0/iTRIG_IN<19>
                                                       alu_main_function/out<19>160
    SLICE_X12Y89.F2      net (fanout=3)        1.744   out<19>
    SLICE_X12Y89.CLK     Tfck                  0.776   vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     11.422ns (5.117ns logic, 6.305ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG (SLICE_X3Y85.G4), 115 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.370ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y49.YQ      Tcko                  0.567   op<0>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/USER_REG
    SLICE_X20Y47.G2      net (fanout=13)       0.992   op<0>
    SLICE_X20Y47.Y       Tilo                  0.660   alu_main_function/out_or0003
                                                       alu_main_function/out_or0003_SW0
    SLICE_X20Y47.F3      net (fanout=3)        0.055   N8
    SLICE_X20Y47.X       Tilo                  0.660   alu_main_function/out_or0003
                                                       alu_main_function/out_or0003
    SLICE_X2Y24.F1       net (fanout=66)       2.749   alu_main_function/out_or0003
    SLICE_X2Y24.X        Tilo                  0.660   alu_main_function/out<1>9
                                                       alu_main_function/out<1>9
    SLICE_X1Y23.F2       net (fanout=1)        0.625   alu_main_function/out<1>9
    SLICE_X1Y23.X        Tilo                  0.612   alu_main_function/out<1>48
                                                       alu_main_function/out<1>48
    SLICE_X2Y38.G4       net (fanout=1)        0.875   alu_main_function/out<1>48
    SLICE_X2Y38.Y        Tilo                  0.660   ila_inst/U0/iTRIG_IN<1>
                                                       alu_main_function/out<1>146
    SLICE_X3Y85.G4       net (fanout=3)        1.527   out<1>
    SLICE_X3Y85.CLK      Tgck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd3_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     11.370ns (4.547ns logic, 6.823ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.348ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y47.YQ      Tcko                  0.567   op<3>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G2      net (fanout=11)       1.135   op<3>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X1Y16.F1       net (fanout=34)       3.376   alu_main_function/out<17>98
    SLICE_X1Y16.X        Tilo                  0.612   alu_main_function/out<1>135
                                                       alu_main_function/out<1>135
    SLICE_X2Y38.G3       net (fanout=1)        1.092   alu_main_function/out<1>135
    SLICE_X2Y38.Y        Tilo                  0.660   ila_inst/U0/iTRIG_IN<1>
                                                       alu_main_function/out<1>146
    SLICE_X3Y85.G4       net (fanout=3)        1.527   out<1>
    SLICE_X3Y85.CLK      Tgck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd3_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     11.348ns (3.887ns logic, 7.461ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.252ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.YQ      Tcko                  0.567   op<5>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG
    SLICE_X16Y47.G4      net (fanout=8)        1.039   op<5>
    SLICE_X16Y47.Y       Tilo                  0.660   alu_main_function/out_or0007
                                                       alu_main_function/out_or000711
    SLICE_X16Y49.G3      net (fanout=5)        0.331   alu_main_function/N11
    SLICE_X16Y49.Y       Tilo                  0.660   N2
                                                       alu_main_function/out<0>11
    SLICE_X1Y16.F1       net (fanout=34)       3.376   alu_main_function/out<17>98
    SLICE_X1Y16.X        Tilo                  0.612   alu_main_function/out<1>135
                                                       alu_main_function/out<1>135
    SLICE_X2Y38.G3       net (fanout=1)        1.092   alu_main_function/out<1>135
    SLICE_X2Y38.Y        Tilo                  0.660   ila_inst/U0/iTRIG_IN<1>
                                                       alu_main_function/out<1>146
    SLICE_X3Y85.G4       net (fanout=3)        1.527   out<1>
    SLICE_X3Y85.CLK      Tgck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/fd3_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     11.252ns (3.887ns logic, 7.365ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X26Y63.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 30.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.XQ      Tcko                  0.411   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X26Y63.BY      net (fanout=1)        0.330   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X26Y63.CLK     Tdh         (-Th)     0.110   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.301ns logic, 0.330ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAMB16_X0Y8.ADDRA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[1].U_FDRE (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 30.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[1].U_FDRE to ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y69.YQ       Tcko                  0.409   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/RD_ADDR<1>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[1].U_FDRE
    RAMB16_X0Y8.ADDRA1   net (fanout=3)        0.482   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/RD_ADDR<2>
    RAMB16_X0Y8.CLKA     Tbcka       (-Th)     0.114   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.295ns logic, 0.482ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAMB16_X0Y8.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 30.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE to ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y75.YQ       Tcko                  0.409   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/RD_ADDR<13>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE
    RAMB16_X0Y8.ADDRA13  net (fanout=3)        0.493   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/RD_ADDR<14>
    RAMB16_X0Y8.CLKA     Tbcka       (-Th)     0.114   ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.295ns logic, 0.493ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X47Y62.SR
  Clock network: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X47Y62.SR
  Clock network: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched/SR
  Logical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/SR
  Location pin: SLICE_X45Y69.SR
  Clock network: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27230 paths, 0 nets, and 3887 connections

Design statistics:
   Minimum period:  12.351ns{1}   (Maximum frequency:  80.965MHz)
   Maximum path delay from/to any node:   4.632ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 16 12:02:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



