
AVR_Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000009be  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000a32  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800060  00800060  00000a32  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a32  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000a64  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e0  00000000  00000000  00000aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000a24  00000000  00000000  00000b80  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000077d  00000000  00000000  000015a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000099d  00000000  00000000  00001d21  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000224  00000000  00000000  000026c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000476  00000000  00000000  000028e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000003b2  00000000  00000000  00002d5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000090  00000000  00000000  0000310c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 68 02 	jmp	0x4d0	; 0x4d0 <__vector_3>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 c9 03 	jmp	0x792	; 0x792 <__vector_10>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a3 36       	cpi	r26, 0x63	; 99
  6c:	b2 07       	cpc	r27, r18
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 80 02 	call	0x500	; 0x500 <main>
  74:	0c 94 dd 04 	jmp	0x9ba	; 0x9ba <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <DIO_WritePin>:
	}
	else
	{
		
	}
}
  7c:	cf 93       	push	r28
  7e:	df 93       	push	r29
  80:	00 d0       	rcall	.+0      	; 0x82 <DIO_WritePin+0x6>
  82:	cd b7       	in	r28, 0x3d	; 61
  84:	de b7       	in	r29, 0x3e	; 62
  86:	89 83       	std	Y+1, r24	; 0x01
  88:	6a 83       	std	Y+2, r22	; 0x02
  8a:	8a 81       	ldd	r24, Y+2	; 0x02
  8c:	81 30       	cpi	r24, 0x01	; 1
  8e:	09 f0       	breq	.+2      	; 0x92 <DIO_WritePin+0x16>
  90:	74 c0       	rjmp	.+232    	; 0x17a <DIO_WritePin+0xfe>
  92:	89 81       	ldd	r24, Y+1	; 0x01
  94:	88 30       	cpi	r24, 0x08	; 8
  96:	a8 f4       	brcc	.+42     	; 0xc2 <DIO_WritePin+0x46>
  98:	8b e3       	ldi	r24, 0x3B	; 59
  9a:	90 e0       	ldi	r25, 0x00	; 0
  9c:	2b e3       	ldi	r18, 0x3B	; 59
  9e:	30 e0       	ldi	r19, 0x00	; 0
  a0:	f9 01       	movw	r30, r18
  a2:	20 81       	ld	r18, Z
  a4:	62 2f       	mov	r22, r18
  a6:	29 81       	ldd	r18, Y+1	; 0x01
  a8:	42 2f       	mov	r20, r18
  aa:	50 e0       	ldi	r21, 0x00	; 0
  ac:	21 e0       	ldi	r18, 0x01	; 1
  ae:	30 e0       	ldi	r19, 0x00	; 0
  b0:	02 c0       	rjmp	.+4      	; 0xb6 <DIO_WritePin+0x3a>
  b2:	22 0f       	add	r18, r18
  b4:	33 1f       	adc	r19, r19
  b6:	4a 95       	dec	r20
  b8:	e2 f7       	brpl	.-8      	; 0xb2 <DIO_WritePin+0x36>
  ba:	26 2b       	or	r18, r22
  bc:	fc 01       	movw	r30, r24
  be:	20 83       	st	Z, r18
  c0:	d6 c0       	rjmp	.+428    	; 0x26e <DIO_WritePin+0x1f2>
  c2:	89 81       	ldd	r24, Y+1	; 0x01
  c4:	88 30       	cpi	r24, 0x08	; 8
  c6:	d8 f0       	brcs	.+54     	; 0xfe <DIO_WritePin+0x82>
  c8:	89 81       	ldd	r24, Y+1	; 0x01
  ca:	80 31       	cpi	r24, 0x10	; 16
  cc:	c0 f4       	brcc	.+48     	; 0xfe <DIO_WritePin+0x82>
  ce:	88 e3       	ldi	r24, 0x38	; 56
  d0:	90 e0       	ldi	r25, 0x00	; 0
  d2:	28 e3       	ldi	r18, 0x38	; 56
  d4:	30 e0       	ldi	r19, 0x00	; 0
  d6:	f9 01       	movw	r30, r18
  d8:	20 81       	ld	r18, Z
  da:	62 2f       	mov	r22, r18
  dc:	29 81       	ldd	r18, Y+1	; 0x01
  de:	22 2f       	mov	r18, r18
  e0:	30 e0       	ldi	r19, 0x00	; 0
  e2:	a9 01       	movw	r20, r18
  e4:	48 50       	subi	r20, 0x08	; 8
  e6:	51 09       	sbc	r21, r1
  e8:	21 e0       	ldi	r18, 0x01	; 1
  ea:	30 e0       	ldi	r19, 0x00	; 0
  ec:	02 c0       	rjmp	.+4      	; 0xf2 <DIO_WritePin+0x76>
  ee:	22 0f       	add	r18, r18
  f0:	33 1f       	adc	r19, r19
  f2:	4a 95       	dec	r20
  f4:	e2 f7       	brpl	.-8      	; 0xee <DIO_WritePin+0x72>
  f6:	26 2b       	or	r18, r22
  f8:	fc 01       	movw	r30, r24
  fa:	20 83       	st	Z, r18
  fc:	b8 c0       	rjmp	.+368    	; 0x26e <DIO_WritePin+0x1f2>
  fe:	89 81       	ldd	r24, Y+1	; 0x01
 100:	80 31       	cpi	r24, 0x10	; 16
 102:	d8 f0       	brcs	.+54     	; 0x13a <DIO_WritePin+0xbe>
 104:	89 81       	ldd	r24, Y+1	; 0x01
 106:	88 31       	cpi	r24, 0x18	; 24
 108:	c0 f4       	brcc	.+48     	; 0x13a <DIO_WritePin+0xbe>
 10a:	85 e3       	ldi	r24, 0x35	; 53
 10c:	90 e0       	ldi	r25, 0x00	; 0
 10e:	25 e3       	ldi	r18, 0x35	; 53
 110:	30 e0       	ldi	r19, 0x00	; 0
 112:	f9 01       	movw	r30, r18
 114:	20 81       	ld	r18, Z
 116:	62 2f       	mov	r22, r18
 118:	29 81       	ldd	r18, Y+1	; 0x01
 11a:	22 2f       	mov	r18, r18
 11c:	30 e0       	ldi	r19, 0x00	; 0
 11e:	a9 01       	movw	r20, r18
 120:	40 51       	subi	r20, 0x10	; 16
 122:	51 09       	sbc	r21, r1
 124:	21 e0       	ldi	r18, 0x01	; 1
 126:	30 e0       	ldi	r19, 0x00	; 0
 128:	02 c0       	rjmp	.+4      	; 0x12e <DIO_WritePin+0xb2>
 12a:	22 0f       	add	r18, r18
 12c:	33 1f       	adc	r19, r19
 12e:	4a 95       	dec	r20
 130:	e2 f7       	brpl	.-8      	; 0x12a <DIO_WritePin+0xae>
 132:	26 2b       	or	r18, r22
 134:	fc 01       	movw	r30, r24
 136:	20 83       	st	Z, r18
 138:	9a c0       	rjmp	.+308    	; 0x26e <DIO_WritePin+0x1f2>
 13a:	89 81       	ldd	r24, Y+1	; 0x01
 13c:	88 31       	cpi	r24, 0x18	; 24
 13e:	08 f4       	brcc	.+2      	; 0x142 <DIO_WritePin+0xc6>
 140:	96 c0       	rjmp	.+300    	; 0x26e <DIO_WritePin+0x1f2>
 142:	89 81       	ldd	r24, Y+1	; 0x01
 144:	80 32       	cpi	r24, 0x20	; 32
 146:	08 f0       	brcs	.+2      	; 0x14a <DIO_WritePin+0xce>
 148:	92 c0       	rjmp	.+292    	; 0x26e <DIO_WritePin+0x1f2>
 14a:	82 e3       	ldi	r24, 0x32	; 50
 14c:	90 e0       	ldi	r25, 0x00	; 0
 14e:	22 e3       	ldi	r18, 0x32	; 50
 150:	30 e0       	ldi	r19, 0x00	; 0
 152:	f9 01       	movw	r30, r18
 154:	20 81       	ld	r18, Z
 156:	62 2f       	mov	r22, r18
 158:	29 81       	ldd	r18, Y+1	; 0x01
 15a:	22 2f       	mov	r18, r18
 15c:	30 e0       	ldi	r19, 0x00	; 0
 15e:	a9 01       	movw	r20, r18
 160:	48 51       	subi	r20, 0x18	; 24
 162:	51 09       	sbc	r21, r1
 164:	21 e0       	ldi	r18, 0x01	; 1
 166:	30 e0       	ldi	r19, 0x00	; 0
 168:	02 c0       	rjmp	.+4      	; 0x16e <DIO_WritePin+0xf2>
 16a:	22 0f       	add	r18, r18
 16c:	33 1f       	adc	r19, r19
 16e:	4a 95       	dec	r20
 170:	e2 f7       	brpl	.-8      	; 0x16a <DIO_WritePin+0xee>
 172:	26 2b       	or	r18, r22
 174:	fc 01       	movw	r30, r24
 176:	20 83       	st	Z, r18
 178:	7a c0       	rjmp	.+244    	; 0x26e <DIO_WritePin+0x1f2>
 17a:	8a 81       	ldd	r24, Y+2	; 0x02
 17c:	88 23       	and	r24, r24
 17e:	09 f0       	breq	.+2      	; 0x182 <DIO_WritePin+0x106>
 180:	76 c0       	rjmp	.+236    	; 0x26e <DIO_WritePin+0x1f2>
 182:	89 81       	ldd	r24, Y+1	; 0x01
 184:	88 30       	cpi	r24, 0x08	; 8
 186:	b0 f4       	brcc	.+44     	; 0x1b4 <DIO_WritePin+0x138>
 188:	8b e3       	ldi	r24, 0x3B	; 59
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	2b e3       	ldi	r18, 0x3B	; 59
 18e:	30 e0       	ldi	r19, 0x00	; 0
 190:	f9 01       	movw	r30, r18
 192:	20 81       	ld	r18, Z
 194:	62 2f       	mov	r22, r18
 196:	29 81       	ldd	r18, Y+1	; 0x01
 198:	42 2f       	mov	r20, r18
 19a:	50 e0       	ldi	r21, 0x00	; 0
 19c:	21 e0       	ldi	r18, 0x01	; 1
 19e:	30 e0       	ldi	r19, 0x00	; 0
 1a0:	02 c0       	rjmp	.+4      	; 0x1a6 <DIO_WritePin+0x12a>
 1a2:	22 0f       	add	r18, r18
 1a4:	33 1f       	adc	r19, r19
 1a6:	4a 95       	dec	r20
 1a8:	e2 f7       	brpl	.-8      	; 0x1a2 <DIO_WritePin+0x126>
 1aa:	20 95       	com	r18
 1ac:	26 23       	and	r18, r22
 1ae:	fc 01       	movw	r30, r24
 1b0:	20 83       	st	Z, r18
 1b2:	5d c0       	rjmp	.+186    	; 0x26e <DIO_WritePin+0x1f2>
 1b4:	89 81       	ldd	r24, Y+1	; 0x01
 1b6:	88 30       	cpi	r24, 0x08	; 8
 1b8:	e0 f0       	brcs	.+56     	; 0x1f2 <DIO_WritePin+0x176>
 1ba:	89 81       	ldd	r24, Y+1	; 0x01
 1bc:	80 31       	cpi	r24, 0x10	; 16
 1be:	c8 f4       	brcc	.+50     	; 0x1f2 <DIO_WritePin+0x176>
 1c0:	88 e3       	ldi	r24, 0x38	; 56
 1c2:	90 e0       	ldi	r25, 0x00	; 0
 1c4:	28 e3       	ldi	r18, 0x38	; 56
 1c6:	30 e0       	ldi	r19, 0x00	; 0
 1c8:	f9 01       	movw	r30, r18
 1ca:	20 81       	ld	r18, Z
 1cc:	62 2f       	mov	r22, r18
 1ce:	29 81       	ldd	r18, Y+1	; 0x01
 1d0:	22 2f       	mov	r18, r18
 1d2:	30 e0       	ldi	r19, 0x00	; 0
 1d4:	a9 01       	movw	r20, r18
 1d6:	48 50       	subi	r20, 0x08	; 8
 1d8:	51 09       	sbc	r21, r1
 1da:	21 e0       	ldi	r18, 0x01	; 1
 1dc:	30 e0       	ldi	r19, 0x00	; 0
 1de:	02 c0       	rjmp	.+4      	; 0x1e4 <DIO_WritePin+0x168>
 1e0:	22 0f       	add	r18, r18
 1e2:	33 1f       	adc	r19, r19
 1e4:	4a 95       	dec	r20
 1e6:	e2 f7       	brpl	.-8      	; 0x1e0 <DIO_WritePin+0x164>
 1e8:	20 95       	com	r18
 1ea:	26 23       	and	r18, r22
 1ec:	fc 01       	movw	r30, r24
 1ee:	20 83       	st	Z, r18
 1f0:	3e c0       	rjmp	.+124    	; 0x26e <DIO_WritePin+0x1f2>
 1f2:	89 81       	ldd	r24, Y+1	; 0x01
 1f4:	80 31       	cpi	r24, 0x10	; 16
 1f6:	e0 f0       	brcs	.+56     	; 0x230 <DIO_WritePin+0x1b4>
 1f8:	89 81       	ldd	r24, Y+1	; 0x01
 1fa:	88 31       	cpi	r24, 0x18	; 24
 1fc:	c8 f4       	brcc	.+50     	; 0x230 <DIO_WritePin+0x1b4>
 1fe:	85 e3       	ldi	r24, 0x35	; 53
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	25 e3       	ldi	r18, 0x35	; 53
 204:	30 e0       	ldi	r19, 0x00	; 0
 206:	f9 01       	movw	r30, r18
 208:	20 81       	ld	r18, Z
 20a:	62 2f       	mov	r22, r18
 20c:	29 81       	ldd	r18, Y+1	; 0x01
 20e:	22 2f       	mov	r18, r18
 210:	30 e0       	ldi	r19, 0x00	; 0
 212:	a9 01       	movw	r20, r18
 214:	40 51       	subi	r20, 0x10	; 16
 216:	51 09       	sbc	r21, r1
 218:	21 e0       	ldi	r18, 0x01	; 1
 21a:	30 e0       	ldi	r19, 0x00	; 0
 21c:	02 c0       	rjmp	.+4      	; 0x222 <DIO_WritePin+0x1a6>
 21e:	22 0f       	add	r18, r18
 220:	33 1f       	adc	r19, r19
 222:	4a 95       	dec	r20
 224:	e2 f7       	brpl	.-8      	; 0x21e <DIO_WritePin+0x1a2>
 226:	20 95       	com	r18
 228:	26 23       	and	r18, r22
 22a:	fc 01       	movw	r30, r24
 22c:	20 83       	st	Z, r18
 22e:	1f c0       	rjmp	.+62     	; 0x26e <DIO_WritePin+0x1f2>
 230:	89 81       	ldd	r24, Y+1	; 0x01
 232:	88 31       	cpi	r24, 0x18	; 24
 234:	e0 f0       	brcs	.+56     	; 0x26e <DIO_WritePin+0x1f2>
 236:	89 81       	ldd	r24, Y+1	; 0x01
 238:	80 32       	cpi	r24, 0x20	; 32
 23a:	c8 f4       	brcc	.+50     	; 0x26e <DIO_WritePin+0x1f2>
 23c:	82 e3       	ldi	r24, 0x32	; 50
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	22 e3       	ldi	r18, 0x32	; 50
 242:	30 e0       	ldi	r19, 0x00	; 0
 244:	f9 01       	movw	r30, r18
 246:	20 81       	ld	r18, Z
 248:	62 2f       	mov	r22, r18
 24a:	29 81       	ldd	r18, Y+1	; 0x01
 24c:	22 2f       	mov	r18, r18
 24e:	30 e0       	ldi	r19, 0x00	; 0
 250:	a9 01       	movw	r20, r18
 252:	48 51       	subi	r20, 0x18	; 24
 254:	51 09       	sbc	r21, r1
 256:	21 e0       	ldi	r18, 0x01	; 1
 258:	30 e0       	ldi	r19, 0x00	; 0
 25a:	02 c0       	rjmp	.+4      	; 0x260 <DIO_WritePin+0x1e4>
 25c:	22 0f       	add	r18, r18
 25e:	33 1f       	adc	r19, r19
 260:	4a 95       	dec	r20
 262:	e2 f7       	brpl	.-8      	; 0x25c <DIO_WritePin+0x1e0>
 264:	20 95       	com	r18
 266:	26 23       	and	r18, r22
 268:	fc 01       	movw	r30, r24
 26a:	20 83       	st	Z, r18
 26c:	00 c0       	rjmp	.+0      	; 0x26e <DIO_WritePin+0x1f2>
 26e:	00 00       	nop
 270:	0f 90       	pop	r0
 272:	0f 90       	pop	r0
 274:	df 91       	pop	r29
 276:	cf 91       	pop	r28
 278:	08 95       	ret

0000027a <DIO_SetPinDirection>:
/* @Param: Pin_Num, Pin_Direction                                       */
/* return: void                                                         */
/* FUNCTION Description: Set PINs Direction                             */
/************************************************************************/
void DIO_SetPinDirection(uint8 PinNum,uint8 PinDirection)
{
 27a:	cf 93       	push	r28
 27c:	df 93       	push	r29
 27e:	00 d0       	rcall	.+0      	; 0x280 <DIO_SetPinDirection+0x6>
 280:	cd b7       	in	r28, 0x3d	; 61
 282:	de b7       	in	r29, 0x3e	; 62
 284:	89 83       	std	Y+1, r24	; 0x01
 286:	6a 83       	std	Y+2, r22	; 0x02
	if(PinDirection == OUTPUT)
 288:	8a 81       	ldd	r24, Y+2	; 0x02
 28a:	81 30       	cpi	r24, 0x01	; 1
 28c:	09 f0       	breq	.+2      	; 0x290 <DIO_SetPinDirection+0x16>
 28e:	74 c0       	rjmp	.+232    	; 0x378 <DIO_SetPinDirection+0xfe>
	{
		if((PinNum >= PIN0) && (PinNum <= PIN7) )
 290:	89 81       	ldd	r24, Y+1	; 0x01
 292:	88 30       	cpi	r24, 0x08	; 8
 294:	a8 f4       	brcc	.+42     	; 0x2c0 <DIO_SetPinDirection+0x46>
		{
			Set_Bit(DDRA,PinNum);
 296:	8a e3       	ldi	r24, 0x3A	; 58
 298:	90 e0       	ldi	r25, 0x00	; 0
 29a:	2a e3       	ldi	r18, 0x3A	; 58
 29c:	30 e0       	ldi	r19, 0x00	; 0
 29e:	f9 01       	movw	r30, r18
 2a0:	20 81       	ld	r18, Z
 2a2:	62 2f       	mov	r22, r18
 2a4:	29 81       	ldd	r18, Y+1	; 0x01
 2a6:	42 2f       	mov	r20, r18
 2a8:	50 e0       	ldi	r21, 0x00	; 0
 2aa:	21 e0       	ldi	r18, 0x01	; 1
 2ac:	30 e0       	ldi	r19, 0x00	; 0
 2ae:	02 c0       	rjmp	.+4      	; 0x2b4 <DIO_SetPinDirection+0x3a>
 2b0:	22 0f       	add	r18, r18
 2b2:	33 1f       	adc	r19, r19
 2b4:	4a 95       	dec	r20
 2b6:	e2 f7       	brpl	.-8      	; 0x2b0 <DIO_SetPinDirection+0x36>
 2b8:	26 2b       	or	r18, r22
 2ba:	fc 01       	movw	r30, r24
 2bc:	20 83       	st	Z, r18
	else
	{
		
	}
	
}
 2be:	d6 c0       	rjmp	.+428    	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
	{
		if((PinNum >= PIN0) && (PinNum <= PIN7) )
		{
			Set_Bit(DDRA,PinNum);
		}
		else if((PinNum >= PIN8) && (PinNum <= PIN15) )
 2c0:	89 81       	ldd	r24, Y+1	; 0x01
 2c2:	88 30       	cpi	r24, 0x08	; 8
 2c4:	d8 f0       	brcs	.+54     	; 0x2fc <DIO_SetPinDirection+0x82>
 2c6:	89 81       	ldd	r24, Y+1	; 0x01
 2c8:	80 31       	cpi	r24, 0x10	; 16
 2ca:	c0 f4       	brcc	.+48     	; 0x2fc <DIO_SetPinDirection+0x82>
		{
			Set_Bit(DDRB,(PinNum-PIN8));
 2cc:	87 e3       	ldi	r24, 0x37	; 55
 2ce:	90 e0       	ldi	r25, 0x00	; 0
 2d0:	27 e3       	ldi	r18, 0x37	; 55
 2d2:	30 e0       	ldi	r19, 0x00	; 0
 2d4:	f9 01       	movw	r30, r18
 2d6:	20 81       	ld	r18, Z
 2d8:	62 2f       	mov	r22, r18
 2da:	29 81       	ldd	r18, Y+1	; 0x01
 2dc:	22 2f       	mov	r18, r18
 2de:	30 e0       	ldi	r19, 0x00	; 0
 2e0:	a9 01       	movw	r20, r18
 2e2:	48 50       	subi	r20, 0x08	; 8
 2e4:	51 09       	sbc	r21, r1
 2e6:	21 e0       	ldi	r18, 0x01	; 1
 2e8:	30 e0       	ldi	r19, 0x00	; 0
 2ea:	02 c0       	rjmp	.+4      	; 0x2f0 <DIO_SetPinDirection+0x76>
 2ec:	22 0f       	add	r18, r18
 2ee:	33 1f       	adc	r19, r19
 2f0:	4a 95       	dec	r20
 2f2:	e2 f7       	brpl	.-8      	; 0x2ec <DIO_SetPinDirection+0x72>
 2f4:	26 2b       	or	r18, r22
 2f6:	fc 01       	movw	r30, r24
 2f8:	20 83       	st	Z, r18
 2fa:	b8 c0       	rjmp	.+368    	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
		}
		else if((PinNum >= PIN16) && (PinNum <= PIN23) )
 2fc:	89 81       	ldd	r24, Y+1	; 0x01
 2fe:	80 31       	cpi	r24, 0x10	; 16
 300:	d8 f0       	brcs	.+54     	; 0x338 <DIO_SetPinDirection+0xbe>
 302:	89 81       	ldd	r24, Y+1	; 0x01
 304:	88 31       	cpi	r24, 0x18	; 24
 306:	c0 f4       	brcc	.+48     	; 0x338 <DIO_SetPinDirection+0xbe>
		{
			Set_Bit(DDRC,(PinNum-PIN16));
 308:	84 e3       	ldi	r24, 0x34	; 52
 30a:	90 e0       	ldi	r25, 0x00	; 0
 30c:	24 e3       	ldi	r18, 0x34	; 52
 30e:	30 e0       	ldi	r19, 0x00	; 0
 310:	f9 01       	movw	r30, r18
 312:	20 81       	ld	r18, Z
 314:	62 2f       	mov	r22, r18
 316:	29 81       	ldd	r18, Y+1	; 0x01
 318:	22 2f       	mov	r18, r18
 31a:	30 e0       	ldi	r19, 0x00	; 0
 31c:	a9 01       	movw	r20, r18
 31e:	40 51       	subi	r20, 0x10	; 16
 320:	51 09       	sbc	r21, r1
 322:	21 e0       	ldi	r18, 0x01	; 1
 324:	30 e0       	ldi	r19, 0x00	; 0
 326:	02 c0       	rjmp	.+4      	; 0x32c <DIO_SetPinDirection+0xb2>
 328:	22 0f       	add	r18, r18
 32a:	33 1f       	adc	r19, r19
 32c:	4a 95       	dec	r20
 32e:	e2 f7       	brpl	.-8      	; 0x328 <DIO_SetPinDirection+0xae>
 330:	26 2b       	or	r18, r22
 332:	fc 01       	movw	r30, r24
 334:	20 83       	st	Z, r18
 336:	9a c0       	rjmp	.+308    	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
		}
		else if((PinNum >= PIN24) && (PinNum <= PIN31) )
 338:	89 81       	ldd	r24, Y+1	; 0x01
 33a:	88 31       	cpi	r24, 0x18	; 24
 33c:	08 f4       	brcc	.+2      	; 0x340 <DIO_SetPinDirection+0xc6>
 33e:	96 c0       	rjmp	.+300    	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
 340:	89 81       	ldd	r24, Y+1	; 0x01
 342:	80 32       	cpi	r24, 0x20	; 32
 344:	08 f0       	brcs	.+2      	; 0x348 <DIO_SetPinDirection+0xce>
 346:	92 c0       	rjmp	.+292    	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
		{
			Set_Bit(DDRD,(PinNum-PIN24));
 348:	81 e3       	ldi	r24, 0x31	; 49
 34a:	90 e0       	ldi	r25, 0x00	; 0
 34c:	21 e3       	ldi	r18, 0x31	; 49
 34e:	30 e0       	ldi	r19, 0x00	; 0
 350:	f9 01       	movw	r30, r18
 352:	20 81       	ld	r18, Z
 354:	62 2f       	mov	r22, r18
 356:	29 81       	ldd	r18, Y+1	; 0x01
 358:	22 2f       	mov	r18, r18
 35a:	30 e0       	ldi	r19, 0x00	; 0
 35c:	a9 01       	movw	r20, r18
 35e:	48 51       	subi	r20, 0x18	; 24
 360:	51 09       	sbc	r21, r1
 362:	21 e0       	ldi	r18, 0x01	; 1
 364:	30 e0       	ldi	r19, 0x00	; 0
 366:	02 c0       	rjmp	.+4      	; 0x36c <DIO_SetPinDirection+0xf2>
 368:	22 0f       	add	r18, r18
 36a:	33 1f       	adc	r19, r19
 36c:	4a 95       	dec	r20
 36e:	e2 f7       	brpl	.-8      	; 0x368 <DIO_SetPinDirection+0xee>
 370:	26 2b       	or	r18, r22
 372:	fc 01       	movw	r30, r24
 374:	20 83       	st	Z, r18
	else
	{
		
	}
	
}
 376:	7a c0       	rjmp	.+244    	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
		{
			
		}
	}
	
	else if(PinDirection == INPUT)
 378:	8a 81       	ldd	r24, Y+2	; 0x02
 37a:	88 23       	and	r24, r24
 37c:	09 f0       	breq	.+2      	; 0x380 <DIO_SetPinDirection+0x106>
 37e:	76 c0       	rjmp	.+236    	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
	{
		if((PinNum >= PIN0) && (PinNum <= PIN7) )
 380:	89 81       	ldd	r24, Y+1	; 0x01
 382:	88 30       	cpi	r24, 0x08	; 8
 384:	b0 f4       	brcc	.+44     	; 0x3b2 <DIO_SetPinDirection+0x138>
		{
			Clear_Bit(DDRA,PinNum);
 386:	8a e3       	ldi	r24, 0x3A	; 58
 388:	90 e0       	ldi	r25, 0x00	; 0
 38a:	2a e3       	ldi	r18, 0x3A	; 58
 38c:	30 e0       	ldi	r19, 0x00	; 0
 38e:	f9 01       	movw	r30, r18
 390:	20 81       	ld	r18, Z
 392:	62 2f       	mov	r22, r18
 394:	29 81       	ldd	r18, Y+1	; 0x01
 396:	42 2f       	mov	r20, r18
 398:	50 e0       	ldi	r21, 0x00	; 0
 39a:	21 e0       	ldi	r18, 0x01	; 1
 39c:	30 e0       	ldi	r19, 0x00	; 0
 39e:	02 c0       	rjmp	.+4      	; 0x3a4 <DIO_SetPinDirection+0x12a>
 3a0:	22 0f       	add	r18, r18
 3a2:	33 1f       	adc	r19, r19
 3a4:	4a 95       	dec	r20
 3a6:	e2 f7       	brpl	.-8      	; 0x3a0 <DIO_SetPinDirection+0x126>
 3a8:	20 95       	com	r18
 3aa:	26 23       	and	r18, r22
 3ac:	fc 01       	movw	r30, r24
 3ae:	20 83       	st	Z, r18
	else
	{
		
	}
	
}
 3b0:	5d c0       	rjmp	.+186    	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
	{
		if((PinNum >= PIN0) && (PinNum <= PIN7) )
		{
			Clear_Bit(DDRA,PinNum);
		}
		else if((PinNum >= PIN8) && (PinNum <= PIN15) )
 3b2:	89 81       	ldd	r24, Y+1	; 0x01
 3b4:	88 30       	cpi	r24, 0x08	; 8
 3b6:	e0 f0       	brcs	.+56     	; 0x3f0 <DIO_SetPinDirection+0x176>
 3b8:	89 81       	ldd	r24, Y+1	; 0x01
 3ba:	80 31       	cpi	r24, 0x10	; 16
 3bc:	c8 f4       	brcc	.+50     	; 0x3f0 <DIO_SetPinDirection+0x176>
		{
			Clear_Bit(DDRB,(PinNum-PIN8));
 3be:	87 e3       	ldi	r24, 0x37	; 55
 3c0:	90 e0       	ldi	r25, 0x00	; 0
 3c2:	27 e3       	ldi	r18, 0x37	; 55
 3c4:	30 e0       	ldi	r19, 0x00	; 0
 3c6:	f9 01       	movw	r30, r18
 3c8:	20 81       	ld	r18, Z
 3ca:	62 2f       	mov	r22, r18
 3cc:	29 81       	ldd	r18, Y+1	; 0x01
 3ce:	22 2f       	mov	r18, r18
 3d0:	30 e0       	ldi	r19, 0x00	; 0
 3d2:	a9 01       	movw	r20, r18
 3d4:	48 50       	subi	r20, 0x08	; 8
 3d6:	51 09       	sbc	r21, r1
 3d8:	21 e0       	ldi	r18, 0x01	; 1
 3da:	30 e0       	ldi	r19, 0x00	; 0
 3dc:	02 c0       	rjmp	.+4      	; 0x3e2 <DIO_SetPinDirection+0x168>
 3de:	22 0f       	add	r18, r18
 3e0:	33 1f       	adc	r19, r19
 3e2:	4a 95       	dec	r20
 3e4:	e2 f7       	brpl	.-8      	; 0x3de <DIO_SetPinDirection+0x164>
 3e6:	20 95       	com	r18
 3e8:	26 23       	and	r18, r22
 3ea:	fc 01       	movw	r30, r24
 3ec:	20 83       	st	Z, r18
 3ee:	3e c0       	rjmp	.+124    	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
		}
		else if((PinNum >= PIN16) && (PinNum <= PIN23) )
 3f0:	89 81       	ldd	r24, Y+1	; 0x01
 3f2:	80 31       	cpi	r24, 0x10	; 16
 3f4:	e0 f0       	brcs	.+56     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
 3f6:	89 81       	ldd	r24, Y+1	; 0x01
 3f8:	88 31       	cpi	r24, 0x18	; 24
 3fa:	c8 f4       	brcc	.+50     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
		{
			Clear_Bit(DDRC,(PinNum-PIN16));
 3fc:	84 e3       	ldi	r24, 0x34	; 52
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	24 e3       	ldi	r18, 0x34	; 52
 402:	30 e0       	ldi	r19, 0x00	; 0
 404:	f9 01       	movw	r30, r18
 406:	20 81       	ld	r18, Z
 408:	62 2f       	mov	r22, r18
 40a:	29 81       	ldd	r18, Y+1	; 0x01
 40c:	22 2f       	mov	r18, r18
 40e:	30 e0       	ldi	r19, 0x00	; 0
 410:	a9 01       	movw	r20, r18
 412:	40 51       	subi	r20, 0x10	; 16
 414:	51 09       	sbc	r21, r1
 416:	21 e0       	ldi	r18, 0x01	; 1
 418:	30 e0       	ldi	r19, 0x00	; 0
 41a:	02 c0       	rjmp	.+4      	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
 41c:	22 0f       	add	r18, r18
 41e:	33 1f       	adc	r19, r19
 420:	4a 95       	dec	r20
 422:	e2 f7       	brpl	.-8      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
 424:	20 95       	com	r18
 426:	26 23       	and	r18, r22
 428:	fc 01       	movw	r30, r24
 42a:	20 83       	st	Z, r18
 42c:	1f c0       	rjmp	.+62     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
		}
		else if((PinNum >= PIN24) && (PinNum <= PIN31) )
 42e:	89 81       	ldd	r24, Y+1	; 0x01
 430:	88 31       	cpi	r24, 0x18	; 24
 432:	e0 f0       	brcs	.+56     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
 434:	89 81       	ldd	r24, Y+1	; 0x01
 436:	80 32       	cpi	r24, 0x20	; 32
 438:	c8 f4       	brcc	.+50     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
		{
			Clear_Bit(DDRD,(PinNum-PIN24));
 43a:	81 e3       	ldi	r24, 0x31	; 49
 43c:	90 e0       	ldi	r25, 0x00	; 0
 43e:	21 e3       	ldi	r18, 0x31	; 49
 440:	30 e0       	ldi	r19, 0x00	; 0
 442:	f9 01       	movw	r30, r18
 444:	20 81       	ld	r18, Z
 446:	62 2f       	mov	r22, r18
 448:	29 81       	ldd	r18, Y+1	; 0x01
 44a:	22 2f       	mov	r18, r18
 44c:	30 e0       	ldi	r19, 0x00	; 0
 44e:	a9 01       	movw	r20, r18
 450:	48 51       	subi	r20, 0x18	; 24
 452:	51 09       	sbc	r21, r1
 454:	21 e0       	ldi	r18, 0x01	; 1
 456:	30 e0       	ldi	r19, 0x00	; 0
 458:	02 c0       	rjmp	.+4      	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
 45a:	22 0f       	add	r18, r18
 45c:	33 1f       	adc	r19, r19
 45e:	4a 95       	dec	r20
 460:	e2 f7       	brpl	.-8      	; 0x45a <__LOCK_REGION_LENGTH__+0x5a>
 462:	20 95       	com	r18
 464:	26 23       	and	r18, r22
 466:	fc 01       	movw	r30, r24
 468:	20 83       	st	Z, r18
	else
	{
		
	}
	
}
 46a:	00 c0       	rjmp	.+0      	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
 46c:	00 00       	nop
 46e:	0f 90       	pop	r0
 470:	0f 90       	pop	r0
 472:	df 91       	pop	r29
 474:	cf 91       	pop	r28
 476:	08 95       	ret

00000478 <EXTI2_INIT>:
/* @Param: void                                                         */
/* return: void                                                         */
/* FUNCTION Description: Initialization of External interrupt no. 2     */
/************************************************************************/
void EXTI2_INIT(void)
{
 478:	cf 93       	push	r28
 47a:	df 93       	push	r29
 47c:	cd b7       	in	r28, 0x3d	; 61
 47e:	de b7       	in	r29, 0x3e	; 62
	Set_Bit(SREG, BIT_7);
 480:	8f e5       	ldi	r24, 0x5F	; 95
 482:	90 e0       	ldi	r25, 0x00	; 0
 484:	2f e5       	ldi	r18, 0x5F	; 95
 486:	30 e0       	ldi	r19, 0x00	; 0
 488:	f9 01       	movw	r30, r18
 48a:	20 81       	ld	r18, Z
 48c:	20 68       	ori	r18, 0x80	; 128
 48e:	fc 01       	movw	r30, r24
 490:	20 83       	st	Z, r18
	Set_Bit(GICR, BIT_5);
 492:	8b e5       	ldi	r24, 0x5B	; 91
 494:	90 e0       	ldi	r25, 0x00	; 0
 496:	2b e5       	ldi	r18, 0x5B	; 91
 498:	30 e0       	ldi	r19, 0x00	; 0
 49a:	f9 01       	movw	r30, r18
 49c:	20 81       	ld	r18, Z
 49e:	20 62       	ori	r18, 0x20	; 32
 4a0:	fc 01       	movw	r30, r24
 4a2:	20 83       	st	Z, r18
	Set_Bit(GIFR, BIT_5);
 4a4:	8a e5       	ldi	r24, 0x5A	; 90
 4a6:	90 e0       	ldi	r25, 0x00	; 0
 4a8:	2a e5       	ldi	r18, 0x5A	; 90
 4aa:	30 e0       	ldi	r19, 0x00	; 0
 4ac:	f9 01       	movw	r30, r18
 4ae:	20 81       	ld	r18, Z
 4b0:	20 62       	ori	r18, 0x20	; 32
 4b2:	fc 01       	movw	r30, r24
 4b4:	20 83       	st	Z, r18
	Set_Bit(MCUCSR, BIT_6);
 4b6:	84 e5       	ldi	r24, 0x54	; 84
 4b8:	90 e0       	ldi	r25, 0x00	; 0
 4ba:	24 e5       	ldi	r18, 0x54	; 84
 4bc:	30 e0       	ldi	r19, 0x00	; 0
 4be:	f9 01       	movw	r30, r18
 4c0:	20 81       	ld	r18, Z
 4c2:	20 64       	ori	r18, 0x40	; 64
 4c4:	fc 01       	movw	r30, r24
 4c6:	20 83       	st	Z, r18
}
 4c8:	00 00       	nop
 4ca:	df 91       	pop	r29
 4cc:	cf 91       	pop	r28
 4ce:	08 95       	ret

000004d0 <__vector_3>:

/************************************************************************/
/* External interrupt no. 2                                             */
/************************************************************************/
ISR(INT2_vect)
{
 4d0:	1f 92       	push	r1
 4d2:	0f 92       	push	r0
 4d4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 4d8:	0f 92       	push	r0
 4da:	11 24       	eor	r1, r1
 4dc:	8f 93       	push	r24
 4de:	cf 93       	push	r28
 4e0:	df 93       	push	r29
 4e2:	cd b7       	in	r28, 0x3d	; 61
 4e4:	de b7       	in	r29, 0x3e	; 62
	Flag = NUM_1 ;
 4e6:	81 e0       	ldi	r24, 0x01	; 1
 4e8:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>
 4ec:	00 00       	nop
 4ee:	df 91       	pop	r29
 4f0:	cf 91       	pop	r28
 4f2:	8f 91       	pop	r24
 4f4:	0f 90       	pop	r0
 4f6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 4fa:	0f 90       	pop	r0
 4fc:	1f 90       	pop	r1
 4fe:	18 95       	reti

00000500 <main>:

/* #define F_cpu 16000000
   #include <util/delay.h> */

int main(void)
{
 500:	cf 93       	push	r28
 502:	df 93       	push	r29
 504:	1f 92       	push	r1
 506:	cd b7       	in	r28, 0x3d	; 61
 508:	de b7       	in	r29, 0x3e	; 62
	/* Replace with your application code */
	
	DIO_SetPinDirection(PushButt1 ,INPUT);
 50a:	60 e0       	ldi	r22, 0x00	; 0
 50c:	8a e0       	ldi	r24, 0x0A	; 10
 50e:	0e 94 3d 01 	call	0x27a	; 0x27a <DIO_SetPinDirection>
	DIO_WritePin(PushButt1 ,HIGH);
 512:	61 e0       	ldi	r22, 0x01	; 1
 514:	8a e0       	ldi	r24, 0x0A	; 10
 516:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
	
	DIO_SetPinDirection(LED1 ,OUTPUT);
 51a:	61 e0       	ldi	r22, 0x01	; 1
 51c:	8d e0       	ldi	r24, 0x0D	; 13
 51e:	0e 94 3d 01 	call	0x27a	; 0x27a <DIO_SetPinDirection>
	DIO_SetPinDirection(LED2 ,OUTPUT);
 522:	61 e0       	ldi	r22, 0x01	; 1
 524:	8e e0       	ldi	r24, 0x0E	; 14
 526:	0e 94 3d 01 	call	0x27a	; 0x27a <DIO_SetPinDirection>
	DIO_SetPinDirection(LED3 ,OUTPUT);
 52a:	61 e0       	ldi	r22, 0x01	; 1
 52c:	8f e0       	ldi	r24, 0x0F	; 15
 52e:	0e 94 3d 01 	call	0x27a	; 0x27a <DIO_SetPinDirection>
	
	Timer0_CTC_Init();
 532:	0e 94 5e 03 	call	0x6bc	; 0x6bc <Timer0_CTC_Init>
	EXTI2_INIT();
 536:	0e 94 3c 02 	call	0x478	; 0x478 <EXTI2_INIT>
	Timer1_PWM_Phase_Correct_Init();
 53a:	0e 94 e9 03 	call	0x7d2	; 0x7d2 <Timer1_PWM_Phase_Correct_Init>
	//Timer1_Fast_PWM_Init();
	Duty_Cycle(90);
 53e:	8a e5       	ldi	r24, 0x5A	; 90
 540:	90 e0       	ldi	r25, 0x00	; 0
 542:	0e 94 88 04 	call	0x910	; 0x910 <Duty_Cycle>
	extern uint16 counter;
	extern uint8 Flag;
	
	while (1)
	{
		DIO_WritePin(LED1 ,HIGH);
 546:	61 e0       	ldi	r22, 0x01	; 1
 548:	8d e0       	ldi	r24, 0x0D	; 13
 54a:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
		for (i=NUM_0 ;i<NUM_20 ;i++)
 54e:	19 82       	std	Y+1, r1	; 0x01
 550:	31 c0       	rjmp	.+98     	; 0x5b4 <main+0xb4>
		{
			/* timer_delay(50); */ 
			while((counter < NUM_50));
 552:	00 00       	nop
 554:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <counter>
 558:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <counter+0x1>
 55c:	c2 97       	sbiw	r24, 0x32	; 50
 55e:	d0 f3       	brcs	.-12     	; 0x554 <main+0x54>
			counter = NUM_0 ;
 560:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <counter+0x1>
 564:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <counter>
			while(Flag == NUM_1)
 568:	1e c0       	rjmp	.+60     	; 0x5a6 <main+0xa6>
			{   
				Flag = NUM_0;
 56a:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <_edata>
				DIO_WritePin(LED2 ,LOW);
 56e:	60 e0       	ldi	r22, 0x00	; 0
 570:	8e e0       	ldi	r24, 0x0E	; 14
 572:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
				DIO_WritePin(LED1 ,LOW);
 576:	60 e0       	ldi	r22, 0x00	; 0
 578:	8d e0       	ldi	r24, 0x0D	; 13
 57a:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
				DIO_WritePin(LED3 ,HIGH);
 57e:	61 e0       	ldi	r22, 0x01	; 1
 580:	8f e0       	ldi	r24, 0x0F	; 15
 582:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
				while((counter < NUM_1000));
 586:	00 00       	nop
 588:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <counter>
 58c:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <counter+0x1>
 590:	88 3e       	cpi	r24, 0xE8	; 232
 592:	93 40       	sbci	r25, 0x03	; 3
 594:	c8 f3       	brcs	.-14     	; 0x588 <main+0x88>
				counter = NUM_0;
 596:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <counter+0x1>
 59a:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <counter>
				DIO_WritePin(LED3 ,LOW);
 59e:	60 e0       	ldi	r22, 0x00	; 0
 5a0:	8f e0       	ldi	r24, 0x0F	; 15
 5a2:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
		for (i=NUM_0 ;i<NUM_20 ;i++)
		{
			/* timer_delay(50); */ 
			while((counter < NUM_50));
			counter = NUM_0 ;
			while(Flag == NUM_1)
 5a6:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
 5aa:	81 30       	cpi	r24, 0x01	; 1
 5ac:	f1 f2       	breq	.-68     	; 0x56a <main+0x6a>
	extern uint8 Flag;
	
	while (1)
	{
		DIO_WritePin(LED1 ,HIGH);
		for (i=NUM_0 ;i<NUM_20 ;i++)
 5ae:	89 81       	ldd	r24, Y+1	; 0x01
 5b0:	8f 5f       	subi	r24, 0xFF	; 255
 5b2:	89 83       	std	Y+1, r24	; 0x01
 5b4:	89 81       	ldd	r24, Y+1	; 0x01
 5b6:	84 31       	cpi	r24, 0x14	; 20
 5b8:	60 f2       	brcs	.-104    	; 0x552 <main+0x52>
				DIO_WritePin(LED3 ,LOW);
				
			}
		}
		
		DIO_WritePin(LED1 ,LOW);
 5ba:	60 e0       	ldi	r22, 0x00	; 0
 5bc:	8d e0       	ldi	r24, 0x0D	; 13
 5be:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
		DIO_WritePin(LED3 ,HIGH);
 5c2:	61 e0       	ldi	r22, 0x01	; 1
 5c4:	8f e0       	ldi	r24, 0x0F	; 15
 5c6:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
		for (i=NUM_0 ;i<NUM_20 ;i++)
 5ca:	19 82       	std	Y+1, r1	; 0x01
 5cc:	31 c0       	rjmp	.+98     	; 0x630 <main+0x130>
		{
			/* timer_delay(50); */ 
			while((counter < NUM_50));
 5ce:	00 00       	nop
 5d0:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <counter>
 5d4:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <counter+0x1>
 5d8:	c2 97       	sbiw	r24, 0x32	; 50
 5da:	d0 f3       	brcs	.-12     	; 0x5d0 <main+0xd0>
			counter = NUM_0 ;
 5dc:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <counter+0x1>
 5e0:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <counter>
			while(Flag == NUM_1)
 5e4:	1e c0       	rjmp	.+60     	; 0x622 <main+0x122>
			{
				Flag = NUM_0 ;
 5e6:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <_edata>
				DIO_WritePin(LED2 ,LOW);
 5ea:	60 e0       	ldi	r22, 0x00	; 0
 5ec:	8e e0       	ldi	r24, 0x0E	; 14
 5ee:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
				DIO_WritePin(LED1,LOW);
 5f2:	60 e0       	ldi	r22, 0x00	; 0
 5f4:	8d e0       	ldi	r24, 0x0D	; 13
 5f6:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
				DIO_WritePin(LED3 ,HIGH);
 5fa:	61 e0       	ldi	r22, 0x01	; 1
 5fc:	8f e0       	ldi	r24, 0x0F	; 15
 5fe:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
				/* timer_delay(1000); */
				while((counter < NUM_1000));
 602:	00 00       	nop
 604:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <counter>
 608:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <counter+0x1>
 60c:	88 3e       	cpi	r24, 0xE8	; 232
 60e:	93 40       	sbci	r25, 0x03	; 3
 610:	c8 f3       	brcs	.-14     	; 0x604 <main+0x104>
				counter = NUM_0;
 612:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <counter+0x1>
 616:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <counter>
				DIO_WritePin(LED3 ,LOW);
 61a:	60 e0       	ldi	r22, 0x00	; 0
 61c:	8f e0       	ldi	r24, 0x0F	; 15
 61e:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
		for (i=NUM_0 ;i<NUM_20 ;i++)
		{
			/* timer_delay(50); */ 
			while((counter < NUM_50));
			counter = NUM_0 ;
			while(Flag == NUM_1)
 622:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
 626:	81 30       	cpi	r24, 0x01	; 1
 628:	f1 f2       	breq	.-68     	; 0x5e6 <main+0xe6>
			}
		}
		
		DIO_WritePin(LED1 ,LOW);
		DIO_WritePin(LED3 ,HIGH);
		for (i=NUM_0 ;i<NUM_20 ;i++)
 62a:	89 81       	ldd	r24, Y+1	; 0x01
 62c:	8f 5f       	subi	r24, 0xFF	; 255
 62e:	89 83       	std	Y+1, r24	; 0x01
 630:	89 81       	ldd	r24, Y+1	; 0x01
 632:	84 31       	cpi	r24, 0x14	; 20
 634:	60 f2       	brcs	.-104    	; 0x5ce <main+0xce>
				counter = NUM_0;
				DIO_WritePin(LED3 ,LOW);
				
			}
		}
		DIO_WritePin(LED3 ,LOW);
 636:	60 e0       	ldi	r22, 0x00	; 0
 638:	8f e0       	ldi	r24, 0x0F	; 15
 63a:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
		DIO_WritePin(LED2 ,HIGH);
 63e:	61 e0       	ldi	r22, 0x01	; 1
 640:	8e e0       	ldi	r24, 0x0E	; 14
 642:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
		for (i=NUM_0 ;i<NUM_20 ;i++)
 646:	19 82       	std	Y+1, r1	; 0x01
 648:	31 c0       	rjmp	.+98     	; 0x6ac <main+0x1ac>
		{
			/* timer_delay(50); */
			while((counter < NUM_50));
 64a:	00 00       	nop
 64c:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <counter>
 650:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <counter+0x1>
 654:	c2 97       	sbiw	r24, 0x32	; 50
 656:	d0 f3       	brcs	.-12     	; 0x64c <main+0x14c>
			counter= NUM_0;
 658:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <counter+0x1>
 65c:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <counter>
			while(Flag == NUM_1)
 660:	1e c0       	rjmp	.+60     	; 0x69e <main+0x19e>
			{
				Flag = NUM_0 ;
 662:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <_edata>
				DIO_WritePin(LED2 ,LOW);
 666:	60 e0       	ldi	r22, 0x00	; 0
 668:	8e e0       	ldi	r24, 0x0E	; 14
 66a:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
				DIO_WritePin(LED1 ,LOW);
 66e:	60 e0       	ldi	r22, 0x00	; 0
 670:	8d e0       	ldi	r24, 0x0D	; 13
 672:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
				DIO_WritePin(LED3 ,HIGH);
 676:	61 e0       	ldi	r22, 0x01	; 1
 678:	8f e0       	ldi	r24, 0x0F	; 15
 67a:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
				/* timer_delay(1000); */
				while((counter < NUM_1000));
 67e:	00 00       	nop
 680:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <counter>
 684:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <counter+0x1>
 688:	88 3e       	cpi	r24, 0xE8	; 232
 68a:	93 40       	sbci	r25, 0x03	; 3
 68c:	c8 f3       	brcs	.-14     	; 0x680 <main+0x180>
				counter = NUM_0 ;
 68e:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <counter+0x1>
 692:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <counter>
				DIO_WritePin(LED3 ,LOW);
 696:	60 e0       	ldi	r22, 0x00	; 0
 698:	8f e0       	ldi	r24, 0x0F	; 15
 69a:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
		for (i=NUM_0 ;i<NUM_20 ;i++)
		{
			/* timer_delay(50); */
			while((counter < NUM_50));
			counter= NUM_0;
			while(Flag == NUM_1)
 69e:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
 6a2:	81 30       	cpi	r24, 0x01	; 1
 6a4:	f1 f2       	breq	.-68     	; 0x662 <main+0x162>
				
			}
		}
		DIO_WritePin(LED3 ,LOW);
		DIO_WritePin(LED2 ,HIGH);
		for (i=NUM_0 ;i<NUM_20 ;i++)
 6a6:	89 81       	ldd	r24, Y+1	; 0x01
 6a8:	8f 5f       	subi	r24, 0xFF	; 255
 6aa:	89 83       	std	Y+1, r24	; 0x01
 6ac:	89 81       	ldd	r24, Y+1	; 0x01
 6ae:	84 31       	cpi	r24, 0x14	; 20
 6b0:	60 f2       	brcs	.-104    	; 0x64a <main+0x14a>
				counter = NUM_0 ;
				DIO_WritePin(LED3 ,LOW);
				
			}
		}
		DIO_WritePin(LED2 ,LOW);
 6b2:	60 e0       	ldi	r22, 0x00	; 0
 6b4:	8e e0       	ldi	r24, 0x0E	; 14
 6b6:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
		
		

	}
 6ba:	45 cf       	rjmp	.-374    	; 0x546 <main+0x46>

000006bc <Timer0_CTC_Init>:
	for(i=NUM_0; i< n;i++)
	{
		while ((TIFR & TIFR_flag)== NUM_0);
		Set_Bit(TIFR,BIT_1);
	}
}
 6bc:	cf 93       	push	r28
 6be:	df 93       	push	r29
 6c0:	cd b7       	in	r28, 0x3d	; 61
 6c2:	de b7       	in	r29, 0x3e	; 62
 6c4:	83 e5       	ldi	r24, 0x53	; 83
 6c6:	90 e0       	ldi	r25, 0x00	; 0
 6c8:	23 e5       	ldi	r18, 0x53	; 83
 6ca:	30 e0       	ldi	r19, 0x00	; 0
 6cc:	f9 01       	movw	r30, r18
 6ce:	20 81       	ld	r18, Z
 6d0:	2f 77       	andi	r18, 0x7F	; 127
 6d2:	fc 01       	movw	r30, r24
 6d4:	20 83       	st	Z, r18
 6d6:	83 e5       	ldi	r24, 0x53	; 83
 6d8:	90 e0       	ldi	r25, 0x00	; 0
 6da:	23 e5       	ldi	r18, 0x53	; 83
 6dc:	30 e0       	ldi	r19, 0x00	; 0
 6de:	f9 01       	movw	r30, r18
 6e0:	20 81       	ld	r18, Z
 6e2:	2f 7b       	andi	r18, 0xBF	; 191
 6e4:	fc 01       	movw	r30, r24
 6e6:	20 83       	st	Z, r18
 6e8:	83 e5       	ldi	r24, 0x53	; 83
 6ea:	90 e0       	ldi	r25, 0x00	; 0
 6ec:	23 e5       	ldi	r18, 0x53	; 83
 6ee:	30 e0       	ldi	r19, 0x00	; 0
 6f0:	f9 01       	movw	r30, r18
 6f2:	20 81       	ld	r18, Z
 6f4:	2f 7d       	andi	r18, 0xDF	; 223
 6f6:	fc 01       	movw	r30, r24
 6f8:	20 83       	st	Z, r18
 6fa:	83 e5       	ldi	r24, 0x53	; 83
 6fc:	90 e0       	ldi	r25, 0x00	; 0
 6fe:	23 e5       	ldi	r18, 0x53	; 83
 700:	30 e0       	ldi	r19, 0x00	; 0
 702:	f9 01       	movw	r30, r18
 704:	20 81       	ld	r18, Z
 706:	2f 7e       	andi	r18, 0xEF	; 239
 708:	fc 01       	movw	r30, r24
 70a:	20 83       	st	Z, r18
 70c:	83 e5       	ldi	r24, 0x53	; 83
 70e:	90 e0       	ldi	r25, 0x00	; 0
 710:	23 e5       	ldi	r18, 0x53	; 83
 712:	30 e0       	ldi	r19, 0x00	; 0
 714:	f9 01       	movw	r30, r18
 716:	20 81       	ld	r18, Z
 718:	28 60       	ori	r18, 0x08	; 8
 71a:	fc 01       	movw	r30, r24
 71c:	20 83       	st	Z, r18
 71e:	83 e5       	ldi	r24, 0x53	; 83
 720:	90 e0       	ldi	r25, 0x00	; 0
 722:	23 e5       	ldi	r18, 0x53	; 83
 724:	30 e0       	ldi	r19, 0x00	; 0
 726:	f9 01       	movw	r30, r18
 728:	20 81       	ld	r18, Z
 72a:	2b 7f       	andi	r18, 0xFB	; 251
 72c:	fc 01       	movw	r30, r24
 72e:	20 83       	st	Z, r18
 730:	83 e5       	ldi	r24, 0x53	; 83
 732:	90 e0       	ldi	r25, 0x00	; 0
 734:	23 e5       	ldi	r18, 0x53	; 83
 736:	30 e0       	ldi	r19, 0x00	; 0
 738:	f9 01       	movw	r30, r18
 73a:	20 81       	ld	r18, Z
 73c:	22 60       	ori	r18, 0x02	; 2
 73e:	fc 01       	movw	r30, r24
 740:	20 83       	st	Z, r18
 742:	83 e5       	ldi	r24, 0x53	; 83
 744:	90 e0       	ldi	r25, 0x00	; 0
 746:	23 e5       	ldi	r18, 0x53	; 83
 748:	30 e0       	ldi	r19, 0x00	; 0
 74a:	f9 01       	movw	r30, r18
 74c:	20 81       	ld	r18, Z
 74e:	21 60       	ori	r18, 0x01	; 1
 750:	fc 01       	movw	r30, r24
 752:	20 83       	st	Z, r18
 754:	8f e5       	ldi	r24, 0x5F	; 95
 756:	90 e0       	ldi	r25, 0x00	; 0
 758:	2f e5       	ldi	r18, 0x5F	; 95
 75a:	30 e0       	ldi	r19, 0x00	; 0
 75c:	f9 01       	movw	r30, r18
 75e:	20 81       	ld	r18, Z
 760:	20 68       	ori	r18, 0x80	; 128
 762:	fc 01       	movw	r30, r24
 764:	20 83       	st	Z, r18
 766:	89 e5       	ldi	r24, 0x59	; 89
 768:	90 e0       	ldi	r25, 0x00	; 0
 76a:	29 e5       	ldi	r18, 0x59	; 89
 76c:	30 e0       	ldi	r19, 0x00	; 0
 76e:	f9 01       	movw	r30, r18
 770:	20 81       	ld	r18, Z
 772:	22 60       	ori	r18, 0x02	; 2
 774:	fc 01       	movw	r30, r24
 776:	20 83       	st	Z, r18
 778:	82 e5       	ldi	r24, 0x52	; 82
 77a:	90 e0       	ldi	r25, 0x00	; 0
 77c:	fc 01       	movw	r30, r24
 77e:	10 82       	st	Z, r1
 780:	8c e5       	ldi	r24, 0x5C	; 92
 782:	90 e0       	ldi	r25, 0x00	; 0
 784:	2c e7       	ldi	r18, 0x7C	; 124
 786:	fc 01       	movw	r30, r24
 788:	20 83       	st	Z, r18
 78a:	00 00       	nop
 78c:	df 91       	pop	r29
 78e:	cf 91       	pop	r28
 790:	08 95       	ret

00000792 <__vector_10>:

/************************************************************************/
/* Interrupt of CTC Mode in Timer0                                      */
/************************************************************************/
ISR(TIMER0_COMP_vect)
{
 792:	1f 92       	push	r1
 794:	0f 92       	push	r0
 796:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 79a:	0f 92       	push	r0
 79c:	11 24       	eor	r1, r1
 79e:	8f 93       	push	r24
 7a0:	9f 93       	push	r25
 7a2:	cf 93       	push	r28
 7a4:	df 93       	push	r29
 7a6:	cd b7       	in	r28, 0x3d	; 61
 7a8:	de b7       	in	r29, 0x3e	; 62
	counter++;
 7aa:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <counter>
 7ae:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <counter+0x1>
 7b2:	01 96       	adiw	r24, 0x01	; 1
 7b4:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <counter+0x1>
 7b8:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <counter>
 7bc:	00 00       	nop
 7be:	df 91       	pop	r29
 7c0:	cf 91       	pop	r28
 7c2:	9f 91       	pop	r25
 7c4:	8f 91       	pop	r24
 7c6:	0f 90       	pop	r0
 7c8:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 7cc:	0f 90       	pop	r0
 7ce:	1f 90       	pop	r1
 7d0:	18 95       	reti

000007d2 <Timer1_PWM_Phase_Correct_Init>:
	//OCR1AL = 156;
	ICR1H = TOP_ICR >> NUM_8 ;
	ICR1L = (uint8) TOP_ICR ;
	

}
 7d2:	cf 93       	push	r28
 7d4:	df 93       	push	r29
 7d6:	cd b7       	in	r28, 0x3d	; 61
 7d8:	de b7       	in	r29, 0x3e	; 62
 7da:	61 e0       	ldi	r22, 0x01	; 1
 7dc:	8d e1       	ldi	r24, 0x1D	; 29
 7de:	0e 94 3d 01 	call	0x27a	; 0x27a <DIO_SetPinDirection>
 7e2:	61 e0       	ldi	r22, 0x01	; 1
 7e4:	8e e1       	ldi	r24, 0x1E	; 30
 7e6:	0e 94 3d 01 	call	0x27a	; 0x27a <DIO_SetPinDirection>
 7ea:	61 e0       	ldi	r22, 0x01	; 1
 7ec:	8f e1       	ldi	r24, 0x1F	; 31
 7ee:	0e 94 3d 01 	call	0x27a	; 0x27a <DIO_SetPinDirection>
 7f2:	61 e0       	ldi	r22, 0x01	; 1
 7f4:	8e e1       	ldi	r24, 0x1E	; 30
 7f6:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
 7fa:	60 e0       	ldi	r22, 0x00	; 0
 7fc:	8f e1       	ldi	r24, 0x1F	; 31
 7fe:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_WritePin>
 802:	8f e4       	ldi	r24, 0x4F	; 79
 804:	90 e0       	ldi	r25, 0x00	; 0
 806:	2f e4       	ldi	r18, 0x4F	; 79
 808:	30 e0       	ldi	r19, 0x00	; 0
 80a:	f9 01       	movw	r30, r18
 80c:	20 81       	ld	r18, Z
 80e:	20 68       	ori	r18, 0x80	; 128
 810:	fc 01       	movw	r30, r24
 812:	20 83       	st	Z, r18
 814:	8f e4       	ldi	r24, 0x4F	; 79
 816:	90 e0       	ldi	r25, 0x00	; 0
 818:	2f e4       	ldi	r18, 0x4F	; 79
 81a:	30 e0       	ldi	r19, 0x00	; 0
 81c:	f9 01       	movw	r30, r18
 81e:	20 81       	ld	r18, Z
 820:	2f 7b       	andi	r18, 0xBF	; 191
 822:	fc 01       	movw	r30, r24
 824:	20 83       	st	Z, r18
 826:	8f e4       	ldi	r24, 0x4F	; 79
 828:	90 e0       	ldi	r25, 0x00	; 0
 82a:	2f e4       	ldi	r18, 0x4F	; 79
 82c:	30 e0       	ldi	r19, 0x00	; 0
 82e:	f9 01       	movw	r30, r18
 830:	20 81       	ld	r18, Z
 832:	20 62       	ori	r18, 0x20	; 32
 834:	fc 01       	movw	r30, r24
 836:	20 83       	st	Z, r18
 838:	8f e4       	ldi	r24, 0x4F	; 79
 83a:	90 e0       	ldi	r25, 0x00	; 0
 83c:	2f e4       	ldi	r18, 0x4F	; 79
 83e:	30 e0       	ldi	r19, 0x00	; 0
 840:	f9 01       	movw	r30, r18
 842:	20 81       	ld	r18, Z
 844:	2f 7e       	andi	r18, 0xEF	; 239
 846:	fc 01       	movw	r30, r24
 848:	20 83       	st	Z, r18
 84a:	8f e4       	ldi	r24, 0x4F	; 79
 84c:	90 e0       	ldi	r25, 0x00	; 0
 84e:	2f e4       	ldi	r18, 0x4F	; 79
 850:	30 e0       	ldi	r19, 0x00	; 0
 852:	f9 01       	movw	r30, r18
 854:	20 81       	ld	r18, Z
 856:	2d 7f       	andi	r18, 0xFD	; 253
 858:	fc 01       	movw	r30, r24
 85a:	20 83       	st	Z, r18
 85c:	8f e4       	ldi	r24, 0x4F	; 79
 85e:	90 e0       	ldi	r25, 0x00	; 0
 860:	2f e4       	ldi	r18, 0x4F	; 79
 862:	30 e0       	ldi	r19, 0x00	; 0
 864:	f9 01       	movw	r30, r18
 866:	20 81       	ld	r18, Z
 868:	21 60       	ori	r18, 0x01	; 1
 86a:	fc 01       	movw	r30, r24
 86c:	20 83       	st	Z, r18
 86e:	8f e4       	ldi	r24, 0x4F	; 79
 870:	90 e0       	ldi	r25, 0x00	; 0
 872:	2f e4       	ldi	r18, 0x4F	; 79
 874:	30 e0       	ldi	r19, 0x00	; 0
 876:	f9 01       	movw	r30, r18
 878:	20 81       	ld	r18, Z
 87a:	27 7f       	andi	r18, 0xF7	; 247
 87c:	fc 01       	movw	r30, r24
 87e:	20 83       	st	Z, r18
 880:	8f e4       	ldi	r24, 0x4F	; 79
 882:	90 e0       	ldi	r25, 0x00	; 0
 884:	2f e4       	ldi	r18, 0x4F	; 79
 886:	30 e0       	ldi	r19, 0x00	; 0
 888:	f9 01       	movw	r30, r18
 88a:	20 81       	ld	r18, Z
 88c:	2b 7f       	andi	r18, 0xFB	; 251
 88e:	fc 01       	movw	r30, r24
 890:	20 83       	st	Z, r18
 892:	8e e4       	ldi	r24, 0x4E	; 78
 894:	90 e0       	ldi	r25, 0x00	; 0
 896:	2e e4       	ldi	r18, 0x4E	; 78
 898:	30 e0       	ldi	r19, 0x00	; 0
 89a:	f9 01       	movw	r30, r18
 89c:	20 81       	ld	r18, Z
 89e:	2f 7e       	andi	r18, 0xEF	; 239
 8a0:	fc 01       	movw	r30, r24
 8a2:	20 83       	st	Z, r18
 8a4:	8e e4       	ldi	r24, 0x4E	; 78
 8a6:	90 e0       	ldi	r25, 0x00	; 0
 8a8:	2e e4       	ldi	r18, 0x4E	; 78
 8aa:	30 e0       	ldi	r19, 0x00	; 0
 8ac:	f9 01       	movw	r30, r18
 8ae:	20 81       	ld	r18, Z
 8b0:	20 62       	ori	r18, 0x20	; 32
 8b2:	fc 01       	movw	r30, r24
 8b4:	20 83       	st	Z, r18
 8b6:	8e e4       	ldi	r24, 0x4E	; 78
 8b8:	90 e0       	ldi	r25, 0x00	; 0
 8ba:	2e e4       	ldi	r18, 0x4E	; 78
 8bc:	30 e0       	ldi	r19, 0x00	; 0
 8be:	f9 01       	movw	r30, r18
 8c0:	20 81       	ld	r18, Z
 8c2:	24 60       	ori	r18, 0x04	; 4
 8c4:	fc 01       	movw	r30, r24
 8c6:	20 83       	st	Z, r18
 8c8:	8e e4       	ldi	r24, 0x4E	; 78
 8ca:	90 e0       	ldi	r25, 0x00	; 0
 8cc:	2e e4       	ldi	r18, 0x4E	; 78
 8ce:	30 e0       	ldi	r19, 0x00	; 0
 8d0:	f9 01       	movw	r30, r18
 8d2:	20 81       	ld	r18, Z
 8d4:	2d 7f       	andi	r18, 0xFD	; 253
 8d6:	fc 01       	movw	r30, r24
 8d8:	20 83       	st	Z, r18
 8da:	8e e4       	ldi	r24, 0x4E	; 78
 8dc:	90 e0       	ldi	r25, 0x00	; 0
 8de:	2e e4       	ldi	r18, 0x4E	; 78
 8e0:	30 e0       	ldi	r19, 0x00	; 0
 8e2:	f9 01       	movw	r30, r18
 8e4:	20 81       	ld	r18, Z
 8e6:	2e 7f       	andi	r18, 0xFE	; 254
 8e8:	fc 01       	movw	r30, r24
 8ea:	20 83       	st	Z, r18
 8ec:	8d e4       	ldi	r24, 0x4D	; 77
 8ee:	90 e0       	ldi	r25, 0x00	; 0
 8f0:	fc 01       	movw	r30, r24
 8f2:	10 82       	st	Z, r1
 8f4:	87 e4       	ldi	r24, 0x47	; 71
 8f6:	90 e0       	ldi	r25, 0x00	; 0
 8f8:	25 e0       	ldi	r18, 0x05	; 5
 8fa:	fc 01       	movw	r30, r24
 8fc:	20 83       	st	Z, r18
 8fe:	86 e4       	ldi	r24, 0x46	; 70
 900:	90 e0       	ldi	r25, 0x00	; 0
 902:	2e e0       	ldi	r18, 0x0E	; 14
 904:	fc 01       	movw	r30, r24
 906:	20 83       	st	Z, r18
 908:	00 00       	nop
 90a:	df 91       	pop	r29
 90c:	cf 91       	pop	r28
 90e:	08 95       	ret

00000910 <Duty_Cycle>:
/* @Param: the value of Duty_Cycle                                           */
/* return: void                                                              */
/* FUNCTION Description: Set the value of Duty_Cycle in Timer1               */
/*****************************************************************************/
void Duty_Cycle(uint8 Duty)
{
 910:	cf 93       	push	r28
 912:	df 93       	push	r29
 914:	cd b7       	in	r28, 0x3d	; 61
 916:	de b7       	in	r29, 0x3e	; 62
 918:	27 97       	sbiw	r28, 0x07	; 7
 91a:	0f b6       	in	r0, 0x3f	; 63
 91c:	f8 94       	cli
 91e:	de bf       	out	0x3e, r29	; 62
 920:	0f be       	out	0x3f, r0	; 63
 922:	cd bf       	out	0x3d, r28	; 61
 924:	8f 83       	std	Y+7, r24	; 0x07
	uint16 temp ;
	uint16 OCR,top = TOP_ICR ;
 926:	8e e0       	ldi	r24, 0x0E	; 14
 928:	95 e0       	ldi	r25, 0x05	; 5
 92a:	9a 83       	std	Y+2, r25	; 0x02
 92c:	89 83       	std	Y+1, r24	; 0x01
	if(Duty <= NUM_100)
 92e:	8f 81       	ldd	r24, Y+7	; 0x07
 930:	85 36       	cpi	r24, 0x65	; 101
 932:	50 f5       	brcc	.+84     	; 0x988 <Duty_Cycle+0x78>
	{
	/*	temp =((100*top) - ((top+1)*Duty)); */
		temp =top*Duty;
 934:	8f 81       	ldd	r24, Y+7	; 0x07
 936:	48 2f       	mov	r20, r24
 938:	50 e0       	ldi	r21, 0x00	; 0
 93a:	29 81       	ldd	r18, Y+1	; 0x01
 93c:	3a 81       	ldd	r19, Y+2	; 0x02
 93e:	42 9f       	mul	r20, r18
 940:	c0 01       	movw	r24, r0
 942:	43 9f       	mul	r20, r19
 944:	90 0d       	add	r25, r0
 946:	52 9f       	mul	r21, r18
 948:	90 0d       	add	r25, r0
 94a:	11 24       	eor	r1, r1
 94c:	9c 83       	std	Y+4, r25	; 0x04
 94e:	8b 83       	std	Y+3, r24	; 0x03
		OCR = temp/NUM_100 ;
 950:	8b 81       	ldd	r24, Y+3	; 0x03
 952:	9c 81       	ldd	r25, Y+4	; 0x04
 954:	96 95       	lsr	r25
 956:	87 95       	ror	r24
 958:	96 95       	lsr	r25
 95a:	87 95       	ror	r24
 95c:	9c 01       	movw	r18, r24
 95e:	ab e7       	ldi	r26, 0x7B	; 123
 960:	b4 e1       	ldi	r27, 0x14	; 20
 962:	0e 94 ce 04 	call	0x99c	; 0x99c <__umulhisi3>
 966:	96 95       	lsr	r25
 968:	87 95       	ror	r24
 96a:	9e 83       	std	Y+6, r25	; 0x06
 96c:	8d 83       	std	Y+5, r24	; 0x05
		OCR1AL = (uint8) OCR ;
 96e:	8a e4       	ldi	r24, 0x4A	; 74
 970:	90 e0       	ldi	r25, 0x00	; 0
 972:	2d 81       	ldd	r18, Y+5	; 0x05
 974:	fc 01       	movw	r30, r24
 976:	20 83       	st	Z, r18
		OCR1AH  = OCR >> NUM_8 ;
 978:	8b e4       	ldi	r24, 0x4B	; 75
 97a:	90 e0       	ldi	r25, 0x00	; 0
 97c:	2d 81       	ldd	r18, Y+5	; 0x05
 97e:	3e 81       	ldd	r19, Y+6	; 0x06
 980:	23 2f       	mov	r18, r19
 982:	33 27       	eor	r19, r19
 984:	fc 01       	movw	r30, r24
 986:	20 83       	st	Z, r18
		
		
		
	}
 988:	00 00       	nop
 98a:	27 96       	adiw	r28, 0x07	; 7
 98c:	0f b6       	in	r0, 0x3f	; 63
 98e:	f8 94       	cli
 990:	de bf       	out	0x3e, r29	; 62
 992:	0f be       	out	0x3f, r0	; 63
 994:	cd bf       	out	0x3d, r28	; 61
 996:	df 91       	pop	r29
 998:	cf 91       	pop	r28
 99a:	08 95       	ret

0000099c <__umulhisi3>:
 99c:	a2 9f       	mul	r26, r18
 99e:	b0 01       	movw	r22, r0
 9a0:	b3 9f       	mul	r27, r19
 9a2:	c0 01       	movw	r24, r0
 9a4:	a3 9f       	mul	r26, r19
 9a6:	70 0d       	add	r23, r0
 9a8:	81 1d       	adc	r24, r1
 9aa:	11 24       	eor	r1, r1
 9ac:	91 1d       	adc	r25, r1
 9ae:	b2 9f       	mul	r27, r18
 9b0:	70 0d       	add	r23, r0
 9b2:	81 1d       	adc	r24, r1
 9b4:	11 24       	eor	r1, r1
 9b6:	91 1d       	adc	r25, r1
 9b8:	08 95       	ret

000009ba <_exit>:
 9ba:	f8 94       	cli

000009bc <__stop_program>:
 9bc:	ff cf       	rjmp	.-2      	; 0x9bc <__stop_program>
