{
  "questions": [
    {
      "question": "What is the primary purpose of a Hardware Description Language (HDL) like Verilog or VHDL in digital IC design?",
      "options": [
        "To describe the behavior and structure of digital circuits.",
        "To write device drivers for peripheral components.",
        "To compile high-level programming languages into machine code.",
        "To manage project timelines and resource allocation.",
        "To design analog circuits and power supply networks."
      ],
      "correct": 0
    },
    {
      "question": "In a computer's memory hierarchy, which cache replacement policy typically involves tracking the usage history of cache lines and evicting the line that has not been accessed for the longest period of time?",
      "options": [
        "First-In, First-Out (FIFO)",
        "Random Replacement (RR)",
        "Least Recently Used (LRU)",
        "Least Frequently Used (LFU)",
        "Most Recently Used (MRU)"
      ],
      "correct": 2
    },
    {
      "question": "In the physical design flow of a digital integrated circuit, what is the main objective of the 'Routing' stage?",
      "options": [
        "To convert the Register Transfer Level (RTL) code into a gate-level netlist.",
        "To determine the optimal placement of standard cells and macros on the chip floorplan.",
        "To connect all the pins of the placed cells and macros according to the netlist using metal interconnects.",
        "To synthesize the clock distribution network to minimize skew and ensure signal integrity.",
        "To verify the logical correctness of the design using simulation patterns."
      ],
      "correct": 2
    },
    {
      "question": "In modern processor architectures, what is the primary mechanism that allows a superscalar processor to execute multiple instructions in a single clock cycle, even if some instructions have dependencies, by dispatching them to available execution units as their operands become ready?",
      "options": [
        "Instruction Pipelining",
        "Cache Coherence Protocols",
        "Out-of-Order Execution with Dynamic Scheduling",
        "Direct Memory Access (DMA)",
        "Hardware Multi-threading"
      ],
      "correct": 2
    },
    {
      "question": "Which of the following best describes the primary goal of Design for Testability (DFT) techniques in digital IC design?",
      "options": [
        "To reduce the overall power consumption of the chip during its operational lifetime.",
        "To minimize the physical area occupied by the integrated circuit on the silicon die.",
        "To ensure the design can be thoroughly and cost-effectively tested for manufacturing defects after fabrication.",
        "To improve the speed and performance of critical paths in the circuit by optimizing logic.",
        "To abstract complex digital logic into higher-level behavioral models for early verification."
      ],
      "correct": 2
    }
  ]
}