 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : fsm_encode_ds
Version: T-2022.03-SP2
Date   : Mon May 12 14:06:21 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reg2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg2_reg_1_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg2_reg_1_/Q (DFFR_X1)                  0.01      0.11       0.11 r
  reg2[1] (net)                  2                   0.00       0.11 r
  add_36_U8/ZN (NAND2_X1)                  0.01      0.04       0.14 f
  add_36_n4 (net)                3                   0.00       0.14 f
  add_36_U31/ZN (NAND2_X1)                 0.01      0.03       0.17 r
  add_36_n14 (net)               2                   0.00       0.17 r
  add_36_U6/ZN (NAND4_X1)                  0.01      0.04       0.21 f
  add_36_n2 (net)                1                   0.00       0.21 f
  add_36_U5/ZN (AND2_X1)                   0.01      0.04       0.25 f
  add_36_n58 (net)               1                   0.00       0.25 f
  add_36_U64/ZN (NAND2_X1)                 0.01      0.03       0.28 r
  add_36_n53 (net)               2                   0.00       0.28 r
  add_36_U63/ZN (AOI21_X1)                 0.01      0.03       0.31 f
  add_36_n50 (net)               1                   0.00       0.31 f
  add_36_U62/ZN (XNOR2_X1)                 0.01      0.05       0.36 f
  N48 (net)                      1                   0.00       0.36 f
  U181/ZN (NAND2_X1)                       0.01      0.03       0.39 r
  n212 (net)                     1                   0.00       0.39 r
  U180/ZN (NAND4_X1)                       0.02      0.04       0.43 f
  n79 (net)                      1                   0.00       0.43 f
  reg1_reg_5_/D (DFFR_X1)                  0.02      0.01       0.43 f
  data arrival time                                             0.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_5_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: reg1_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg1_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  reg1_reg_1_/CK (DFFR_X1)                 0.00      0.00       0.00 r
  reg1_reg_1_/QN (DFFR_X1)                 0.01      0.07       0.07 r
  n162 (net)                     1                   0.00       0.07 r
  U162/ZN (INV_X1)                         0.01      0.03       0.09 f
  n163 (net)                     3                   0.00       0.09 f
  add_36_U8/ZN (NAND2_X1)                  0.02      0.04       0.13 r
  add_36_n4 (net)                3                   0.00       0.13 r
  add_36_U10/Z (CLKBUF_X1)                 0.02      0.05       0.18 r
  add_36_n17 (net)               3                   0.00       0.18 r
  add_36_U13/ZN (OAI21_X1)                 0.01      0.04       0.22 f
  add_36_n6 (net)                1                   0.00       0.22 f
  add_36_U30/ZN (XNOR2_X1)                 0.01      0.05       0.28 f
  N45 (net)                      1                   0.00       0.28 f
  U198/ZN (AOI222_X1)                      0.05      0.10       0.37 r
  n205 (net)                     1                   0.00       0.37 r
  U199/ZN (OAI221_X1)                      0.02      0.05       0.42 f
  n85 (net)                      1                   0.00       0.42 f
  reg1_reg_2_/D (DFFR_X1)                  0.02      0.01       0.43 f
  data arrival time                                             0.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  reg1_reg_2_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_0_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_0_/Q (DFFR_X1)         0.02      0.11       0.11 r
  current_state[0] (net)         3                   0.00       0.11 r
  U108/ZN (OR2_X1)                         0.01      0.04       0.15 r
  n187 (net)                     2                   0.00       0.15 r
  U145/ZN (AND3_X1)                        0.01      0.06       0.21 r
  n142 (net)                     2                   0.00       0.21 r
  U183/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n201 (net)                     2                   0.00       0.24 f
  U129/Z (BUF_X1)                          0.01      0.04       0.28 f
  n149 (net)                     2                   0.00       0.28 f
  U166/ZN (INV_X1)                         0.01      0.03       0.31 r
  n245 (net)                     2                   0.00       0.31 r
  U222/ZN (NAND2_X1)                       0.03      0.06       0.37 f
  n248 (net)                     8                   0.00       0.37 f
  U223/ZN (OAI222_X1)                      0.04      0.06       0.43 r
  n88 (net)                      1                   0.00       0.43 r
  out_reg_reg_0_/D (DFFR_X1)               0.04      0.01       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  out_reg_reg_0_/CK (DFFR_X1)                        0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_0_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_0_/Q (DFFR_X1)         0.02      0.11       0.11 r
  current_state[0] (net)         3                   0.00       0.11 r
  U108/ZN (OR2_X1)                         0.01      0.04       0.15 r
  n187 (net)                     2                   0.00       0.15 r
  U145/ZN (AND3_X1)                        0.01      0.06       0.21 r
  n142 (net)                     2                   0.00       0.21 r
  U183/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n201 (net)                     2                   0.00       0.24 f
  U129/Z (BUF_X1)                          0.01      0.04       0.28 f
  n149 (net)                     2                   0.00       0.28 f
  U166/ZN (INV_X1)                         0.01      0.03       0.31 r
  n245 (net)                     2                   0.00       0.31 r
  U222/ZN (NAND2_X1)                       0.03      0.06       0.37 f
  n248 (net)                     8                   0.00       0.37 f
  U225/ZN (OAI222_X1)                      0.04      0.06       0.43 r
  n86 (net)                      1                   0.00       0.43 r
  out_reg_reg_1_/D (DFFR_X1)               0.04      0.01       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  out_reg_reg_1_/CK (DFFR_X1)                        0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_0_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_0_/Q (DFFR_X1)         0.02      0.11       0.11 r
  current_state[0] (net)         3                   0.00       0.11 r
  U108/ZN (OR2_X1)                         0.01      0.04       0.15 r
  n187 (net)                     2                   0.00       0.15 r
  U145/ZN (AND3_X1)                        0.01      0.06       0.21 r
  n142 (net)                     2                   0.00       0.21 r
  U183/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n201 (net)                     2                   0.00       0.24 f
  U129/Z (BUF_X1)                          0.01      0.04       0.28 f
  n149 (net)                     2                   0.00       0.28 f
  U166/ZN (INV_X1)                         0.01      0.03       0.31 r
  n245 (net)                     2                   0.00       0.31 r
  U222/ZN (NAND2_X1)                       0.03      0.06       0.37 f
  n248 (net)                     8                   0.00       0.37 f
  U226/ZN (OAI222_X1)                      0.04      0.06       0.43 r
  n84 (net)                      1                   0.00       0.43 r
  out_reg_reg_2_/D (DFFR_X1)               0.04      0.01       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  out_reg_reg_2_/CK (DFFR_X1)                        0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_0_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_0_/Q (DFFR_X1)         0.02      0.11       0.11 r
  current_state[0] (net)         3                   0.00       0.11 r
  U108/ZN (OR2_X1)                         0.01      0.04       0.15 r
  n187 (net)                     2                   0.00       0.15 r
  U145/ZN (AND3_X1)                        0.01      0.06       0.21 r
  n142 (net)                     2                   0.00       0.21 r
  U183/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n201 (net)                     2                   0.00       0.24 f
  U129/Z (BUF_X1)                          0.01      0.04       0.28 f
  n149 (net)                     2                   0.00       0.28 f
  U166/ZN (INV_X1)                         0.01      0.03       0.31 r
  n245 (net)                     2                   0.00       0.31 r
  U222/ZN (NAND2_X1)                       0.03      0.06       0.37 f
  n248 (net)                     8                   0.00       0.37 f
  U229/ZN (OAI222_X1)                      0.04      0.06       0.43 r
  n82 (net)                      1                   0.00       0.43 r
  out_reg_reg_3_/D (DFFR_X1)               0.04      0.01       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  out_reg_reg_3_/CK (DFFR_X1)                        0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_0_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_0_/Q (DFFR_X1)         0.02      0.11       0.11 r
  current_state[0] (net)         3                   0.00       0.11 r
  U108/ZN (OR2_X1)                         0.01      0.04       0.15 r
  n187 (net)                     2                   0.00       0.15 r
  U145/ZN (AND3_X1)                        0.01      0.06       0.21 r
  n142 (net)                     2                   0.00       0.21 r
  U183/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n201 (net)                     2                   0.00       0.24 f
  U129/Z (BUF_X1)                          0.01      0.04       0.28 f
  n149 (net)                     2                   0.00       0.28 f
  U166/ZN (INV_X1)                         0.01      0.03       0.31 r
  n245 (net)                     2                   0.00       0.31 r
  U222/ZN (NAND2_X1)                       0.03      0.06       0.37 f
  n248 (net)                     8                   0.00       0.37 f
  U232/ZN (OAI222_X1)                      0.04      0.06       0.43 r
  n80 (net)                      1                   0.00       0.43 r
  out_reg_reg_4_/D (DFFR_X1)               0.04      0.01       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  out_reg_reg_4_/CK (DFFR_X1)                        0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_0_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_0_/Q (DFFR_X1)         0.02      0.11       0.11 r
  current_state[0] (net)         3                   0.00       0.11 r
  U108/ZN (OR2_X1)                         0.01      0.04       0.15 r
  n187 (net)                     2                   0.00       0.15 r
  U145/ZN (AND3_X1)                        0.01      0.06       0.21 r
  n142 (net)                     2                   0.00       0.21 r
  U183/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n201 (net)                     2                   0.00       0.24 f
  U129/Z (BUF_X1)                          0.01      0.04       0.28 f
  n149 (net)                     2                   0.00       0.28 f
  U166/ZN (INV_X1)                         0.01      0.03       0.31 r
  n245 (net)                     2                   0.00       0.31 r
  U222/ZN (NAND2_X1)                       0.03      0.06       0.37 f
  n248 (net)                     8                   0.00       0.37 f
  U234/ZN (OAI222_X1)                      0.04      0.06       0.43 r
  n78 (net)                      1                   0.00       0.43 r
  out_reg_reg_5_/D (DFFR_X1)               0.04      0.01       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  out_reg_reg_5_/CK (DFFR_X1)                        0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_0_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_0_/Q (DFFR_X1)         0.02      0.11       0.11 r
  current_state[0] (net)         3                   0.00       0.11 r
  U108/ZN (OR2_X1)                         0.01      0.04       0.15 r
  n187 (net)                     2                   0.00       0.15 r
  U145/ZN (AND3_X1)                        0.01      0.06       0.21 r
  n142 (net)                     2                   0.00       0.21 r
  U183/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n201 (net)                     2                   0.00       0.24 f
  U129/Z (BUF_X1)                          0.01      0.04       0.28 f
  n149 (net)                     2                   0.00       0.28 f
  U166/ZN (INV_X1)                         0.01      0.03       0.31 r
  n245 (net)                     2                   0.00       0.31 r
  U222/ZN (NAND2_X1)                       0.03      0.06       0.37 f
  n248 (net)                     8                   0.00       0.37 f
  U236/ZN (OAI222_X1)                      0.04      0.06       0.43 r
  n76 (net)                      1                   0.00       0.43 r
  out_reg_reg_6_/D (DFFR_X1)               0.04      0.01       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  out_reg_reg_6_/CK (DFFR_X1)                        0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  current_state_reg_0_/CK (DFFR_X1)        0.00      0.00       0.00 r
  current_state_reg_0_/Q (DFFR_X1)         0.02      0.11       0.11 r
  current_state[0] (net)         3                   0.00       0.11 r
  U108/ZN (OR2_X1)                         0.01      0.04       0.15 r
  n187 (net)                     2                   0.00       0.15 r
  U145/ZN (AND3_X1)                        0.01      0.06       0.21 r
  n142 (net)                     2                   0.00       0.21 r
  U183/ZN (NAND2_X1)                       0.01      0.03       0.24 f
  n201 (net)                     2                   0.00       0.24 f
  U129/Z (BUF_X1)                          0.01      0.04       0.28 f
  n149 (net)                     2                   0.00       0.28 f
  U166/ZN (INV_X1)                         0.01      0.03       0.31 r
  n245 (net)                     2                   0.00       0.31 r
  U222/ZN (NAND2_X1)                       0.03      0.06       0.37 f
  n248 (net)                     8                   0.00       0.37 f
  U237/ZN (OAI222_X1)                      0.04      0.06       0.43 r
  n74 (net)                      1                   0.00       0.43 r
  out_reg_reg_7_/D (DFFR_X1)               0.04      0.01       0.43 r
  data arrival time                                             0.43

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  out_reg_reg_7_/CK (DFFR_X1)                        0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.43
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.38


  Startpoint: out_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_7_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_7_/Q (DFFR_X1)               0.01      0.10       0.10 r
  data_out[7] (net)              1                   0.00       0.10 r
  data_out[7] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_6_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_6_/Q (DFFR_X1)               0.01      0.10       0.10 r
  data_out[6] (net)              1                   0.00       0.10 r
  data_out[6] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_5_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_5_/Q (DFFR_X1)               0.01      0.10       0.10 r
  data_out[5] (net)              1                   0.00       0.10 r
  data_out[5] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_4_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_4_/Q (DFFR_X1)               0.01      0.10       0.10 r
  data_out[4] (net)              1                   0.00       0.10 r
  data_out[4] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[3]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_3_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_3_/Q (DFFR_X1)               0.01      0.10       0.10 r
  data_out[3] (net)              1                   0.00       0.10 r
  data_out[3] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_2_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_2_/Q (DFFR_X1)               0.01      0.10       0.10 r
  data_out[2] (net)              1                   0.00       0.10 r
  data_out[2] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[1]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_1_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_1_/Q (DFFR_X1)               0.01      0.10       0.10 r
  data_out[1] (net)              1                   0.00       0.10 r
  data_out[1] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: out_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  out_reg_reg_0_/CK (DFFR_X1)              0.00      0.00       0.00 r
  out_reg_reg_0_/Q (DFFR_X1)               0.01      0.10       0.10 r
  data_out[0] (net)              1                   0.00       0.10 r
  data_out[0] (out)                        0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: done_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: done (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fsm_encode_ds      5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  done_reg/CK (DFFR_X1)                    0.00      0.00       0.00 r
  done_reg/QN (DFFR_X1)                    0.01      0.06       0.06 f
  n131 (net)                     1                   0.00       0.06 f
  U143/ZN (INV_X1)                         0.01      0.02       0.09 r
  done (net)                     1                   0.00       0.09 r
  done (out)                               0.01      0.00       0.09 r
  data arrival time                                             0.09

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.09
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.01


1
