Simulation Complete
Output image matches the reference output image

K:\sola\sobel_hls\solution1\sim\verilog>set PATH= 

K:\sola\sobel_hls\solution1\sim\verilog>call L:/Xilinx_201802/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_sobel_filter_top glbl -prj sobel_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "L:/Xilinx_201802/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s sobel_filter -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "L:/Xilinx_201802/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx_201802/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sobel_filter_top glbl -prj sobel_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile L:/Xilinx_201802/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sobel_filter -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/AESL_axi_slave_CTRL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/AESL_axi_s_inter_pix_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inter_pix_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/AESL_axi_s_out_pix_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_pix_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/sobel_filter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sobel_filter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/sobel_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/sobel_filter_CTRL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_filter_CTRL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "K:/sola/sobel_hls/solution1/sim/verilog/sobel_filter_mac_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_filter_mac_bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module sobel_filter_mac_bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sobel_filter_CTRL_BUS_s_axi
Compiling module xil_defaultlib.sobel_filter_mac_bkb_DSP48_0
Compiling module xil_defaultlib.sobel_filter_mac_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.sobel_filter
Compiling module xil_defaultlib.fifo(DEPTH=2073600,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_inter_pix_V_V
Compiling module xil_defaultlib.AESL_axi_s_out_pix_V_V
Compiling module xil_defaultlib.AESL_axi_slave_CTRL_BUS
Compiling module xil_defaultlib.apatb_sobel_filter_top
Compiling module work.glbl
Built simulation snapshot sobel_filter

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source K:/sola/sobel_hls/solution1/sim/verilog/xsim.dir/sobel_filter/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 56.391 ; gain = 1.172
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 19 22:32:57 2019...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sobel_filter/xsim_script.tcl
# xsim {sobel_filter} -autoloadwcfg -tclbatch {sobel_filter.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source sobel_filter.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_sobel_filter_top/AESL_inst_sobel_filter/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set rows__cols__return_group [add_wave_group rows__cols__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/interrupt -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_BRESP -into $rows__cols__return_group -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_BREADY -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_BVALID -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_RRESP -into $rows__cols__return_group -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_RDATA -into $rows__cols__return_group -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_RREADY -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_RVALID -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_ARREADY -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_ARVALID -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_ARADDR -into $rows__cols__return_group -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_WSTRB -into $rows__cols__return_group -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_WDATA -into $rows__cols__return_group -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_WREADY -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_WVALID -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_AWREADY -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_AWVALID -into $rows__cols__return_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/s_axi_CTRL_BUS_AWADDR -into $rows__cols__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_pix_group [add_wave_group out_pix(axis) -into $coutputgroup]
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/out_pix_V_V_TREADY -into $out_pix_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/out_pix_V_V_TVALID -into $out_pix_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/out_pix_V_V_TDATA -into $out_pix_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set inter_pix_group [add_wave_group inter_pix(axis) -into $cinputgroup]
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/inter_pix_V_V_TREADY -into $inter_pix_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/inter_pix_V_V_TVALID -into $inter_pix_group -color #ffff00 -radix hex
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/inter_pix_V_V_TDATA -into $inter_pix_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_sobel_filter_top/AESL_inst_sobel_filter/ap_clk -into $clockgroup
## save_wave_config sobel_filter.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "20736585000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 20736625 ns : File "K:/sola/sobel_hls/solution1/sim/verilog/sobel_filter.autotb.v" Line 367
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 213.535 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jul 19 22:34:54 2019...
Simulation Complete
Output image matches the reference output image
