
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function funcO: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0, %A1 in %vreg1

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg1<def> = COPY %A1; CPURegs:%vreg1
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%a.addr] CPURegs:%vreg0
	ST %vreg1, <fi#1>, 0; mem:ST4[%b.addr] CPURegs:%vreg1
	%vreg2<def> = LD <fi#0>, 0; mem:LD4[%a.addr] CPURegs:%vreg2
	%vreg3<def> = MUL32 %vreg2<kill>, %vreg1; CPURegs:%vreg3,%vreg2,%vreg1
	%V0<def> = COPY %vreg3; CPURegs:%vreg3
	RetLR %V0<imp-use>

# End machine code for function funcO.


#####==========stderr_obj==========#####:
# Machine code for function funcO: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0, %A1 in %vreg1

BB#0: derived from LLVM BB %entry
    Live Ins: %A0 %A1
	%vreg1<def> = COPY %A1; CPURegs:%vreg1
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%a.addr] CPURegs:%vreg0
	ST %vreg1, <fi#1>, 0; mem:ST4[%b.addr] CPURegs:%vreg1
	%vreg2<def> = LD <fi#0>, 0; mem:LD4[%a.addr] CPURegs:%vreg2
	%vreg3<def> = MUL32 %vreg2<kill>, %vreg1; CPURegs:%vreg3,%vreg2,%vreg1
	%V0<def> = COPY %vreg3; CPURegs:%vreg3
	RetLR %V0<imp-use>

# End machine code for function funcO.

