
TP_Freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066b8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  08006848  08006848  00007848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069d0  080069d0  00008074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080069d0  080069d0  000079d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069d8  080069d8  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069d8  080069d8  000079d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080069dc  080069dc  000079dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080069e0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000154c  20000074  08006a54  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015c0  08006a54  000085c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016fc7  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000364e  00000000  00000000  0001f06b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001468  00000000  00000000  000226c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fbf  00000000  00000000  00023b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a100  00000000  00000000  00024ae7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000184b9  00000000  00000000  0004ebe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fcf84  00000000  00000000  000670a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164024  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d58  00000000  00000000  00164068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  00169dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006830 	.word	0x08006830

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08006830 	.word	0x08006830

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000098 	.word	0x20000098
 80005cc:	20000138 	.word	0x20000138

080005d0 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b08e      	sub	sp, #56	@ 0x38
 80005d4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Init */
	printf("freertos init\n\r");
 80005d6:	4815      	ldr	r0, [pc, #84]	@ (800062c <MX_FREERTOS_Init+0x5c>)
 80005d8:	f005 f816 	bl	8005608 <iprintf>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005dc:	4b14      	ldr	r3, [pc, #80]	@ (8000630 <MX_FREERTOS_Init+0x60>)
 80005de:	f107 041c 	add.w	r4, r7, #28
 80005e2:	461d      	mov	r5, r3
 80005e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005f0:	f107 031c 	add.w	r3, r7, #28
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f003 fcd6 	bl	8003fa8 <osThreadCreate>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a0d      	ldr	r2, [pc, #52]	@ (8000634 <MX_FREERTOS_Init+0x64>)
 8000600:	6013      	str	r3, [r2, #0]

	/* definition and creation of shellTask */
	osThreadDef(shellTask, StartShellTask, osPriorityIdle, 0, 128);
 8000602:	4b0d      	ldr	r3, [pc, #52]	@ (8000638 <MX_FREERTOS_Init+0x68>)
 8000604:	463c      	mov	r4, r7
 8000606:	461d      	mov	r5, r3
 8000608:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800060a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800060c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000610:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	shellTaskHandle = osThreadCreate(osThread(shellTask), NULL);
 8000614:	463b      	mov	r3, r7
 8000616:	2100      	movs	r1, #0
 8000618:	4618      	mov	r0, r3
 800061a:	f003 fcc5 	bl	8003fa8 <osThreadCreate>
 800061e:	4603      	mov	r3, r0
 8000620:	4a06      	ldr	r2, [pc, #24]	@ (800063c <MX_FREERTOS_Init+0x6c>)
 8000622:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

}
 8000624:	bf00      	nop
 8000626:	3738      	adds	r7, #56	@ 0x38
 8000628:	46bd      	mov	sp, r7
 800062a:	bdb0      	pop	{r4, r5, r7, pc}
 800062c:	08006848 	.word	0x08006848
 8000630:	08006864 	.word	0x08006864
 8000634:	20000090 	.word	0x20000090
 8000638:	0800688c 	.word	0x0800688c
 800063c:	20000094 	.word	0x20000094

08000640 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for(;;)
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000648:	2120      	movs	r1, #32
 800064a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800064e:	f000 ffe7 	bl	8001620 <HAL_GPIO_TogglePin>
		//		printf("Led toggled\n\r");
		osDelay(1000);
 8000652:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000656:	f003 fcf3 	bl	8004040 <osDelay>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800065a:	bf00      	nop
 800065c:	e7f4      	b.n	8000648 <StartDefaultTask+0x8>
	...

08000660 <fonction.0>:
/* USER CODE END Header_StartShellTask */
void StartShellTask(void const * argument)
{
	/* USER CODE BEGIN StartShellTask */
	int fonction(int argc, char ** argv)
	{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	60f8      	str	r0, [r7, #12]
 8000668:	60b9      	str	r1, [r7, #8]
 800066a:	f8c7 c004 	str.w	ip, [r7, #4]
		printf("Je suis une fonction bidon\r\n");
 800066e:	4804      	ldr	r0, [pc, #16]	@ (8000680 <fonction.0+0x20>)
 8000670:	f005 f832 	bl	80056d8 <puts>

		return 0;
 8000674:	2300      	movs	r3, #0
	}
 8000676:	4618      	mov	r0, r3
 8000678:	3710      	adds	r7, #16
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	080068a8 	.word	0x080068a8

08000684 <StartShellTask>:
{
 8000684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000686:	b089      	sub	sp, #36	@ 0x24
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
void StartShellTask(void const * argument)
 800068c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000690:	61fb      	str	r3, [r7, #28]
 8000692:	f107 040c 	add.w	r4, r7, #12
 8000696:	f107 050c 	add.w	r5, r7, #12
 800069a:	4b0b      	ldr	r3, [pc, #44]	@ (80006c8 <StartShellTask+0x44>)
 800069c:	4626      	mov	r6, r4
 800069e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006a0:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80006a4:	60a5      	str	r5, [r4, #8]
 80006a6:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <StartShellTask+0x48>)
 80006a8:	60e3      	str	r3, [r4, #12]
	shell_init();
 80006aa:	f000 fb9d 	bl	8000de8 <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 80006ae:	f107 030c 	add.w	r3, r7, #12
 80006b2:	f043 0301 	orr.w	r3, r3, #1
 80006b6:	4a06      	ldr	r2, [pc, #24]	@ (80006d0 <StartShellTask+0x4c>)
 80006b8:	4619      	mov	r1, r3
 80006ba:	2066      	movs	r0, #102	@ 0x66
 80006bc:	f000 fbb6 	bl	8000e2c <shell_add>

	/* Infinite loop */
	for(;;)
	{
		shell_run();
 80006c0:	f000 fc60 	bl	8000f84 <shell_run>
 80006c4:	e7fc      	b.n	80006c0 <StartShellTask+0x3c>
 80006c6:	bf00      	nop
 80006c8:	080068c4 	.word	0x080068c4
 80006cc:	08000661 	.word	0x08000661
 80006d0:	080068d4 	.word	0x080068d4

080006d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b08a      	sub	sp, #40	@ 0x28
 80006d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
 80006e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ea:	4b2b      	ldr	r3, [pc, #172]	@ (8000798 <MX_GPIO_Init+0xc4>)
 80006ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ee:	4a2a      	ldr	r2, [pc, #168]	@ (8000798 <MX_GPIO_Init+0xc4>)
 80006f0:	f043 0304 	orr.w	r3, r3, #4
 80006f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006f6:	4b28      	ldr	r3, [pc, #160]	@ (8000798 <MX_GPIO_Init+0xc4>)
 80006f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fa:	f003 0304 	and.w	r3, r3, #4
 80006fe:	613b      	str	r3, [r7, #16]
 8000700:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000702:	4b25      	ldr	r3, [pc, #148]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000706:	4a24      	ldr	r2, [pc, #144]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800070c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800070e:	4b22      	ldr	r3, [pc, #136]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000716:	60fb      	str	r3, [r7, #12]
 8000718:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800071a:	4b1f      	ldr	r3, [pc, #124]	@ (8000798 <MX_GPIO_Init+0xc4>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071e:	4a1e      	ldr	r2, [pc, #120]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000720:	f043 0301 	orr.w	r3, r3, #1
 8000724:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000726:	4b1c      	ldr	r3, [pc, #112]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	f003 0301 	and.w	r3, r3, #1
 800072e:	60bb      	str	r3, [r7, #8]
 8000730:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000732:	4b19      	ldr	r3, [pc, #100]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000736:	4a18      	ldr	r2, [pc, #96]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000738:	f043 0302 	orr.w	r3, r3, #2
 800073c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800073e:	4b16      	ldr	r3, [pc, #88]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000742:	f003 0302 	and.w	r3, r3, #2
 8000746:	607b      	str	r3, [r7, #4]
 8000748:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800074a:	2200      	movs	r2, #0
 800074c:	2120      	movs	r1, #32
 800074e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000752:	f000 ff4d 	bl	80015f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000756:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800075a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800075c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000762:	2300      	movs	r3, #0
 8000764:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000766:	f107 0314 	add.w	r3, r7, #20
 800076a:	4619      	mov	r1, r3
 800076c:	480b      	ldr	r0, [pc, #44]	@ (800079c <MX_GPIO_Init+0xc8>)
 800076e:	f000 fd95 	bl	800129c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000772:	2320      	movs	r3, #32
 8000774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000776:	2301      	movs	r3, #1
 8000778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077a:	2300      	movs	r3, #0
 800077c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077e:	2300      	movs	r3, #0
 8000780:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000782:	f107 0314 	add.w	r3, r7, #20
 8000786:	4619      	mov	r1, r3
 8000788:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800078c:	f000 fd86 	bl	800129c <HAL_GPIO_Init>

}
 8000790:	bf00      	nop
 8000792:	3728      	adds	r7, #40	@ 0x28
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	40021000 	.word	0x40021000
 800079c:	48000800 	.word	0x48000800

080007a0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80007a8:	1d39      	adds	r1, r7, #4
 80007aa:	f04f 33ff 	mov.w	r3, #4294967295
 80007ae:	2201      	movs	r2, #1
 80007b0:	4803      	ldr	r0, [pc, #12]	@ (80007c0 <__io_putchar+0x20>)
 80007b2:	f002 fdb5 	bl	8003320 <HAL_UART_Transmit>

	return ch;
 80007b6:	687b      	ldr	r3, [r7, #4]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20000388 	.word	0x20000388

080007c4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80007c8:	f000 fc46 	bl	8001058 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007cc:	f000 f80a 	bl	80007e4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80007d0:	f7ff ff80 	bl	80006d4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80007d4:	f000 f9ee 	bl	8000bb4 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 80007d8:	f7ff fefa 	bl	80005d0 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 80007dc:	f003 fbdd 	bl	8003f9a <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <main+0x1c>

080007e4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b096      	sub	sp, #88	@ 0x58
 80007e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ea:	f107 0314 	add.w	r3, r7, #20
 80007ee:	2244      	movs	r2, #68	@ 0x44
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f005 f886 	bl	8005904 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f8:	463b      	mov	r3, r7
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
 8000802:	60da      	str	r2, [r3, #12]
 8000804:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000806:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800080a:	f000 ff31 	bl	8001670 <HAL_PWREx_ControlVoltageScaling>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000814:	f000 f84a 	bl	80008ac <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000818:	2302      	movs	r3, #2
 800081a:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800081c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000820:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000822:	2310      	movs	r3, #16
 8000824:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000826:	2302      	movs	r3, #2
 8000828:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800082a:	2302      	movs	r3, #2
 800082c:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 800082e:	2301      	movs	r3, #1
 8000830:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000832:	230a      	movs	r3, #10
 8000834:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000836:	2307      	movs	r3, #7
 8000838:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800083a:	2302      	movs	r3, #2
 800083c:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800083e:	2302      	movs	r3, #2
 8000840:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000842:	f107 0314 	add.w	r3, r7, #20
 8000846:	4618      	mov	r0, r3
 8000848:	f000 ff68 	bl	800171c <HAL_RCC_OscConfig>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000852:	f000 f82b 	bl	80008ac <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000856:	230f      	movs	r3, #15
 8000858:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800085a:	2303      	movs	r3, #3
 800085c:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800085e:	2300      	movs	r3, #0
 8000860:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000866:	2300      	movs	r3, #0
 8000868:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800086a:	463b      	mov	r3, r7
 800086c:	2104      	movs	r1, #4
 800086e:	4618      	mov	r0, r3
 8000870:	f001 fb30 	bl	8001ed4 <HAL_RCC_ClockConfig>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <SystemClock_Config+0x9a>
	{
		Error_Handler();
 800087a:	f000 f817 	bl	80008ac <Error_Handler>
	}
}
 800087e:	bf00      	nop
 8000880:	3758      	adds	r7, #88	@ 0x58
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
	...

08000888 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a04      	ldr	r2, [pc, #16]	@ (80008a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d101      	bne.n	800089e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 800089a:	f000 fbfd 	bl	8001098 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40001400 	.word	0x40001400

080008ac <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b0:	b672      	cpsid	i
}
 80008b2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <Error_Handler+0x8>

080008b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008be:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <HAL_MspInit+0x4c>)
 80008c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008c2:	4a10      	ldr	r2, [pc, #64]	@ (8000904 <HAL_MspInit+0x4c>)
 80008c4:	f043 0301 	orr.w	r3, r3, #1
 80008c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <HAL_MspInit+0x4c>)
 80008cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ce:	f003 0301 	and.w	r3, r3, #1
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000904 <HAL_MspInit+0x4c>)
 80008d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008da:	4a0a      	ldr	r2, [pc, #40]	@ (8000904 <HAL_MspInit+0x4c>)
 80008dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008e2:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <HAL_MspInit+0x4c>)
 80008e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ea:	603b      	str	r3, [r7, #0]
 80008ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ee:	2200      	movs	r2, #0
 80008f0:	210f      	movs	r1, #15
 80008f2:	f06f 0001 	mvn.w	r0, #1
 80008f6:	f000 fca7 	bl	8001248 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40021000 	.word	0x40021000

08000908 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08e      	sub	sp, #56	@ 0x38
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000910:	2300      	movs	r3, #0
 8000912:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000916:	4b34      	ldr	r3, [pc, #208]	@ (80009e8 <HAL_InitTick+0xe0>)
 8000918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800091a:	4a33      	ldr	r2, [pc, #204]	@ (80009e8 <HAL_InitTick+0xe0>)
 800091c:	f043 0320 	orr.w	r3, r3, #32
 8000920:	6593      	str	r3, [r2, #88]	@ 0x58
 8000922:	4b31      	ldr	r3, [pc, #196]	@ (80009e8 <HAL_InitTick+0xe0>)
 8000924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000926:	f003 0320 	and.w	r3, r3, #32
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800092e:	f107 0210 	add.w	r2, r7, #16
 8000932:	f107 0314 	add.w	r3, r7, #20
 8000936:	4611      	mov	r1, r2
 8000938:	4618      	mov	r0, r3
 800093a:	f001 fc8f 	bl	800225c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800093e:	6a3b      	ldr	r3, [r7, #32]
 8000940:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000944:	2b00      	cmp	r3, #0
 8000946:	d103      	bne.n	8000950 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000948:	f001 fc5c 	bl	8002204 <HAL_RCC_GetPCLK1Freq>
 800094c:	6378      	str	r0, [r7, #52]	@ 0x34
 800094e:	e004      	b.n	800095a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000950:	f001 fc58 	bl	8002204 <HAL_RCC_GetPCLK1Freq>
 8000954:	4603      	mov	r3, r0
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800095a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800095c:	4a23      	ldr	r2, [pc, #140]	@ (80009ec <HAL_InitTick+0xe4>)
 800095e:	fba2 2303 	umull	r2, r3, r2, r3
 8000962:	0c9b      	lsrs	r3, r3, #18
 8000964:	3b01      	subs	r3, #1
 8000966:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000968:	4b21      	ldr	r3, [pc, #132]	@ (80009f0 <HAL_InitTick+0xe8>)
 800096a:	4a22      	ldr	r2, [pc, #136]	@ (80009f4 <HAL_InitTick+0xec>)
 800096c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 800096e:	4b20      	ldr	r3, [pc, #128]	@ (80009f0 <HAL_InitTick+0xe8>)
 8000970:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000974:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000976:	4a1e      	ldr	r2, [pc, #120]	@ (80009f0 <HAL_InitTick+0xe8>)
 8000978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800097a:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800097c:	4b1c      	ldr	r3, [pc, #112]	@ (80009f0 <HAL_InitTick+0xe8>)
 800097e:	2200      	movs	r2, #0
 8000980:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000982:	4b1b      	ldr	r3, [pc, #108]	@ (80009f0 <HAL_InitTick+0xe8>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000988:	4b19      	ldr	r3, [pc, #100]	@ (80009f0 <HAL_InitTick+0xe8>)
 800098a:	2200      	movs	r2, #0
 800098c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 800098e:	4818      	ldr	r0, [pc, #96]	@ (80009f0 <HAL_InitTick+0xe8>)
 8000990:	f002 f9b2 	bl	8002cf8 <HAL_TIM_Base_Init>
 8000994:	4603      	mov	r3, r0
 8000996:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800099a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d11b      	bne.n	80009da <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80009a2:	4813      	ldr	r0, [pc, #76]	@ (80009f0 <HAL_InitTick+0xe8>)
 80009a4:	f002 fa0a 	bl	8002dbc <HAL_TIM_Base_Start_IT>
 80009a8:	4603      	mov	r3, r0
 80009aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80009ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d111      	bne.n	80009da <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80009b6:	2037      	movs	r0, #55	@ 0x37
 80009b8:	f000 fc62 	bl	8001280 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2b0f      	cmp	r3, #15
 80009c0:	d808      	bhi.n	80009d4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80009c2:	2200      	movs	r2, #0
 80009c4:	6879      	ldr	r1, [r7, #4]
 80009c6:	2037      	movs	r0, #55	@ 0x37
 80009c8:	f000 fc3e 	bl	8001248 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009cc:	4a0a      	ldr	r2, [pc, #40]	@ (80009f8 <HAL_InitTick+0xf0>)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6013      	str	r3, [r2, #0]
 80009d2:	e002      	b.n	80009da <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80009d4:	2301      	movs	r3, #1
 80009d6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80009da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80009de:	4618      	mov	r0, r3
 80009e0:	3738      	adds	r7, #56	@ 0x38
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40021000 	.word	0x40021000
 80009ec:	431bde83 	.word	0x431bde83
 80009f0:	20000338 	.word	0x20000338
 80009f4:	40001400 	.word	0x40001400
 80009f8:	2000000c 	.word	0x2000000c

080009fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <NMI_Handler+0x4>

08000a04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <HardFault_Handler+0x4>

08000a0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <MemManage_Handler+0x4>

08000a14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <BusFault_Handler+0x4>

08000a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <UsageFault_Handler+0x4>

08000a24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
	...

08000a34 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000a38:	4802      	ldr	r0, [pc, #8]	@ (8000a44 <TIM7_IRQHandler+0x10>)
 8000a3a:	f002 fa2f 	bl	8002e9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	20000338 	.word	0x20000338

08000a48 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b086      	sub	sp, #24
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]
 8000a58:	e00a      	b.n	8000a70 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a5a:	f3af 8000 	nop.w
 8000a5e:	4601      	mov	r1, r0
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	1c5a      	adds	r2, r3, #1
 8000a64:	60ba      	str	r2, [r7, #8]
 8000a66:	b2ca      	uxtb	r2, r1
 8000a68:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	617b      	str	r3, [r7, #20]
 8000a70:	697a      	ldr	r2, [r7, #20]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	429a      	cmp	r2, r3
 8000a76:	dbf0      	blt.n	8000a5a <_read+0x12>
  }

  return len;
 8000a78:	687b      	ldr	r3, [r7, #4]
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3718      	adds	r7, #24
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b086      	sub	sp, #24
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	60f8      	str	r0, [r7, #12]
 8000a8a:	60b9      	str	r1, [r7, #8]
 8000a8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a8e:	2300      	movs	r3, #0
 8000a90:	617b      	str	r3, [r7, #20]
 8000a92:	e009      	b.n	8000aa8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	1c5a      	adds	r2, r3, #1
 8000a98:	60ba      	str	r2, [r7, #8]
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff fe7f 	bl	80007a0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	617b      	str	r3, [r7, #20]
 8000aa8:	697a      	ldr	r2, [r7, #20]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	dbf1      	blt.n	8000a94 <_write+0x12>
  }
  return len;
 8000ab0:	687b      	ldr	r3, [r7, #4]
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3718      	adds	r7, #24
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <_close>:

int _close(int file)
{
 8000aba:	b480      	push	{r7}
 8000abc:	b083      	sub	sp, #12
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ac2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr

08000ad2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	b083      	sub	sp, #12
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	6078      	str	r0, [r7, #4]
 8000ada:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ae2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ae4:	2300      	movs	r3, #0
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	370c      	adds	r7, #12
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr

08000af2 <_isatty>:

int _isatty(int file)
{
 8000af2:	b480      	push	{r7}
 8000af4:	b083      	sub	sp, #12
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000afa:	2301      	movs	r3, #1
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b085      	sub	sp, #20
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	60f8      	str	r0, [r7, #12]
 8000b10:	60b9      	str	r1, [r7, #8]
 8000b12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
	...

08000b24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b086      	sub	sp, #24
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b2c:	4a14      	ldr	r2, [pc, #80]	@ (8000b80 <_sbrk+0x5c>)
 8000b2e:	4b15      	ldr	r3, [pc, #84]	@ (8000b84 <_sbrk+0x60>)
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b38:	4b13      	ldr	r3, [pc, #76]	@ (8000b88 <_sbrk+0x64>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d102      	bne.n	8000b46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b40:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <_sbrk+0x64>)
 8000b42:	4a12      	ldr	r2, [pc, #72]	@ (8000b8c <_sbrk+0x68>)
 8000b44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b46:	4b10      	ldr	r3, [pc, #64]	@ (8000b88 <_sbrk+0x64>)
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	4413      	add	r3, r2
 8000b4e:	693a      	ldr	r2, [r7, #16]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d207      	bcs.n	8000b64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b54:	f004 ff82 	bl	8005a5c <__errno>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	220c      	movs	r2, #12
 8000b5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b62:	e009      	b.n	8000b78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b64:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <_sbrk+0x64>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b6a:	4b07      	ldr	r3, [pc, #28]	@ (8000b88 <_sbrk+0x64>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4413      	add	r3, r2
 8000b72:	4a05      	ldr	r2, [pc, #20]	@ (8000b88 <_sbrk+0x64>)
 8000b74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b76:	68fb      	ldr	r3, [r7, #12]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3718      	adds	r7, #24
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20018000 	.word	0x20018000
 8000b84:	00000400 	.word	0x00000400
 8000b88:	20000384 	.word	0x20000384
 8000b8c:	200015c0 	.word	0x200015c0

08000b90 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b94:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <SystemInit+0x20>)
 8000b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b9a:	4a05      	ldr	r2, [pc, #20]	@ (8000bb0 <SystemInit+0x20>)
 8000b9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ba0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	e000ed00 	.word	0xe000ed00

08000bb4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bb8:	4b14      	ldr	r3, [pc, #80]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000bba:	4a15      	ldr	r2, [pc, #84]	@ (8000c10 <MX_USART2_UART_Init+0x5c>)
 8000bbc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bbe:	4b13      	ldr	r3, [pc, #76]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000bc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bc4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bc6:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000bda:	220c      	movs	r2, #12
 8000bdc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bde:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000be4:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bea:	4b08      	ldr	r3, [pc, #32]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bf0:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bf6:	4805      	ldr	r0, [pc, #20]	@ (8000c0c <MX_USART2_UART_Init+0x58>)
 8000bf8:	f002 fb44 	bl	8003284 <HAL_UART_Init>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c02:	f7ff fe53 	bl	80008ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20000388 	.word	0x20000388
 8000c10:	40004400 	.word	0x40004400

08000c14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b0ac      	sub	sp, #176	@ 0xb0
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	2288      	movs	r2, #136	@ 0x88
 8000c32:	2100      	movs	r1, #0
 8000c34:	4618      	mov	r0, r3
 8000c36:	f004 fe65 	bl	8005904 <memset>
  if(uartHandle->Instance==USART2)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a21      	ldr	r2, [pc, #132]	@ (8000cc4 <HAL_UART_MspInit+0xb0>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d13b      	bne.n	8000cbc <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c44:	2302      	movs	r3, #2
 8000c46:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c4c:	f107 0314 	add.w	r3, r7, #20
 8000c50:	4618      	mov	r0, r3
 8000c52:	f001 fb95 	bl	8002380 <HAL_RCCEx_PeriphCLKConfig>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c5c:	f7ff fe26 	bl	80008ac <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c60:	4b19      	ldr	r3, [pc, #100]	@ (8000cc8 <HAL_UART_MspInit+0xb4>)
 8000c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c64:	4a18      	ldr	r2, [pc, #96]	@ (8000cc8 <HAL_UART_MspInit+0xb4>)
 8000c66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c6c:	4b16      	ldr	r3, [pc, #88]	@ (8000cc8 <HAL_UART_MspInit+0xb4>)
 8000c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c74:	613b      	str	r3, [r7, #16]
 8000c76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c78:	4b13      	ldr	r3, [pc, #76]	@ (8000cc8 <HAL_UART_MspInit+0xb4>)
 8000c7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7c:	4a12      	ldr	r2, [pc, #72]	@ (8000cc8 <HAL_UART_MspInit+0xb4>)
 8000c7e:	f043 0301 	orr.w	r3, r3, #1
 8000c82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c84:	4b10      	ldr	r3, [pc, #64]	@ (8000cc8 <HAL_UART_MspInit+0xb4>)
 8000c86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c88:	f003 0301 	and.w	r3, r3, #1
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c90:	230c      	movs	r3, #12
 8000c92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c96:	2302      	movs	r3, #2
 8000c98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ca8:	2307      	movs	r3, #7
 8000caa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cae:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cb8:	f000 faf0 	bl	800129c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000cbc:	bf00      	nop
 8000cbe:	37b0      	adds	r7, #176	@ 0xb0
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40004400 	.word	0x40004400
 8000cc8:	40021000 	.word	0x40021000

08000ccc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ccc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d04 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cd0:	f7ff ff5e 	bl	8000b90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cd4:	480c      	ldr	r0, [pc, #48]	@ (8000d08 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cd6:	490d      	ldr	r1, [pc, #52]	@ (8000d0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cd8:	4a0d      	ldr	r2, [pc, #52]	@ (8000d10 <LoopForever+0xe>)
  movs r3, #0
 8000cda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cdc:	e002      	b.n	8000ce4 <LoopCopyDataInit>

08000cde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ce2:	3304      	adds	r3, #4

08000ce4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ce6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ce8:	d3f9      	bcc.n	8000cde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cea:	4a0a      	ldr	r2, [pc, #40]	@ (8000d14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cec:	4c0a      	ldr	r4, [pc, #40]	@ (8000d18 <LoopForever+0x16>)
  movs r3, #0
 8000cee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf0:	e001      	b.n	8000cf6 <LoopFillZerobss>

08000cf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf4:	3204      	adds	r2, #4

08000cf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cf8:	d3fb      	bcc.n	8000cf2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cfa:	f004 feb5 	bl	8005a68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cfe:	f7ff fd61 	bl	80007c4 <main>

08000d02 <LoopForever>:

LoopForever:
    b LoopForever
 8000d02:	e7fe      	b.n	8000d02 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d04:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d0c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000d10:	080069e0 	.word	0x080069e0
  ldr r2, =_sbss
 8000d14:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000d18:	200015c0 	.word	0x200015c0

08000d1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d1c:	e7fe      	b.n	8000d1c <ADC1_2_IRQHandler>
	...

08000d20 <uart_read>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

static char print_buffer[BUFFER_SIZE];

static char uart_read() {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
	char c;

	HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 8000d26:	1df9      	adds	r1, r7, #7
 8000d28:	f04f 33ff 	mov.w	r3, #4294967295
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	4804      	ldr	r0, [pc, #16]	@ (8000d40 <uart_read+0x20>)
 8000d30:	f002 fb7f 	bl	8003432 <HAL_UART_Receive>

	return c;
 8000d34:	79fb      	ldrb	r3, [r7, #7]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000388 	.word	0x20000388

08000d44 <uart_write>:

static int uart_write(char * s, uint16_t size) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 8000d50:	887a      	ldrh	r2, [r7, #2]
 8000d52:	f04f 33ff 	mov.w	r3, #4294967295
 8000d56:	6879      	ldr	r1, [r7, #4]
 8000d58:	4803      	ldr	r0, [pc, #12]	@ (8000d68 <uart_write+0x24>)
 8000d5a:	f002 fae1 	bl	8003320 <HAL_UART_Transmit>
	return size;
 8000d5e:	887b      	ldrh	r3, [r7, #2]
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000388 	.word	0x20000388

08000d6c <sh_help>:

static int sh_help(int argc, char ** argv) {
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b086      	sub	sp, #24
 8000d70:	af02      	add	r7, sp, #8
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	e022      	b.n	8000dc2 <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8000d7c:	4916      	ldr	r1, [pc, #88]	@ (8000dd8 <sh_help+0x6c>)
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	4613      	mov	r3, r2
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	4413      	add	r3, r2
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	440b      	add	r3, r1
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	4912      	ldr	r1, [pc, #72]	@ (8000dd8 <sh_help+0x6c>)
 8000d90:	68fa      	ldr	r2, [r7, #12]
 8000d92:	4613      	mov	r3, r2
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	4413      	add	r3, r2
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	440b      	add	r3, r1
 8000d9c:	3308      	adds	r3, #8
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	9300      	str	r3, [sp, #0]
 8000da2:	4603      	mov	r3, r0
 8000da4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ddc <sh_help+0x70>)
 8000da6:	2128      	movs	r1, #40	@ 0x28
 8000da8:	480d      	ldr	r0, [pc, #52]	@ (8000de0 <sh_help+0x74>)
 8000daa:	f004 fc9d 	bl	80056e8 <sniprintf>
 8000dae:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	4619      	mov	r1, r3
 8000db6:	480a      	ldr	r0, [pc, #40]	@ (8000de0 <sh_help+0x74>)
 8000db8:	f7ff ffc4 	bl	8000d44 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <sh_help+0x78>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	68fa      	ldr	r2, [r7, #12]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	dbd7      	blt.n	8000d7c <sh_help+0x10>
	}

	return 0;
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000414 	.word	0x20000414
 8000ddc:	080068ec 	.word	0x080068ec
 8000de0:	20000714 	.word	0x20000714
 8000de4:	20000410 	.word	0x20000410

08000de8 <shell_init>:

void shell_init() {
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
	int size = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8000df2:	4a0a      	ldr	r2, [pc, #40]	@ (8000e1c <shell_init+0x34>)
 8000df4:	2128      	movs	r1, #40	@ 0x28
 8000df6:	480a      	ldr	r0, [pc, #40]	@ (8000e20 <shell_init+0x38>)
 8000df8:	f004 fc76 	bl	80056e8 <sniprintf>
 8000dfc:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	4619      	mov	r1, r3
 8000e04:	4806      	ldr	r0, [pc, #24]	@ (8000e20 <shell_init+0x38>)
 8000e06:	f7ff ff9d 	bl	8000d44 <uart_write>

	shell_add('h', sh_help, "Help");
 8000e0a:	4a06      	ldr	r2, [pc, #24]	@ (8000e24 <shell_init+0x3c>)
 8000e0c:	4906      	ldr	r1, [pc, #24]	@ (8000e28 <shell_init+0x40>)
 8000e0e:	2068      	movs	r0, #104	@ 0x68
 8000e10:	f000 f80c 	bl	8000e2c <shell_add>
}
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	080068f8 	.word	0x080068f8
 8000e20:	20000714 	.word	0x20000714
 8000e24:	08006920 	.word	0x08006920
 8000e28:	08000d6d 	.word	0x08000d6d

08000e2c <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8000e2c:	b480      	push	{r7}
 8000e2e:	b085      	sub	sp, #20
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	60b9      	str	r1, [r7, #8]
 8000e36:	607a      	str	r2, [r7, #4]
 8000e38:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8000e3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <shell_add+0x74>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e40:	dc26      	bgt.n	8000e90 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8000e42:	4b17      	ldr	r3, [pc, #92]	@ (8000ea0 <shell_add+0x74>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	4917      	ldr	r1, [pc, #92]	@ (8000ea4 <shell_add+0x78>)
 8000e48:	4613      	mov	r3, r2
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	4413      	add	r3, r2
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	440b      	add	r3, r1
 8000e52:	7bfa      	ldrb	r2, [r7, #15]
 8000e54:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 8000e56:	4b12      	ldr	r3, [pc, #72]	@ (8000ea0 <shell_add+0x74>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	4912      	ldr	r1, [pc, #72]	@ (8000ea4 <shell_add+0x78>)
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	4413      	add	r3, r2
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	440b      	add	r3, r1
 8000e66:	3304      	adds	r3, #4
 8000e68:	68ba      	ldr	r2, [r7, #8]
 8000e6a:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <shell_add+0x74>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	490c      	ldr	r1, [pc, #48]	@ (8000ea4 <shell_add+0x78>)
 8000e72:	4613      	mov	r3, r2
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	4413      	add	r3, r2
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	3308      	adds	r3, #8
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 8000e82:	4b07      	ldr	r3, [pc, #28]	@ (8000ea0 <shell_add+0x74>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	3301      	adds	r3, #1
 8000e88:	4a05      	ldr	r2, [pc, #20]	@ (8000ea0 <shell_add+0x74>)
 8000e8a:	6013      	str	r3, [r2, #0]
		return 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	e001      	b.n	8000e94 <shell_add+0x68>
	}

	return -1;
 8000e90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3714      	adds	r7, #20
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	20000410 	.word	0x20000410
 8000ea4:	20000414 	.word	0x20000414

08000ea8 <shell_exec>:

static int shell_exec(char * buf) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b090      	sub	sp, #64	@ 0x40
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000eb8:	2300      	movs	r3, #0
 8000eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ebc:	e040      	b.n	8000f40 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 8000ebe:	492d      	ldr	r1, [pc, #180]	@ (8000f74 <shell_exec+0xcc>)
 8000ec0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	4413      	add	r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	440b      	add	r3, r1
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d131      	bne.n	8000f3a <shell_exec+0x92>
			argc = 1;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ee2:	e013      	b.n	8000f0c <shell_exec+0x64>
				if(*p == ' ') {
 8000ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b20      	cmp	r3, #32
 8000eea:	d10c      	bne.n	8000f06 <shell_exec+0x5e>
					*p = '\0';
 8000eec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8000ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ef4:	1c5a      	adds	r2, r3, #1
 8000ef6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000ef8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000efa:	3201      	adds	r2, #1
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	3340      	adds	r3, #64	@ 0x40
 8000f00:	443b      	add	r3, r7
 8000f02:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f08:	3301      	adds	r3, #1
 8000f0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d002      	beq.n	8000f1a <shell_exec+0x72>
 8000f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f16:	2b07      	cmp	r3, #7
 8000f18:	dde4      	ble.n	8000ee4 <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 8000f1a:	4916      	ldr	r1, [pc, #88]	@ (8000f74 <shell_exec+0xcc>)
 8000f1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000f1e:	4613      	mov	r3, r2
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	4413      	add	r3, r2
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	440b      	add	r3, r1
 8000f28:	3304      	adds	r3, #4
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f107 020c 	add.w	r2, r7, #12
 8000f30:	4611      	mov	r1, r2
 8000f32:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000f34:	4798      	blx	r3
 8000f36:	4603      	mov	r3, r0
 8000f38:	e017      	b.n	8000f6a <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000f40:	4b0d      	ldr	r3, [pc, #52]	@ (8000f78 <shell_exec+0xd0>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000f46:	429a      	cmp	r2, r3
 8000f48:	dbb9      	blt.n	8000ebe <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8000f4a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000f4e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f7c <shell_exec+0xd4>)
 8000f50:	2128      	movs	r1, #40	@ 0x28
 8000f52:	480b      	ldr	r0, [pc, #44]	@ (8000f80 <shell_exec+0xd8>)
 8000f54:	f004 fbc8 	bl	80056e8 <sniprintf>
 8000f58:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(print_buffer, size);
 8000f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4807      	ldr	r0, [pc, #28]	@ (8000f80 <shell_exec+0xd8>)
 8000f62:	f7ff feef 	bl	8000d44 <uart_write>
	return -1;
 8000f66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3740      	adds	r7, #64	@ 0x40
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000414 	.word	0x20000414
 8000f78:	20000410 	.word	0x20000410
 8000f7c:	08006928 	.word	0x08006928
 8000f80:	20000714 	.word	0x20000714

08000f84 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run() {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
	int reading = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write(prompt, 2);
 8000f92:	2102      	movs	r1, #2
 8000f94:	482a      	ldr	r0, [pc, #168]	@ (8001040 <shell_run+0xbc>)
 8000f96:	f7ff fed5 	bl	8000d44 <uart_write>
		reading = 1;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	60fb      	str	r3, [r7, #12]

		while(reading) {
 8000f9e:	e047      	b.n	8001030 <shell_run+0xac>
			char c = uart_read();
 8000fa0:	f7ff febe 	bl	8000d20 <uart_read>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 8000fa8:	78fb      	ldrb	r3, [r7, #3]
 8000faa:	2b08      	cmp	r3, #8
 8000fac:	d025      	beq.n	8000ffa <shell_run+0x76>
 8000fae:	2b0d      	cmp	r3, #13
 8000fb0:	d12e      	bne.n	8001010 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 8000fb2:	4a24      	ldr	r2, [pc, #144]	@ (8001044 <shell_run+0xc0>)
 8000fb4:	2128      	movs	r1, #40	@ 0x28
 8000fb6:	4824      	ldr	r0, [pc, #144]	@ (8001048 <shell_run+0xc4>)
 8000fb8:	f004 fb96 	bl	80056e8 <sniprintf>
 8000fbc:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4820      	ldr	r0, [pc, #128]	@ (8001048 <shell_run+0xc4>)
 8000fc6:	f7ff febd 	bl	8000d44 <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	1c5a      	adds	r2, r3, #1
 8000fce:	60ba      	str	r2, [r7, #8]
 8000fd0:	4a1e      	ldr	r2, [pc, #120]	@ (800104c <shell_run+0xc8>)
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 8000fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800104c <shell_run+0xc8>)
 8000fd8:	4a1d      	ldr	r2, [pc, #116]	@ (8001050 <shell_run+0xcc>)
 8000fda:	2128      	movs	r1, #40	@ 0x28
 8000fdc:	481a      	ldr	r0, [pc, #104]	@ (8001048 <shell_run+0xc4>)
 8000fde:	f004 fb83 	bl	80056e8 <sniprintf>
 8000fe2:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4817      	ldr	r0, [pc, #92]	@ (8001048 <shell_run+0xc4>)
 8000fec:	f7ff feaa 	bl	8000d44 <uart_write>
				reading = 0;        //exit read loop
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60bb      	str	r3, [r7, #8]
				break;
 8000ff8:	e01a      	b.n	8001030 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	dd16      	ble.n	800102e <shell_run+0xaa>
					pos--;          //remove it in buffer
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	3b01      	subs	r3, #1
 8001004:	60bb      	str	r3, [r7, #8]

					uart_write(backspace, 3);	// delete the char on the terminal
 8001006:	2103      	movs	r1, #3
 8001008:	4812      	ldr	r0, [pc, #72]	@ (8001054 <shell_run+0xd0>)
 800100a:	f7ff fe9b 	bl	8000d44 <uart_write>
				}
				break;
 800100e:	e00e      	b.n	800102e <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	2b27      	cmp	r3, #39	@ 0x27
 8001014:	dc0c      	bgt.n	8001030 <shell_run+0xac>
					uart_write(&c, 1);
 8001016:	1cfb      	adds	r3, r7, #3
 8001018:	2101      	movs	r1, #1
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff fe92 	bl	8000d44 <uart_write>
					cmd_buffer[pos++] = c; //store
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	1c5a      	adds	r2, r3, #1
 8001024:	60ba      	str	r2, [r7, #8]
 8001026:	78f9      	ldrb	r1, [r7, #3]
 8001028:	4a08      	ldr	r2, [pc, #32]	@ (800104c <shell_run+0xc8>)
 800102a:	54d1      	strb	r1, [r2, r3]
 800102c:	e000      	b.n	8001030 <shell_run+0xac>
				break;
 800102e:	bf00      	nop
		while(reading) {
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d1b4      	bne.n	8000fa0 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 8001036:	4805      	ldr	r0, [pc, #20]	@ (800104c <shell_run+0xc8>)
 8001038:	f7ff ff36 	bl	8000ea8 <shell_exec>
		uart_write(prompt, 2);
 800103c:	e7a9      	b.n	8000f92 <shell_run+0xe>
 800103e:	bf00      	nop
 8001040:	20000008 	.word	0x20000008
 8001044:	08006940 	.word	0x08006940
 8001048:	20000714 	.word	0x20000714
 800104c:	2000073c 	.word	0x2000073c
 8001050:	08006944 	.word	0x08006944
 8001054:	20000004 	.word	0x20000004

08001058 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800105e:	2300      	movs	r3, #0
 8001060:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001062:	4b0c      	ldr	r3, [pc, #48]	@ (8001094 <HAL_Init+0x3c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a0b      	ldr	r2, [pc, #44]	@ (8001094 <HAL_Init+0x3c>)
 8001068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800106c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800106e:	2003      	movs	r0, #3
 8001070:	f000 f8df 	bl	8001232 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001074:	200f      	movs	r0, #15
 8001076:	f7ff fc47 	bl	8000908 <HAL_InitTick>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d002      	beq.n	8001086 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	71fb      	strb	r3, [r7, #7]
 8001084:	e001      	b.n	800108a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001086:	f7ff fc17 	bl	80008b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800108a:	79fb      	ldrb	r3, [r7, #7]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40022000 	.word	0x40022000

08001098 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800109c:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <HAL_IncTick+0x20>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	461a      	mov	r2, r3
 80010a2:	4b06      	ldr	r3, [pc, #24]	@ (80010bc <HAL_IncTick+0x24>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4413      	add	r3, r2
 80010a8:	4a04      	ldr	r2, [pc, #16]	@ (80010bc <HAL_IncTick+0x24>)
 80010aa:	6013      	str	r3, [r2, #0]
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	20000010 	.word	0x20000010
 80010bc:	20000764 	.word	0x20000764

080010c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  return uwTick;
 80010c4:	4b03      	ldr	r3, [pc, #12]	@ (80010d4 <HAL_GetTick+0x14>)
 80010c6:	681b      	ldr	r3, [r3, #0]
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	20000764 	.word	0x20000764

080010d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d8:	b480      	push	{r7}
 80010da:	b085      	sub	sp, #20
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f003 0307 	and.w	r3, r3, #7
 80010e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010e8:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <__NVIC_SetPriorityGrouping+0x44>)
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ee:	68ba      	ldr	r2, [r7, #8]
 80010f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010f4:	4013      	ands	r3, r2
 80010f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001100:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001104:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001108:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800110a:	4a04      	ldr	r2, [pc, #16]	@ (800111c <__NVIC_SetPriorityGrouping+0x44>)
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	60d3      	str	r3, [r2, #12]
}
 8001110:	bf00      	nop
 8001112:	3714      	adds	r7, #20
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	e000ed00 	.word	0xe000ed00

08001120 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001124:	4b04      	ldr	r3, [pc, #16]	@ (8001138 <__NVIC_GetPriorityGrouping+0x18>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	0a1b      	lsrs	r3, r3, #8
 800112a:	f003 0307 	and.w	r3, r3, #7
}
 800112e:	4618      	mov	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114a:	2b00      	cmp	r3, #0
 800114c:	db0b      	blt.n	8001166 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	f003 021f 	and.w	r2, r3, #31
 8001154:	4907      	ldr	r1, [pc, #28]	@ (8001174 <__NVIC_EnableIRQ+0x38>)
 8001156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115a:	095b      	lsrs	r3, r3, #5
 800115c:	2001      	movs	r0, #1
 800115e:	fa00 f202 	lsl.w	r2, r0, r2
 8001162:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001166:	bf00      	nop
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	e000e100 	.word	0xe000e100

08001178 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	6039      	str	r1, [r7, #0]
 8001182:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001188:	2b00      	cmp	r3, #0
 800118a:	db0a      	blt.n	80011a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	b2da      	uxtb	r2, r3
 8001190:	490c      	ldr	r1, [pc, #48]	@ (80011c4 <__NVIC_SetPriority+0x4c>)
 8001192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001196:	0112      	lsls	r2, r2, #4
 8001198:	b2d2      	uxtb	r2, r2
 800119a:	440b      	add	r3, r1
 800119c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011a0:	e00a      	b.n	80011b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4908      	ldr	r1, [pc, #32]	@ (80011c8 <__NVIC_SetPriority+0x50>)
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	f003 030f 	and.w	r3, r3, #15
 80011ae:	3b04      	subs	r3, #4
 80011b0:	0112      	lsls	r2, r2, #4
 80011b2:	b2d2      	uxtb	r2, r2
 80011b4:	440b      	add	r3, r1
 80011b6:	761a      	strb	r2, [r3, #24]
}
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	e000e100 	.word	0xe000e100
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b089      	sub	sp, #36	@ 0x24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f003 0307 	and.w	r3, r3, #7
 80011de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	f1c3 0307 	rsb	r3, r3, #7
 80011e6:	2b04      	cmp	r3, #4
 80011e8:	bf28      	it	cs
 80011ea:	2304      	movcs	r3, #4
 80011ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	3304      	adds	r3, #4
 80011f2:	2b06      	cmp	r3, #6
 80011f4:	d902      	bls.n	80011fc <NVIC_EncodePriority+0x30>
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	3b03      	subs	r3, #3
 80011fa:	e000      	b.n	80011fe <NVIC_EncodePriority+0x32>
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001200:	f04f 32ff 	mov.w	r2, #4294967295
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	43da      	mvns	r2, r3
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	401a      	ands	r2, r3
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001214:	f04f 31ff 	mov.w	r1, #4294967295
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	fa01 f303 	lsl.w	r3, r1, r3
 800121e:	43d9      	mvns	r1, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	4313      	orrs	r3, r2
         );
}
 8001226:	4618      	mov	r0, r3
 8001228:	3724      	adds	r7, #36	@ 0x24
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b082      	sub	sp, #8
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff ff4c 	bl	80010d8 <__NVIC_SetPriorityGrouping>
}
 8001240:	bf00      	nop
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
 8001254:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800125a:	f7ff ff61 	bl	8001120 <__NVIC_GetPriorityGrouping>
 800125e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	68b9      	ldr	r1, [r7, #8]
 8001264:	6978      	ldr	r0, [r7, #20]
 8001266:	f7ff ffb1 	bl	80011cc <NVIC_EncodePriority>
 800126a:	4602      	mov	r2, r0
 800126c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001270:	4611      	mov	r1, r2
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff ff80 	bl	8001178 <__NVIC_SetPriority>
}
 8001278:	bf00      	nop
 800127a:	3718      	adds	r7, #24
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800128a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff ff54 	bl	800113c <__NVIC_EnableIRQ>
}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800129c:	b480      	push	{r7}
 800129e:	b087      	sub	sp, #28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012a6:	2300      	movs	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012aa:	e17f      	b.n	80015ac <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	2101      	movs	r1, #1
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	fa01 f303 	lsl.w	r3, r1, r3
 80012b8:	4013      	ands	r3, r2
 80012ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 8171 	beq.w	80015a6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 0303 	and.w	r3, r3, #3
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d005      	beq.n	80012dc <HAL_GPIO_Init+0x40>
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f003 0303 	and.w	r3, r3, #3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d130      	bne.n	800133e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	2203      	movs	r2, #3
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	43db      	mvns	r3, r3
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	4013      	ands	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	68da      	ldr	r2, [r3, #12]
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	4313      	orrs	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001312:	2201      	movs	r2, #1
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43db      	mvns	r3, r3
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	091b      	lsrs	r3, r3, #4
 8001328:	f003 0201 	and.w	r2, r3, #1
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f003 0303 	and.w	r3, r3, #3
 8001346:	2b03      	cmp	r3, #3
 8001348:	d118      	bne.n	800137c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800134e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001350:	2201      	movs	r2, #1
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	43db      	mvns	r3, r3
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	4013      	ands	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	08db      	lsrs	r3, r3, #3
 8001366:	f003 0201 	and.w	r2, r3, #1
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	4313      	orrs	r3, r2
 8001374:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f003 0303 	and.w	r3, r3, #3
 8001384:	2b03      	cmp	r3, #3
 8001386:	d017      	beq.n	80013b8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	2203      	movs	r2, #3
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	43db      	mvns	r3, r3
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	4013      	ands	r3, r2
 800139e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	689a      	ldr	r2, [r3, #8]
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	693a      	ldr	r2, [r7, #16]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f003 0303 	and.w	r3, r3, #3
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d123      	bne.n	800140c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	08da      	lsrs	r2, r3, #3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	3208      	adds	r2, #8
 80013cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	f003 0307 	and.w	r3, r3, #7
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	220f      	movs	r2, #15
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	4013      	ands	r3, r2
 80013e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	691a      	ldr	r2, [r3, #16]
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	f003 0307 	and.w	r3, r3, #7
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	693a      	ldr	r2, [r7, #16]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	08da      	lsrs	r2, r3, #3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	3208      	adds	r2, #8
 8001406:	6939      	ldr	r1, [r7, #16]
 8001408:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	2203      	movs	r2, #3
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	43db      	mvns	r3, r3
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	4013      	ands	r3, r2
 8001422:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 0203 	and.w	r2, r3, #3
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	4313      	orrs	r3, r2
 8001438:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001448:	2b00      	cmp	r3, #0
 800144a:	f000 80ac 	beq.w	80015a6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800144e:	4b5f      	ldr	r3, [pc, #380]	@ (80015cc <HAL_GPIO_Init+0x330>)
 8001450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001452:	4a5e      	ldr	r2, [pc, #376]	@ (80015cc <HAL_GPIO_Init+0x330>)
 8001454:	f043 0301 	orr.w	r3, r3, #1
 8001458:	6613      	str	r3, [r2, #96]	@ 0x60
 800145a:	4b5c      	ldr	r3, [pc, #368]	@ (80015cc <HAL_GPIO_Init+0x330>)
 800145c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	60bb      	str	r3, [r7, #8]
 8001464:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001466:	4a5a      	ldr	r2, [pc, #360]	@ (80015d0 <HAL_GPIO_Init+0x334>)
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	089b      	lsrs	r3, r3, #2
 800146c:	3302      	adds	r3, #2
 800146e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001472:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	f003 0303 	and.w	r3, r3, #3
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	220f      	movs	r2, #15
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	43db      	mvns	r3, r3
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	4013      	ands	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001490:	d025      	beq.n	80014de <HAL_GPIO_Init+0x242>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a4f      	ldr	r2, [pc, #316]	@ (80015d4 <HAL_GPIO_Init+0x338>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d01f      	beq.n	80014da <HAL_GPIO_Init+0x23e>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a4e      	ldr	r2, [pc, #312]	@ (80015d8 <HAL_GPIO_Init+0x33c>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d019      	beq.n	80014d6 <HAL_GPIO_Init+0x23a>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a4d      	ldr	r2, [pc, #308]	@ (80015dc <HAL_GPIO_Init+0x340>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d013      	beq.n	80014d2 <HAL_GPIO_Init+0x236>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a4c      	ldr	r2, [pc, #304]	@ (80015e0 <HAL_GPIO_Init+0x344>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d00d      	beq.n	80014ce <HAL_GPIO_Init+0x232>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a4b      	ldr	r2, [pc, #300]	@ (80015e4 <HAL_GPIO_Init+0x348>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d007      	beq.n	80014ca <HAL_GPIO_Init+0x22e>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a4a      	ldr	r2, [pc, #296]	@ (80015e8 <HAL_GPIO_Init+0x34c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d101      	bne.n	80014c6 <HAL_GPIO_Init+0x22a>
 80014c2:	2306      	movs	r3, #6
 80014c4:	e00c      	b.n	80014e0 <HAL_GPIO_Init+0x244>
 80014c6:	2307      	movs	r3, #7
 80014c8:	e00a      	b.n	80014e0 <HAL_GPIO_Init+0x244>
 80014ca:	2305      	movs	r3, #5
 80014cc:	e008      	b.n	80014e0 <HAL_GPIO_Init+0x244>
 80014ce:	2304      	movs	r3, #4
 80014d0:	e006      	b.n	80014e0 <HAL_GPIO_Init+0x244>
 80014d2:	2303      	movs	r3, #3
 80014d4:	e004      	b.n	80014e0 <HAL_GPIO_Init+0x244>
 80014d6:	2302      	movs	r3, #2
 80014d8:	e002      	b.n	80014e0 <HAL_GPIO_Init+0x244>
 80014da:	2301      	movs	r3, #1
 80014dc:	e000      	b.n	80014e0 <HAL_GPIO_Init+0x244>
 80014de:	2300      	movs	r3, #0
 80014e0:	697a      	ldr	r2, [r7, #20]
 80014e2:	f002 0203 	and.w	r2, r2, #3
 80014e6:	0092      	lsls	r2, r2, #2
 80014e8:	4093      	lsls	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014f0:	4937      	ldr	r1, [pc, #220]	@ (80015d0 <HAL_GPIO_Init+0x334>)
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	089b      	lsrs	r3, r3, #2
 80014f6:	3302      	adds	r3, #2
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80014fe:	4b3b      	ldr	r3, [pc, #236]	@ (80015ec <HAL_GPIO_Init+0x350>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	43db      	mvns	r3, r3
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	4013      	ands	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d003      	beq.n	8001522 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4313      	orrs	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001522:	4a32      	ldr	r2, [pc, #200]	@ (80015ec <HAL_GPIO_Init+0x350>)
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001528:	4b30      	ldr	r3, [pc, #192]	@ (80015ec <HAL_GPIO_Init+0x350>)
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	43db      	mvns	r3, r3
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	4013      	ands	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d003      	beq.n	800154c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	4313      	orrs	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800154c:	4a27      	ldr	r2, [pc, #156]	@ (80015ec <HAL_GPIO_Init+0x350>)
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001552:	4b26      	ldr	r3, [pc, #152]	@ (80015ec <HAL_GPIO_Init+0x350>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	43db      	mvns	r3, r3
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	4013      	ands	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d003      	beq.n	8001576 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4313      	orrs	r3, r2
 8001574:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001576:	4a1d      	ldr	r2, [pc, #116]	@ (80015ec <HAL_GPIO_Init+0x350>)
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800157c:	4b1b      	ldr	r3, [pc, #108]	@ (80015ec <HAL_GPIO_Init+0x350>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	43db      	mvns	r3, r3
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	4013      	ands	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001594:	2b00      	cmp	r3, #0
 8001596:	d003      	beq.n	80015a0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	4313      	orrs	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015a0:	4a12      	ldr	r2, [pc, #72]	@ (80015ec <HAL_GPIO_Init+0x350>)
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	3301      	adds	r3, #1
 80015aa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	fa22 f303 	lsr.w	r3, r2, r3
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	f47f ae78 	bne.w	80012ac <HAL_GPIO_Init+0x10>
  }
}
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	371c      	adds	r7, #28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40021000 	.word	0x40021000
 80015d0:	40010000 	.word	0x40010000
 80015d4:	48000400 	.word	0x48000400
 80015d8:	48000800 	.word	0x48000800
 80015dc:	48000c00 	.word	0x48000c00
 80015e0:	48001000 	.word	0x48001000
 80015e4:	48001400 	.word	0x48001400
 80015e8:	48001800 	.word	0x48001800
 80015ec:	40010400 	.word	0x40010400

080015f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	460b      	mov	r3, r1
 80015fa:	807b      	strh	r3, [r7, #2]
 80015fc:	4613      	mov	r3, r2
 80015fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001600:	787b      	ldrb	r3, [r7, #1]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001606:	887a      	ldrh	r2, [r7, #2]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800160c:	e002      	b.n	8001614 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800160e:	887a      	ldrh	r2, [r7, #2]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	460b      	mov	r3, r1
 800162a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	695b      	ldr	r3, [r3, #20]
 8001630:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001632:	887a      	ldrh	r2, [r7, #2]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	4013      	ands	r3, r2
 8001638:	041a      	lsls	r2, r3, #16
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	43d9      	mvns	r1, r3
 800163e:	887b      	ldrh	r3, [r7, #2]
 8001640:	400b      	ands	r3, r1
 8001642:	431a      	orrs	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	619a      	str	r2, [r3, #24]
}
 8001648:	bf00      	nop
 800164a:	3714      	adds	r7, #20
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001658:	4b04      	ldr	r3, [pc, #16]	@ (800166c <HAL_PWREx_GetVoltageRange+0x18>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001660:	4618      	mov	r0, r3
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40007000 	.word	0x40007000

08001670 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800167e:	d130      	bne.n	80016e2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001680:	4b23      	ldr	r3, [pc, #140]	@ (8001710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800168c:	d038      	beq.n	8001700 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800168e:	4b20      	ldr	r3, [pc, #128]	@ (8001710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001696:	4a1e      	ldr	r2, [pc, #120]	@ (8001710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001698:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800169c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800169e:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2232      	movs	r2, #50	@ 0x32
 80016a4:	fb02 f303 	mul.w	r3, r2, r3
 80016a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001718 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80016aa:	fba2 2303 	umull	r2, r3, r2, r3
 80016ae:	0c9b      	lsrs	r3, r3, #18
 80016b0:	3301      	adds	r3, #1
 80016b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016b4:	e002      	b.n	80016bc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	3b01      	subs	r3, #1
 80016ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016bc:	4b14      	ldr	r3, [pc, #80]	@ (8001710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016be:	695b      	ldr	r3, [r3, #20]
 80016c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016c8:	d102      	bne.n	80016d0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d1f2      	bne.n	80016b6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016d2:	695b      	ldr	r3, [r3, #20]
 80016d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016dc:	d110      	bne.n	8001700 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e00f      	b.n	8001702 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80016e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80016ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016ee:	d007      	beq.n	8001700 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80016f0:	4b07      	ldr	r3, [pc, #28]	@ (8001710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80016f8:	4a05      	ldr	r2, [pc, #20]	@ (8001710 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016fe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	40007000 	.word	0x40007000
 8001714:	20000000 	.word	0x20000000
 8001718:	431bde83 	.word	0x431bde83

0800171c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b088      	sub	sp, #32
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e3ca      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800172e:	4b97      	ldr	r3, [pc, #604]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f003 030c 	and.w	r3, r3, #12
 8001736:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001738:	4b94      	ldr	r3, [pc, #592]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	f003 0303 	and.w	r3, r3, #3
 8001740:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 0310 	and.w	r3, r3, #16
 800174a:	2b00      	cmp	r3, #0
 800174c:	f000 80e4 	beq.w	8001918 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d007      	beq.n	8001766 <HAL_RCC_OscConfig+0x4a>
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	2b0c      	cmp	r3, #12
 800175a:	f040 808b 	bne.w	8001874 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	2b01      	cmp	r3, #1
 8001762:	f040 8087 	bne.w	8001874 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001766:	4b89      	ldr	r3, [pc, #548]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d005      	beq.n	800177e <HAL_RCC_OscConfig+0x62>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d101      	bne.n	800177e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e3a2      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6a1a      	ldr	r2, [r3, #32]
 8001782:	4b82      	ldr	r3, [pc, #520]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0308 	and.w	r3, r3, #8
 800178a:	2b00      	cmp	r3, #0
 800178c:	d004      	beq.n	8001798 <HAL_RCC_OscConfig+0x7c>
 800178e:	4b7f      	ldr	r3, [pc, #508]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001796:	e005      	b.n	80017a4 <HAL_RCC_OscConfig+0x88>
 8001798:	4b7c      	ldr	r3, [pc, #496]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 800179a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800179e:	091b      	lsrs	r3, r3, #4
 80017a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d223      	bcs.n	80017f0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6a1b      	ldr	r3, [r3, #32]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fd87 	bl	80022c0 <RCC_SetFlashLatencyFromMSIRange>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e383      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017bc:	4b73      	ldr	r3, [pc, #460]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a72      	ldr	r2, [pc, #456]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80017c2:	f043 0308 	orr.w	r3, r3, #8
 80017c6:	6013      	str	r3, [r2, #0]
 80017c8:	4b70      	ldr	r3, [pc, #448]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	496d      	ldr	r1, [pc, #436]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80017d6:	4313      	orrs	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017da:	4b6c      	ldr	r3, [pc, #432]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	021b      	lsls	r3, r3, #8
 80017e8:	4968      	ldr	r1, [pc, #416]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80017ea:	4313      	orrs	r3, r2
 80017ec:	604b      	str	r3, [r1, #4]
 80017ee:	e025      	b.n	800183c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017f0:	4b66      	ldr	r3, [pc, #408]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a65      	ldr	r2, [pc, #404]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80017f6:	f043 0308 	orr.w	r3, r3, #8
 80017fa:	6013      	str	r3, [r2, #0]
 80017fc:	4b63      	ldr	r3, [pc, #396]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6a1b      	ldr	r3, [r3, #32]
 8001808:	4960      	ldr	r1, [pc, #384]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 800180a:	4313      	orrs	r3, r2
 800180c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800180e:	4b5f      	ldr	r3, [pc, #380]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	021b      	lsls	r3, r3, #8
 800181c:	495b      	ldr	r1, [pc, #364]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 800181e:	4313      	orrs	r3, r2
 8001820:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d109      	bne.n	800183c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6a1b      	ldr	r3, [r3, #32]
 800182c:	4618      	mov	r0, r3
 800182e:	f000 fd47 	bl	80022c0 <RCC_SetFlashLatencyFromMSIRange>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e343      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800183c:	f000 fc4a 	bl	80020d4 <HAL_RCC_GetSysClockFreq>
 8001840:	4602      	mov	r2, r0
 8001842:	4b52      	ldr	r3, [pc, #328]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	091b      	lsrs	r3, r3, #4
 8001848:	f003 030f 	and.w	r3, r3, #15
 800184c:	4950      	ldr	r1, [pc, #320]	@ (8001990 <HAL_RCC_OscConfig+0x274>)
 800184e:	5ccb      	ldrb	r3, [r1, r3]
 8001850:	f003 031f 	and.w	r3, r3, #31
 8001854:	fa22 f303 	lsr.w	r3, r2, r3
 8001858:	4a4e      	ldr	r2, [pc, #312]	@ (8001994 <HAL_RCC_OscConfig+0x278>)
 800185a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800185c:	4b4e      	ldr	r3, [pc, #312]	@ (8001998 <HAL_RCC_OscConfig+0x27c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff f851 	bl	8000908 <HAL_InitTick>
 8001866:	4603      	mov	r3, r0
 8001868:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800186a:	7bfb      	ldrb	r3, [r7, #15]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d052      	beq.n	8001916 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001870:	7bfb      	ldrb	r3, [r7, #15]
 8001872:	e327      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d032      	beq.n	80018e2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800187c:	4b43      	ldr	r3, [pc, #268]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a42      	ldr	r2, [pc, #264]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001882:	f043 0301 	orr.w	r3, r3, #1
 8001886:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001888:	f7ff fc1a 	bl	80010c0 <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001890:	f7ff fc16 	bl	80010c0 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e310      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018a2:	4b3a      	ldr	r3, [pc, #232]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d0f0      	beq.n	8001890 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018ae:	4b37      	ldr	r3, [pc, #220]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a36      	ldr	r2, [pc, #216]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80018b4:	f043 0308 	orr.w	r3, r3, #8
 80018b8:	6013      	str	r3, [r2, #0]
 80018ba:	4b34      	ldr	r3, [pc, #208]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a1b      	ldr	r3, [r3, #32]
 80018c6:	4931      	ldr	r1, [pc, #196]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80018c8:	4313      	orrs	r3, r2
 80018ca:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018cc:	4b2f      	ldr	r3, [pc, #188]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	69db      	ldr	r3, [r3, #28]
 80018d8:	021b      	lsls	r3, r3, #8
 80018da:	492c      	ldr	r1, [pc, #176]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80018dc:	4313      	orrs	r3, r2
 80018de:	604b      	str	r3, [r1, #4]
 80018e0:	e01a      	b.n	8001918 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80018e2:	4b2a      	ldr	r3, [pc, #168]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a29      	ldr	r2, [pc, #164]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 80018e8:	f023 0301 	bic.w	r3, r3, #1
 80018ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018ee:	f7ff fbe7 	bl	80010c0 <HAL_GetTick>
 80018f2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018f6:	f7ff fbe3 	bl	80010c0 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e2dd      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001908:	4b20      	ldr	r3, [pc, #128]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0302 	and.w	r3, r3, #2
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1f0      	bne.n	80018f6 <HAL_RCC_OscConfig+0x1da>
 8001914:	e000      	b.n	8001918 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001916:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0301 	and.w	r3, r3, #1
 8001920:	2b00      	cmp	r3, #0
 8001922:	d074      	beq.n	8001a0e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	2b08      	cmp	r3, #8
 8001928:	d005      	beq.n	8001936 <HAL_RCC_OscConfig+0x21a>
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	2b0c      	cmp	r3, #12
 800192e:	d10e      	bne.n	800194e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	2b03      	cmp	r3, #3
 8001934:	d10b      	bne.n	800194e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001936:	4b15      	ldr	r3, [pc, #84]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d064      	beq.n	8001a0c <HAL_RCC_OscConfig+0x2f0>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d160      	bne.n	8001a0c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e2ba      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001956:	d106      	bne.n	8001966 <HAL_RCC_OscConfig+0x24a>
 8001958:	4b0c      	ldr	r3, [pc, #48]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a0b      	ldr	r2, [pc, #44]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 800195e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001962:	6013      	str	r3, [r2, #0]
 8001964:	e026      	b.n	80019b4 <HAL_RCC_OscConfig+0x298>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800196e:	d115      	bne.n	800199c <HAL_RCC_OscConfig+0x280>
 8001970:	4b06      	ldr	r3, [pc, #24]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a05      	ldr	r2, [pc, #20]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001976:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800197a:	6013      	str	r3, [r2, #0]
 800197c:	4b03      	ldr	r3, [pc, #12]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a02      	ldr	r2, [pc, #8]	@ (800198c <HAL_RCC_OscConfig+0x270>)
 8001982:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001986:	6013      	str	r3, [r2, #0]
 8001988:	e014      	b.n	80019b4 <HAL_RCC_OscConfig+0x298>
 800198a:	bf00      	nop
 800198c:	40021000 	.word	0x40021000
 8001990:	08006954 	.word	0x08006954
 8001994:	20000000 	.word	0x20000000
 8001998:	2000000c 	.word	0x2000000c
 800199c:	4ba0      	ldr	r3, [pc, #640]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a9f      	ldr	r2, [pc, #636]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 80019a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019a6:	6013      	str	r3, [r2, #0]
 80019a8:	4b9d      	ldr	r3, [pc, #628]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a9c      	ldr	r2, [pc, #624]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 80019ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d013      	beq.n	80019e4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019bc:	f7ff fb80 	bl	80010c0 <HAL_GetTick>
 80019c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019c2:	e008      	b.n	80019d6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019c4:	f7ff fb7c 	bl	80010c0 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b64      	cmp	r3, #100	@ 0x64
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e276      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019d6:	4b92      	ldr	r3, [pc, #584]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d0f0      	beq.n	80019c4 <HAL_RCC_OscConfig+0x2a8>
 80019e2:	e014      	b.n	8001a0e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e4:	f7ff fb6c 	bl	80010c0 <HAL_GetTick>
 80019e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019ea:	e008      	b.n	80019fe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019ec:	f7ff fb68 	bl	80010c0 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b64      	cmp	r3, #100	@ 0x64
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e262      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019fe:	4b88      	ldr	r3, [pc, #544]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d1f0      	bne.n	80019ec <HAL_RCC_OscConfig+0x2d0>
 8001a0a:	e000      	b.n	8001a0e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d060      	beq.n	8001adc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	2b04      	cmp	r3, #4
 8001a1e:	d005      	beq.n	8001a2c <HAL_RCC_OscConfig+0x310>
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	2b0c      	cmp	r3, #12
 8001a24:	d119      	bne.n	8001a5a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d116      	bne.n	8001a5a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a2c:	4b7c      	ldr	r3, [pc, #496]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d005      	beq.n	8001a44 <HAL_RCC_OscConfig+0x328>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d101      	bne.n	8001a44 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e23f      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a44:	4b76      	ldr	r3, [pc, #472]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	691b      	ldr	r3, [r3, #16]
 8001a50:	061b      	lsls	r3, r3, #24
 8001a52:	4973      	ldr	r1, [pc, #460]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001a54:	4313      	orrs	r3, r2
 8001a56:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a58:	e040      	b.n	8001adc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d023      	beq.n	8001aaa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a62:	4b6f      	ldr	r3, [pc, #444]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a6e      	ldr	r2, [pc, #440]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001a68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6e:	f7ff fb27 	bl	80010c0 <HAL_GetTick>
 8001a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a74:	e008      	b.n	8001a88 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a76:	f7ff fb23 	bl	80010c0 <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	d901      	bls.n	8001a88 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e21d      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a88:	4b65      	ldr	r3, [pc, #404]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d0f0      	beq.n	8001a76 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a94:	4b62      	ldr	r3, [pc, #392]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	691b      	ldr	r3, [r3, #16]
 8001aa0:	061b      	lsls	r3, r3, #24
 8001aa2:	495f      	ldr	r1, [pc, #380]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	604b      	str	r3, [r1, #4]
 8001aa8:	e018      	b.n	8001adc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aaa:	4b5d      	ldr	r3, [pc, #372]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a5c      	ldr	r2, [pc, #368]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001ab0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ab4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab6:	f7ff fb03 	bl	80010c0 <HAL_GetTick>
 8001aba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001abc:	e008      	b.n	8001ad0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001abe:	f7ff faff 	bl	80010c0 <HAL_GetTick>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e1f9      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ad0:	4b53      	ldr	r3, [pc, #332]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1f0      	bne.n	8001abe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0308 	and.w	r3, r3, #8
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d03c      	beq.n	8001b62 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	695b      	ldr	r3, [r3, #20]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d01c      	beq.n	8001b2a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001af0:	4b4b      	ldr	r3, [pc, #300]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001af2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001af6:	4a4a      	ldr	r2, [pc, #296]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b00:	f7ff fade 	bl	80010c0 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b08:	f7ff fada 	bl	80010c0 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e1d4      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b1a:	4b41      	ldr	r3, [pc, #260]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001b1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d0ef      	beq.n	8001b08 <HAL_RCC_OscConfig+0x3ec>
 8001b28:	e01b      	b.n	8001b62 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001b2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b30:	4a3b      	ldr	r2, [pc, #236]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001b32:	f023 0301 	bic.w	r3, r3, #1
 8001b36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3a:	f7ff fac1 	bl	80010c0 <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b40:	e008      	b.n	8001b54 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b42:	f7ff fabd 	bl	80010c0 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e1b7      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b54:	4b32      	ldr	r3, [pc, #200]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1ef      	bne.n	8001b42 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0304 	and.w	r3, r3, #4
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f000 80a6 	beq.w	8001cbc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b70:	2300      	movs	r3, #0
 8001b72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001b74:	4b2a      	ldr	r3, [pc, #168]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d10d      	bne.n	8001b9c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b80:	4b27      	ldr	r3, [pc, #156]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b84:	4a26      	ldr	r2, [pc, #152]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001b86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b8c:	4b24      	ldr	r3, [pc, #144]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b9c:	4b21      	ldr	r3, [pc, #132]	@ (8001c24 <HAL_RCC_OscConfig+0x508>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d118      	bne.n	8001bda <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ba8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c24 <HAL_RCC_OscConfig+0x508>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a1d      	ldr	r2, [pc, #116]	@ (8001c24 <HAL_RCC_OscConfig+0x508>)
 8001bae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bb2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bb4:	f7ff fa84 	bl	80010c0 <HAL_GetTick>
 8001bb8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bbc:	f7ff fa80 	bl	80010c0 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e17a      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bce:	4b15      	ldr	r3, [pc, #84]	@ (8001c24 <HAL_RCC_OscConfig+0x508>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0f0      	beq.n	8001bbc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d108      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x4d8>
 8001be2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001be8:	4a0d      	ldr	r2, [pc, #52]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001bea:	f043 0301 	orr.w	r3, r3, #1
 8001bee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001bf2:	e029      	b.n	8001c48 <HAL_RCC_OscConfig+0x52c>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	2b05      	cmp	r3, #5
 8001bfa:	d115      	bne.n	8001c28 <HAL_RCC_OscConfig+0x50c>
 8001bfc:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c02:	4a07      	ldr	r2, [pc, #28]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001c04:	f043 0304 	orr.w	r3, r3, #4
 8001c08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c0c:	4b04      	ldr	r3, [pc, #16]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c12:	4a03      	ldr	r2, [pc, #12]	@ (8001c20 <HAL_RCC_OscConfig+0x504>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c1c:	e014      	b.n	8001c48 <HAL_RCC_OscConfig+0x52c>
 8001c1e:	bf00      	nop
 8001c20:	40021000 	.word	0x40021000
 8001c24:	40007000 	.word	0x40007000
 8001c28:	4b9c      	ldr	r3, [pc, #624]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c2e:	4a9b      	ldr	r2, [pc, #620]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001c30:	f023 0301 	bic.w	r3, r3, #1
 8001c34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c38:	4b98      	ldr	r3, [pc, #608]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c3e:	4a97      	ldr	r2, [pc, #604]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001c40:	f023 0304 	bic.w	r3, r3, #4
 8001c44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d016      	beq.n	8001c7e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c50:	f7ff fa36 	bl	80010c0 <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c56:	e00a      	b.n	8001c6e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c58:	f7ff fa32 	bl	80010c0 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e12a      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c6e:	4b8b      	ldr	r3, [pc, #556]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0ed      	beq.n	8001c58 <HAL_RCC_OscConfig+0x53c>
 8001c7c:	e015      	b.n	8001caa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c7e:	f7ff fa1f 	bl	80010c0 <HAL_GetTick>
 8001c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c84:	e00a      	b.n	8001c9c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c86:	f7ff fa1b 	bl	80010c0 <HAL_GetTick>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e113      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c9c:	4b7f      	ldr	r3, [pc, #508]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d1ed      	bne.n	8001c86 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001caa:	7ffb      	ldrb	r3, [r7, #31]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d105      	bne.n	8001cbc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cb0:	4b7a      	ldr	r3, [pc, #488]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb4:	4a79      	ldr	r2, [pc, #484]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001cb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cba:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f000 80fe 	beq.w	8001ec2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	f040 80d0 	bne.w	8001e70 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001cd0:	4b72      	ldr	r3, [pc, #456]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	f003 0203 	and.w	r2, r3, #3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d130      	bne.n	8001d46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	3b01      	subs	r3, #1
 8001cf0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d127      	bne.n	8001d46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d00:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d11f      	bne.n	8001d46 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001d10:	2a07      	cmp	r2, #7
 8001d12:	bf14      	ite	ne
 8001d14:	2201      	movne	r2, #1
 8001d16:	2200      	moveq	r2, #0
 8001d18:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d113      	bne.n	8001d46 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d28:	085b      	lsrs	r3, r3, #1
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d109      	bne.n	8001d46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3c:	085b      	lsrs	r3, r3, #1
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d06e      	beq.n	8001e24 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	2b0c      	cmp	r3, #12
 8001d4a:	d069      	beq.n	8001e20 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001d4c:	4b53      	ldr	r3, [pc, #332]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d105      	bne.n	8001d64 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001d58:	4b50      	ldr	r3, [pc, #320]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e0ad      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001d68:	4b4c      	ldr	r3, [pc, #304]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a4b      	ldr	r2, [pc, #300]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001d6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d72:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d74:	f7ff f9a4 	bl	80010c0 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d7c:	f7ff f9a0 	bl	80010c0 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e09a      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d8e:	4b43      	ldr	r3, [pc, #268]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1f0      	bne.n	8001d7c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d9a:	4b40      	ldr	r3, [pc, #256]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001d9c:	68da      	ldr	r2, [r3, #12]
 8001d9e:	4b40      	ldr	r3, [pc, #256]	@ (8001ea0 <HAL_RCC_OscConfig+0x784>)
 8001da0:	4013      	ands	r3, r2
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001daa:	3a01      	subs	r2, #1
 8001dac:	0112      	lsls	r2, r2, #4
 8001dae:	4311      	orrs	r1, r2
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001db4:	0212      	lsls	r2, r2, #8
 8001db6:	4311      	orrs	r1, r2
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001dbc:	0852      	lsrs	r2, r2, #1
 8001dbe:	3a01      	subs	r2, #1
 8001dc0:	0552      	lsls	r2, r2, #21
 8001dc2:	4311      	orrs	r1, r2
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001dc8:	0852      	lsrs	r2, r2, #1
 8001dca:	3a01      	subs	r2, #1
 8001dcc:	0652      	lsls	r2, r2, #25
 8001dce:	4311      	orrs	r1, r2
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001dd4:	0912      	lsrs	r2, r2, #4
 8001dd6:	0452      	lsls	r2, r2, #17
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	4930      	ldr	r1, [pc, #192]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001de0:	4b2e      	ldr	r3, [pc, #184]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a2d      	ldr	r2, [pc, #180]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001de6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001dea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001dec:	4b2b      	ldr	r3, [pc, #172]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	4a2a      	ldr	r2, [pc, #168]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001df2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001df6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001df8:	f7ff f962 	bl	80010c0 <HAL_GetTick>
 8001dfc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e00:	f7ff f95e 	bl	80010c0 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e058      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e12:	4b22      	ldr	r3, [pc, #136]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d0f0      	beq.n	8001e00 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e1e:	e050      	b.n	8001ec2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e04f      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e24:	4b1d      	ldr	r3, [pc, #116]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d148      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001e30:	4b1a      	ldr	r3, [pc, #104]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a19      	ldr	r2, [pc, #100]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001e36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e3a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e3c:	4b17      	ldr	r3, [pc, #92]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	4a16      	ldr	r2, [pc, #88]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e46:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001e48:	f7ff f93a 	bl	80010c0 <HAL_GetTick>
 8001e4c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e50:	f7ff f936 	bl	80010c0 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e030      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e62:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d0f0      	beq.n	8001e50 <HAL_RCC_OscConfig+0x734>
 8001e6e:	e028      	b.n	8001ec2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	2b0c      	cmp	r3, #12
 8001e74:	d023      	beq.n	8001ebe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e76:	4b09      	ldr	r3, [pc, #36]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a08      	ldr	r2, [pc, #32]	@ (8001e9c <HAL_RCC_OscConfig+0x780>)
 8001e7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e82:	f7ff f91d 	bl	80010c0 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e88:	e00c      	b.n	8001ea4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e8a:	f7ff f919 	bl	80010c0 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d905      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e013      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ea4:	4b09      	ldr	r3, [pc, #36]	@ (8001ecc <HAL_RCC_OscConfig+0x7b0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1ec      	bne.n	8001e8a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001eb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <HAL_RCC_OscConfig+0x7b0>)
 8001eb2:	68da      	ldr	r2, [r3, #12]
 8001eb4:	4905      	ldr	r1, [pc, #20]	@ (8001ecc <HAL_RCC_OscConfig+0x7b0>)
 8001eb6:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <HAL_RCC_OscConfig+0x7b4>)
 8001eb8:	4013      	ands	r3, r2
 8001eba:	60cb      	str	r3, [r1, #12]
 8001ebc:	e001      	b.n	8001ec2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e000      	b.n	8001ec4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3720      	adds	r7, #32
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	feeefffc 	.word	0xfeeefffc

08001ed4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d101      	bne.n	8001ee8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e0e7      	b.n	80020b8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ee8:	4b75      	ldr	r3, [pc, #468]	@ (80020c0 <HAL_RCC_ClockConfig+0x1ec>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0307 	and.w	r3, r3, #7
 8001ef0:	683a      	ldr	r2, [r7, #0]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d910      	bls.n	8001f18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef6:	4b72      	ldr	r3, [pc, #456]	@ (80020c0 <HAL_RCC_ClockConfig+0x1ec>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f023 0207 	bic.w	r2, r3, #7
 8001efe:	4970      	ldr	r1, [pc, #448]	@ (80020c0 <HAL_RCC_ClockConfig+0x1ec>)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f06:	4b6e      	ldr	r3, [pc, #440]	@ (80020c0 <HAL_RCC_ClockConfig+0x1ec>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d001      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e0cf      	b.n	80020b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d010      	beq.n	8001f46 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	4b66      	ldr	r3, [pc, #408]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d908      	bls.n	8001f46 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f34:	4b63      	ldr	r3, [pc, #396]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	4960      	ldr	r1, [pc, #384]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f42:	4313      	orrs	r3, r2
 8001f44:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d04c      	beq.n	8001fec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	2b03      	cmp	r3, #3
 8001f58:	d107      	bne.n	8001f6a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f5a:	4b5a      	ldr	r3, [pc, #360]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d121      	bne.n	8001faa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e0a6      	b.n	80020b8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d107      	bne.n	8001f82 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f72:	4b54      	ldr	r3, [pc, #336]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d115      	bne.n	8001faa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e09a      	b.n	80020b8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d107      	bne.n	8001f9a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f8a:	4b4e      	ldr	r3, [pc, #312]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d109      	bne.n	8001faa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e08e      	b.n	80020b8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f9a:	4b4a      	ldr	r3, [pc, #296]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d101      	bne.n	8001faa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e086      	b.n	80020b8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001faa:	4b46      	ldr	r3, [pc, #280]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f023 0203 	bic.w	r2, r3, #3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	4943      	ldr	r1, [pc, #268]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fbc:	f7ff f880 	bl	80010c0 <HAL_GetTick>
 8001fc0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fc2:	e00a      	b.n	8001fda <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc4:	f7ff f87c 	bl	80010c0 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e06e      	b.n	80020b8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fda:	4b3a      	ldr	r3, [pc, #232]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 020c 	and.w	r2, r3, #12
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d1eb      	bne.n	8001fc4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d010      	beq.n	800201a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	4b31      	ldr	r3, [pc, #196]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002004:	429a      	cmp	r2, r3
 8002006:	d208      	bcs.n	800201a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002008:	4b2e      	ldr	r3, [pc, #184]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	492b      	ldr	r1, [pc, #172]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002016:	4313      	orrs	r3, r2
 8002018:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800201a:	4b29      	ldr	r3, [pc, #164]	@ (80020c0 <HAL_RCC_ClockConfig+0x1ec>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	429a      	cmp	r2, r3
 8002026:	d210      	bcs.n	800204a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002028:	4b25      	ldr	r3, [pc, #148]	@ (80020c0 <HAL_RCC_ClockConfig+0x1ec>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f023 0207 	bic.w	r2, r3, #7
 8002030:	4923      	ldr	r1, [pc, #140]	@ (80020c0 <HAL_RCC_ClockConfig+0x1ec>)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	4313      	orrs	r3, r2
 8002036:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002038:	4b21      	ldr	r3, [pc, #132]	@ (80020c0 <HAL_RCC_ClockConfig+0x1ec>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0307 	and.w	r3, r3, #7
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	429a      	cmp	r2, r3
 8002044:	d001      	beq.n	800204a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e036      	b.n	80020b8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0304 	and.w	r3, r3, #4
 8002052:	2b00      	cmp	r3, #0
 8002054:	d008      	beq.n	8002068 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002056:	4b1b      	ldr	r3, [pc, #108]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	4918      	ldr	r1, [pc, #96]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002064:	4313      	orrs	r3, r2
 8002066:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0308 	and.w	r3, r3, #8
 8002070:	2b00      	cmp	r3, #0
 8002072:	d009      	beq.n	8002088 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002074:	4b13      	ldr	r3, [pc, #76]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	4910      	ldr	r1, [pc, #64]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002084:	4313      	orrs	r3, r2
 8002086:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002088:	f000 f824 	bl	80020d4 <HAL_RCC_GetSysClockFreq>
 800208c:	4602      	mov	r2, r0
 800208e:	4b0d      	ldr	r3, [pc, #52]	@ (80020c4 <HAL_RCC_ClockConfig+0x1f0>)
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	091b      	lsrs	r3, r3, #4
 8002094:	f003 030f 	and.w	r3, r3, #15
 8002098:	490b      	ldr	r1, [pc, #44]	@ (80020c8 <HAL_RCC_ClockConfig+0x1f4>)
 800209a:	5ccb      	ldrb	r3, [r1, r3]
 800209c:	f003 031f 	and.w	r3, r3, #31
 80020a0:	fa22 f303 	lsr.w	r3, r2, r3
 80020a4:	4a09      	ldr	r2, [pc, #36]	@ (80020cc <HAL_RCC_ClockConfig+0x1f8>)
 80020a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80020a8:	4b09      	ldr	r3, [pc, #36]	@ (80020d0 <HAL_RCC_ClockConfig+0x1fc>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7fe fc2b 	bl	8000908 <HAL_InitTick>
 80020b2:	4603      	mov	r3, r0
 80020b4:	72fb      	strb	r3, [r7, #11]

  return status;
 80020b6:	7afb      	ldrb	r3, [r7, #11]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3710      	adds	r7, #16
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40022000 	.word	0x40022000
 80020c4:	40021000 	.word	0x40021000
 80020c8:	08006954 	.word	0x08006954
 80020cc:	20000000 	.word	0x20000000
 80020d0:	2000000c 	.word	0x2000000c

080020d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b089      	sub	sp, #36	@ 0x24
 80020d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80020da:	2300      	movs	r3, #0
 80020dc:	61fb      	str	r3, [r7, #28]
 80020de:	2300      	movs	r3, #0
 80020e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020e2:	4b3e      	ldr	r3, [pc, #248]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x108>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 030c 	and.w	r3, r3, #12
 80020ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020ec:	4b3b      	ldr	r3, [pc, #236]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x108>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d005      	beq.n	8002108 <HAL_RCC_GetSysClockFreq+0x34>
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	2b0c      	cmp	r3, #12
 8002100:	d121      	bne.n	8002146 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d11e      	bne.n	8002146 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002108:	4b34      	ldr	r3, [pc, #208]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x108>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0308 	and.w	r3, r3, #8
 8002110:	2b00      	cmp	r3, #0
 8002112:	d107      	bne.n	8002124 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002114:	4b31      	ldr	r3, [pc, #196]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x108>)
 8002116:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800211a:	0a1b      	lsrs	r3, r3, #8
 800211c:	f003 030f 	and.w	r3, r3, #15
 8002120:	61fb      	str	r3, [r7, #28]
 8002122:	e005      	b.n	8002130 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002124:	4b2d      	ldr	r3, [pc, #180]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x108>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	091b      	lsrs	r3, r3, #4
 800212a:	f003 030f 	and.w	r3, r3, #15
 800212e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002130:	4a2b      	ldr	r2, [pc, #172]	@ (80021e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002138:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d10d      	bne.n	800215c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002144:	e00a      	b.n	800215c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	2b04      	cmp	r3, #4
 800214a:	d102      	bne.n	8002152 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800214c:	4b25      	ldr	r3, [pc, #148]	@ (80021e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800214e:	61bb      	str	r3, [r7, #24]
 8002150:	e004      	b.n	800215c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	2b08      	cmp	r3, #8
 8002156:	d101      	bne.n	800215c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002158:	4b23      	ldr	r3, [pc, #140]	@ (80021e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800215a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	2b0c      	cmp	r3, #12
 8002160:	d134      	bne.n	80021cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002162:	4b1e      	ldr	r3, [pc, #120]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x108>)
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	f003 0303 	and.w	r3, r3, #3
 800216a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	2b02      	cmp	r3, #2
 8002170:	d003      	beq.n	800217a <HAL_RCC_GetSysClockFreq+0xa6>
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	2b03      	cmp	r3, #3
 8002176:	d003      	beq.n	8002180 <HAL_RCC_GetSysClockFreq+0xac>
 8002178:	e005      	b.n	8002186 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800217a:	4b1a      	ldr	r3, [pc, #104]	@ (80021e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800217c:	617b      	str	r3, [r7, #20]
      break;
 800217e:	e005      	b.n	800218c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002180:	4b19      	ldr	r3, [pc, #100]	@ (80021e8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002182:	617b      	str	r3, [r7, #20]
      break;
 8002184:	e002      	b.n	800218c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	617b      	str	r3, [r7, #20]
      break;
 800218a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800218c:	4b13      	ldr	r3, [pc, #76]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x108>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	091b      	lsrs	r3, r3, #4
 8002192:	f003 0307 	and.w	r3, r3, #7
 8002196:	3301      	adds	r3, #1
 8002198:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800219a:	4b10      	ldr	r3, [pc, #64]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x108>)
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	0a1b      	lsrs	r3, r3, #8
 80021a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	fb03 f202 	mul.w	r2, r3, r2
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80021b2:	4b0a      	ldr	r3, [pc, #40]	@ (80021dc <HAL_RCC_GetSysClockFreq+0x108>)
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	0e5b      	lsrs	r3, r3, #25
 80021b8:	f003 0303 	and.w	r3, r3, #3
 80021bc:	3301      	adds	r3, #1
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80021cc:	69bb      	ldr	r3, [r7, #24]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3724      	adds	r7, #36	@ 0x24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	40021000 	.word	0x40021000
 80021e0:	0800696c 	.word	0x0800696c
 80021e4:	00f42400 	.word	0x00f42400
 80021e8:	007a1200 	.word	0x007a1200

080021ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021f0:	4b03      	ldr	r3, [pc, #12]	@ (8002200 <HAL_RCC_GetHCLKFreq+0x14>)
 80021f2:	681b      	ldr	r3, [r3, #0]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	20000000 	.word	0x20000000

08002204 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002208:	f7ff fff0 	bl	80021ec <HAL_RCC_GetHCLKFreq>
 800220c:	4602      	mov	r2, r0
 800220e:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	0a1b      	lsrs	r3, r3, #8
 8002214:	f003 0307 	and.w	r3, r3, #7
 8002218:	4904      	ldr	r1, [pc, #16]	@ (800222c <HAL_RCC_GetPCLK1Freq+0x28>)
 800221a:	5ccb      	ldrb	r3, [r1, r3]
 800221c:	f003 031f 	and.w	r3, r3, #31
 8002220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002224:	4618      	mov	r0, r3
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40021000 	.word	0x40021000
 800222c:	08006964 	.word	0x08006964

08002230 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002234:	f7ff ffda 	bl	80021ec <HAL_RCC_GetHCLKFreq>
 8002238:	4602      	mov	r2, r0
 800223a:	4b06      	ldr	r3, [pc, #24]	@ (8002254 <HAL_RCC_GetPCLK2Freq+0x24>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	0adb      	lsrs	r3, r3, #11
 8002240:	f003 0307 	and.w	r3, r3, #7
 8002244:	4904      	ldr	r1, [pc, #16]	@ (8002258 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002246:	5ccb      	ldrb	r3, [r1, r3]
 8002248:	f003 031f 	and.w	r3, r3, #31
 800224c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002250:	4618      	mov	r0, r3
 8002252:	bd80      	pop	{r7, pc}
 8002254:	40021000 	.word	0x40021000
 8002258:	08006964 	.word	0x08006964

0800225c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	220f      	movs	r2, #15
 800226a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800226c:	4b12      	ldr	r3, [pc, #72]	@ (80022b8 <HAL_RCC_GetClockConfig+0x5c>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 0203 	and.w	r2, r3, #3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002278:	4b0f      	ldr	r3, [pc, #60]	@ (80022b8 <HAL_RCC_GetClockConfig+0x5c>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002284:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <HAL_RCC_GetClockConfig+0x5c>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002290:	4b09      	ldr	r3, [pc, #36]	@ (80022b8 <HAL_RCC_GetClockConfig+0x5c>)
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	08db      	lsrs	r3, r3, #3
 8002296:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800229e:	4b07      	ldr	r3, [pc, #28]	@ (80022bc <HAL_RCC_GetClockConfig+0x60>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0207 	and.w	r2, r3, #7
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	601a      	str	r2, [r3, #0]
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	40021000 	.word	0x40021000
 80022bc:	40022000 	.word	0x40022000

080022c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80022c8:	2300      	movs	r3, #0
 80022ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80022cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d003      	beq.n	80022e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80022d8:	f7ff f9bc 	bl	8001654 <HAL_PWREx_GetVoltageRange>
 80022dc:	6178      	str	r0, [r7, #20]
 80022de:	e014      	b.n	800230a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80022e0:	4b25      	ldr	r3, [pc, #148]	@ (8002378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e4:	4a24      	ldr	r2, [pc, #144]	@ (8002378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80022ec:	4b22      	ldr	r3, [pc, #136]	@ (8002378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80022f8:	f7ff f9ac 	bl	8001654 <HAL_PWREx_GetVoltageRange>
 80022fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80022fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002302:	4a1d      	ldr	r2, [pc, #116]	@ (8002378 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002308:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002310:	d10b      	bne.n	800232a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2b80      	cmp	r3, #128	@ 0x80
 8002316:	d919      	bls.n	800234c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2ba0      	cmp	r3, #160	@ 0xa0
 800231c:	d902      	bls.n	8002324 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800231e:	2302      	movs	r3, #2
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	e013      	b.n	800234c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002324:	2301      	movs	r3, #1
 8002326:	613b      	str	r3, [r7, #16]
 8002328:	e010      	b.n	800234c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2b80      	cmp	r3, #128	@ 0x80
 800232e:	d902      	bls.n	8002336 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002330:	2303      	movs	r3, #3
 8002332:	613b      	str	r3, [r7, #16]
 8002334:	e00a      	b.n	800234c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b80      	cmp	r3, #128	@ 0x80
 800233a:	d102      	bne.n	8002342 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800233c:	2302      	movs	r3, #2
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	e004      	b.n	800234c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2b70      	cmp	r3, #112	@ 0x70
 8002346:	d101      	bne.n	800234c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002348:	2301      	movs	r3, #1
 800234a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800234c:	4b0b      	ldr	r3, [pc, #44]	@ (800237c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f023 0207 	bic.w	r2, r3, #7
 8002354:	4909      	ldr	r1, [pc, #36]	@ (800237c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	4313      	orrs	r3, r2
 800235a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800235c:	4b07      	ldr	r3, [pc, #28]	@ (800237c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	429a      	cmp	r2, r3
 8002368:	d001      	beq.n	800236e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e000      	b.n	8002370 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3718      	adds	r7, #24
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40021000 	.word	0x40021000
 800237c:	40022000 	.word	0x40022000

08002380 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b086      	sub	sp, #24
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002388:	2300      	movs	r3, #0
 800238a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800238c:	2300      	movs	r3, #0
 800238e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002398:	2b00      	cmp	r3, #0
 800239a:	d041      	beq.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80023a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80023a4:	d02a      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80023a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80023aa:	d824      	bhi.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80023ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80023b0:	d008      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80023b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80023b6:	d81e      	bhi.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00a      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80023bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023c0:	d010      	beq.n	80023e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80023c2:	e018      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80023c4:	4b86      	ldr	r3, [pc, #536]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	4a85      	ldr	r2, [pc, #532]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80023ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023d0:	e015      	b.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3304      	adds	r3, #4
 80023d6:	2100      	movs	r1, #0
 80023d8:	4618      	mov	r0, r3
 80023da:	f000 fabb 	bl	8002954 <RCCEx_PLLSAI1_Config>
 80023de:	4603      	mov	r3, r0
 80023e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023e2:	e00c      	b.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	3320      	adds	r3, #32
 80023e8:	2100      	movs	r1, #0
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 fba6 	bl	8002b3c <RCCEx_PLLSAI2_Config>
 80023f0:	4603      	mov	r3, r0
 80023f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023f4:	e003      	b.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	74fb      	strb	r3, [r7, #19]
      break;
 80023fa:	e000      	b.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80023fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80023fe:	7cfb      	ldrb	r3, [r7, #19]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d10b      	bne.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002404:	4b76      	ldr	r3, [pc, #472]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800240a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002412:	4973      	ldr	r1, [pc, #460]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002414:	4313      	orrs	r3, r2
 8002416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800241a:	e001      	b.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800241c:	7cfb      	ldrb	r3, [r7, #19]
 800241e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d041      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002430:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002434:	d02a      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002436:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800243a:	d824      	bhi.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800243c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002440:	d008      	beq.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002442:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002446:	d81e      	bhi.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002448:	2b00      	cmp	r3, #0
 800244a:	d00a      	beq.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800244c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002450:	d010      	beq.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002452:	e018      	b.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002454:	4b62      	ldr	r3, [pc, #392]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	4a61      	ldr	r2, [pc, #388]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800245a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800245e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002460:	e015      	b.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3304      	adds	r3, #4
 8002466:	2100      	movs	r1, #0
 8002468:	4618      	mov	r0, r3
 800246a:	f000 fa73 	bl	8002954 <RCCEx_PLLSAI1_Config>
 800246e:	4603      	mov	r3, r0
 8002470:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002472:	e00c      	b.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3320      	adds	r3, #32
 8002478:	2100      	movs	r1, #0
 800247a:	4618      	mov	r0, r3
 800247c:	f000 fb5e 	bl	8002b3c <RCCEx_PLLSAI2_Config>
 8002480:	4603      	mov	r3, r0
 8002482:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002484:	e003      	b.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	74fb      	strb	r3, [r7, #19]
      break;
 800248a:	e000      	b.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800248c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800248e:	7cfb      	ldrb	r3, [r7, #19]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10b      	bne.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002494:	4b52      	ldr	r3, [pc, #328]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800249a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80024a2:	494f      	ldr	r1, [pc, #316]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024a4:	4313      	orrs	r3, r2
 80024a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80024aa:	e001      	b.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024ac:	7cfb      	ldrb	r3, [r7, #19]
 80024ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 80a0 	beq.w	80025fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024be:	2300      	movs	r3, #0
 80024c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80024c2:	4b47      	ldr	r3, [pc, #284]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80024d2:	2300      	movs	r3, #0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d00d      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024d8:	4b41      	ldr	r3, [pc, #260]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024dc:	4a40      	ldr	r2, [pc, #256]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80024e4:	4b3e      	ldr	r3, [pc, #248]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ec:	60bb      	str	r3, [r7, #8]
 80024ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024f0:	2301      	movs	r3, #1
 80024f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024f4:	4b3b      	ldr	r3, [pc, #236]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a3a      	ldr	r2, [pc, #232]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80024fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002500:	f7fe fdde 	bl	80010c0 <HAL_GetTick>
 8002504:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002506:	e009      	b.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002508:	f7fe fdda 	bl	80010c0 <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	2b02      	cmp	r3, #2
 8002514:	d902      	bls.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	74fb      	strb	r3, [r7, #19]
        break;
 800251a:	e005      	b.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800251c:	4b31      	ldr	r3, [pc, #196]	@ (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002524:	2b00      	cmp	r3, #0
 8002526:	d0ef      	beq.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002528:	7cfb      	ldrb	r3, [r7, #19]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d15c      	bne.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800252e:	4b2c      	ldr	r3, [pc, #176]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002530:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002534:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002538:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d01f      	beq.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	429a      	cmp	r2, r3
 800254a:	d019      	beq.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800254c:	4b24      	ldr	r3, [pc, #144]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800254e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002552:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002556:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002558:	4b21      	ldr	r3, [pc, #132]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800255a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800255e:	4a20      	ldr	r2, [pc, #128]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002560:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002564:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002568:	4b1d      	ldr	r3, [pc, #116]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800256a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800256e:	4a1c      	ldr	r2, [pc, #112]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002570:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002574:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002578:	4a19      	ldr	r2, [pc, #100]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d016      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800258a:	f7fe fd99 	bl	80010c0 <HAL_GetTick>
 800258e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002590:	e00b      	b.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002592:	f7fe fd95 	bl	80010c0 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d902      	bls.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	74fb      	strb	r3, [r7, #19]
            break;
 80025a8:	e006      	b.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025aa:	4b0d      	ldr	r3, [pc, #52]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d0ec      	beq.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80025b8:	7cfb      	ldrb	r3, [r7, #19]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10c      	bne.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025be:	4b08      	ldr	r3, [pc, #32]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025ce:	4904      	ldr	r1, [pc, #16]	@ (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80025d6:	e009      	b.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80025d8:	7cfb      	ldrb	r3, [r7, #19]
 80025da:	74bb      	strb	r3, [r7, #18]
 80025dc:	e006      	b.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80025de:	bf00      	nop
 80025e0:	40021000 	.word	0x40021000
 80025e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025e8:	7cfb      	ldrb	r3, [r7, #19]
 80025ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025ec:	7c7b      	ldrb	r3, [r7, #17]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d105      	bne.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025f2:	4b9e      	ldr	r3, [pc, #632]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f6:	4a9d      	ldr	r2, [pc, #628]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00a      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800260a:	4b98      	ldr	r3, [pc, #608]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800260c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002610:	f023 0203 	bic.w	r2, r3, #3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002618:	4994      	ldr	r1, [pc, #592]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800261a:	4313      	orrs	r3, r2
 800261c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00a      	beq.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800262c:	4b8f      	ldr	r3, [pc, #572]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800262e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002632:	f023 020c 	bic.w	r2, r3, #12
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800263a:	498c      	ldr	r1, [pc, #560]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800263c:	4313      	orrs	r3, r2
 800263e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0304 	and.w	r3, r3, #4
 800264a:	2b00      	cmp	r3, #0
 800264c:	d00a      	beq.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800264e:	4b87      	ldr	r3, [pc, #540]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002654:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265c:	4983      	ldr	r1, [pc, #524]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800265e:	4313      	orrs	r3, r2
 8002660:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0308 	and.w	r3, r3, #8
 800266c:	2b00      	cmp	r3, #0
 800266e:	d00a      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002670:	4b7e      	ldr	r3, [pc, #504]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002676:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800267e:	497b      	ldr	r1, [pc, #492]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002680:	4313      	orrs	r3, r2
 8002682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0310 	and.w	r3, r3, #16
 800268e:	2b00      	cmp	r3, #0
 8002690:	d00a      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002692:	4b76      	ldr	r3, [pc, #472]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002698:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026a0:	4972      	ldr	r1, [pc, #456]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0320 	and.w	r3, r3, #32
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d00a      	beq.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026b4:	4b6d      	ldr	r3, [pc, #436]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c2:	496a      	ldr	r1, [pc, #424]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026c4:	4313      	orrs	r3, r2
 80026c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00a      	beq.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026d6:	4b65      	ldr	r3, [pc, #404]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026e4:	4961      	ldr	r1, [pc, #388]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d00a      	beq.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80026f8:	4b5c      	ldr	r3, [pc, #368]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002706:	4959      	ldr	r1, [pc, #356]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002708:	4313      	orrs	r3, r2
 800270a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002716:	2b00      	cmp	r3, #0
 8002718:	d00a      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800271a:	4b54      	ldr	r3, [pc, #336]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800271c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002720:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002728:	4950      	ldr	r1, [pc, #320]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800272a:	4313      	orrs	r3, r2
 800272c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00a      	beq.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800273c:	4b4b      	ldr	r3, [pc, #300]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800273e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002742:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800274a:	4948      	ldr	r1, [pc, #288]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800274c:	4313      	orrs	r3, r2
 800274e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00a      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800275e:	4b43      	ldr	r3, [pc, #268]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002764:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800276c:	493f      	ldr	r1, [pc, #252]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800276e:	4313      	orrs	r3, r2
 8002770:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d028      	beq.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002780:	4b3a      	ldr	r3, [pc, #232]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002786:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800278e:	4937      	ldr	r1, [pc, #220]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002790:	4313      	orrs	r3, r2
 8002792:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800279a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800279e:	d106      	bne.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027a0:	4b32      	ldr	r3, [pc, #200]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	4a31      	ldr	r2, [pc, #196]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027aa:	60d3      	str	r3, [r2, #12]
 80027ac:	e011      	b.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80027b6:	d10c      	bne.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	3304      	adds	r3, #4
 80027bc:	2101      	movs	r1, #1
 80027be:	4618      	mov	r0, r3
 80027c0:	f000 f8c8 	bl	8002954 <RCCEx_PLLSAI1_Config>
 80027c4:	4603      	mov	r3, r0
 80027c6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80027c8:	7cfb      	ldrb	r3, [r7, #19]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80027ce:	7cfb      	ldrb	r3, [r7, #19]
 80027d0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d028      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80027de:	4b23      	ldr	r3, [pc, #140]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ec:	491f      	ldr	r1, [pc, #124]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80027fc:	d106      	bne.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027fe:	4b1b      	ldr	r3, [pc, #108]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	4a1a      	ldr	r2, [pc, #104]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002804:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002808:	60d3      	str	r3, [r2, #12]
 800280a:	e011      	b.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002810:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002814:	d10c      	bne.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	3304      	adds	r3, #4
 800281a:	2101      	movs	r1, #1
 800281c:	4618      	mov	r0, r3
 800281e:	f000 f899 	bl	8002954 <RCCEx_PLLSAI1_Config>
 8002822:	4603      	mov	r3, r0
 8002824:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002826:	7cfb      	ldrb	r3, [r7, #19]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800282c:	7cfb      	ldrb	r3, [r7, #19]
 800282e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d02b      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800283c:	4b0b      	ldr	r3, [pc, #44]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800283e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002842:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800284a:	4908      	ldr	r1, [pc, #32]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800284c:	4313      	orrs	r3, r2
 800284e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002856:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800285a:	d109      	bne.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800285c:	4b03      	ldr	r3, [pc, #12]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	4a02      	ldr	r2, [pc, #8]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002866:	60d3      	str	r3, [r2, #12]
 8002868:	e014      	b.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800286a:	bf00      	nop
 800286c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002874:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002878:	d10c      	bne.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	3304      	adds	r3, #4
 800287e:	2101      	movs	r1, #1
 8002880:	4618      	mov	r0, r3
 8002882:	f000 f867 	bl	8002954 <RCCEx_PLLSAI1_Config>
 8002886:	4603      	mov	r3, r0
 8002888:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800288a:	7cfb      	ldrb	r3, [r7, #19]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002890:	7cfb      	ldrb	r3, [r7, #19]
 8002892:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d02f      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80028a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028a6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80028ae:	4928      	ldr	r1, [pc, #160]	@ (8002950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80028ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80028be:	d10d      	bne.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	3304      	adds	r3, #4
 80028c4:	2102      	movs	r1, #2
 80028c6:	4618      	mov	r0, r3
 80028c8:	f000 f844 	bl	8002954 <RCCEx_PLLSAI1_Config>
 80028cc:	4603      	mov	r3, r0
 80028ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028d0:	7cfb      	ldrb	r3, [r7, #19]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d014      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80028d6:	7cfb      	ldrb	r3, [r7, #19]
 80028d8:	74bb      	strb	r3, [r7, #18]
 80028da:	e011      	b.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80028e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028e4:	d10c      	bne.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	3320      	adds	r3, #32
 80028ea:	2102      	movs	r1, #2
 80028ec:	4618      	mov	r0, r3
 80028ee:	f000 f925 	bl	8002b3c <RCCEx_PLLSAI2_Config>
 80028f2:	4603      	mov	r3, r0
 80028f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028f6:	7cfb      	ldrb	r3, [r7, #19]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80028fc:	7cfb      	ldrb	r3, [r7, #19]
 80028fe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d00a      	beq.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800290c:	4b10      	ldr	r3, [pc, #64]	@ (8002950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800290e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002912:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800291a:	490d      	ldr	r1, [pc, #52]	@ (8002950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800291c:	4313      	orrs	r3, r2
 800291e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00b      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800292e:	4b08      	ldr	r3, [pc, #32]	@ (8002950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002934:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800293e:	4904      	ldr	r1, [pc, #16]	@ (8002950 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002940:	4313      	orrs	r3, r2
 8002942:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002946:	7cbb      	ldrb	r3, [r7, #18]
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40021000 	.word	0x40021000

08002954 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800295e:	2300      	movs	r3, #0
 8002960:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002962:	4b75      	ldr	r3, [pc, #468]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d018      	beq.n	80029a0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800296e:	4b72      	ldr	r3, [pc, #456]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	f003 0203 	and.w	r2, r3, #3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	429a      	cmp	r2, r3
 800297c:	d10d      	bne.n	800299a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
       ||
 8002982:	2b00      	cmp	r3, #0
 8002984:	d009      	beq.n	800299a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002986:	4b6c      	ldr	r3, [pc, #432]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	091b      	lsrs	r3, r3, #4
 800298c:	f003 0307 	and.w	r3, r3, #7
 8002990:	1c5a      	adds	r2, r3, #1
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685b      	ldr	r3, [r3, #4]
       ||
 8002996:	429a      	cmp	r2, r3
 8002998:	d047      	beq.n	8002a2a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	73fb      	strb	r3, [r7, #15]
 800299e:	e044      	b.n	8002a2a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d018      	beq.n	80029da <RCCEx_PLLSAI1_Config+0x86>
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d825      	bhi.n	80029f8 <RCCEx_PLLSAI1_Config+0xa4>
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d002      	beq.n	80029b6 <RCCEx_PLLSAI1_Config+0x62>
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d009      	beq.n	80029c8 <RCCEx_PLLSAI1_Config+0x74>
 80029b4:	e020      	b.n	80029f8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80029b6:	4b60      	ldr	r3, [pc, #384]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d11d      	bne.n	80029fe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029c6:	e01a      	b.n	80029fe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80029c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d116      	bne.n	8002a02 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029d8:	e013      	b.n	8002a02 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80029da:	4b57      	ldr	r3, [pc, #348]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10f      	bne.n	8002a06 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029e6:	4b54      	ldr	r3, [pc, #336]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d109      	bne.n	8002a06 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80029f6:	e006      	b.n	8002a06 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	73fb      	strb	r3, [r7, #15]
      break;
 80029fc:	e004      	b.n	8002a08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80029fe:	bf00      	nop
 8002a00:	e002      	b.n	8002a08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a02:	bf00      	nop
 8002a04:	e000      	b.n	8002a08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a06:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a08:	7bfb      	ldrb	r3, [r7, #15]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d10d      	bne.n	8002a2a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a0e:	4b4a      	ldr	r3, [pc, #296]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6819      	ldr	r1, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	011b      	lsls	r3, r3, #4
 8002a22:	430b      	orrs	r3, r1
 8002a24:	4944      	ldr	r1, [pc, #272]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d17d      	bne.n	8002b2c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a30:	4b41      	ldr	r3, [pc, #260]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a40      	ldr	r2, [pc, #256]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a3c:	f7fe fb40 	bl	80010c0 <HAL_GetTick>
 8002a40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a42:	e009      	b.n	8002a58 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a44:	f7fe fb3c 	bl	80010c0 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d902      	bls.n	8002a58 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	73fb      	strb	r3, [r7, #15]
        break;
 8002a56:	e005      	b.n	8002a64 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a58:	4b37      	ldr	r3, [pc, #220]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1ef      	bne.n	8002a44 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d160      	bne.n	8002b2c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d111      	bne.n	8002a94 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a70:	4b31      	ldr	r3, [pc, #196]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002a78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	6892      	ldr	r2, [r2, #8]
 8002a80:	0211      	lsls	r1, r2, #8
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	68d2      	ldr	r2, [r2, #12]
 8002a86:	0912      	lsrs	r2, r2, #4
 8002a88:	0452      	lsls	r2, r2, #17
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	492a      	ldr	r1, [pc, #168]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	610b      	str	r3, [r1, #16]
 8002a92:	e027      	b.n	8002ae4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d112      	bne.n	8002ac0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a9a:	4b27      	ldr	r3, [pc, #156]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002aa2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6892      	ldr	r2, [r2, #8]
 8002aaa:	0211      	lsls	r1, r2, #8
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	6912      	ldr	r2, [r2, #16]
 8002ab0:	0852      	lsrs	r2, r2, #1
 8002ab2:	3a01      	subs	r2, #1
 8002ab4:	0552      	lsls	r2, r2, #21
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	491f      	ldr	r1, [pc, #124]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	610b      	str	r3, [r1, #16]
 8002abe:	e011      	b.n	8002ae4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ac2:	691b      	ldr	r3, [r3, #16]
 8002ac4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002ac8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	6892      	ldr	r2, [r2, #8]
 8002ad0:	0211      	lsls	r1, r2, #8
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	6952      	ldr	r2, [r2, #20]
 8002ad6:	0852      	lsrs	r2, r2, #1
 8002ad8:	3a01      	subs	r2, #1
 8002ada:	0652      	lsls	r2, r2, #25
 8002adc:	430a      	orrs	r2, r1
 8002ade:	4916      	ldr	r1, [pc, #88]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002ae4:	4b14      	ldr	r3, [pc, #80]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a13      	ldr	r2, [pc, #76]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002aee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af0:	f7fe fae6 	bl	80010c0 <HAL_GetTick>
 8002af4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002af6:	e009      	b.n	8002b0c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002af8:	f7fe fae2 	bl	80010c0 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d902      	bls.n	8002b0c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	73fb      	strb	r3, [r7, #15]
          break;
 8002b0a:	e005      	b.n	8002b18 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0ef      	beq.n	8002af8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d106      	bne.n	8002b2c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002b1e:	4b06      	ldr	r3, [pc, #24]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b20:	691a      	ldr	r2, [r3, #16]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	4904      	ldr	r1, [pc, #16]	@ (8002b38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3710      	adds	r7, #16
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	40021000 	.word	0x40021000

08002b3c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b46:	2300      	movs	r3, #0
 8002b48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b4a:	4b6a      	ldr	r3, [pc, #424]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	f003 0303 	and.w	r3, r3, #3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d018      	beq.n	8002b88 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002b56:	4b67      	ldr	r3, [pc, #412]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	f003 0203 	and.w	r2, r3, #3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d10d      	bne.n	8002b82 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
       ||
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d009      	beq.n	8002b82 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002b6e:	4b61      	ldr	r3, [pc, #388]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	091b      	lsrs	r3, r3, #4
 8002b74:	f003 0307 	and.w	r3, r3, #7
 8002b78:	1c5a      	adds	r2, r3, #1
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
       ||
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d047      	beq.n	8002c12 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	73fb      	strb	r3, [r7, #15]
 8002b86:	e044      	b.n	8002c12 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2b03      	cmp	r3, #3
 8002b8e:	d018      	beq.n	8002bc2 <RCCEx_PLLSAI2_Config+0x86>
 8002b90:	2b03      	cmp	r3, #3
 8002b92:	d825      	bhi.n	8002be0 <RCCEx_PLLSAI2_Config+0xa4>
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d002      	beq.n	8002b9e <RCCEx_PLLSAI2_Config+0x62>
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	d009      	beq.n	8002bb0 <RCCEx_PLLSAI2_Config+0x74>
 8002b9c:	e020      	b.n	8002be0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b9e:	4b55      	ldr	r3, [pc, #340]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d11d      	bne.n	8002be6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bae:	e01a      	b.n	8002be6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002bb0:	4b50      	ldr	r3, [pc, #320]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d116      	bne.n	8002bea <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bc0:	e013      	b.n	8002bea <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002bc2:	4b4c      	ldr	r3, [pc, #304]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d10f      	bne.n	8002bee <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002bce:	4b49      	ldr	r3, [pc, #292]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d109      	bne.n	8002bee <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002bde:	e006      	b.n	8002bee <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	73fb      	strb	r3, [r7, #15]
      break;
 8002be4:	e004      	b.n	8002bf0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002be6:	bf00      	nop
 8002be8:	e002      	b.n	8002bf0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002bea:	bf00      	nop
 8002bec:	e000      	b.n	8002bf0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002bee:	bf00      	nop
    }

    if(status == HAL_OK)
 8002bf0:	7bfb      	ldrb	r3, [r7, #15]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10d      	bne.n	8002c12 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002bf6:	4b3f      	ldr	r3, [pc, #252]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6819      	ldr	r1, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	3b01      	subs	r3, #1
 8002c08:	011b      	lsls	r3, r3, #4
 8002c0a:	430b      	orrs	r3, r1
 8002c0c:	4939      	ldr	r1, [pc, #228]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c12:	7bfb      	ldrb	r3, [r7, #15]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d167      	bne.n	8002ce8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002c18:	4b36      	ldr	r3, [pc, #216]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a35      	ldr	r2, [pc, #212]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c24:	f7fe fa4c 	bl	80010c0 <HAL_GetTick>
 8002c28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c2a:	e009      	b.n	8002c40 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c2c:	f7fe fa48 	bl	80010c0 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d902      	bls.n	8002c40 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	73fb      	strb	r3, [r7, #15]
        break;
 8002c3e:	e005      	b.n	8002c4c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c40:	4b2c      	ldr	r3, [pc, #176]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1ef      	bne.n	8002c2c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002c4c:	7bfb      	ldrb	r3, [r7, #15]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d14a      	bne.n	8002ce8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d111      	bne.n	8002c7c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c58:	4b26      	ldr	r3, [pc, #152]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002c60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6892      	ldr	r2, [r2, #8]
 8002c68:	0211      	lsls	r1, r2, #8
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	68d2      	ldr	r2, [r2, #12]
 8002c6e:	0912      	lsrs	r2, r2, #4
 8002c70:	0452      	lsls	r2, r2, #17
 8002c72:	430a      	orrs	r2, r1
 8002c74:	491f      	ldr	r1, [pc, #124]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	614b      	str	r3, [r1, #20]
 8002c7a:	e011      	b.n	8002ca0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c7e:	695b      	ldr	r3, [r3, #20]
 8002c80:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002c84:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	6892      	ldr	r2, [r2, #8]
 8002c8c:	0211      	lsls	r1, r2, #8
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	6912      	ldr	r2, [r2, #16]
 8002c92:	0852      	lsrs	r2, r2, #1
 8002c94:	3a01      	subs	r2, #1
 8002c96:	0652      	lsls	r2, r2, #25
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	4916      	ldr	r1, [pc, #88]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002ca0:	4b14      	ldr	r3, [pc, #80]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a13      	ldr	r2, [pc, #76]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ca6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002caa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cac:	f7fe fa08 	bl	80010c0 <HAL_GetTick>
 8002cb0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002cb2:	e009      	b.n	8002cc8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002cb4:	f7fe fa04 	bl	80010c0 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d902      	bls.n	8002cc8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	73fb      	strb	r3, [r7, #15]
          break;
 8002cc6:	e005      	b.n	8002cd4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0ef      	beq.n	8002cb4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002cd4:	7bfb      	ldrb	r3, [r7, #15]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d106      	bne.n	8002ce8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002cda:	4b06      	ldr	r3, [pc, #24]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cdc:	695a      	ldr	r2, [r3, #20]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	4904      	ldr	r1, [pc, #16]	@ (8002cf4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	40021000 	.word	0x40021000

08002cf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e049      	b.n	8002d9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d106      	bne.n	8002d24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 f841 	bl	8002da6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2202      	movs	r2, #2
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3304      	adds	r3, #4
 8002d34:	4619      	mov	r1, r3
 8002d36:	4610      	mov	r0, r2
 8002d38:	f000 f9e0 	bl	80030fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002da6:	b480      	push	{r7}
 8002da8:	b083      	sub	sp, #12
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
	...

08002dbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d001      	beq.n	8002dd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e04f      	b.n	8002e74 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68da      	ldr	r2, [r3, #12]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f042 0201 	orr.w	r2, r2, #1
 8002dea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a23      	ldr	r2, [pc, #140]	@ (8002e80 <HAL_TIM_Base_Start_IT+0xc4>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d01d      	beq.n	8002e32 <HAL_TIM_Base_Start_IT+0x76>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dfe:	d018      	beq.n	8002e32 <HAL_TIM_Base_Start_IT+0x76>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a1f      	ldr	r2, [pc, #124]	@ (8002e84 <HAL_TIM_Base_Start_IT+0xc8>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d013      	beq.n	8002e32 <HAL_TIM_Base_Start_IT+0x76>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8002e88 <HAL_TIM_Base_Start_IT+0xcc>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d00e      	beq.n	8002e32 <HAL_TIM_Base_Start_IT+0x76>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a1c      	ldr	r2, [pc, #112]	@ (8002e8c <HAL_TIM_Base_Start_IT+0xd0>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d009      	beq.n	8002e32 <HAL_TIM_Base_Start_IT+0x76>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a1b      	ldr	r2, [pc, #108]	@ (8002e90 <HAL_TIM_Base_Start_IT+0xd4>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d004      	beq.n	8002e32 <HAL_TIM_Base_Start_IT+0x76>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a19      	ldr	r2, [pc, #100]	@ (8002e94 <HAL_TIM_Base_Start_IT+0xd8>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d115      	bne.n	8002e5e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	4b17      	ldr	r3, [pc, #92]	@ (8002e98 <HAL_TIM_Base_Start_IT+0xdc>)
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2b06      	cmp	r3, #6
 8002e42:	d015      	beq.n	8002e70 <HAL_TIM_Base_Start_IT+0xb4>
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e4a:	d011      	beq.n	8002e70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f042 0201 	orr.w	r2, r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e5c:	e008      	b.n	8002e70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f042 0201 	orr.w	r2, r2, #1
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	e000      	b.n	8002e72 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e70:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3714      	adds	r7, #20
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	40012c00 	.word	0x40012c00
 8002e84:	40000400 	.word	0x40000400
 8002e88:	40000800 	.word	0x40000800
 8002e8c:	40000c00 	.word	0x40000c00
 8002e90:	40013400 	.word	0x40013400
 8002e94:	40014000 	.word	0x40014000
 8002e98:	00010007 	.word	0x00010007

08002e9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d020      	beq.n	8002f00 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d01b      	beq.n	8002f00 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f06f 0202 	mvn.w	r2, #2
 8002ed0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 f8e9 	bl	80030be <HAL_TIM_IC_CaptureCallback>
 8002eec:	e005      	b.n	8002efa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 f8db 	bl	80030aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f000 f8ec 	bl	80030d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	f003 0304 	and.w	r3, r3, #4
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d020      	beq.n	8002f4c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f003 0304 	and.w	r3, r3, #4
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d01b      	beq.n	8002f4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f06f 0204 	mvn.w	r2, #4
 8002f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2202      	movs	r2, #2
 8002f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f8c3 	bl	80030be <HAL_TIM_IC_CaptureCallback>
 8002f38:	e005      	b.n	8002f46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f8b5 	bl	80030aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 f8c6 	bl	80030d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	f003 0308 	and.w	r3, r3, #8
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d020      	beq.n	8002f98 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f003 0308 	and.w	r3, r3, #8
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d01b      	beq.n	8002f98 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f06f 0208 	mvn.w	r2, #8
 8002f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2204      	movs	r2, #4
 8002f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d003      	beq.n	8002f86 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 f89d 	bl	80030be <HAL_TIM_IC_CaptureCallback>
 8002f84:	e005      	b.n	8002f92 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 f88f 	bl	80030aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 f8a0 	bl	80030d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	f003 0310 	and.w	r3, r3, #16
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d020      	beq.n	8002fe4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f003 0310 	and.w	r3, r3, #16
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d01b      	beq.n	8002fe4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f06f 0210 	mvn.w	r2, #16
 8002fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2208      	movs	r2, #8
 8002fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f000 f877 	bl	80030be <HAL_TIM_IC_CaptureCallback>
 8002fd0:	e005      	b.n	8002fde <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f869 	bl	80030aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f000 f87a 	bl	80030d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00c      	beq.n	8003008 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d007      	beq.n	8003008 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f06f 0201 	mvn.w	r2, #1
 8003000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7fd fc40 	bl	8000888 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800300e:	2b00      	cmp	r3, #0
 8003010:	d104      	bne.n	800301c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00c      	beq.n	8003036 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003022:	2b00      	cmp	r3, #0
 8003024:	d007      	beq.n	8003036 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800302e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 f913 	bl	800325c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00c      	beq.n	800305a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003046:	2b00      	cmp	r3, #0
 8003048:	d007      	beq.n	800305a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 f90b 	bl	8003270 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00c      	beq.n	800307e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800306a:	2b00      	cmp	r3, #0
 800306c:	d007      	beq.n	800307e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f000 f834 	bl	80030e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	f003 0320 	and.w	r3, r3, #32
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00c      	beq.n	80030a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f003 0320 	and.w	r3, r3, #32
 800308e:	2b00      	cmp	r3, #0
 8003090:	d007      	beq.n	80030a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f06f 0220 	mvn.w	r2, #32
 800309a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f000 f8d3 	bl	8003248 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030a2:	bf00      	nop
 80030a4:	3710      	adds	r7, #16
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030aa:	b480      	push	{r7}
 80030ac:	b083      	sub	sp, #12
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030b2:	bf00      	nop
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr

080030be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030be:	b480      	push	{r7}
 80030c0:	b083      	sub	sp, #12
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030c6:	bf00      	nop
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr

080030d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030d2:	b480      	push	{r7}
 80030d4:	b083      	sub	sp, #12
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b083      	sub	sp, #12
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
	...

080030fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a46      	ldr	r2, [pc, #280]	@ (8003228 <TIM_Base_SetConfig+0x12c>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d013      	beq.n	800313c <TIM_Base_SetConfig+0x40>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800311a:	d00f      	beq.n	800313c <TIM_Base_SetConfig+0x40>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a43      	ldr	r2, [pc, #268]	@ (800322c <TIM_Base_SetConfig+0x130>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d00b      	beq.n	800313c <TIM_Base_SetConfig+0x40>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a42      	ldr	r2, [pc, #264]	@ (8003230 <TIM_Base_SetConfig+0x134>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d007      	beq.n	800313c <TIM_Base_SetConfig+0x40>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a41      	ldr	r2, [pc, #260]	@ (8003234 <TIM_Base_SetConfig+0x138>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d003      	beq.n	800313c <TIM_Base_SetConfig+0x40>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a40      	ldr	r2, [pc, #256]	@ (8003238 <TIM_Base_SetConfig+0x13c>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d108      	bne.n	800314e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003142:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	4313      	orrs	r3, r2
 800314c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a35      	ldr	r2, [pc, #212]	@ (8003228 <TIM_Base_SetConfig+0x12c>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d01f      	beq.n	8003196 <TIM_Base_SetConfig+0x9a>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800315c:	d01b      	beq.n	8003196 <TIM_Base_SetConfig+0x9a>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a32      	ldr	r2, [pc, #200]	@ (800322c <TIM_Base_SetConfig+0x130>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d017      	beq.n	8003196 <TIM_Base_SetConfig+0x9a>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a31      	ldr	r2, [pc, #196]	@ (8003230 <TIM_Base_SetConfig+0x134>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d013      	beq.n	8003196 <TIM_Base_SetConfig+0x9a>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a30      	ldr	r2, [pc, #192]	@ (8003234 <TIM_Base_SetConfig+0x138>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d00f      	beq.n	8003196 <TIM_Base_SetConfig+0x9a>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a2f      	ldr	r2, [pc, #188]	@ (8003238 <TIM_Base_SetConfig+0x13c>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d00b      	beq.n	8003196 <TIM_Base_SetConfig+0x9a>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a2e      	ldr	r2, [pc, #184]	@ (800323c <TIM_Base_SetConfig+0x140>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d007      	beq.n	8003196 <TIM_Base_SetConfig+0x9a>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a2d      	ldr	r2, [pc, #180]	@ (8003240 <TIM_Base_SetConfig+0x144>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d003      	beq.n	8003196 <TIM_Base_SetConfig+0x9a>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a2c      	ldr	r2, [pc, #176]	@ (8003244 <TIM_Base_SetConfig+0x148>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d108      	bne.n	80031a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800319c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a16      	ldr	r2, [pc, #88]	@ (8003228 <TIM_Base_SetConfig+0x12c>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d00f      	beq.n	80031f4 <TIM_Base_SetConfig+0xf8>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a18      	ldr	r2, [pc, #96]	@ (8003238 <TIM_Base_SetConfig+0x13c>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d00b      	beq.n	80031f4 <TIM_Base_SetConfig+0xf8>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a17      	ldr	r2, [pc, #92]	@ (800323c <TIM_Base_SetConfig+0x140>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d007      	beq.n	80031f4 <TIM_Base_SetConfig+0xf8>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a16      	ldr	r2, [pc, #88]	@ (8003240 <TIM_Base_SetConfig+0x144>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d003      	beq.n	80031f4 <TIM_Base_SetConfig+0xf8>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a15      	ldr	r2, [pc, #84]	@ (8003244 <TIM_Base_SetConfig+0x148>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d103      	bne.n	80031fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	691a      	ldr	r2, [r3, #16]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	2b01      	cmp	r3, #1
 800320c:	d105      	bne.n	800321a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	f023 0201 	bic.w	r2, r3, #1
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	611a      	str	r2, [r3, #16]
  }
}
 800321a:	bf00      	nop
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40012c00 	.word	0x40012c00
 800322c:	40000400 	.word	0x40000400
 8003230:	40000800 	.word	0x40000800
 8003234:	40000c00 	.word	0x40000c00
 8003238:	40013400 	.word	0x40013400
 800323c:	40014000 	.word	0x40014000
 8003240:	40014400 	.word	0x40014400
 8003244:	40014800 	.word	0x40014800

08003248 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e040      	b.n	8003318 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800329a:	2b00      	cmp	r3, #0
 800329c:	d106      	bne.n	80032ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7fd fcb4 	bl	8000c14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2224      	movs	r2, #36	@ 0x24
 80032b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0201 	bic.w	r2, r2, #1
 80032c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d002      	beq.n	80032d0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 fc32 	bl	8003b34 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f977 	bl	80035c4 <UART_SetConfig>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d101      	bne.n	80032e0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e01b      	b.n	8003318 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	685a      	ldr	r2, [r3, #4]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80032ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	689a      	ldr	r2, [r3, #8]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80032fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f042 0201 	orr.w	r2, r2, #1
 800330e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 fcb1 	bl	8003c78 <UART_CheckIdleState>
 8003316:	4603      	mov	r3, r0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b08a      	sub	sp, #40	@ 0x28
 8003324:	af02      	add	r7, sp, #8
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	603b      	str	r3, [r7, #0]
 800332c:	4613      	mov	r3, r2
 800332e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003334:	2b20      	cmp	r3, #32
 8003336:	d177      	bne.n	8003428 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_UART_Transmit+0x24>
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e070      	b.n	800342a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2221      	movs	r2, #33	@ 0x21
 8003354:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003356:	f7fd feb3 	bl	80010c0 <HAL_GetTick>
 800335a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	88fa      	ldrh	r2, [r7, #6]
 8003360:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	88fa      	ldrh	r2, [r7, #6]
 8003368:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003374:	d108      	bne.n	8003388 <HAL_UART_Transmit+0x68>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d104      	bne.n	8003388 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800337e:	2300      	movs	r3, #0
 8003380:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	61bb      	str	r3, [r7, #24]
 8003386:	e003      	b.n	8003390 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800338c:	2300      	movs	r3, #0
 800338e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003390:	e02f      	b.n	80033f2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	2200      	movs	r2, #0
 800339a:	2180      	movs	r1, #128	@ 0x80
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f000 fd13 	bl	8003dc8 <UART_WaitOnFlagUntilTimeout>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d004      	beq.n	80033b2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2220      	movs	r2, #32
 80033ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e03b      	b.n	800342a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d10b      	bne.n	80033d0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	881a      	ldrh	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033c4:	b292      	uxth	r2, r2
 80033c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	3302      	adds	r3, #2
 80033cc:	61bb      	str	r3, [r7, #24]
 80033ce:	e007      	b.n	80033e0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	781a      	ldrb	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	3301      	adds	r3, #1
 80033de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	3b01      	subs	r3, #1
 80033ea:	b29a      	uxth	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d1c9      	bne.n	8003392 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	9300      	str	r3, [sp, #0]
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	2200      	movs	r2, #0
 8003406:	2140      	movs	r1, #64	@ 0x40
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 fcdd 	bl	8003dc8 <UART_WaitOnFlagUntilTimeout>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d004      	beq.n	800341e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2220      	movs	r2, #32
 8003418:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e005      	b.n	800342a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2220      	movs	r2, #32
 8003422:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	e000      	b.n	800342a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003428:	2302      	movs	r3, #2
  }
}
 800342a:	4618      	mov	r0, r3
 800342c:	3720      	adds	r7, #32
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b08a      	sub	sp, #40	@ 0x28
 8003436:	af02      	add	r7, sp, #8
 8003438:	60f8      	str	r0, [r7, #12]
 800343a:	60b9      	str	r1, [r7, #8]
 800343c:	603b      	str	r3, [r7, #0]
 800343e:	4613      	mov	r3, r2
 8003440:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003448:	2b20      	cmp	r3, #32
 800344a:	f040 80b6 	bne.w	80035ba <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d002      	beq.n	800345a <HAL_UART_Receive+0x28>
 8003454:	88fb      	ldrh	r3, [r7, #6]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e0ae      	b.n	80035bc <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2222      	movs	r2, #34	@ 0x22
 800346a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003474:	f7fd fe24 	bl	80010c0 <HAL_GetTick>
 8003478:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	88fa      	ldrh	r2, [r7, #6]
 800347e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	88fa      	ldrh	r2, [r7, #6]
 8003486:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003492:	d10e      	bne.n	80034b2 <HAL_UART_Receive+0x80>
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d105      	bne.n	80034a8 <HAL_UART_Receive+0x76>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80034a2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80034a6:	e02d      	b.n	8003504 <HAL_UART_Receive+0xd2>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	22ff      	movs	r2, #255	@ 0xff
 80034ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80034b0:	e028      	b.n	8003504 <HAL_UART_Receive+0xd2>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10d      	bne.n	80034d6 <HAL_UART_Receive+0xa4>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d104      	bne.n	80034cc <HAL_UART_Receive+0x9a>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	22ff      	movs	r2, #255	@ 0xff
 80034c6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80034ca:	e01b      	b.n	8003504 <HAL_UART_Receive+0xd2>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	227f      	movs	r2, #127	@ 0x7f
 80034d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80034d4:	e016      	b.n	8003504 <HAL_UART_Receive+0xd2>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034de:	d10d      	bne.n	80034fc <HAL_UART_Receive+0xca>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d104      	bne.n	80034f2 <HAL_UART_Receive+0xc0>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	227f      	movs	r2, #127	@ 0x7f
 80034ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80034f0:	e008      	b.n	8003504 <HAL_UART_Receive+0xd2>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	223f      	movs	r2, #63	@ 0x3f
 80034f6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80034fa:	e003      	b.n	8003504 <HAL_UART_Receive+0xd2>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800350a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003514:	d108      	bne.n	8003528 <HAL_UART_Receive+0xf6>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d104      	bne.n	8003528 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800351e:	2300      	movs	r3, #0
 8003520:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	61bb      	str	r3, [r7, #24]
 8003526:	e003      	b.n	8003530 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800352c:	2300      	movs	r3, #0
 800352e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003530:	e037      	b.n	80035a2 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	2200      	movs	r2, #0
 800353a:	2120      	movs	r1, #32
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f000 fc43 	bl	8003dc8 <UART_WaitOnFlagUntilTimeout>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d005      	beq.n	8003554 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2220      	movs	r2, #32
 800354c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e033      	b.n	80035bc <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10c      	bne.n	8003574 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003560:	b29a      	uxth	r2, r3
 8003562:	8a7b      	ldrh	r3, [r7, #18]
 8003564:	4013      	ands	r3, r2
 8003566:	b29a      	uxth	r2, r3
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	3302      	adds	r3, #2
 8003570:	61bb      	str	r3, [r7, #24]
 8003572:	e00d      	b.n	8003590 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800357a:	b29b      	uxth	r3, r3
 800357c:	b2da      	uxtb	r2, r3
 800357e:	8a7b      	ldrh	r3, [r7, #18]
 8003580:	b2db      	uxtb	r3, r3
 8003582:	4013      	ands	r3, r2
 8003584:	b2da      	uxtb	r2, r3
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	3301      	adds	r3, #1
 800358e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003596:	b29b      	uxth	r3, r3
 8003598:	3b01      	subs	r3, #1
 800359a:	b29a      	uxth	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d1c1      	bne.n	8003532 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2220      	movs	r2, #32
 80035b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80035b6:	2300      	movs	r3, #0
 80035b8:	e000      	b.n	80035bc <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80035ba:	2302      	movs	r3, #2
  }
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3720      	adds	r7, #32
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035c8:	b08a      	sub	sp, #40	@ 0x28
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	689a      	ldr	r2, [r3, #8]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	431a      	orrs	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	431a      	orrs	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	69db      	ldr	r3, [r3, #28]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	4ba4      	ldr	r3, [pc, #656]	@ (8003884 <UART_SetConfig+0x2c0>)
 80035f4:	4013      	ands	r3, r2
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	6812      	ldr	r2, [r2, #0]
 80035fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035fc:	430b      	orrs	r3, r1
 80035fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	68da      	ldr	r2, [r3, #12]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	430a      	orrs	r2, r1
 8003614:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a99      	ldr	r2, [pc, #612]	@ (8003888 <UART_SetConfig+0x2c4>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d004      	beq.n	8003630 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6a1b      	ldr	r3, [r3, #32]
 800362a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800362c:	4313      	orrs	r3, r2
 800362e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003640:	430a      	orrs	r2, r1
 8003642:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a90      	ldr	r2, [pc, #576]	@ (800388c <UART_SetConfig+0x2c8>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d126      	bne.n	800369c <UART_SetConfig+0xd8>
 800364e:	4b90      	ldr	r3, [pc, #576]	@ (8003890 <UART_SetConfig+0x2cc>)
 8003650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003654:	f003 0303 	and.w	r3, r3, #3
 8003658:	2b03      	cmp	r3, #3
 800365a:	d81b      	bhi.n	8003694 <UART_SetConfig+0xd0>
 800365c:	a201      	add	r2, pc, #4	@ (adr r2, 8003664 <UART_SetConfig+0xa0>)
 800365e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003662:	bf00      	nop
 8003664:	08003675 	.word	0x08003675
 8003668:	08003685 	.word	0x08003685
 800366c:	0800367d 	.word	0x0800367d
 8003670:	0800368d 	.word	0x0800368d
 8003674:	2301      	movs	r3, #1
 8003676:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800367a:	e116      	b.n	80038aa <UART_SetConfig+0x2e6>
 800367c:	2302      	movs	r3, #2
 800367e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003682:	e112      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003684:	2304      	movs	r3, #4
 8003686:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800368a:	e10e      	b.n	80038aa <UART_SetConfig+0x2e6>
 800368c:	2308      	movs	r3, #8
 800368e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003692:	e10a      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003694:	2310      	movs	r3, #16
 8003696:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800369a:	e106      	b.n	80038aa <UART_SetConfig+0x2e6>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a7c      	ldr	r2, [pc, #496]	@ (8003894 <UART_SetConfig+0x2d0>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d138      	bne.n	8003718 <UART_SetConfig+0x154>
 80036a6:	4b7a      	ldr	r3, [pc, #488]	@ (8003890 <UART_SetConfig+0x2cc>)
 80036a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ac:	f003 030c 	and.w	r3, r3, #12
 80036b0:	2b0c      	cmp	r3, #12
 80036b2:	d82d      	bhi.n	8003710 <UART_SetConfig+0x14c>
 80036b4:	a201      	add	r2, pc, #4	@ (adr r2, 80036bc <UART_SetConfig+0xf8>)
 80036b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ba:	bf00      	nop
 80036bc:	080036f1 	.word	0x080036f1
 80036c0:	08003711 	.word	0x08003711
 80036c4:	08003711 	.word	0x08003711
 80036c8:	08003711 	.word	0x08003711
 80036cc:	08003701 	.word	0x08003701
 80036d0:	08003711 	.word	0x08003711
 80036d4:	08003711 	.word	0x08003711
 80036d8:	08003711 	.word	0x08003711
 80036dc:	080036f9 	.word	0x080036f9
 80036e0:	08003711 	.word	0x08003711
 80036e4:	08003711 	.word	0x08003711
 80036e8:	08003711 	.word	0x08003711
 80036ec:	08003709 	.word	0x08003709
 80036f0:	2300      	movs	r3, #0
 80036f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036f6:	e0d8      	b.n	80038aa <UART_SetConfig+0x2e6>
 80036f8:	2302      	movs	r3, #2
 80036fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80036fe:	e0d4      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003700:	2304      	movs	r3, #4
 8003702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003706:	e0d0      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003708:	2308      	movs	r3, #8
 800370a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800370e:	e0cc      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003710:	2310      	movs	r3, #16
 8003712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003716:	e0c8      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a5e      	ldr	r2, [pc, #376]	@ (8003898 <UART_SetConfig+0x2d4>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d125      	bne.n	800376e <UART_SetConfig+0x1aa>
 8003722:	4b5b      	ldr	r3, [pc, #364]	@ (8003890 <UART_SetConfig+0x2cc>)
 8003724:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003728:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800372c:	2b30      	cmp	r3, #48	@ 0x30
 800372e:	d016      	beq.n	800375e <UART_SetConfig+0x19a>
 8003730:	2b30      	cmp	r3, #48	@ 0x30
 8003732:	d818      	bhi.n	8003766 <UART_SetConfig+0x1a2>
 8003734:	2b20      	cmp	r3, #32
 8003736:	d00a      	beq.n	800374e <UART_SetConfig+0x18a>
 8003738:	2b20      	cmp	r3, #32
 800373a:	d814      	bhi.n	8003766 <UART_SetConfig+0x1a2>
 800373c:	2b00      	cmp	r3, #0
 800373e:	d002      	beq.n	8003746 <UART_SetConfig+0x182>
 8003740:	2b10      	cmp	r3, #16
 8003742:	d008      	beq.n	8003756 <UART_SetConfig+0x192>
 8003744:	e00f      	b.n	8003766 <UART_SetConfig+0x1a2>
 8003746:	2300      	movs	r3, #0
 8003748:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800374c:	e0ad      	b.n	80038aa <UART_SetConfig+0x2e6>
 800374e:	2302      	movs	r3, #2
 8003750:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003754:	e0a9      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003756:	2304      	movs	r3, #4
 8003758:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800375c:	e0a5      	b.n	80038aa <UART_SetConfig+0x2e6>
 800375e:	2308      	movs	r3, #8
 8003760:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003764:	e0a1      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003766:	2310      	movs	r3, #16
 8003768:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800376c:	e09d      	b.n	80038aa <UART_SetConfig+0x2e6>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a4a      	ldr	r2, [pc, #296]	@ (800389c <UART_SetConfig+0x2d8>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d125      	bne.n	80037c4 <UART_SetConfig+0x200>
 8003778:	4b45      	ldr	r3, [pc, #276]	@ (8003890 <UART_SetConfig+0x2cc>)
 800377a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800377e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003782:	2bc0      	cmp	r3, #192	@ 0xc0
 8003784:	d016      	beq.n	80037b4 <UART_SetConfig+0x1f0>
 8003786:	2bc0      	cmp	r3, #192	@ 0xc0
 8003788:	d818      	bhi.n	80037bc <UART_SetConfig+0x1f8>
 800378a:	2b80      	cmp	r3, #128	@ 0x80
 800378c:	d00a      	beq.n	80037a4 <UART_SetConfig+0x1e0>
 800378e:	2b80      	cmp	r3, #128	@ 0x80
 8003790:	d814      	bhi.n	80037bc <UART_SetConfig+0x1f8>
 8003792:	2b00      	cmp	r3, #0
 8003794:	d002      	beq.n	800379c <UART_SetConfig+0x1d8>
 8003796:	2b40      	cmp	r3, #64	@ 0x40
 8003798:	d008      	beq.n	80037ac <UART_SetConfig+0x1e8>
 800379a:	e00f      	b.n	80037bc <UART_SetConfig+0x1f8>
 800379c:	2300      	movs	r3, #0
 800379e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037a2:	e082      	b.n	80038aa <UART_SetConfig+0x2e6>
 80037a4:	2302      	movs	r3, #2
 80037a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037aa:	e07e      	b.n	80038aa <UART_SetConfig+0x2e6>
 80037ac:	2304      	movs	r3, #4
 80037ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037b2:	e07a      	b.n	80038aa <UART_SetConfig+0x2e6>
 80037b4:	2308      	movs	r3, #8
 80037b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037ba:	e076      	b.n	80038aa <UART_SetConfig+0x2e6>
 80037bc:	2310      	movs	r3, #16
 80037be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80037c2:	e072      	b.n	80038aa <UART_SetConfig+0x2e6>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a35      	ldr	r2, [pc, #212]	@ (80038a0 <UART_SetConfig+0x2dc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d12a      	bne.n	8003824 <UART_SetConfig+0x260>
 80037ce:	4b30      	ldr	r3, [pc, #192]	@ (8003890 <UART_SetConfig+0x2cc>)
 80037d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037dc:	d01a      	beq.n	8003814 <UART_SetConfig+0x250>
 80037de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037e2:	d81b      	bhi.n	800381c <UART_SetConfig+0x258>
 80037e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037e8:	d00c      	beq.n	8003804 <UART_SetConfig+0x240>
 80037ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037ee:	d815      	bhi.n	800381c <UART_SetConfig+0x258>
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d003      	beq.n	80037fc <UART_SetConfig+0x238>
 80037f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037f8:	d008      	beq.n	800380c <UART_SetConfig+0x248>
 80037fa:	e00f      	b.n	800381c <UART_SetConfig+0x258>
 80037fc:	2300      	movs	r3, #0
 80037fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003802:	e052      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003804:	2302      	movs	r3, #2
 8003806:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800380a:	e04e      	b.n	80038aa <UART_SetConfig+0x2e6>
 800380c:	2304      	movs	r3, #4
 800380e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003812:	e04a      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003814:	2308      	movs	r3, #8
 8003816:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800381a:	e046      	b.n	80038aa <UART_SetConfig+0x2e6>
 800381c:	2310      	movs	r3, #16
 800381e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003822:	e042      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a17      	ldr	r2, [pc, #92]	@ (8003888 <UART_SetConfig+0x2c4>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d13a      	bne.n	80038a4 <UART_SetConfig+0x2e0>
 800382e:	4b18      	ldr	r3, [pc, #96]	@ (8003890 <UART_SetConfig+0x2cc>)
 8003830:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003834:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003838:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800383c:	d01a      	beq.n	8003874 <UART_SetConfig+0x2b0>
 800383e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003842:	d81b      	bhi.n	800387c <UART_SetConfig+0x2b8>
 8003844:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003848:	d00c      	beq.n	8003864 <UART_SetConfig+0x2a0>
 800384a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800384e:	d815      	bhi.n	800387c <UART_SetConfig+0x2b8>
 8003850:	2b00      	cmp	r3, #0
 8003852:	d003      	beq.n	800385c <UART_SetConfig+0x298>
 8003854:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003858:	d008      	beq.n	800386c <UART_SetConfig+0x2a8>
 800385a:	e00f      	b.n	800387c <UART_SetConfig+0x2b8>
 800385c:	2300      	movs	r3, #0
 800385e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003862:	e022      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003864:	2302      	movs	r3, #2
 8003866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800386a:	e01e      	b.n	80038aa <UART_SetConfig+0x2e6>
 800386c:	2304      	movs	r3, #4
 800386e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003872:	e01a      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003874:	2308      	movs	r3, #8
 8003876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800387a:	e016      	b.n	80038aa <UART_SetConfig+0x2e6>
 800387c:	2310      	movs	r3, #16
 800387e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003882:	e012      	b.n	80038aa <UART_SetConfig+0x2e6>
 8003884:	efff69f3 	.word	0xefff69f3
 8003888:	40008000 	.word	0x40008000
 800388c:	40013800 	.word	0x40013800
 8003890:	40021000 	.word	0x40021000
 8003894:	40004400 	.word	0x40004400
 8003898:	40004800 	.word	0x40004800
 800389c:	40004c00 	.word	0x40004c00
 80038a0:	40005000 	.word	0x40005000
 80038a4:	2310      	movs	r3, #16
 80038a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a9f      	ldr	r2, [pc, #636]	@ (8003b2c <UART_SetConfig+0x568>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d17a      	bne.n	80039aa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80038b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80038b8:	2b08      	cmp	r3, #8
 80038ba:	d824      	bhi.n	8003906 <UART_SetConfig+0x342>
 80038bc:	a201      	add	r2, pc, #4	@ (adr r2, 80038c4 <UART_SetConfig+0x300>)
 80038be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c2:	bf00      	nop
 80038c4:	080038e9 	.word	0x080038e9
 80038c8:	08003907 	.word	0x08003907
 80038cc:	080038f1 	.word	0x080038f1
 80038d0:	08003907 	.word	0x08003907
 80038d4:	080038f7 	.word	0x080038f7
 80038d8:	08003907 	.word	0x08003907
 80038dc:	08003907 	.word	0x08003907
 80038e0:	08003907 	.word	0x08003907
 80038e4:	080038ff 	.word	0x080038ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038e8:	f7fe fc8c 	bl	8002204 <HAL_RCC_GetPCLK1Freq>
 80038ec:	61f8      	str	r0, [r7, #28]
        break;
 80038ee:	e010      	b.n	8003912 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038f0:	4b8f      	ldr	r3, [pc, #572]	@ (8003b30 <UART_SetConfig+0x56c>)
 80038f2:	61fb      	str	r3, [r7, #28]
        break;
 80038f4:	e00d      	b.n	8003912 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038f6:	f7fe fbed 	bl	80020d4 <HAL_RCC_GetSysClockFreq>
 80038fa:	61f8      	str	r0, [r7, #28]
        break;
 80038fc:	e009      	b.n	8003912 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003902:	61fb      	str	r3, [r7, #28]
        break;
 8003904:	e005      	b.n	8003912 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003910:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	2b00      	cmp	r3, #0
 8003916:	f000 80fb 	beq.w	8003b10 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	685a      	ldr	r2, [r3, #4]
 800391e:	4613      	mov	r3, r2
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	4413      	add	r3, r2
 8003924:	69fa      	ldr	r2, [r7, #28]
 8003926:	429a      	cmp	r2, r3
 8003928:	d305      	bcc.n	8003936 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003930:	69fa      	ldr	r2, [r7, #28]
 8003932:	429a      	cmp	r2, r3
 8003934:	d903      	bls.n	800393e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800393c:	e0e8      	b.n	8003b10 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	2200      	movs	r2, #0
 8003942:	461c      	mov	r4, r3
 8003944:	4615      	mov	r5, r2
 8003946:	f04f 0200 	mov.w	r2, #0
 800394a:	f04f 0300 	mov.w	r3, #0
 800394e:	022b      	lsls	r3, r5, #8
 8003950:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003954:	0222      	lsls	r2, r4, #8
 8003956:	68f9      	ldr	r1, [r7, #12]
 8003958:	6849      	ldr	r1, [r1, #4]
 800395a:	0849      	lsrs	r1, r1, #1
 800395c:	2000      	movs	r0, #0
 800395e:	4688      	mov	r8, r1
 8003960:	4681      	mov	r9, r0
 8003962:	eb12 0a08 	adds.w	sl, r2, r8
 8003966:	eb43 0b09 	adc.w	fp, r3, r9
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	603b      	str	r3, [r7, #0]
 8003972:	607a      	str	r2, [r7, #4]
 8003974:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003978:	4650      	mov	r0, sl
 800397a:	4659      	mov	r1, fp
 800397c:	f7fc fc78 	bl	8000270 <__aeabi_uldivmod>
 8003980:	4602      	mov	r2, r0
 8003982:	460b      	mov	r3, r1
 8003984:	4613      	mov	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800398e:	d308      	bcc.n	80039a2 <UART_SetConfig+0x3de>
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003996:	d204      	bcs.n	80039a2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	60da      	str	r2, [r3, #12]
 80039a0:	e0b6      	b.n	8003b10 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80039a8:	e0b2      	b.n	8003b10 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	69db      	ldr	r3, [r3, #28]
 80039ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039b2:	d15e      	bne.n	8003a72 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80039b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80039b8:	2b08      	cmp	r3, #8
 80039ba:	d828      	bhi.n	8003a0e <UART_SetConfig+0x44a>
 80039bc:	a201      	add	r2, pc, #4	@ (adr r2, 80039c4 <UART_SetConfig+0x400>)
 80039be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039c2:	bf00      	nop
 80039c4:	080039e9 	.word	0x080039e9
 80039c8:	080039f1 	.word	0x080039f1
 80039cc:	080039f9 	.word	0x080039f9
 80039d0:	08003a0f 	.word	0x08003a0f
 80039d4:	080039ff 	.word	0x080039ff
 80039d8:	08003a0f 	.word	0x08003a0f
 80039dc:	08003a0f 	.word	0x08003a0f
 80039e0:	08003a0f 	.word	0x08003a0f
 80039e4:	08003a07 	.word	0x08003a07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039e8:	f7fe fc0c 	bl	8002204 <HAL_RCC_GetPCLK1Freq>
 80039ec:	61f8      	str	r0, [r7, #28]
        break;
 80039ee:	e014      	b.n	8003a1a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039f0:	f7fe fc1e 	bl	8002230 <HAL_RCC_GetPCLK2Freq>
 80039f4:	61f8      	str	r0, [r7, #28]
        break;
 80039f6:	e010      	b.n	8003a1a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039f8:	4b4d      	ldr	r3, [pc, #308]	@ (8003b30 <UART_SetConfig+0x56c>)
 80039fa:	61fb      	str	r3, [r7, #28]
        break;
 80039fc:	e00d      	b.n	8003a1a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039fe:	f7fe fb69 	bl	80020d4 <HAL_RCC_GetSysClockFreq>
 8003a02:	61f8      	str	r0, [r7, #28]
        break;
 8003a04:	e009      	b.n	8003a1a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a0a:	61fb      	str	r3, [r7, #28]
        break;
 8003a0c:	e005      	b.n	8003a1a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003a18:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d077      	beq.n	8003b10 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	005a      	lsls	r2, r3, #1
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	085b      	lsrs	r3, r3, #1
 8003a2a:	441a      	add	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a34:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	2b0f      	cmp	r3, #15
 8003a3a:	d916      	bls.n	8003a6a <UART_SetConfig+0x4a6>
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a42:	d212      	bcs.n	8003a6a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	f023 030f 	bic.w	r3, r3, #15
 8003a4c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	085b      	lsrs	r3, r3, #1
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	f003 0307 	and.w	r3, r3, #7
 8003a58:	b29a      	uxth	r2, r3
 8003a5a:	8afb      	ldrh	r3, [r7, #22]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	8afa      	ldrh	r2, [r7, #22]
 8003a66:	60da      	str	r2, [r3, #12]
 8003a68:	e052      	b.n	8003b10 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003a70:	e04e      	b.n	8003b10 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a72:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003a76:	2b08      	cmp	r3, #8
 8003a78:	d827      	bhi.n	8003aca <UART_SetConfig+0x506>
 8003a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a80 <UART_SetConfig+0x4bc>)
 8003a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a80:	08003aa5 	.word	0x08003aa5
 8003a84:	08003aad 	.word	0x08003aad
 8003a88:	08003ab5 	.word	0x08003ab5
 8003a8c:	08003acb 	.word	0x08003acb
 8003a90:	08003abb 	.word	0x08003abb
 8003a94:	08003acb 	.word	0x08003acb
 8003a98:	08003acb 	.word	0x08003acb
 8003a9c:	08003acb 	.word	0x08003acb
 8003aa0:	08003ac3 	.word	0x08003ac3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003aa4:	f7fe fbae 	bl	8002204 <HAL_RCC_GetPCLK1Freq>
 8003aa8:	61f8      	str	r0, [r7, #28]
        break;
 8003aaa:	e014      	b.n	8003ad6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003aac:	f7fe fbc0 	bl	8002230 <HAL_RCC_GetPCLK2Freq>
 8003ab0:	61f8      	str	r0, [r7, #28]
        break;
 8003ab2:	e010      	b.n	8003ad6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8003b30 <UART_SetConfig+0x56c>)
 8003ab6:	61fb      	str	r3, [r7, #28]
        break;
 8003ab8:	e00d      	b.n	8003ad6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003aba:	f7fe fb0b 	bl	80020d4 <HAL_RCC_GetSysClockFreq>
 8003abe:	61f8      	str	r0, [r7, #28]
        break;
 8003ac0:	e009      	b.n	8003ad6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ac2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ac6:	61fb      	str	r3, [r7, #28]
        break;
 8003ac8:	e005      	b.n	8003ad6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003ad4:	bf00      	nop
    }

    if (pclk != 0U)
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d019      	beq.n	8003b10 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	085a      	lsrs	r2, r3, #1
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	441a      	add	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	2b0f      	cmp	r3, #15
 8003af4:	d909      	bls.n	8003b0a <UART_SetConfig+0x546>
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003afc:	d205      	bcs.n	8003b0a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	b29a      	uxth	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	60da      	str	r2, [r3, #12]
 8003b08:	e002      	b.n	8003b10 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003b1c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3728      	adds	r7, #40	@ 0x28
 8003b24:	46bd      	mov	sp, r7
 8003b26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b2a:	bf00      	nop
 8003b2c:	40008000 	.word	0x40008000
 8003b30:	00f42400 	.word	0x00f42400

08003b34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	f003 0308 	and.w	r3, r3, #8
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00a      	beq.n	8003b5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00a      	beq.n	8003b80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00a      	beq.n	8003ba2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba6:	f003 0304 	and.w	r3, r3, #4
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00a      	beq.n	8003bc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc8:	f003 0310 	and.w	r3, r3, #16
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00a      	beq.n	8003be6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	430a      	orrs	r2, r1
 8003be4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bea:	f003 0320 	and.w	r3, r3, #32
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00a      	beq.n	8003c08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	430a      	orrs	r2, r1
 8003c06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d01a      	beq.n	8003c4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c32:	d10a      	bne.n	8003c4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00a      	beq.n	8003c6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	605a      	str	r2, [r3, #4]
  }
}
 8003c6c:	bf00      	nop
 8003c6e:	370c      	adds	r7, #12
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr

08003c78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b098      	sub	sp, #96	@ 0x60
 8003c7c:	af02      	add	r7, sp, #8
 8003c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c88:	f7fd fa1a 	bl	80010c0 <HAL_GetTick>
 8003c8c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0308 	and.w	r3, r3, #8
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d12e      	bne.n	8003cfa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c9c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ca0:	9300      	str	r3, [sp, #0]
 8003ca2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 f88c 	bl	8003dc8 <UART_WaitOnFlagUntilTimeout>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d021      	beq.n	8003cfa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cbe:	e853 3f00 	ldrex	r3, [r3]
 8003cc2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003cca:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003cd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cd6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cd8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003cda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cdc:	e841 2300 	strex	r3, r2, [r1]
 8003ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1e6      	bne.n	8003cb6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2220      	movs	r2, #32
 8003cec:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e062      	b.n	8003dc0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0304 	and.w	r3, r3, #4
 8003d04:	2b04      	cmp	r3, #4
 8003d06:	d149      	bne.n	8003d9c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d10:	2200      	movs	r2, #0
 8003d12:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f000 f856 	bl	8003dc8 <UART_WaitOnFlagUntilTimeout>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d03c      	beq.n	8003d9c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2a:	e853 3f00 	ldrex	r3, [r3]
 8003d2e:	623b      	str	r3, [r7, #32]
   return(result);
 8003d30:	6a3b      	ldr	r3, [r7, #32]
 8003d32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d40:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d42:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d48:	e841 2300 	strex	r3, r2, [r1]
 8003d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1e6      	bne.n	8003d22 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	3308      	adds	r3, #8
 8003d5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	e853 3f00 	ldrex	r3, [r3]
 8003d62:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f023 0301 	bic.w	r3, r3, #1
 8003d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	3308      	adds	r3, #8
 8003d72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d74:	61fa      	str	r2, [r7, #28]
 8003d76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d78:	69b9      	ldr	r1, [r7, #24]
 8003d7a:	69fa      	ldr	r2, [r7, #28]
 8003d7c:	e841 2300 	strex	r3, r2, [r1]
 8003d80:	617b      	str	r3, [r7, #20]
   return(result);
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d1e5      	bne.n	8003d54 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e011      	b.n	8003dc0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2220      	movs	r2, #32
 8003da6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3758      	adds	r7, #88	@ 0x58
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	603b      	str	r3, [r7, #0]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dd8:	e04f      	b.n	8003e7a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de0:	d04b      	beq.n	8003e7a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003de2:	f7fd f96d 	bl	80010c0 <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d302      	bcc.n	8003df8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e04e      	b.n	8003e9a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0304 	and.w	r3, r3, #4
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d037      	beq.n	8003e7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2b80      	cmp	r3, #128	@ 0x80
 8003e0e:	d034      	beq.n	8003e7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	2b40      	cmp	r3, #64	@ 0x40
 8003e14:	d031      	beq.n	8003e7a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	69db      	ldr	r3, [r3, #28]
 8003e1c:	f003 0308 	and.w	r3, r3, #8
 8003e20:	2b08      	cmp	r3, #8
 8003e22:	d110      	bne.n	8003e46 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2208      	movs	r2, #8
 8003e2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e2c:	68f8      	ldr	r0, [r7, #12]
 8003e2e:	f000 f838 	bl	8003ea2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2208      	movs	r2, #8
 8003e36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e029      	b.n	8003e9a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	69db      	ldr	r3, [r3, #28]
 8003e4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e54:	d111      	bne.n	8003e7a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003e5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 f81e 	bl	8003ea2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2220      	movs	r2, #32
 8003e6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e00f      	b.n	8003e9a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	69da      	ldr	r2, [r3, #28]
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	4013      	ands	r3, r2
 8003e84:	68ba      	ldr	r2, [r7, #8]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	bf0c      	ite	eq
 8003e8a:	2301      	moveq	r3, #1
 8003e8c:	2300      	movne	r3, #0
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	461a      	mov	r2, r3
 8003e92:	79fb      	ldrb	r3, [r7, #7]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d0a0      	beq.n	8003dda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e98:	2300      	movs	r3, #0
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	b095      	sub	sp, #84	@ 0x54
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eb2:	e853 3f00 	ldrex	r3, [r3]
 8003eb6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ec8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003eca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ecc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ece:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ed0:	e841 2300 	strex	r3, r2, [r1]
 8003ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1e6      	bne.n	8003eaa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	3308      	adds	r3, #8
 8003ee2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee4:	6a3b      	ldr	r3, [r7, #32]
 8003ee6:	e853 3f00 	ldrex	r3, [r3]
 8003eea:	61fb      	str	r3, [r7, #28]
   return(result);
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	f023 0301 	bic.w	r3, r3, #1
 8003ef2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	3308      	adds	r3, #8
 8003efa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003efc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003efe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f04:	e841 2300 	strex	r3, r2, [r1]
 8003f08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1e5      	bne.n	8003edc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d118      	bne.n	8003f4a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	e853 3f00 	ldrex	r3, [r3]
 8003f24:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	f023 0310 	bic.w	r3, r3, #16
 8003f2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	461a      	mov	r2, r3
 8003f34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f36:	61bb      	str	r3, [r7, #24]
 8003f38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3a:	6979      	ldr	r1, [r7, #20]
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	e841 2300 	strex	r3, r2, [r1]
 8003f42:	613b      	str	r3, [r7, #16]
   return(result);
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1e6      	bne.n	8003f18 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2220      	movs	r2, #32
 8003f4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003f5e:	bf00      	nop
 8003f60:	3754      	adds	r7, #84	@ 0x54
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b085      	sub	sp, #20
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	4603      	mov	r3, r0
 8003f72:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003f74:	2300      	movs	r3, #0
 8003f76:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003f78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f7c:	2b84      	cmp	r3, #132	@ 0x84
 8003f7e:	d005      	beq.n	8003f8c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003f80:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4413      	add	r3, r2
 8003f88:	3303      	adds	r3, #3
 8003f8a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3714      	adds	r7, #20
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr

08003f9a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003f9e:	f000 fafd 	bl	800459c <vTaskStartScheduler>
  
  return osOK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003faa:	b089      	sub	sp, #36	@ 0x24
 8003fac:	af04      	add	r7, sp, #16
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d020      	beq.n	8003ffc <osThreadCreate+0x54>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d01c      	beq.n	8003ffc <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685c      	ldr	r4, [r3, #4]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	691e      	ldr	r6, [r3, #16]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7ff ffc8 	bl	8003f6a <makeFreeRtosPriority>
 8003fda:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fe4:	9202      	str	r2, [sp, #8]
 8003fe6:	9301      	str	r3, [sp, #4]
 8003fe8:	9100      	str	r1, [sp, #0]
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	4632      	mov	r2, r6
 8003fee:	4629      	mov	r1, r5
 8003ff0:	4620      	mov	r0, r4
 8003ff2:	f000 f8ed 	bl	80041d0 <xTaskCreateStatic>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	60fb      	str	r3, [r7, #12]
 8003ffa:	e01c      	b.n	8004036 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685c      	ldr	r4, [r3, #4]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004008:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004010:	4618      	mov	r0, r3
 8004012:	f7ff ffaa 	bl	8003f6a <makeFreeRtosPriority>
 8004016:	4602      	mov	r2, r0
 8004018:	f107 030c 	add.w	r3, r7, #12
 800401c:	9301      	str	r3, [sp, #4]
 800401e:	9200      	str	r2, [sp, #0]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	4632      	mov	r2, r6
 8004024:	4629      	mov	r1, r5
 8004026:	4620      	mov	r0, r4
 8004028:	f000 f932 	bl	8004290 <xTaskCreate>
 800402c:	4603      	mov	r3, r0
 800402e:	2b01      	cmp	r3, #1
 8004030:	d001      	beq.n	8004036 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004032:	2300      	movs	r3, #0
 8004034:	e000      	b.n	8004038 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004036:	68fb      	ldr	r3, [r7, #12]
}
 8004038:	4618      	mov	r0, r3
 800403a:	3714      	adds	r7, #20
 800403c:	46bd      	mov	sp, r7
 800403e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004040 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <osDelay+0x16>
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	e000      	b.n	8004058 <osDelay+0x18>
 8004056:	2301      	movs	r3, #1
 8004058:	4618      	mov	r0, r3
 800405a:	f000 fa69 	bl	8004530 <vTaskDelay>
  
  return osOK;
 800405e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004060:	4618      	mov	r0, r3
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f103 0208 	add.w	r2, r3, #8
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f04f 32ff 	mov.w	r2, #4294967295
 8004080:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f103 0208 	add.w	r2, r3, #8
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f103 0208 	add.w	r2, r3, #8
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80040b6:	bf00      	nop
 80040b8:	370c      	adds	r7, #12
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr

080040c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80040c2:	b480      	push	{r7}
 80040c4:	b085      	sub	sp, #20
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
 80040ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	68fa      	ldr	r2, [r7, #12]
 80040d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	683a      	ldr	r2, [r7, #0]
 80040e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	683a      	ldr	r2, [r7, #0]
 80040ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	1c5a      	adds	r2, r3, #1
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	601a      	str	r2, [r3, #0]
}
 80040fe:	bf00      	nop
 8004100:	3714      	adds	r7, #20
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr

0800410a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800410a:	b480      	push	{r7}
 800410c:	b085      	sub	sp, #20
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
 8004112:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004120:	d103      	bne.n	800412a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	60fb      	str	r3, [r7, #12]
 8004128:	e00c      	b.n	8004144 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	3308      	adds	r3, #8
 800412e:	60fb      	str	r3, [r7, #12]
 8004130:	e002      	b.n	8004138 <vListInsert+0x2e>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	60fb      	str	r3, [r7, #12]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68ba      	ldr	r2, [r7, #8]
 8004140:	429a      	cmp	r2, r3
 8004142:	d2f6      	bcs.n	8004132 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	685a      	ldr	r2, [r3, #4]
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	683a      	ldr	r2, [r7, #0]
 8004152:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	1c5a      	adds	r2, r3, #1
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	601a      	str	r2, [r3, #0]
}
 8004170:	bf00      	nop
 8004172:	3714      	adds	r7, #20
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800417c:	b480      	push	{r7}
 800417e:	b085      	sub	sp, #20
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6892      	ldr	r2, [r2, #8]
 8004192:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6852      	ldr	r2, [r2, #4]
 800419c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d103      	bne.n	80041b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689a      	ldr	r2, [r3, #8]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	1e5a      	subs	r2, r3, #1
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3714      	adds	r7, #20
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b08e      	sub	sp, #56	@ 0x38
 80041d4:	af04      	add	r7, sp, #16
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
 80041dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80041de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10b      	bne.n	80041fc <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80041e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e8:	f383 8811 	msr	BASEPRI, r3
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80041f6:	bf00      	nop
 80041f8:	bf00      	nop
 80041fa:	e7fd      	b.n	80041f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80041fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10b      	bne.n	800421a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004206:	f383 8811 	msr	BASEPRI, r3
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	f3bf 8f4f 	dsb	sy
 8004212:	61fb      	str	r3, [r7, #28]
}
 8004214:	bf00      	nop
 8004216:	bf00      	nop
 8004218:	e7fd      	b.n	8004216 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800421a:	23a0      	movs	r3, #160	@ 0xa0
 800421c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	2ba0      	cmp	r3, #160	@ 0xa0
 8004222:	d00b      	beq.n	800423c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004228:	f383 8811 	msr	BASEPRI, r3
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f3bf 8f4f 	dsb	sy
 8004234:	61bb      	str	r3, [r7, #24]
}
 8004236:	bf00      	nop
 8004238:	bf00      	nop
 800423a:	e7fd      	b.n	8004238 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800423c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800423e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004240:	2b00      	cmp	r3, #0
 8004242:	d01e      	beq.n	8004282 <xTaskCreateStatic+0xb2>
 8004244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004246:	2b00      	cmp	r3, #0
 8004248:	d01b      	beq.n	8004282 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800424a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800424c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004250:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004252:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004256:	2202      	movs	r2, #2
 8004258:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800425c:	2300      	movs	r3, #0
 800425e:	9303      	str	r3, [sp, #12]
 8004260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004262:	9302      	str	r3, [sp, #8]
 8004264:	f107 0314 	add.w	r3, r7, #20
 8004268:	9301      	str	r3, [sp, #4]
 800426a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800426c:	9300      	str	r3, [sp, #0]
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	68b9      	ldr	r1, [r7, #8]
 8004274:	68f8      	ldr	r0, [r7, #12]
 8004276:	f000 f851 	bl	800431c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800427a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800427c:	f000 f8ee 	bl	800445c <prvAddNewTaskToReadyList>
 8004280:	e001      	b.n	8004286 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004282:	2300      	movs	r3, #0
 8004284:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004286:	697b      	ldr	r3, [r7, #20]
	}
 8004288:	4618      	mov	r0, r3
 800428a:	3728      	adds	r7, #40	@ 0x28
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004290:	b580      	push	{r7, lr}
 8004292:	b08c      	sub	sp, #48	@ 0x30
 8004294:	af04      	add	r7, sp, #16
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	4613      	mov	r3, r2
 800429e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80042a0:	88fb      	ldrh	r3, [r7, #6]
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	4618      	mov	r0, r3
 80042a6:	f000 feff 	bl	80050a8 <pvPortMalloc>
 80042aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00e      	beq.n	80042d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80042b2:	20a0      	movs	r0, #160	@ 0xa0
 80042b4:	f000 fef8 	bl	80050a8 <pvPortMalloc>
 80042b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d003      	beq.n	80042c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80042c6:	e005      	b.n	80042d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80042c8:	6978      	ldr	r0, [r7, #20]
 80042ca:	f000 ffbb 	bl	8005244 <vPortFree>
 80042ce:	e001      	b.n	80042d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80042d0:	2300      	movs	r3, #0
 80042d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d017      	beq.n	800430a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80042e2:	88fa      	ldrh	r2, [r7, #6]
 80042e4:	2300      	movs	r3, #0
 80042e6:	9303      	str	r3, [sp, #12]
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	9302      	str	r3, [sp, #8]
 80042ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ee:	9301      	str	r3, [sp, #4]
 80042f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	68b9      	ldr	r1, [r7, #8]
 80042f8:	68f8      	ldr	r0, [r7, #12]
 80042fa:	f000 f80f 	bl	800431c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80042fe:	69f8      	ldr	r0, [r7, #28]
 8004300:	f000 f8ac 	bl	800445c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004304:	2301      	movs	r3, #1
 8004306:	61bb      	str	r3, [r7, #24]
 8004308:	e002      	b.n	8004310 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800430a:	f04f 33ff 	mov.w	r3, #4294967295
 800430e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004310:	69bb      	ldr	r3, [r7, #24]
	}
 8004312:	4618      	mov	r0, r3
 8004314:	3720      	adds	r7, #32
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
	...

0800431c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b088      	sub	sp, #32
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
 8004328:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004334:	3b01      	subs	r3, #1
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4413      	add	r3, r2
 800433a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	f023 0307 	bic.w	r3, r3, #7
 8004342:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	f003 0307 	and.w	r3, r3, #7
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00b      	beq.n	8004366 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800434e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004352:	f383 8811 	msr	BASEPRI, r3
 8004356:	f3bf 8f6f 	isb	sy
 800435a:	f3bf 8f4f 	dsb	sy
 800435e:	617b      	str	r3, [r7, #20]
}
 8004360:	bf00      	nop
 8004362:	bf00      	nop
 8004364:	e7fd      	b.n	8004362 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d01f      	beq.n	80043ac <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800436c:	2300      	movs	r3, #0
 800436e:	61fb      	str	r3, [r7, #28]
 8004370:	e012      	b.n	8004398 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004372:	68ba      	ldr	r2, [r7, #8]
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	4413      	add	r3, r2
 8004378:	7819      	ldrb	r1, [r3, #0]
 800437a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	4413      	add	r3, r2
 8004380:	3334      	adds	r3, #52	@ 0x34
 8004382:	460a      	mov	r2, r1
 8004384:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	4413      	add	r3, r2
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d006      	beq.n	80043a0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	3301      	adds	r3, #1
 8004396:	61fb      	str	r3, [r7, #28]
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	2b0f      	cmp	r3, #15
 800439c:	d9e9      	bls.n	8004372 <prvInitialiseNewTask+0x56>
 800439e:	e000      	b.n	80043a2 <prvInitialiseNewTask+0x86>
			{
				break;
 80043a0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80043a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043aa:	e003      	b.n	80043b4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80043ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80043b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043b6:	2b06      	cmp	r3, #6
 80043b8:	d901      	bls.n	80043be <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80043ba:	2306      	movs	r3, #6
 80043bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80043be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80043c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80043c8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80043ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043cc:	2200      	movs	r2, #0
 80043ce:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80043d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d2:	3304      	adds	r3, #4
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7ff fe67 	bl	80040a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80043da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043dc:	3318      	adds	r3, #24
 80043de:	4618      	mov	r0, r3
 80043e0:	f7ff fe62 	bl	80040a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80043e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043e8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ec:	f1c3 0207 	rsb	r2, r3, #7
 80043f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80043f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043f8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80043fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fc:	2200      	movs	r2, #0
 80043fe:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004404:	2200      	movs	r2, #0
 8004406:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800440a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440c:	334c      	adds	r3, #76	@ 0x4c
 800440e:	224c      	movs	r2, #76	@ 0x4c
 8004410:	2100      	movs	r1, #0
 8004412:	4618      	mov	r0, r3
 8004414:	f001 fa76 	bl	8005904 <memset>
 8004418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441a:	4a0d      	ldr	r2, [pc, #52]	@ (8004450 <prvInitialiseNewTask+0x134>)
 800441c:	651a      	str	r2, [r3, #80]	@ 0x50
 800441e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004420:	4a0c      	ldr	r2, [pc, #48]	@ (8004454 <prvInitialiseNewTask+0x138>)
 8004422:	655a      	str	r2, [r3, #84]	@ 0x54
 8004424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004426:	4a0c      	ldr	r2, [pc, #48]	@ (8004458 <prvInitialiseNewTask+0x13c>)
 8004428:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800442a:	683a      	ldr	r2, [r7, #0]
 800442c:	68f9      	ldr	r1, [r7, #12]
 800442e:	69b8      	ldr	r0, [r7, #24]
 8004430:	f000 fc2a 	bl	8004c88 <pxPortInitialiseStack>
 8004434:	4602      	mov	r2, r0
 8004436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004438:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800443a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800443c:	2b00      	cmp	r3, #0
 800443e:	d002      	beq.n	8004446 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004444:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004446:	bf00      	nop
 8004448:	3720      	adds	r7, #32
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	20001474 	.word	0x20001474
 8004454:	200014dc 	.word	0x200014dc
 8004458:	20001544 	.word	0x20001544

0800445c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004464:	f000 fd40 	bl	8004ee8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004468:	4b2a      	ldr	r3, [pc, #168]	@ (8004514 <prvAddNewTaskToReadyList+0xb8>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	3301      	adds	r3, #1
 800446e:	4a29      	ldr	r2, [pc, #164]	@ (8004514 <prvAddNewTaskToReadyList+0xb8>)
 8004470:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004472:	4b29      	ldr	r3, [pc, #164]	@ (8004518 <prvAddNewTaskToReadyList+0xbc>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d109      	bne.n	800448e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800447a:	4a27      	ldr	r2, [pc, #156]	@ (8004518 <prvAddNewTaskToReadyList+0xbc>)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004480:	4b24      	ldr	r3, [pc, #144]	@ (8004514 <prvAddNewTaskToReadyList+0xb8>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d110      	bne.n	80044aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004488:	f000 fad4 	bl	8004a34 <prvInitialiseTaskLists>
 800448c:	e00d      	b.n	80044aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800448e:	4b23      	ldr	r3, [pc, #140]	@ (800451c <prvAddNewTaskToReadyList+0xc0>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d109      	bne.n	80044aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004496:	4b20      	ldr	r3, [pc, #128]	@ (8004518 <prvAddNewTaskToReadyList+0xbc>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d802      	bhi.n	80044aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80044a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004518 <prvAddNewTaskToReadyList+0xbc>)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80044aa:	4b1d      	ldr	r3, [pc, #116]	@ (8004520 <prvAddNewTaskToReadyList+0xc4>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	3301      	adds	r3, #1
 80044b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004520 <prvAddNewTaskToReadyList+0xc4>)
 80044b2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b8:	2201      	movs	r2, #1
 80044ba:	409a      	lsls	r2, r3
 80044bc:	4b19      	ldr	r3, [pc, #100]	@ (8004524 <prvAddNewTaskToReadyList+0xc8>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	4a18      	ldr	r2, [pc, #96]	@ (8004524 <prvAddNewTaskToReadyList+0xc8>)
 80044c4:	6013      	str	r3, [r2, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044ca:	4613      	mov	r3, r2
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	4413      	add	r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	4a15      	ldr	r2, [pc, #84]	@ (8004528 <prvAddNewTaskToReadyList+0xcc>)
 80044d4:	441a      	add	r2, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	3304      	adds	r3, #4
 80044da:	4619      	mov	r1, r3
 80044dc:	4610      	mov	r0, r2
 80044de:	f7ff fdf0 	bl	80040c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80044e2:	f000 fd33 	bl	8004f4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80044e6:	4b0d      	ldr	r3, [pc, #52]	@ (800451c <prvAddNewTaskToReadyList+0xc0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00e      	beq.n	800450c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80044ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004518 <prvAddNewTaskToReadyList+0xbc>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d207      	bcs.n	800450c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80044fc:	4b0b      	ldr	r3, [pc, #44]	@ (800452c <prvAddNewTaskToReadyList+0xd0>)
 80044fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	f3bf 8f4f 	dsb	sy
 8004508:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800450c:	bf00      	nop
 800450e:	3708      	adds	r7, #8
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	20000868 	.word	0x20000868
 8004518:	20000768 	.word	0x20000768
 800451c:	20000874 	.word	0x20000874
 8004520:	20000884 	.word	0x20000884
 8004524:	20000870 	.word	0x20000870
 8004528:	2000076c 	.word	0x2000076c
 800452c:	e000ed04 	.word	0xe000ed04

08004530 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004538:	2300      	movs	r3, #0
 800453a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d018      	beq.n	8004574 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004542:	4b14      	ldr	r3, [pc, #80]	@ (8004594 <vTaskDelay+0x64>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00b      	beq.n	8004562 <vTaskDelay+0x32>
	__asm volatile
 800454a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454e:	f383 8811 	msr	BASEPRI, r3
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	f3bf 8f4f 	dsb	sy
 800455a:	60bb      	str	r3, [r7, #8]
}
 800455c:	bf00      	nop
 800455e:	bf00      	nop
 8004560:	e7fd      	b.n	800455e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004562:	f000 f885 	bl	8004670 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004566:	2100      	movs	r1, #0
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 fb27 	bl	8004bbc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800456e:	f000 f88d 	bl	800468c <xTaskResumeAll>
 8004572:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d107      	bne.n	800458a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800457a:	4b07      	ldr	r3, [pc, #28]	@ (8004598 <vTaskDelay+0x68>)
 800457c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004580:	601a      	str	r2, [r3, #0]
 8004582:	f3bf 8f4f 	dsb	sy
 8004586:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800458a:	bf00      	nop
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	20000890 	.word	0x20000890
 8004598:	e000ed04 	.word	0xe000ed04

0800459c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b08a      	sub	sp, #40	@ 0x28
 80045a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80045a6:	2300      	movs	r3, #0
 80045a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80045aa:	463a      	mov	r2, r7
 80045ac:	1d39      	adds	r1, r7, #4
 80045ae:	f107 0308 	add.w	r3, r7, #8
 80045b2:	4618      	mov	r0, r3
 80045b4:	f7fb fff2 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80045b8:	6839      	ldr	r1, [r7, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	9202      	str	r2, [sp, #8]
 80045c0:	9301      	str	r3, [sp, #4]
 80045c2:	2300      	movs	r3, #0
 80045c4:	9300      	str	r3, [sp, #0]
 80045c6:	2300      	movs	r3, #0
 80045c8:	460a      	mov	r2, r1
 80045ca:	4921      	ldr	r1, [pc, #132]	@ (8004650 <vTaskStartScheduler+0xb4>)
 80045cc:	4821      	ldr	r0, [pc, #132]	@ (8004654 <vTaskStartScheduler+0xb8>)
 80045ce:	f7ff fdff 	bl	80041d0 <xTaskCreateStatic>
 80045d2:	4603      	mov	r3, r0
 80045d4:	4a20      	ldr	r2, [pc, #128]	@ (8004658 <vTaskStartScheduler+0xbc>)
 80045d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80045d8:	4b1f      	ldr	r3, [pc, #124]	@ (8004658 <vTaskStartScheduler+0xbc>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d002      	beq.n	80045e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80045e0:	2301      	movs	r3, #1
 80045e2:	617b      	str	r3, [r7, #20]
 80045e4:	e001      	b.n	80045ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d11b      	bne.n	8004628 <vTaskStartScheduler+0x8c>
	__asm volatile
 80045f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f4:	f383 8811 	msr	BASEPRI, r3
 80045f8:	f3bf 8f6f 	isb	sy
 80045fc:	f3bf 8f4f 	dsb	sy
 8004600:	613b      	str	r3, [r7, #16]
}
 8004602:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004604:	4b15      	ldr	r3, [pc, #84]	@ (800465c <vTaskStartScheduler+0xc0>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	334c      	adds	r3, #76	@ 0x4c
 800460a:	4a15      	ldr	r2, [pc, #84]	@ (8004660 <vTaskStartScheduler+0xc4>)
 800460c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800460e:	4b15      	ldr	r3, [pc, #84]	@ (8004664 <vTaskStartScheduler+0xc8>)
 8004610:	f04f 32ff 	mov.w	r2, #4294967295
 8004614:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004616:	4b14      	ldr	r3, [pc, #80]	@ (8004668 <vTaskStartScheduler+0xcc>)
 8004618:	2201      	movs	r2, #1
 800461a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800461c:	4b13      	ldr	r3, [pc, #76]	@ (800466c <vTaskStartScheduler+0xd0>)
 800461e:	2200      	movs	r2, #0
 8004620:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004622:	f000 fbbd 	bl	8004da0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004626:	e00f      	b.n	8004648 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800462e:	d10b      	bne.n	8004648 <vTaskStartScheduler+0xac>
	__asm volatile
 8004630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004634:	f383 8811 	msr	BASEPRI, r3
 8004638:	f3bf 8f6f 	isb	sy
 800463c:	f3bf 8f4f 	dsb	sy
 8004640:	60fb      	str	r3, [r7, #12]
}
 8004642:	bf00      	nop
 8004644:	bf00      	nop
 8004646:	e7fd      	b.n	8004644 <vTaskStartScheduler+0xa8>
}
 8004648:	bf00      	nop
 800464a:	3718      	adds	r7, #24
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	0800694c 	.word	0x0800694c
 8004654:	08004a05 	.word	0x08004a05
 8004658:	2000088c 	.word	0x2000088c
 800465c:	20000768 	.word	0x20000768
 8004660:	20000024 	.word	0x20000024
 8004664:	20000888 	.word	0x20000888
 8004668:	20000874 	.word	0x20000874
 800466c:	2000086c 	.word	0x2000086c

08004670 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004674:	4b04      	ldr	r3, [pc, #16]	@ (8004688 <vTaskSuspendAll+0x18>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	3301      	adds	r3, #1
 800467a:	4a03      	ldr	r2, [pc, #12]	@ (8004688 <vTaskSuspendAll+0x18>)
 800467c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800467e:	bf00      	nop
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr
 8004688:	20000890 	.word	0x20000890

0800468c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004692:	2300      	movs	r3, #0
 8004694:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004696:	2300      	movs	r3, #0
 8004698:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800469a:	4b42      	ldr	r3, [pc, #264]	@ (80047a4 <xTaskResumeAll+0x118>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d10b      	bne.n	80046ba <xTaskResumeAll+0x2e>
	__asm volatile
 80046a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a6:	f383 8811 	msr	BASEPRI, r3
 80046aa:	f3bf 8f6f 	isb	sy
 80046ae:	f3bf 8f4f 	dsb	sy
 80046b2:	603b      	str	r3, [r7, #0]
}
 80046b4:	bf00      	nop
 80046b6:	bf00      	nop
 80046b8:	e7fd      	b.n	80046b6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80046ba:	f000 fc15 	bl	8004ee8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80046be:	4b39      	ldr	r3, [pc, #228]	@ (80047a4 <xTaskResumeAll+0x118>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	4a37      	ldr	r2, [pc, #220]	@ (80047a4 <xTaskResumeAll+0x118>)
 80046c6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046c8:	4b36      	ldr	r3, [pc, #216]	@ (80047a4 <xTaskResumeAll+0x118>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d161      	bne.n	8004794 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80046d0:	4b35      	ldr	r3, [pc, #212]	@ (80047a8 <xTaskResumeAll+0x11c>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d05d      	beq.n	8004794 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046d8:	e02e      	b.n	8004738 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046da:	4b34      	ldr	r3, [pc, #208]	@ (80047ac <xTaskResumeAll+0x120>)
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	3318      	adds	r3, #24
 80046e6:	4618      	mov	r0, r3
 80046e8:	f7ff fd48 	bl	800417c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	3304      	adds	r3, #4
 80046f0:	4618      	mov	r0, r3
 80046f2:	f7ff fd43 	bl	800417c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046fa:	2201      	movs	r2, #1
 80046fc:	409a      	lsls	r2, r3
 80046fe:	4b2c      	ldr	r3, [pc, #176]	@ (80047b0 <xTaskResumeAll+0x124>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4313      	orrs	r3, r2
 8004704:	4a2a      	ldr	r2, [pc, #168]	@ (80047b0 <xTaskResumeAll+0x124>)
 8004706:	6013      	str	r3, [r2, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800470c:	4613      	mov	r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	4413      	add	r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	4a27      	ldr	r2, [pc, #156]	@ (80047b4 <xTaskResumeAll+0x128>)
 8004716:	441a      	add	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	3304      	adds	r3, #4
 800471c:	4619      	mov	r1, r3
 800471e:	4610      	mov	r0, r2
 8004720:	f7ff fccf 	bl	80040c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004728:	4b23      	ldr	r3, [pc, #140]	@ (80047b8 <xTaskResumeAll+0x12c>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472e:	429a      	cmp	r2, r3
 8004730:	d302      	bcc.n	8004738 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004732:	4b22      	ldr	r3, [pc, #136]	@ (80047bc <xTaskResumeAll+0x130>)
 8004734:	2201      	movs	r2, #1
 8004736:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004738:	4b1c      	ldr	r3, [pc, #112]	@ (80047ac <xTaskResumeAll+0x120>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1cc      	bne.n	80046da <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004746:	f000 fa19 	bl	8004b7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800474a:	4b1d      	ldr	r3, [pc, #116]	@ (80047c0 <xTaskResumeAll+0x134>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d010      	beq.n	8004778 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004756:	f000 f837 	bl	80047c8 <xTaskIncrementTick>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d002      	beq.n	8004766 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004760:	4b16      	ldr	r3, [pc, #88]	@ (80047bc <xTaskResumeAll+0x130>)
 8004762:	2201      	movs	r2, #1
 8004764:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	3b01      	subs	r3, #1
 800476a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1f1      	bne.n	8004756 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004772:	4b13      	ldr	r3, [pc, #76]	@ (80047c0 <xTaskResumeAll+0x134>)
 8004774:	2200      	movs	r2, #0
 8004776:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004778:	4b10      	ldr	r3, [pc, #64]	@ (80047bc <xTaskResumeAll+0x130>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d009      	beq.n	8004794 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004780:	2301      	movs	r3, #1
 8004782:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004784:	4b0f      	ldr	r3, [pc, #60]	@ (80047c4 <xTaskResumeAll+0x138>)
 8004786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	f3bf 8f4f 	dsb	sy
 8004790:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004794:	f000 fbda 	bl	8004f4c <vPortExitCritical>

	return xAlreadyYielded;
 8004798:	68bb      	ldr	r3, [r7, #8]
}
 800479a:	4618      	mov	r0, r3
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	20000890 	.word	0x20000890
 80047a8:	20000868 	.word	0x20000868
 80047ac:	20000828 	.word	0x20000828
 80047b0:	20000870 	.word	0x20000870
 80047b4:	2000076c 	.word	0x2000076c
 80047b8:	20000768 	.word	0x20000768
 80047bc:	2000087c 	.word	0x2000087c
 80047c0:	20000878 	.word	0x20000878
 80047c4:	e000ed04 	.word	0xe000ed04

080047c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b086      	sub	sp, #24
 80047cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80047ce:	2300      	movs	r3, #0
 80047d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047d2:	4b4f      	ldr	r3, [pc, #316]	@ (8004910 <xTaskIncrementTick+0x148>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f040 808f 	bne.w	80048fa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80047dc:	4b4d      	ldr	r3, [pc, #308]	@ (8004914 <xTaskIncrementTick+0x14c>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	3301      	adds	r3, #1
 80047e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80047e4:	4a4b      	ldr	r2, [pc, #300]	@ (8004914 <xTaskIncrementTick+0x14c>)
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d121      	bne.n	8004834 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80047f0:	4b49      	ldr	r3, [pc, #292]	@ (8004918 <xTaskIncrementTick+0x150>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00b      	beq.n	8004812 <xTaskIncrementTick+0x4a>
	__asm volatile
 80047fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047fe:	f383 8811 	msr	BASEPRI, r3
 8004802:	f3bf 8f6f 	isb	sy
 8004806:	f3bf 8f4f 	dsb	sy
 800480a:	603b      	str	r3, [r7, #0]
}
 800480c:	bf00      	nop
 800480e:	bf00      	nop
 8004810:	e7fd      	b.n	800480e <xTaskIncrementTick+0x46>
 8004812:	4b41      	ldr	r3, [pc, #260]	@ (8004918 <xTaskIncrementTick+0x150>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	60fb      	str	r3, [r7, #12]
 8004818:	4b40      	ldr	r3, [pc, #256]	@ (800491c <xTaskIncrementTick+0x154>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a3e      	ldr	r2, [pc, #248]	@ (8004918 <xTaskIncrementTick+0x150>)
 800481e:	6013      	str	r3, [r2, #0]
 8004820:	4a3e      	ldr	r2, [pc, #248]	@ (800491c <xTaskIncrementTick+0x154>)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6013      	str	r3, [r2, #0]
 8004826:	4b3e      	ldr	r3, [pc, #248]	@ (8004920 <xTaskIncrementTick+0x158>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	3301      	adds	r3, #1
 800482c:	4a3c      	ldr	r2, [pc, #240]	@ (8004920 <xTaskIncrementTick+0x158>)
 800482e:	6013      	str	r3, [r2, #0]
 8004830:	f000 f9a4 	bl	8004b7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004834:	4b3b      	ldr	r3, [pc, #236]	@ (8004924 <xTaskIncrementTick+0x15c>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	429a      	cmp	r2, r3
 800483c:	d348      	bcc.n	80048d0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800483e:	4b36      	ldr	r3, [pc, #216]	@ (8004918 <xTaskIncrementTick+0x150>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d104      	bne.n	8004852 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004848:	4b36      	ldr	r3, [pc, #216]	@ (8004924 <xTaskIncrementTick+0x15c>)
 800484a:	f04f 32ff 	mov.w	r2, #4294967295
 800484e:	601a      	str	r2, [r3, #0]
					break;
 8004850:	e03e      	b.n	80048d0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004852:	4b31      	ldr	r3, [pc, #196]	@ (8004918 <xTaskIncrementTick+0x150>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	429a      	cmp	r2, r3
 8004868:	d203      	bcs.n	8004872 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800486a:	4a2e      	ldr	r2, [pc, #184]	@ (8004924 <xTaskIncrementTick+0x15c>)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004870:	e02e      	b.n	80048d0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	3304      	adds	r3, #4
 8004876:	4618      	mov	r0, r3
 8004878:	f7ff fc80 	bl	800417c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004880:	2b00      	cmp	r3, #0
 8004882:	d004      	beq.n	800488e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	3318      	adds	r3, #24
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff fc77 	bl	800417c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004892:	2201      	movs	r2, #1
 8004894:	409a      	lsls	r2, r3
 8004896:	4b24      	ldr	r3, [pc, #144]	@ (8004928 <xTaskIncrementTick+0x160>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4313      	orrs	r3, r2
 800489c:	4a22      	ldr	r2, [pc, #136]	@ (8004928 <xTaskIncrementTick+0x160>)
 800489e:	6013      	str	r3, [r2, #0]
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048a4:	4613      	mov	r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	4413      	add	r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	4a1f      	ldr	r2, [pc, #124]	@ (800492c <xTaskIncrementTick+0x164>)
 80048ae:	441a      	add	r2, r3
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	3304      	adds	r3, #4
 80048b4:	4619      	mov	r1, r3
 80048b6:	4610      	mov	r0, r2
 80048b8:	f7ff fc03 	bl	80040c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004930 <xTaskIncrementTick+0x168>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d3b9      	bcc.n	800483e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80048ca:	2301      	movs	r3, #1
 80048cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048ce:	e7b6      	b.n	800483e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80048d0:	4b17      	ldr	r3, [pc, #92]	@ (8004930 <xTaskIncrementTick+0x168>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048d6:	4915      	ldr	r1, [pc, #84]	@ (800492c <xTaskIncrementTick+0x164>)
 80048d8:	4613      	mov	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	4413      	add	r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	440b      	add	r3, r1
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d901      	bls.n	80048ec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80048e8:	2301      	movs	r3, #1
 80048ea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80048ec:	4b11      	ldr	r3, [pc, #68]	@ (8004934 <xTaskIncrementTick+0x16c>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d007      	beq.n	8004904 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80048f4:	2301      	movs	r3, #1
 80048f6:	617b      	str	r3, [r7, #20]
 80048f8:	e004      	b.n	8004904 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80048fa:	4b0f      	ldr	r3, [pc, #60]	@ (8004938 <xTaskIncrementTick+0x170>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	3301      	adds	r3, #1
 8004900:	4a0d      	ldr	r2, [pc, #52]	@ (8004938 <xTaskIncrementTick+0x170>)
 8004902:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004904:	697b      	ldr	r3, [r7, #20]
}
 8004906:	4618      	mov	r0, r3
 8004908:	3718      	adds	r7, #24
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	20000890 	.word	0x20000890
 8004914:	2000086c 	.word	0x2000086c
 8004918:	20000820 	.word	0x20000820
 800491c:	20000824 	.word	0x20000824
 8004920:	20000880 	.word	0x20000880
 8004924:	20000888 	.word	0x20000888
 8004928:	20000870 	.word	0x20000870
 800492c:	2000076c 	.word	0x2000076c
 8004930:	20000768 	.word	0x20000768
 8004934:	2000087c 	.word	0x2000087c
 8004938:	20000878 	.word	0x20000878

0800493c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800493c:	b480      	push	{r7}
 800493e:	b087      	sub	sp, #28
 8004940:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004942:	4b2a      	ldr	r3, [pc, #168]	@ (80049ec <vTaskSwitchContext+0xb0>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d003      	beq.n	8004952 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800494a:	4b29      	ldr	r3, [pc, #164]	@ (80049f0 <vTaskSwitchContext+0xb4>)
 800494c:	2201      	movs	r2, #1
 800494e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004950:	e045      	b.n	80049de <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8004952:	4b27      	ldr	r3, [pc, #156]	@ (80049f0 <vTaskSwitchContext+0xb4>)
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004958:	4b26      	ldr	r3, [pc, #152]	@ (80049f4 <vTaskSwitchContext+0xb8>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	fab3 f383 	clz	r3, r3
 8004964:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004966:	7afb      	ldrb	r3, [r7, #11]
 8004968:	f1c3 031f 	rsb	r3, r3, #31
 800496c:	617b      	str	r3, [r7, #20]
 800496e:	4922      	ldr	r1, [pc, #136]	@ (80049f8 <vTaskSwitchContext+0xbc>)
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	4613      	mov	r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	4413      	add	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	440b      	add	r3, r1
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d10b      	bne.n	800499a <vTaskSwitchContext+0x5e>
	__asm volatile
 8004982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004986:	f383 8811 	msr	BASEPRI, r3
 800498a:	f3bf 8f6f 	isb	sy
 800498e:	f3bf 8f4f 	dsb	sy
 8004992:	607b      	str	r3, [r7, #4]
}
 8004994:	bf00      	nop
 8004996:	bf00      	nop
 8004998:	e7fd      	b.n	8004996 <vTaskSwitchContext+0x5a>
 800499a:	697a      	ldr	r2, [r7, #20]
 800499c:	4613      	mov	r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	4413      	add	r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	4a14      	ldr	r2, [pc, #80]	@ (80049f8 <vTaskSwitchContext+0xbc>)
 80049a6:	4413      	add	r3, r2
 80049a8:	613b      	str	r3, [r7, #16]
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	605a      	str	r2, [r3, #4]
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	685a      	ldr	r2, [r3, #4]
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	3308      	adds	r3, #8
 80049bc:	429a      	cmp	r2, r3
 80049be:	d104      	bne.n	80049ca <vTaskSwitchContext+0x8e>
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	605a      	str	r2, [r3, #4]
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	4a0a      	ldr	r2, [pc, #40]	@ (80049fc <vTaskSwitchContext+0xc0>)
 80049d2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80049d4:	4b09      	ldr	r3, [pc, #36]	@ (80049fc <vTaskSwitchContext+0xc0>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	334c      	adds	r3, #76	@ 0x4c
 80049da:	4a09      	ldr	r2, [pc, #36]	@ (8004a00 <vTaskSwitchContext+0xc4>)
 80049dc:	6013      	str	r3, [r2, #0]
}
 80049de:	bf00      	nop
 80049e0:	371c      	adds	r7, #28
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	20000890 	.word	0x20000890
 80049f0:	2000087c 	.word	0x2000087c
 80049f4:	20000870 	.word	0x20000870
 80049f8:	2000076c 	.word	0x2000076c
 80049fc:	20000768 	.word	0x20000768
 8004a00:	20000024 	.word	0x20000024

08004a04 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004a0c:	f000 f852 	bl	8004ab4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004a10:	4b06      	ldr	r3, [pc, #24]	@ (8004a2c <prvIdleTask+0x28>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d9f9      	bls.n	8004a0c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004a18:	4b05      	ldr	r3, [pc, #20]	@ (8004a30 <prvIdleTask+0x2c>)
 8004a1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	f3bf 8f4f 	dsb	sy
 8004a24:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004a28:	e7f0      	b.n	8004a0c <prvIdleTask+0x8>
 8004a2a:	bf00      	nop
 8004a2c:	2000076c 	.word	0x2000076c
 8004a30:	e000ed04 	.word	0xe000ed04

08004a34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	607b      	str	r3, [r7, #4]
 8004a3e:	e00c      	b.n	8004a5a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	4613      	mov	r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	4413      	add	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4a12      	ldr	r2, [pc, #72]	@ (8004a94 <prvInitialiseTaskLists+0x60>)
 8004a4c:	4413      	add	r3, r2
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f7ff fb0a 	bl	8004068 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	3301      	adds	r3, #1
 8004a58:	607b      	str	r3, [r7, #4]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2b06      	cmp	r3, #6
 8004a5e:	d9ef      	bls.n	8004a40 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004a60:	480d      	ldr	r0, [pc, #52]	@ (8004a98 <prvInitialiseTaskLists+0x64>)
 8004a62:	f7ff fb01 	bl	8004068 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004a66:	480d      	ldr	r0, [pc, #52]	@ (8004a9c <prvInitialiseTaskLists+0x68>)
 8004a68:	f7ff fafe 	bl	8004068 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004a6c:	480c      	ldr	r0, [pc, #48]	@ (8004aa0 <prvInitialiseTaskLists+0x6c>)
 8004a6e:	f7ff fafb 	bl	8004068 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004a72:	480c      	ldr	r0, [pc, #48]	@ (8004aa4 <prvInitialiseTaskLists+0x70>)
 8004a74:	f7ff faf8 	bl	8004068 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004a78:	480b      	ldr	r0, [pc, #44]	@ (8004aa8 <prvInitialiseTaskLists+0x74>)
 8004a7a:	f7ff faf5 	bl	8004068 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8004aac <prvInitialiseTaskLists+0x78>)
 8004a80:	4a05      	ldr	r2, [pc, #20]	@ (8004a98 <prvInitialiseTaskLists+0x64>)
 8004a82:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004a84:	4b0a      	ldr	r3, [pc, #40]	@ (8004ab0 <prvInitialiseTaskLists+0x7c>)
 8004a86:	4a05      	ldr	r2, [pc, #20]	@ (8004a9c <prvInitialiseTaskLists+0x68>)
 8004a88:	601a      	str	r2, [r3, #0]
}
 8004a8a:	bf00      	nop
 8004a8c:	3708      	adds	r7, #8
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	2000076c 	.word	0x2000076c
 8004a98:	200007f8 	.word	0x200007f8
 8004a9c:	2000080c 	.word	0x2000080c
 8004aa0:	20000828 	.word	0x20000828
 8004aa4:	2000083c 	.word	0x2000083c
 8004aa8:	20000854 	.word	0x20000854
 8004aac:	20000820 	.word	0x20000820
 8004ab0:	20000824 	.word	0x20000824

08004ab4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004aba:	e019      	b.n	8004af0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004abc:	f000 fa14 	bl	8004ee8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ac0:	4b10      	ldr	r3, [pc, #64]	@ (8004b04 <prvCheckTasksWaitingTermination+0x50>)
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	3304      	adds	r3, #4
 8004acc:	4618      	mov	r0, r3
 8004ace:	f7ff fb55 	bl	800417c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8004b08 <prvCheckTasksWaitingTermination+0x54>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	4a0b      	ldr	r2, [pc, #44]	@ (8004b08 <prvCheckTasksWaitingTermination+0x54>)
 8004ada:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004adc:	4b0b      	ldr	r3, [pc, #44]	@ (8004b0c <prvCheckTasksWaitingTermination+0x58>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8004b0c <prvCheckTasksWaitingTermination+0x58>)
 8004ae4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004ae6:	f000 fa31 	bl	8004f4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f810 	bl	8004b10 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004af0:	4b06      	ldr	r3, [pc, #24]	@ (8004b0c <prvCheckTasksWaitingTermination+0x58>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1e1      	bne.n	8004abc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004af8:	bf00      	nop
 8004afa:	bf00      	nop
 8004afc:	3708      	adds	r7, #8
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	2000083c 	.word	0x2000083c
 8004b08:	20000868 	.word	0x20000868
 8004b0c:	20000850 	.word	0x20000850

08004b10 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	334c      	adds	r3, #76	@ 0x4c
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f000 ff09 	bl	8005934 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d108      	bne.n	8004b3e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b30:	4618      	mov	r0, r3
 8004b32:	f000 fb87 	bl	8005244 <vPortFree>
				vPortFree( pxTCB );
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 fb84 	bl	8005244 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004b3c:	e019      	b.n	8004b72 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d103      	bne.n	8004b50 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 fb7b 	bl	8005244 <vPortFree>
	}
 8004b4e:	e010      	b.n	8004b72 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d00b      	beq.n	8004b72 <prvDeleteTCB+0x62>
	__asm volatile
 8004b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	60fb      	str	r3, [r7, #12]
}
 8004b6c:	bf00      	nop
 8004b6e:	bf00      	nop
 8004b70:	e7fd      	b.n	8004b6e <prvDeleteTCB+0x5e>
	}
 8004b72:	bf00      	nop
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
	...

08004b7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b82:	4b0c      	ldr	r3, [pc, #48]	@ (8004bb4 <prvResetNextTaskUnblockTime+0x38>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d104      	bne.n	8004b96 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb8 <prvResetNextTaskUnblockTime+0x3c>)
 8004b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b92:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004b94:	e008      	b.n	8004ba8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b96:	4b07      	ldr	r3, [pc, #28]	@ (8004bb4 <prvResetNextTaskUnblockTime+0x38>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	4a04      	ldr	r2, [pc, #16]	@ (8004bb8 <prvResetNextTaskUnblockTime+0x3c>)
 8004ba6:	6013      	str	r3, [r2, #0]
}
 8004ba8:	bf00      	nop
 8004baa:	370c      	adds	r7, #12
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr
 8004bb4:	20000820 	.word	0x20000820
 8004bb8:	20000888 	.word	0x20000888

08004bbc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004bc6:	4b29      	ldr	r3, [pc, #164]	@ (8004c6c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004bcc:	4b28      	ldr	r3, [pc, #160]	@ (8004c70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	3304      	adds	r3, #4
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f7ff fad2 	bl	800417c <uxListRemove>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10b      	bne.n	8004bf6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004bde:	4b24      	ldr	r3, [pc, #144]	@ (8004c70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be4:	2201      	movs	r2, #1
 8004be6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bea:	43da      	mvns	r2, r3
 8004bec:	4b21      	ldr	r3, [pc, #132]	@ (8004c74 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	4a20      	ldr	r2, [pc, #128]	@ (8004c74 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004bf4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfc:	d10a      	bne.n	8004c14 <prvAddCurrentTaskToDelayedList+0x58>
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d007      	beq.n	8004c14 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c04:	4b1a      	ldr	r3, [pc, #104]	@ (8004c70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	3304      	adds	r3, #4
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	481a      	ldr	r0, [pc, #104]	@ (8004c78 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004c0e:	f7ff fa58 	bl	80040c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004c12:	e026      	b.n	8004c62 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4413      	add	r3, r2
 8004c1a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004c1c:	4b14      	ldr	r3, [pc, #80]	@ (8004c70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004c24:	68ba      	ldr	r2, [r7, #8]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d209      	bcs.n	8004c40 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c2c:	4b13      	ldr	r3, [pc, #76]	@ (8004c7c <prvAddCurrentTaskToDelayedList+0xc0>)
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	4b0f      	ldr	r3, [pc, #60]	@ (8004c70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	3304      	adds	r3, #4
 8004c36:	4619      	mov	r1, r3
 8004c38:	4610      	mov	r0, r2
 8004c3a:	f7ff fa66 	bl	800410a <vListInsert>
}
 8004c3e:	e010      	b.n	8004c62 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c40:	4b0f      	ldr	r3, [pc, #60]	@ (8004c80 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	4b0a      	ldr	r3, [pc, #40]	@ (8004c70 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	3304      	adds	r3, #4
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	4610      	mov	r0, r2
 8004c4e:	f7ff fa5c 	bl	800410a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004c52:	4b0c      	ldr	r3, [pc, #48]	@ (8004c84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68ba      	ldr	r2, [r7, #8]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d202      	bcs.n	8004c62 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004c5c:	4a09      	ldr	r2, [pc, #36]	@ (8004c84 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	6013      	str	r3, [r2, #0]
}
 8004c62:	bf00      	nop
 8004c64:	3710      	adds	r7, #16
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	2000086c 	.word	0x2000086c
 8004c70:	20000768 	.word	0x20000768
 8004c74:	20000870 	.word	0x20000870
 8004c78:	20000854 	.word	0x20000854
 8004c7c:	20000824 	.word	0x20000824
 8004c80:	20000820 	.word	0x20000820
 8004c84:	20000888 	.word	0x20000888

08004c88 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b085      	sub	sp, #20
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	3b04      	subs	r3, #4
 8004c98:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004ca0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	3b04      	subs	r3, #4
 8004ca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	f023 0201 	bic.w	r2, r3, #1
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	3b04      	subs	r3, #4
 8004cb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004cb8:	4a0c      	ldr	r2, [pc, #48]	@ (8004cec <pxPortInitialiseStack+0x64>)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	3b14      	subs	r3, #20
 8004cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	3b04      	subs	r3, #4
 8004cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f06f 0202 	mvn.w	r2, #2
 8004cd6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	3b20      	subs	r3, #32
 8004cdc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004cde:	68fb      	ldr	r3, [r7, #12]
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr
 8004cec:	08004cf1 	.word	0x08004cf1

08004cf0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004cfa:	4b13      	ldr	r3, [pc, #76]	@ (8004d48 <prvTaskExitError+0x58>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d02:	d00b      	beq.n	8004d1c <prvTaskExitError+0x2c>
	__asm volatile
 8004d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d08:	f383 8811 	msr	BASEPRI, r3
 8004d0c:	f3bf 8f6f 	isb	sy
 8004d10:	f3bf 8f4f 	dsb	sy
 8004d14:	60fb      	str	r3, [r7, #12]
}
 8004d16:	bf00      	nop
 8004d18:	bf00      	nop
 8004d1a:	e7fd      	b.n	8004d18 <prvTaskExitError+0x28>
	__asm volatile
 8004d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d20:	f383 8811 	msr	BASEPRI, r3
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	60bb      	str	r3, [r7, #8]
}
 8004d2e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004d30:	bf00      	nop
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0fc      	beq.n	8004d32 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004d38:	bf00      	nop
 8004d3a:	bf00      	nop
 8004d3c:	3714      	adds	r7, #20
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	20000014 	.word	0x20000014
 8004d4c:	00000000 	.word	0x00000000

08004d50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d50:	4b07      	ldr	r3, [pc, #28]	@ (8004d70 <pxCurrentTCBConst2>)
 8004d52:	6819      	ldr	r1, [r3, #0]
 8004d54:	6808      	ldr	r0, [r1, #0]
 8004d56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d5a:	f380 8809 	msr	PSP, r0
 8004d5e:	f3bf 8f6f 	isb	sy
 8004d62:	f04f 0000 	mov.w	r0, #0
 8004d66:	f380 8811 	msr	BASEPRI, r0
 8004d6a:	4770      	bx	lr
 8004d6c:	f3af 8000 	nop.w

08004d70 <pxCurrentTCBConst2>:
 8004d70:	20000768 	.word	0x20000768
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004d74:	bf00      	nop
 8004d76:	bf00      	nop

08004d78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004d78:	4808      	ldr	r0, [pc, #32]	@ (8004d9c <prvPortStartFirstTask+0x24>)
 8004d7a:	6800      	ldr	r0, [r0, #0]
 8004d7c:	6800      	ldr	r0, [r0, #0]
 8004d7e:	f380 8808 	msr	MSP, r0
 8004d82:	f04f 0000 	mov.w	r0, #0
 8004d86:	f380 8814 	msr	CONTROL, r0
 8004d8a:	b662      	cpsie	i
 8004d8c:	b661      	cpsie	f
 8004d8e:	f3bf 8f4f 	dsb	sy
 8004d92:	f3bf 8f6f 	isb	sy
 8004d96:	df00      	svc	0
 8004d98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004d9a:	bf00      	nop
 8004d9c:	e000ed08 	.word	0xe000ed08

08004da0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b086      	sub	sp, #24
 8004da4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004da6:	4b47      	ldr	r3, [pc, #284]	@ (8004ec4 <xPortStartScheduler+0x124>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a47      	ldr	r2, [pc, #284]	@ (8004ec8 <xPortStartScheduler+0x128>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d10b      	bne.n	8004dc8 <xPortStartScheduler+0x28>
	__asm volatile
 8004db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004db4:	f383 8811 	msr	BASEPRI, r3
 8004db8:	f3bf 8f6f 	isb	sy
 8004dbc:	f3bf 8f4f 	dsb	sy
 8004dc0:	60fb      	str	r3, [r7, #12]
}
 8004dc2:	bf00      	nop
 8004dc4:	bf00      	nop
 8004dc6:	e7fd      	b.n	8004dc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004dc8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ec4 <xPortStartScheduler+0x124>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a3f      	ldr	r2, [pc, #252]	@ (8004ecc <xPortStartScheduler+0x12c>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d10b      	bne.n	8004dea <xPortStartScheduler+0x4a>
	__asm volatile
 8004dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd6:	f383 8811 	msr	BASEPRI, r3
 8004dda:	f3bf 8f6f 	isb	sy
 8004dde:	f3bf 8f4f 	dsb	sy
 8004de2:	613b      	str	r3, [r7, #16]
}
 8004de4:	bf00      	nop
 8004de6:	bf00      	nop
 8004de8:	e7fd      	b.n	8004de6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004dea:	4b39      	ldr	r3, [pc, #228]	@ (8004ed0 <xPortStartScheduler+0x130>)
 8004dec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	22ff      	movs	r2, #255	@ 0xff
 8004dfa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	781b      	ldrb	r3, [r3, #0]
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e04:	78fb      	ldrb	r3, [r7, #3]
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e0c:	b2da      	uxtb	r2, r3
 8004e0e:	4b31      	ldr	r3, [pc, #196]	@ (8004ed4 <xPortStartScheduler+0x134>)
 8004e10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e12:	4b31      	ldr	r3, [pc, #196]	@ (8004ed8 <xPortStartScheduler+0x138>)
 8004e14:	2207      	movs	r2, #7
 8004e16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e18:	e009      	b.n	8004e2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004e1a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ed8 <xPortStartScheduler+0x138>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	4a2d      	ldr	r2, [pc, #180]	@ (8004ed8 <xPortStartScheduler+0x138>)
 8004e22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e24:	78fb      	ldrb	r3, [r7, #3]
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	005b      	lsls	r3, r3, #1
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e2e:	78fb      	ldrb	r3, [r7, #3]
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e36:	2b80      	cmp	r3, #128	@ 0x80
 8004e38:	d0ef      	beq.n	8004e1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e3a:	4b27      	ldr	r3, [pc, #156]	@ (8004ed8 <xPortStartScheduler+0x138>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f1c3 0307 	rsb	r3, r3, #7
 8004e42:	2b04      	cmp	r3, #4
 8004e44:	d00b      	beq.n	8004e5e <xPortStartScheduler+0xbe>
	__asm volatile
 8004e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e4a:	f383 8811 	msr	BASEPRI, r3
 8004e4e:	f3bf 8f6f 	isb	sy
 8004e52:	f3bf 8f4f 	dsb	sy
 8004e56:	60bb      	str	r3, [r7, #8]
}
 8004e58:	bf00      	nop
 8004e5a:	bf00      	nop
 8004e5c:	e7fd      	b.n	8004e5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ed8 <xPortStartScheduler+0x138>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	021b      	lsls	r3, r3, #8
 8004e64:	4a1c      	ldr	r2, [pc, #112]	@ (8004ed8 <xPortStartScheduler+0x138>)
 8004e66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e68:	4b1b      	ldr	r3, [pc, #108]	@ (8004ed8 <xPortStartScheduler+0x138>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e70:	4a19      	ldr	r2, [pc, #100]	@ (8004ed8 <xPortStartScheduler+0x138>)
 8004e72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	b2da      	uxtb	r2, r3
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e7c:	4b17      	ldr	r3, [pc, #92]	@ (8004edc <xPortStartScheduler+0x13c>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a16      	ldr	r2, [pc, #88]	@ (8004edc <xPortStartScheduler+0x13c>)
 8004e82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e88:	4b14      	ldr	r3, [pc, #80]	@ (8004edc <xPortStartScheduler+0x13c>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a13      	ldr	r2, [pc, #76]	@ (8004edc <xPortStartScheduler+0x13c>)
 8004e8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004e92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004e94:	f000 f8da 	bl	800504c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004e98:	4b11      	ldr	r3, [pc, #68]	@ (8004ee0 <xPortStartScheduler+0x140>)
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004e9e:	f000 f8f9 	bl	8005094 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ea2:	4b10      	ldr	r3, [pc, #64]	@ (8004ee4 <xPortStartScheduler+0x144>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8004ee4 <xPortStartScheduler+0x144>)
 8004ea8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004eac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004eae:	f7ff ff63 	bl	8004d78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004eb2:	f7ff fd43 	bl	800493c <vTaskSwitchContext>
	prvTaskExitError();
 8004eb6:	f7ff ff1b 	bl	8004cf0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	e000ed00 	.word	0xe000ed00
 8004ec8:	410fc271 	.word	0x410fc271
 8004ecc:	410fc270 	.word	0x410fc270
 8004ed0:	e000e400 	.word	0xe000e400
 8004ed4:	20000894 	.word	0x20000894
 8004ed8:	20000898 	.word	0x20000898
 8004edc:	e000ed20 	.word	0xe000ed20
 8004ee0:	20000014 	.word	0x20000014
 8004ee4:	e000ef34 	.word	0xe000ef34

08004ee8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
	__asm volatile
 8004eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef2:	f383 8811 	msr	BASEPRI, r3
 8004ef6:	f3bf 8f6f 	isb	sy
 8004efa:	f3bf 8f4f 	dsb	sy
 8004efe:	607b      	str	r3, [r7, #4]
}
 8004f00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004f02:	4b10      	ldr	r3, [pc, #64]	@ (8004f44 <vPortEnterCritical+0x5c>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	3301      	adds	r3, #1
 8004f08:	4a0e      	ldr	r2, [pc, #56]	@ (8004f44 <vPortEnterCritical+0x5c>)
 8004f0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f44 <vPortEnterCritical+0x5c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d110      	bne.n	8004f36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f14:	4b0c      	ldr	r3, [pc, #48]	@ (8004f48 <vPortEnterCritical+0x60>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00b      	beq.n	8004f36 <vPortEnterCritical+0x4e>
	__asm volatile
 8004f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f22:	f383 8811 	msr	BASEPRI, r3
 8004f26:	f3bf 8f6f 	isb	sy
 8004f2a:	f3bf 8f4f 	dsb	sy
 8004f2e:	603b      	str	r3, [r7, #0]
}
 8004f30:	bf00      	nop
 8004f32:	bf00      	nop
 8004f34:	e7fd      	b.n	8004f32 <vPortEnterCritical+0x4a>
	}
}
 8004f36:	bf00      	nop
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	20000014 	.word	0x20000014
 8004f48:	e000ed04 	.word	0xe000ed04

08004f4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b083      	sub	sp, #12
 8004f50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f52:	4b12      	ldr	r3, [pc, #72]	@ (8004f9c <vPortExitCritical+0x50>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10b      	bne.n	8004f72 <vPortExitCritical+0x26>
	__asm volatile
 8004f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f5e:	f383 8811 	msr	BASEPRI, r3
 8004f62:	f3bf 8f6f 	isb	sy
 8004f66:	f3bf 8f4f 	dsb	sy
 8004f6a:	607b      	str	r3, [r7, #4]
}
 8004f6c:	bf00      	nop
 8004f6e:	bf00      	nop
 8004f70:	e7fd      	b.n	8004f6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004f72:	4b0a      	ldr	r3, [pc, #40]	@ (8004f9c <vPortExitCritical+0x50>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	3b01      	subs	r3, #1
 8004f78:	4a08      	ldr	r2, [pc, #32]	@ (8004f9c <vPortExitCritical+0x50>)
 8004f7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004f7c:	4b07      	ldr	r3, [pc, #28]	@ (8004f9c <vPortExitCritical+0x50>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d105      	bne.n	8004f90 <vPortExitCritical+0x44>
 8004f84:	2300      	movs	r3, #0
 8004f86:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004f8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr
 8004f9c:	20000014 	.word	0x20000014

08004fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004fa0:	f3ef 8009 	mrs	r0, PSP
 8004fa4:	f3bf 8f6f 	isb	sy
 8004fa8:	4b15      	ldr	r3, [pc, #84]	@ (8005000 <pxCurrentTCBConst>)
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	f01e 0f10 	tst.w	lr, #16
 8004fb0:	bf08      	it	eq
 8004fb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004fb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fba:	6010      	str	r0, [r2, #0]
 8004fbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004fc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004fc4:	f380 8811 	msr	BASEPRI, r0
 8004fc8:	f3bf 8f4f 	dsb	sy
 8004fcc:	f3bf 8f6f 	isb	sy
 8004fd0:	f7ff fcb4 	bl	800493c <vTaskSwitchContext>
 8004fd4:	f04f 0000 	mov.w	r0, #0
 8004fd8:	f380 8811 	msr	BASEPRI, r0
 8004fdc:	bc09      	pop	{r0, r3}
 8004fde:	6819      	ldr	r1, [r3, #0]
 8004fe0:	6808      	ldr	r0, [r1, #0]
 8004fe2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe6:	f01e 0f10 	tst.w	lr, #16
 8004fea:	bf08      	it	eq
 8004fec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004ff0:	f380 8809 	msr	PSP, r0
 8004ff4:	f3bf 8f6f 	isb	sy
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	f3af 8000 	nop.w

08005000 <pxCurrentTCBConst>:
 8005000:	20000768 	.word	0x20000768
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005004:	bf00      	nop
 8005006:	bf00      	nop

08005008 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
	__asm volatile
 800500e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005012:	f383 8811 	msr	BASEPRI, r3
 8005016:	f3bf 8f6f 	isb	sy
 800501a:	f3bf 8f4f 	dsb	sy
 800501e:	607b      	str	r3, [r7, #4]
}
 8005020:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005022:	f7ff fbd1 	bl	80047c8 <xTaskIncrementTick>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d003      	beq.n	8005034 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800502c:	4b06      	ldr	r3, [pc, #24]	@ (8005048 <SysTick_Handler+0x40>)
 800502e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	2300      	movs	r3, #0
 8005036:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	f383 8811 	msr	BASEPRI, r3
}
 800503e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005040:	bf00      	nop
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	e000ed04 	.word	0xe000ed04

0800504c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800504c:	b480      	push	{r7}
 800504e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005050:	4b0b      	ldr	r3, [pc, #44]	@ (8005080 <vPortSetupTimerInterrupt+0x34>)
 8005052:	2200      	movs	r2, #0
 8005054:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005056:	4b0b      	ldr	r3, [pc, #44]	@ (8005084 <vPortSetupTimerInterrupt+0x38>)
 8005058:	2200      	movs	r2, #0
 800505a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800505c:	4b0a      	ldr	r3, [pc, #40]	@ (8005088 <vPortSetupTimerInterrupt+0x3c>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a0a      	ldr	r2, [pc, #40]	@ (800508c <vPortSetupTimerInterrupt+0x40>)
 8005062:	fba2 2303 	umull	r2, r3, r2, r3
 8005066:	099b      	lsrs	r3, r3, #6
 8005068:	4a09      	ldr	r2, [pc, #36]	@ (8005090 <vPortSetupTimerInterrupt+0x44>)
 800506a:	3b01      	subs	r3, #1
 800506c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800506e:	4b04      	ldr	r3, [pc, #16]	@ (8005080 <vPortSetupTimerInterrupt+0x34>)
 8005070:	2207      	movs	r2, #7
 8005072:	601a      	str	r2, [r3, #0]
}
 8005074:	bf00      	nop
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	e000e010 	.word	0xe000e010
 8005084:	e000e018 	.word	0xe000e018
 8005088:	20000000 	.word	0x20000000
 800508c:	10624dd3 	.word	0x10624dd3
 8005090:	e000e014 	.word	0xe000e014

08005094 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005094:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80050a4 <vPortEnableVFP+0x10>
 8005098:	6801      	ldr	r1, [r0, #0]
 800509a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800509e:	6001      	str	r1, [r0, #0]
 80050a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80050a2:	bf00      	nop
 80050a4:	e000ed88 	.word	0xe000ed88

080050a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b08a      	sub	sp, #40	@ 0x28
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80050b0:	2300      	movs	r3, #0
 80050b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80050b4:	f7ff fadc 	bl	8004670 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80050b8:	4b5c      	ldr	r3, [pc, #368]	@ (800522c <pvPortMalloc+0x184>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80050c0:	f000 f924 	bl	800530c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80050c4:	4b5a      	ldr	r3, [pc, #360]	@ (8005230 <pvPortMalloc+0x188>)
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4013      	ands	r3, r2
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f040 8095 	bne.w	80051fc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d01e      	beq.n	8005116 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80050d8:	2208      	movs	r2, #8
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4413      	add	r3, r2
 80050de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f003 0307 	and.w	r3, r3, #7
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d015      	beq.n	8005116 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f023 0307 	bic.w	r3, r3, #7
 80050f0:	3308      	adds	r3, #8
 80050f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00b      	beq.n	8005116 <pvPortMalloc+0x6e>
	__asm volatile
 80050fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f3bf 8f6f 	isb	sy
 800510a:	f3bf 8f4f 	dsb	sy
 800510e:	617b      	str	r3, [r7, #20]
}
 8005110:	bf00      	nop
 8005112:	bf00      	nop
 8005114:	e7fd      	b.n	8005112 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d06f      	beq.n	80051fc <pvPortMalloc+0x154>
 800511c:	4b45      	ldr	r3, [pc, #276]	@ (8005234 <pvPortMalloc+0x18c>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	429a      	cmp	r2, r3
 8005124:	d86a      	bhi.n	80051fc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005126:	4b44      	ldr	r3, [pc, #272]	@ (8005238 <pvPortMalloc+0x190>)
 8005128:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800512a:	4b43      	ldr	r3, [pc, #268]	@ (8005238 <pvPortMalloc+0x190>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005130:	e004      	b.n	800513c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005134:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800513c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	429a      	cmp	r2, r3
 8005144:	d903      	bls.n	800514e <pvPortMalloc+0xa6>
 8005146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1f1      	bne.n	8005132 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800514e:	4b37      	ldr	r3, [pc, #220]	@ (800522c <pvPortMalloc+0x184>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005154:	429a      	cmp	r2, r3
 8005156:	d051      	beq.n	80051fc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005158:	6a3b      	ldr	r3, [r7, #32]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2208      	movs	r2, #8
 800515e:	4413      	add	r3, r2
 8005160:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	6a3b      	ldr	r3, [r7, #32]
 8005168:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800516a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	1ad2      	subs	r2, r2, r3
 8005172:	2308      	movs	r3, #8
 8005174:	005b      	lsls	r3, r3, #1
 8005176:	429a      	cmp	r2, r3
 8005178:	d920      	bls.n	80051bc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800517a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4413      	add	r3, r2
 8005180:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005182:	69bb      	ldr	r3, [r7, #24]
 8005184:	f003 0307 	and.w	r3, r3, #7
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00b      	beq.n	80051a4 <pvPortMalloc+0xfc>
	__asm volatile
 800518c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005190:	f383 8811 	msr	BASEPRI, r3
 8005194:	f3bf 8f6f 	isb	sy
 8005198:	f3bf 8f4f 	dsb	sy
 800519c:	613b      	str	r3, [r7, #16]
}
 800519e:	bf00      	nop
 80051a0:	bf00      	nop
 80051a2:	e7fd      	b.n	80051a0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80051a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a6:	685a      	ldr	r2, [r3, #4]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	1ad2      	subs	r2, r2, r3
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80051b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80051b6:	69b8      	ldr	r0, [r7, #24]
 80051b8:	f000 f90a 	bl	80053d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80051bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005234 <pvPortMalloc+0x18c>)
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	4a1b      	ldr	r2, [pc, #108]	@ (8005234 <pvPortMalloc+0x18c>)
 80051c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80051ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005234 <pvPortMalloc+0x18c>)
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	4b1b      	ldr	r3, [pc, #108]	@ (800523c <pvPortMalloc+0x194>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d203      	bcs.n	80051de <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80051d6:	4b17      	ldr	r3, [pc, #92]	@ (8005234 <pvPortMalloc+0x18c>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a18      	ldr	r2, [pc, #96]	@ (800523c <pvPortMalloc+0x194>)
 80051dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	685a      	ldr	r2, [r3, #4]
 80051e2:	4b13      	ldr	r3, [pc, #76]	@ (8005230 <pvPortMalloc+0x188>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	431a      	orrs	r2, r3
 80051e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80051ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ee:	2200      	movs	r2, #0
 80051f0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80051f2:	4b13      	ldr	r3, [pc, #76]	@ (8005240 <pvPortMalloc+0x198>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	3301      	adds	r3, #1
 80051f8:	4a11      	ldr	r2, [pc, #68]	@ (8005240 <pvPortMalloc+0x198>)
 80051fa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80051fc:	f7ff fa46 	bl	800468c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	f003 0307 	and.w	r3, r3, #7
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00b      	beq.n	8005222 <pvPortMalloc+0x17a>
	__asm volatile
 800520a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520e:	f383 8811 	msr	BASEPRI, r3
 8005212:	f3bf 8f6f 	isb	sy
 8005216:	f3bf 8f4f 	dsb	sy
 800521a:	60fb      	str	r3, [r7, #12]
}
 800521c:	bf00      	nop
 800521e:	bf00      	nop
 8005220:	e7fd      	b.n	800521e <pvPortMalloc+0x176>
	return pvReturn;
 8005222:	69fb      	ldr	r3, [r7, #28]
}
 8005224:	4618      	mov	r0, r3
 8005226:	3728      	adds	r7, #40	@ 0x28
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}
 800522c:	2000145c 	.word	0x2000145c
 8005230:	20001470 	.word	0x20001470
 8005234:	20001460 	.word	0x20001460
 8005238:	20001454 	.word	0x20001454
 800523c:	20001464 	.word	0x20001464
 8005240:	20001468 	.word	0x20001468

08005244 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d04f      	beq.n	80052f6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005256:	2308      	movs	r3, #8
 8005258:	425b      	negs	r3, r3
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	4413      	add	r3, r2
 800525e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	4b25      	ldr	r3, [pc, #148]	@ (8005300 <vPortFree+0xbc>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4013      	ands	r3, r2
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10b      	bne.n	800528a <vPortFree+0x46>
	__asm volatile
 8005272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005276:	f383 8811 	msr	BASEPRI, r3
 800527a:	f3bf 8f6f 	isb	sy
 800527e:	f3bf 8f4f 	dsb	sy
 8005282:	60fb      	str	r3, [r7, #12]
}
 8005284:	bf00      	nop
 8005286:	bf00      	nop
 8005288:	e7fd      	b.n	8005286 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00b      	beq.n	80052aa <vPortFree+0x66>
	__asm volatile
 8005292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005296:	f383 8811 	msr	BASEPRI, r3
 800529a:	f3bf 8f6f 	isb	sy
 800529e:	f3bf 8f4f 	dsb	sy
 80052a2:	60bb      	str	r3, [r7, #8]
}
 80052a4:	bf00      	nop
 80052a6:	bf00      	nop
 80052a8:	e7fd      	b.n	80052a6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	4b14      	ldr	r3, [pc, #80]	@ (8005300 <vPortFree+0xbc>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4013      	ands	r3, r2
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d01e      	beq.n	80052f6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d11a      	bne.n	80052f6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	685a      	ldr	r2, [r3, #4]
 80052c4:	4b0e      	ldr	r3, [pc, #56]	@ (8005300 <vPortFree+0xbc>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	43db      	mvns	r3, r3
 80052ca:	401a      	ands	r2, r3
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80052d0:	f7ff f9ce 	bl	8004670 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005304 <vPortFree+0xc0>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4413      	add	r3, r2
 80052de:	4a09      	ldr	r2, [pc, #36]	@ (8005304 <vPortFree+0xc0>)
 80052e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80052e2:	6938      	ldr	r0, [r7, #16]
 80052e4:	f000 f874 	bl	80053d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80052e8:	4b07      	ldr	r3, [pc, #28]	@ (8005308 <vPortFree+0xc4>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	3301      	adds	r3, #1
 80052ee:	4a06      	ldr	r2, [pc, #24]	@ (8005308 <vPortFree+0xc4>)
 80052f0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80052f2:	f7ff f9cb 	bl	800468c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80052f6:	bf00      	nop
 80052f8:	3718      	adds	r7, #24
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	20001470 	.word	0x20001470
 8005304:	20001460 	.word	0x20001460
 8005308:	2000146c 	.word	0x2000146c

0800530c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800530c:	b480      	push	{r7}
 800530e:	b085      	sub	sp, #20
 8005310:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005312:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8005316:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005318:	4b27      	ldr	r3, [pc, #156]	@ (80053b8 <prvHeapInit+0xac>)
 800531a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f003 0307 	and.w	r3, r3, #7
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00c      	beq.n	8005340 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	3307      	adds	r3, #7
 800532a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f023 0307 	bic.w	r3, r3, #7
 8005332:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005334:	68ba      	ldr	r2, [r7, #8]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	4a1f      	ldr	r2, [pc, #124]	@ (80053b8 <prvHeapInit+0xac>)
 800533c:	4413      	add	r3, r2
 800533e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005344:	4a1d      	ldr	r2, [pc, #116]	@ (80053bc <prvHeapInit+0xb0>)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800534a:	4b1c      	ldr	r3, [pc, #112]	@ (80053bc <prvHeapInit+0xb0>)
 800534c:	2200      	movs	r2, #0
 800534e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	68ba      	ldr	r2, [r7, #8]
 8005354:	4413      	add	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005358:	2208      	movs	r2, #8
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	1a9b      	subs	r3, r3, r2
 800535e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0307 	bic.w	r3, r3, #7
 8005366:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	4a15      	ldr	r2, [pc, #84]	@ (80053c0 <prvHeapInit+0xb4>)
 800536c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800536e:	4b14      	ldr	r3, [pc, #80]	@ (80053c0 <prvHeapInit+0xb4>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2200      	movs	r2, #0
 8005374:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005376:	4b12      	ldr	r3, [pc, #72]	@ (80053c0 <prvHeapInit+0xb4>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2200      	movs	r2, #0
 800537c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	1ad2      	subs	r2, r2, r3
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800538c:	4b0c      	ldr	r3, [pc, #48]	@ (80053c0 <prvHeapInit+0xb4>)
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	4a0a      	ldr	r2, [pc, #40]	@ (80053c4 <prvHeapInit+0xb8>)
 800539a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	4a09      	ldr	r2, [pc, #36]	@ (80053c8 <prvHeapInit+0xbc>)
 80053a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80053a4:	4b09      	ldr	r3, [pc, #36]	@ (80053cc <prvHeapInit+0xc0>)
 80053a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80053aa:	601a      	str	r2, [r3, #0]
}
 80053ac:	bf00      	nop
 80053ae:	3714      	adds	r7, #20
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr
 80053b8:	2000089c 	.word	0x2000089c
 80053bc:	20001454 	.word	0x20001454
 80053c0:	2000145c 	.word	0x2000145c
 80053c4:	20001464 	.word	0x20001464
 80053c8:	20001460 	.word	0x20001460
 80053cc:	20001470 	.word	0x20001470

080053d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80053d0:	b480      	push	{r7}
 80053d2:	b085      	sub	sp, #20
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80053d8:	4b28      	ldr	r3, [pc, #160]	@ (800547c <prvInsertBlockIntoFreeList+0xac>)
 80053da:	60fb      	str	r3, [r7, #12]
 80053dc:	e002      	b.n	80053e4 <prvInsertBlockIntoFreeList+0x14>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	60fb      	str	r3, [r7, #12]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d8f7      	bhi.n	80053de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	68ba      	ldr	r2, [r7, #8]
 80053f8:	4413      	add	r3, r2
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d108      	bne.n	8005412 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	685a      	ldr	r2, [r3, #4]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	441a      	add	r2, r3
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	68ba      	ldr	r2, [r7, #8]
 800541c:	441a      	add	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	429a      	cmp	r2, r3
 8005424:	d118      	bne.n	8005458 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	4b15      	ldr	r3, [pc, #84]	@ (8005480 <prvInsertBlockIntoFreeList+0xb0>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	429a      	cmp	r2, r3
 8005430:	d00d      	beq.n	800544e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	441a      	add	r2, r3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	601a      	str	r2, [r3, #0]
 800544c:	e008      	b.n	8005460 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800544e:	4b0c      	ldr	r3, [pc, #48]	@ (8005480 <prvInsertBlockIntoFreeList+0xb0>)
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	e003      	b.n	8005460 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005460:	68fa      	ldr	r2, [r7, #12]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	429a      	cmp	r2, r3
 8005466:	d002      	beq.n	800546e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800546e:	bf00      	nop
 8005470:	3714      	adds	r7, #20
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	20001454 	.word	0x20001454
 8005480:	2000145c 	.word	0x2000145c

08005484 <std>:
 8005484:	2300      	movs	r3, #0
 8005486:	b510      	push	{r4, lr}
 8005488:	4604      	mov	r4, r0
 800548a:	e9c0 3300 	strd	r3, r3, [r0]
 800548e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005492:	6083      	str	r3, [r0, #8]
 8005494:	8181      	strh	r1, [r0, #12]
 8005496:	6643      	str	r3, [r0, #100]	@ 0x64
 8005498:	81c2      	strh	r2, [r0, #14]
 800549a:	6183      	str	r3, [r0, #24]
 800549c:	4619      	mov	r1, r3
 800549e:	2208      	movs	r2, #8
 80054a0:	305c      	adds	r0, #92	@ 0x5c
 80054a2:	f000 fa2f 	bl	8005904 <memset>
 80054a6:	4b0d      	ldr	r3, [pc, #52]	@ (80054dc <std+0x58>)
 80054a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80054aa:	4b0d      	ldr	r3, [pc, #52]	@ (80054e0 <std+0x5c>)
 80054ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80054ae:	4b0d      	ldr	r3, [pc, #52]	@ (80054e4 <std+0x60>)
 80054b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80054b2:	4b0d      	ldr	r3, [pc, #52]	@ (80054e8 <std+0x64>)
 80054b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80054b6:	4b0d      	ldr	r3, [pc, #52]	@ (80054ec <std+0x68>)
 80054b8:	6224      	str	r4, [r4, #32]
 80054ba:	429c      	cmp	r4, r3
 80054bc:	d006      	beq.n	80054cc <std+0x48>
 80054be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80054c2:	4294      	cmp	r4, r2
 80054c4:	d002      	beq.n	80054cc <std+0x48>
 80054c6:	33d0      	adds	r3, #208	@ 0xd0
 80054c8:	429c      	cmp	r4, r3
 80054ca:	d105      	bne.n	80054d8 <std+0x54>
 80054cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80054d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054d4:	f000 baec 	b.w	8005ab0 <__retarget_lock_init_recursive>
 80054d8:	bd10      	pop	{r4, pc}
 80054da:	bf00      	nop
 80054dc:	08005755 	.word	0x08005755
 80054e0:	08005777 	.word	0x08005777
 80054e4:	080057af 	.word	0x080057af
 80054e8:	080057d3 	.word	0x080057d3
 80054ec:	20001474 	.word	0x20001474

080054f0 <stdio_exit_handler>:
 80054f0:	4a02      	ldr	r2, [pc, #8]	@ (80054fc <stdio_exit_handler+0xc>)
 80054f2:	4903      	ldr	r1, [pc, #12]	@ (8005500 <stdio_exit_handler+0x10>)
 80054f4:	4803      	ldr	r0, [pc, #12]	@ (8005504 <stdio_exit_handler+0x14>)
 80054f6:	f000 b869 	b.w	80055cc <_fwalk_sglue>
 80054fa:	bf00      	nop
 80054fc:	20000018 	.word	0x20000018
 8005500:	08006619 	.word	0x08006619
 8005504:	20000028 	.word	0x20000028

08005508 <cleanup_stdio>:
 8005508:	6841      	ldr	r1, [r0, #4]
 800550a:	4b0c      	ldr	r3, [pc, #48]	@ (800553c <cleanup_stdio+0x34>)
 800550c:	4299      	cmp	r1, r3
 800550e:	b510      	push	{r4, lr}
 8005510:	4604      	mov	r4, r0
 8005512:	d001      	beq.n	8005518 <cleanup_stdio+0x10>
 8005514:	f001 f880 	bl	8006618 <_fflush_r>
 8005518:	68a1      	ldr	r1, [r4, #8]
 800551a:	4b09      	ldr	r3, [pc, #36]	@ (8005540 <cleanup_stdio+0x38>)
 800551c:	4299      	cmp	r1, r3
 800551e:	d002      	beq.n	8005526 <cleanup_stdio+0x1e>
 8005520:	4620      	mov	r0, r4
 8005522:	f001 f879 	bl	8006618 <_fflush_r>
 8005526:	68e1      	ldr	r1, [r4, #12]
 8005528:	4b06      	ldr	r3, [pc, #24]	@ (8005544 <cleanup_stdio+0x3c>)
 800552a:	4299      	cmp	r1, r3
 800552c:	d004      	beq.n	8005538 <cleanup_stdio+0x30>
 800552e:	4620      	mov	r0, r4
 8005530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005534:	f001 b870 	b.w	8006618 <_fflush_r>
 8005538:	bd10      	pop	{r4, pc}
 800553a:	bf00      	nop
 800553c:	20001474 	.word	0x20001474
 8005540:	200014dc 	.word	0x200014dc
 8005544:	20001544 	.word	0x20001544

08005548 <global_stdio_init.part.0>:
 8005548:	b510      	push	{r4, lr}
 800554a:	4b0b      	ldr	r3, [pc, #44]	@ (8005578 <global_stdio_init.part.0+0x30>)
 800554c:	4c0b      	ldr	r4, [pc, #44]	@ (800557c <global_stdio_init.part.0+0x34>)
 800554e:	4a0c      	ldr	r2, [pc, #48]	@ (8005580 <global_stdio_init.part.0+0x38>)
 8005550:	601a      	str	r2, [r3, #0]
 8005552:	4620      	mov	r0, r4
 8005554:	2200      	movs	r2, #0
 8005556:	2104      	movs	r1, #4
 8005558:	f7ff ff94 	bl	8005484 <std>
 800555c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005560:	2201      	movs	r2, #1
 8005562:	2109      	movs	r1, #9
 8005564:	f7ff ff8e 	bl	8005484 <std>
 8005568:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800556c:	2202      	movs	r2, #2
 800556e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005572:	2112      	movs	r1, #18
 8005574:	f7ff bf86 	b.w	8005484 <std>
 8005578:	200015ac 	.word	0x200015ac
 800557c:	20001474 	.word	0x20001474
 8005580:	080054f1 	.word	0x080054f1

08005584 <__sfp_lock_acquire>:
 8005584:	4801      	ldr	r0, [pc, #4]	@ (800558c <__sfp_lock_acquire+0x8>)
 8005586:	f000 ba94 	b.w	8005ab2 <__retarget_lock_acquire_recursive>
 800558a:	bf00      	nop
 800558c:	200015b5 	.word	0x200015b5

08005590 <__sfp_lock_release>:
 8005590:	4801      	ldr	r0, [pc, #4]	@ (8005598 <__sfp_lock_release+0x8>)
 8005592:	f000 ba8f 	b.w	8005ab4 <__retarget_lock_release_recursive>
 8005596:	bf00      	nop
 8005598:	200015b5 	.word	0x200015b5

0800559c <__sinit>:
 800559c:	b510      	push	{r4, lr}
 800559e:	4604      	mov	r4, r0
 80055a0:	f7ff fff0 	bl	8005584 <__sfp_lock_acquire>
 80055a4:	6a23      	ldr	r3, [r4, #32]
 80055a6:	b11b      	cbz	r3, 80055b0 <__sinit+0x14>
 80055a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055ac:	f7ff bff0 	b.w	8005590 <__sfp_lock_release>
 80055b0:	4b04      	ldr	r3, [pc, #16]	@ (80055c4 <__sinit+0x28>)
 80055b2:	6223      	str	r3, [r4, #32]
 80055b4:	4b04      	ldr	r3, [pc, #16]	@ (80055c8 <__sinit+0x2c>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1f5      	bne.n	80055a8 <__sinit+0xc>
 80055bc:	f7ff ffc4 	bl	8005548 <global_stdio_init.part.0>
 80055c0:	e7f2      	b.n	80055a8 <__sinit+0xc>
 80055c2:	bf00      	nop
 80055c4:	08005509 	.word	0x08005509
 80055c8:	200015ac 	.word	0x200015ac

080055cc <_fwalk_sglue>:
 80055cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055d0:	4607      	mov	r7, r0
 80055d2:	4688      	mov	r8, r1
 80055d4:	4614      	mov	r4, r2
 80055d6:	2600      	movs	r6, #0
 80055d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80055dc:	f1b9 0901 	subs.w	r9, r9, #1
 80055e0:	d505      	bpl.n	80055ee <_fwalk_sglue+0x22>
 80055e2:	6824      	ldr	r4, [r4, #0]
 80055e4:	2c00      	cmp	r4, #0
 80055e6:	d1f7      	bne.n	80055d8 <_fwalk_sglue+0xc>
 80055e8:	4630      	mov	r0, r6
 80055ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055ee:	89ab      	ldrh	r3, [r5, #12]
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d907      	bls.n	8005604 <_fwalk_sglue+0x38>
 80055f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055f8:	3301      	adds	r3, #1
 80055fa:	d003      	beq.n	8005604 <_fwalk_sglue+0x38>
 80055fc:	4629      	mov	r1, r5
 80055fe:	4638      	mov	r0, r7
 8005600:	47c0      	blx	r8
 8005602:	4306      	orrs	r6, r0
 8005604:	3568      	adds	r5, #104	@ 0x68
 8005606:	e7e9      	b.n	80055dc <_fwalk_sglue+0x10>

08005608 <iprintf>:
 8005608:	b40f      	push	{r0, r1, r2, r3}
 800560a:	b507      	push	{r0, r1, r2, lr}
 800560c:	4906      	ldr	r1, [pc, #24]	@ (8005628 <iprintf+0x20>)
 800560e:	ab04      	add	r3, sp, #16
 8005610:	6808      	ldr	r0, [r1, #0]
 8005612:	f853 2b04 	ldr.w	r2, [r3], #4
 8005616:	6881      	ldr	r1, [r0, #8]
 8005618:	9301      	str	r3, [sp, #4]
 800561a:	f000 fcd5 	bl	8005fc8 <_vfiprintf_r>
 800561e:	b003      	add	sp, #12
 8005620:	f85d eb04 	ldr.w	lr, [sp], #4
 8005624:	b004      	add	sp, #16
 8005626:	4770      	bx	lr
 8005628:	20000024 	.word	0x20000024

0800562c <_puts_r>:
 800562c:	6a03      	ldr	r3, [r0, #32]
 800562e:	b570      	push	{r4, r5, r6, lr}
 8005630:	6884      	ldr	r4, [r0, #8]
 8005632:	4605      	mov	r5, r0
 8005634:	460e      	mov	r6, r1
 8005636:	b90b      	cbnz	r3, 800563c <_puts_r+0x10>
 8005638:	f7ff ffb0 	bl	800559c <__sinit>
 800563c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800563e:	07db      	lsls	r3, r3, #31
 8005640:	d405      	bmi.n	800564e <_puts_r+0x22>
 8005642:	89a3      	ldrh	r3, [r4, #12]
 8005644:	0598      	lsls	r0, r3, #22
 8005646:	d402      	bmi.n	800564e <_puts_r+0x22>
 8005648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800564a:	f000 fa32 	bl	8005ab2 <__retarget_lock_acquire_recursive>
 800564e:	89a3      	ldrh	r3, [r4, #12]
 8005650:	0719      	lsls	r1, r3, #28
 8005652:	d502      	bpl.n	800565a <_puts_r+0x2e>
 8005654:	6923      	ldr	r3, [r4, #16]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d135      	bne.n	80056c6 <_puts_r+0x9a>
 800565a:	4621      	mov	r1, r4
 800565c:	4628      	mov	r0, r5
 800565e:	f000 f8fb 	bl	8005858 <__swsetup_r>
 8005662:	b380      	cbz	r0, 80056c6 <_puts_r+0x9a>
 8005664:	f04f 35ff 	mov.w	r5, #4294967295
 8005668:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800566a:	07da      	lsls	r2, r3, #31
 800566c:	d405      	bmi.n	800567a <_puts_r+0x4e>
 800566e:	89a3      	ldrh	r3, [r4, #12]
 8005670:	059b      	lsls	r3, r3, #22
 8005672:	d402      	bmi.n	800567a <_puts_r+0x4e>
 8005674:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005676:	f000 fa1d 	bl	8005ab4 <__retarget_lock_release_recursive>
 800567a:	4628      	mov	r0, r5
 800567c:	bd70      	pop	{r4, r5, r6, pc}
 800567e:	2b00      	cmp	r3, #0
 8005680:	da04      	bge.n	800568c <_puts_r+0x60>
 8005682:	69a2      	ldr	r2, [r4, #24]
 8005684:	429a      	cmp	r2, r3
 8005686:	dc17      	bgt.n	80056b8 <_puts_r+0x8c>
 8005688:	290a      	cmp	r1, #10
 800568a:	d015      	beq.n	80056b8 <_puts_r+0x8c>
 800568c:	6823      	ldr	r3, [r4, #0]
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	6022      	str	r2, [r4, #0]
 8005692:	7019      	strb	r1, [r3, #0]
 8005694:	68a3      	ldr	r3, [r4, #8]
 8005696:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800569a:	3b01      	subs	r3, #1
 800569c:	60a3      	str	r3, [r4, #8]
 800569e:	2900      	cmp	r1, #0
 80056a0:	d1ed      	bne.n	800567e <_puts_r+0x52>
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	da11      	bge.n	80056ca <_puts_r+0x9e>
 80056a6:	4622      	mov	r2, r4
 80056a8:	210a      	movs	r1, #10
 80056aa:	4628      	mov	r0, r5
 80056ac:	f000 f895 	bl	80057da <__swbuf_r>
 80056b0:	3001      	adds	r0, #1
 80056b2:	d0d7      	beq.n	8005664 <_puts_r+0x38>
 80056b4:	250a      	movs	r5, #10
 80056b6:	e7d7      	b.n	8005668 <_puts_r+0x3c>
 80056b8:	4622      	mov	r2, r4
 80056ba:	4628      	mov	r0, r5
 80056bc:	f000 f88d 	bl	80057da <__swbuf_r>
 80056c0:	3001      	adds	r0, #1
 80056c2:	d1e7      	bne.n	8005694 <_puts_r+0x68>
 80056c4:	e7ce      	b.n	8005664 <_puts_r+0x38>
 80056c6:	3e01      	subs	r6, #1
 80056c8:	e7e4      	b.n	8005694 <_puts_r+0x68>
 80056ca:	6823      	ldr	r3, [r4, #0]
 80056cc:	1c5a      	adds	r2, r3, #1
 80056ce:	6022      	str	r2, [r4, #0]
 80056d0:	220a      	movs	r2, #10
 80056d2:	701a      	strb	r2, [r3, #0]
 80056d4:	e7ee      	b.n	80056b4 <_puts_r+0x88>
	...

080056d8 <puts>:
 80056d8:	4b02      	ldr	r3, [pc, #8]	@ (80056e4 <puts+0xc>)
 80056da:	4601      	mov	r1, r0
 80056dc:	6818      	ldr	r0, [r3, #0]
 80056de:	f7ff bfa5 	b.w	800562c <_puts_r>
 80056e2:	bf00      	nop
 80056e4:	20000024 	.word	0x20000024

080056e8 <sniprintf>:
 80056e8:	b40c      	push	{r2, r3}
 80056ea:	b530      	push	{r4, r5, lr}
 80056ec:	4b18      	ldr	r3, [pc, #96]	@ (8005750 <sniprintf+0x68>)
 80056ee:	1e0c      	subs	r4, r1, #0
 80056f0:	681d      	ldr	r5, [r3, #0]
 80056f2:	b09d      	sub	sp, #116	@ 0x74
 80056f4:	da08      	bge.n	8005708 <sniprintf+0x20>
 80056f6:	238b      	movs	r3, #139	@ 0x8b
 80056f8:	602b      	str	r3, [r5, #0]
 80056fa:	f04f 30ff 	mov.w	r0, #4294967295
 80056fe:	b01d      	add	sp, #116	@ 0x74
 8005700:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005704:	b002      	add	sp, #8
 8005706:	4770      	bx	lr
 8005708:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800570c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005710:	f04f 0300 	mov.w	r3, #0
 8005714:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005716:	bf14      	ite	ne
 8005718:	f104 33ff 	addne.w	r3, r4, #4294967295
 800571c:	4623      	moveq	r3, r4
 800571e:	9304      	str	r3, [sp, #16]
 8005720:	9307      	str	r3, [sp, #28]
 8005722:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005726:	9002      	str	r0, [sp, #8]
 8005728:	9006      	str	r0, [sp, #24]
 800572a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800572e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005730:	ab21      	add	r3, sp, #132	@ 0x84
 8005732:	a902      	add	r1, sp, #8
 8005734:	4628      	mov	r0, r5
 8005736:	9301      	str	r3, [sp, #4]
 8005738:	f000 fb20 	bl	8005d7c <_svfiprintf_r>
 800573c:	1c43      	adds	r3, r0, #1
 800573e:	bfbc      	itt	lt
 8005740:	238b      	movlt	r3, #139	@ 0x8b
 8005742:	602b      	strlt	r3, [r5, #0]
 8005744:	2c00      	cmp	r4, #0
 8005746:	d0da      	beq.n	80056fe <sniprintf+0x16>
 8005748:	9b02      	ldr	r3, [sp, #8]
 800574a:	2200      	movs	r2, #0
 800574c:	701a      	strb	r2, [r3, #0]
 800574e:	e7d6      	b.n	80056fe <sniprintf+0x16>
 8005750:	20000024 	.word	0x20000024

08005754 <__sread>:
 8005754:	b510      	push	{r4, lr}
 8005756:	460c      	mov	r4, r1
 8005758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800575c:	f000 f95a 	bl	8005a14 <_read_r>
 8005760:	2800      	cmp	r0, #0
 8005762:	bfab      	itete	ge
 8005764:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005766:	89a3      	ldrhlt	r3, [r4, #12]
 8005768:	181b      	addge	r3, r3, r0
 800576a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800576e:	bfac      	ite	ge
 8005770:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005772:	81a3      	strhlt	r3, [r4, #12]
 8005774:	bd10      	pop	{r4, pc}

08005776 <__swrite>:
 8005776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800577a:	461f      	mov	r7, r3
 800577c:	898b      	ldrh	r3, [r1, #12]
 800577e:	05db      	lsls	r3, r3, #23
 8005780:	4605      	mov	r5, r0
 8005782:	460c      	mov	r4, r1
 8005784:	4616      	mov	r6, r2
 8005786:	d505      	bpl.n	8005794 <__swrite+0x1e>
 8005788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800578c:	2302      	movs	r3, #2
 800578e:	2200      	movs	r2, #0
 8005790:	f000 f92e 	bl	80059f0 <_lseek_r>
 8005794:	89a3      	ldrh	r3, [r4, #12]
 8005796:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800579a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800579e:	81a3      	strh	r3, [r4, #12]
 80057a0:	4632      	mov	r2, r6
 80057a2:	463b      	mov	r3, r7
 80057a4:	4628      	mov	r0, r5
 80057a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057aa:	f000 b945 	b.w	8005a38 <_write_r>

080057ae <__sseek>:
 80057ae:	b510      	push	{r4, lr}
 80057b0:	460c      	mov	r4, r1
 80057b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057b6:	f000 f91b 	bl	80059f0 <_lseek_r>
 80057ba:	1c43      	adds	r3, r0, #1
 80057bc:	89a3      	ldrh	r3, [r4, #12]
 80057be:	bf15      	itete	ne
 80057c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80057c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80057c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80057ca:	81a3      	strheq	r3, [r4, #12]
 80057cc:	bf18      	it	ne
 80057ce:	81a3      	strhne	r3, [r4, #12]
 80057d0:	bd10      	pop	{r4, pc}

080057d2 <__sclose>:
 80057d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057d6:	f000 b89d 	b.w	8005914 <_close_r>

080057da <__swbuf_r>:
 80057da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057dc:	460e      	mov	r6, r1
 80057de:	4614      	mov	r4, r2
 80057e0:	4605      	mov	r5, r0
 80057e2:	b118      	cbz	r0, 80057ec <__swbuf_r+0x12>
 80057e4:	6a03      	ldr	r3, [r0, #32]
 80057e6:	b90b      	cbnz	r3, 80057ec <__swbuf_r+0x12>
 80057e8:	f7ff fed8 	bl	800559c <__sinit>
 80057ec:	69a3      	ldr	r3, [r4, #24]
 80057ee:	60a3      	str	r3, [r4, #8]
 80057f0:	89a3      	ldrh	r3, [r4, #12]
 80057f2:	071a      	lsls	r2, r3, #28
 80057f4:	d501      	bpl.n	80057fa <__swbuf_r+0x20>
 80057f6:	6923      	ldr	r3, [r4, #16]
 80057f8:	b943      	cbnz	r3, 800580c <__swbuf_r+0x32>
 80057fa:	4621      	mov	r1, r4
 80057fc:	4628      	mov	r0, r5
 80057fe:	f000 f82b 	bl	8005858 <__swsetup_r>
 8005802:	b118      	cbz	r0, 800580c <__swbuf_r+0x32>
 8005804:	f04f 37ff 	mov.w	r7, #4294967295
 8005808:	4638      	mov	r0, r7
 800580a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800580c:	6823      	ldr	r3, [r4, #0]
 800580e:	6922      	ldr	r2, [r4, #16]
 8005810:	1a98      	subs	r0, r3, r2
 8005812:	6963      	ldr	r3, [r4, #20]
 8005814:	b2f6      	uxtb	r6, r6
 8005816:	4283      	cmp	r3, r0
 8005818:	4637      	mov	r7, r6
 800581a:	dc05      	bgt.n	8005828 <__swbuf_r+0x4e>
 800581c:	4621      	mov	r1, r4
 800581e:	4628      	mov	r0, r5
 8005820:	f000 fefa 	bl	8006618 <_fflush_r>
 8005824:	2800      	cmp	r0, #0
 8005826:	d1ed      	bne.n	8005804 <__swbuf_r+0x2a>
 8005828:	68a3      	ldr	r3, [r4, #8]
 800582a:	3b01      	subs	r3, #1
 800582c:	60a3      	str	r3, [r4, #8]
 800582e:	6823      	ldr	r3, [r4, #0]
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	6022      	str	r2, [r4, #0]
 8005834:	701e      	strb	r6, [r3, #0]
 8005836:	6962      	ldr	r2, [r4, #20]
 8005838:	1c43      	adds	r3, r0, #1
 800583a:	429a      	cmp	r2, r3
 800583c:	d004      	beq.n	8005848 <__swbuf_r+0x6e>
 800583e:	89a3      	ldrh	r3, [r4, #12]
 8005840:	07db      	lsls	r3, r3, #31
 8005842:	d5e1      	bpl.n	8005808 <__swbuf_r+0x2e>
 8005844:	2e0a      	cmp	r6, #10
 8005846:	d1df      	bne.n	8005808 <__swbuf_r+0x2e>
 8005848:	4621      	mov	r1, r4
 800584a:	4628      	mov	r0, r5
 800584c:	f000 fee4 	bl	8006618 <_fflush_r>
 8005850:	2800      	cmp	r0, #0
 8005852:	d0d9      	beq.n	8005808 <__swbuf_r+0x2e>
 8005854:	e7d6      	b.n	8005804 <__swbuf_r+0x2a>
	...

08005858 <__swsetup_r>:
 8005858:	b538      	push	{r3, r4, r5, lr}
 800585a:	4b29      	ldr	r3, [pc, #164]	@ (8005900 <__swsetup_r+0xa8>)
 800585c:	4605      	mov	r5, r0
 800585e:	6818      	ldr	r0, [r3, #0]
 8005860:	460c      	mov	r4, r1
 8005862:	b118      	cbz	r0, 800586c <__swsetup_r+0x14>
 8005864:	6a03      	ldr	r3, [r0, #32]
 8005866:	b90b      	cbnz	r3, 800586c <__swsetup_r+0x14>
 8005868:	f7ff fe98 	bl	800559c <__sinit>
 800586c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005870:	0719      	lsls	r1, r3, #28
 8005872:	d422      	bmi.n	80058ba <__swsetup_r+0x62>
 8005874:	06da      	lsls	r2, r3, #27
 8005876:	d407      	bmi.n	8005888 <__swsetup_r+0x30>
 8005878:	2209      	movs	r2, #9
 800587a:	602a      	str	r2, [r5, #0]
 800587c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005880:	81a3      	strh	r3, [r4, #12]
 8005882:	f04f 30ff 	mov.w	r0, #4294967295
 8005886:	e033      	b.n	80058f0 <__swsetup_r+0x98>
 8005888:	0758      	lsls	r0, r3, #29
 800588a:	d512      	bpl.n	80058b2 <__swsetup_r+0x5a>
 800588c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800588e:	b141      	cbz	r1, 80058a2 <__swsetup_r+0x4a>
 8005890:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005894:	4299      	cmp	r1, r3
 8005896:	d002      	beq.n	800589e <__swsetup_r+0x46>
 8005898:	4628      	mov	r0, r5
 800589a:	f000 f91b 	bl	8005ad4 <_free_r>
 800589e:	2300      	movs	r3, #0
 80058a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80058a2:	89a3      	ldrh	r3, [r4, #12]
 80058a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80058a8:	81a3      	strh	r3, [r4, #12]
 80058aa:	2300      	movs	r3, #0
 80058ac:	6063      	str	r3, [r4, #4]
 80058ae:	6923      	ldr	r3, [r4, #16]
 80058b0:	6023      	str	r3, [r4, #0]
 80058b2:	89a3      	ldrh	r3, [r4, #12]
 80058b4:	f043 0308 	orr.w	r3, r3, #8
 80058b8:	81a3      	strh	r3, [r4, #12]
 80058ba:	6923      	ldr	r3, [r4, #16]
 80058bc:	b94b      	cbnz	r3, 80058d2 <__swsetup_r+0x7a>
 80058be:	89a3      	ldrh	r3, [r4, #12]
 80058c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80058c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058c8:	d003      	beq.n	80058d2 <__swsetup_r+0x7a>
 80058ca:	4621      	mov	r1, r4
 80058cc:	4628      	mov	r0, r5
 80058ce:	f000 fef1 	bl	80066b4 <__smakebuf_r>
 80058d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058d6:	f013 0201 	ands.w	r2, r3, #1
 80058da:	d00a      	beq.n	80058f2 <__swsetup_r+0x9a>
 80058dc:	2200      	movs	r2, #0
 80058de:	60a2      	str	r2, [r4, #8]
 80058e0:	6962      	ldr	r2, [r4, #20]
 80058e2:	4252      	negs	r2, r2
 80058e4:	61a2      	str	r2, [r4, #24]
 80058e6:	6922      	ldr	r2, [r4, #16]
 80058e8:	b942      	cbnz	r2, 80058fc <__swsetup_r+0xa4>
 80058ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80058ee:	d1c5      	bne.n	800587c <__swsetup_r+0x24>
 80058f0:	bd38      	pop	{r3, r4, r5, pc}
 80058f2:	0799      	lsls	r1, r3, #30
 80058f4:	bf58      	it	pl
 80058f6:	6962      	ldrpl	r2, [r4, #20]
 80058f8:	60a2      	str	r2, [r4, #8]
 80058fa:	e7f4      	b.n	80058e6 <__swsetup_r+0x8e>
 80058fc:	2000      	movs	r0, #0
 80058fe:	e7f7      	b.n	80058f0 <__swsetup_r+0x98>
 8005900:	20000024 	.word	0x20000024

08005904 <memset>:
 8005904:	4402      	add	r2, r0
 8005906:	4603      	mov	r3, r0
 8005908:	4293      	cmp	r3, r2
 800590a:	d100      	bne.n	800590e <memset+0xa>
 800590c:	4770      	bx	lr
 800590e:	f803 1b01 	strb.w	r1, [r3], #1
 8005912:	e7f9      	b.n	8005908 <memset+0x4>

08005914 <_close_r>:
 8005914:	b538      	push	{r3, r4, r5, lr}
 8005916:	4d06      	ldr	r5, [pc, #24]	@ (8005930 <_close_r+0x1c>)
 8005918:	2300      	movs	r3, #0
 800591a:	4604      	mov	r4, r0
 800591c:	4608      	mov	r0, r1
 800591e:	602b      	str	r3, [r5, #0]
 8005920:	f7fb f8cb 	bl	8000aba <_close>
 8005924:	1c43      	adds	r3, r0, #1
 8005926:	d102      	bne.n	800592e <_close_r+0x1a>
 8005928:	682b      	ldr	r3, [r5, #0]
 800592a:	b103      	cbz	r3, 800592e <_close_r+0x1a>
 800592c:	6023      	str	r3, [r4, #0]
 800592e:	bd38      	pop	{r3, r4, r5, pc}
 8005930:	200015b0 	.word	0x200015b0

08005934 <_reclaim_reent>:
 8005934:	4b2d      	ldr	r3, [pc, #180]	@ (80059ec <_reclaim_reent+0xb8>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4283      	cmp	r3, r0
 800593a:	b570      	push	{r4, r5, r6, lr}
 800593c:	4604      	mov	r4, r0
 800593e:	d053      	beq.n	80059e8 <_reclaim_reent+0xb4>
 8005940:	69c3      	ldr	r3, [r0, #28]
 8005942:	b31b      	cbz	r3, 800598c <_reclaim_reent+0x58>
 8005944:	68db      	ldr	r3, [r3, #12]
 8005946:	b163      	cbz	r3, 8005962 <_reclaim_reent+0x2e>
 8005948:	2500      	movs	r5, #0
 800594a:	69e3      	ldr	r3, [r4, #28]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	5959      	ldr	r1, [r3, r5]
 8005950:	b9b1      	cbnz	r1, 8005980 <_reclaim_reent+0x4c>
 8005952:	3504      	adds	r5, #4
 8005954:	2d80      	cmp	r5, #128	@ 0x80
 8005956:	d1f8      	bne.n	800594a <_reclaim_reent+0x16>
 8005958:	69e3      	ldr	r3, [r4, #28]
 800595a:	4620      	mov	r0, r4
 800595c:	68d9      	ldr	r1, [r3, #12]
 800595e:	f000 f8b9 	bl	8005ad4 <_free_r>
 8005962:	69e3      	ldr	r3, [r4, #28]
 8005964:	6819      	ldr	r1, [r3, #0]
 8005966:	b111      	cbz	r1, 800596e <_reclaim_reent+0x3a>
 8005968:	4620      	mov	r0, r4
 800596a:	f000 f8b3 	bl	8005ad4 <_free_r>
 800596e:	69e3      	ldr	r3, [r4, #28]
 8005970:	689d      	ldr	r5, [r3, #8]
 8005972:	b15d      	cbz	r5, 800598c <_reclaim_reent+0x58>
 8005974:	4629      	mov	r1, r5
 8005976:	4620      	mov	r0, r4
 8005978:	682d      	ldr	r5, [r5, #0]
 800597a:	f000 f8ab 	bl	8005ad4 <_free_r>
 800597e:	e7f8      	b.n	8005972 <_reclaim_reent+0x3e>
 8005980:	680e      	ldr	r6, [r1, #0]
 8005982:	4620      	mov	r0, r4
 8005984:	f000 f8a6 	bl	8005ad4 <_free_r>
 8005988:	4631      	mov	r1, r6
 800598a:	e7e1      	b.n	8005950 <_reclaim_reent+0x1c>
 800598c:	6961      	ldr	r1, [r4, #20]
 800598e:	b111      	cbz	r1, 8005996 <_reclaim_reent+0x62>
 8005990:	4620      	mov	r0, r4
 8005992:	f000 f89f 	bl	8005ad4 <_free_r>
 8005996:	69e1      	ldr	r1, [r4, #28]
 8005998:	b111      	cbz	r1, 80059a0 <_reclaim_reent+0x6c>
 800599a:	4620      	mov	r0, r4
 800599c:	f000 f89a 	bl	8005ad4 <_free_r>
 80059a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80059a2:	b111      	cbz	r1, 80059aa <_reclaim_reent+0x76>
 80059a4:	4620      	mov	r0, r4
 80059a6:	f000 f895 	bl	8005ad4 <_free_r>
 80059aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80059ac:	b111      	cbz	r1, 80059b4 <_reclaim_reent+0x80>
 80059ae:	4620      	mov	r0, r4
 80059b0:	f000 f890 	bl	8005ad4 <_free_r>
 80059b4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80059b6:	b111      	cbz	r1, 80059be <_reclaim_reent+0x8a>
 80059b8:	4620      	mov	r0, r4
 80059ba:	f000 f88b 	bl	8005ad4 <_free_r>
 80059be:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80059c0:	b111      	cbz	r1, 80059c8 <_reclaim_reent+0x94>
 80059c2:	4620      	mov	r0, r4
 80059c4:	f000 f886 	bl	8005ad4 <_free_r>
 80059c8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80059ca:	b111      	cbz	r1, 80059d2 <_reclaim_reent+0x9e>
 80059cc:	4620      	mov	r0, r4
 80059ce:	f000 f881 	bl	8005ad4 <_free_r>
 80059d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80059d4:	b111      	cbz	r1, 80059dc <_reclaim_reent+0xa8>
 80059d6:	4620      	mov	r0, r4
 80059d8:	f000 f87c 	bl	8005ad4 <_free_r>
 80059dc:	6a23      	ldr	r3, [r4, #32]
 80059de:	b11b      	cbz	r3, 80059e8 <_reclaim_reent+0xb4>
 80059e0:	4620      	mov	r0, r4
 80059e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80059e6:	4718      	bx	r3
 80059e8:	bd70      	pop	{r4, r5, r6, pc}
 80059ea:	bf00      	nop
 80059ec:	20000024 	.word	0x20000024

080059f0 <_lseek_r>:
 80059f0:	b538      	push	{r3, r4, r5, lr}
 80059f2:	4d07      	ldr	r5, [pc, #28]	@ (8005a10 <_lseek_r+0x20>)
 80059f4:	4604      	mov	r4, r0
 80059f6:	4608      	mov	r0, r1
 80059f8:	4611      	mov	r1, r2
 80059fa:	2200      	movs	r2, #0
 80059fc:	602a      	str	r2, [r5, #0]
 80059fe:	461a      	mov	r2, r3
 8005a00:	f7fb f882 	bl	8000b08 <_lseek>
 8005a04:	1c43      	adds	r3, r0, #1
 8005a06:	d102      	bne.n	8005a0e <_lseek_r+0x1e>
 8005a08:	682b      	ldr	r3, [r5, #0]
 8005a0a:	b103      	cbz	r3, 8005a0e <_lseek_r+0x1e>
 8005a0c:	6023      	str	r3, [r4, #0]
 8005a0e:	bd38      	pop	{r3, r4, r5, pc}
 8005a10:	200015b0 	.word	0x200015b0

08005a14 <_read_r>:
 8005a14:	b538      	push	{r3, r4, r5, lr}
 8005a16:	4d07      	ldr	r5, [pc, #28]	@ (8005a34 <_read_r+0x20>)
 8005a18:	4604      	mov	r4, r0
 8005a1a:	4608      	mov	r0, r1
 8005a1c:	4611      	mov	r1, r2
 8005a1e:	2200      	movs	r2, #0
 8005a20:	602a      	str	r2, [r5, #0]
 8005a22:	461a      	mov	r2, r3
 8005a24:	f7fb f810 	bl	8000a48 <_read>
 8005a28:	1c43      	adds	r3, r0, #1
 8005a2a:	d102      	bne.n	8005a32 <_read_r+0x1e>
 8005a2c:	682b      	ldr	r3, [r5, #0]
 8005a2e:	b103      	cbz	r3, 8005a32 <_read_r+0x1e>
 8005a30:	6023      	str	r3, [r4, #0]
 8005a32:	bd38      	pop	{r3, r4, r5, pc}
 8005a34:	200015b0 	.word	0x200015b0

08005a38 <_write_r>:
 8005a38:	b538      	push	{r3, r4, r5, lr}
 8005a3a:	4d07      	ldr	r5, [pc, #28]	@ (8005a58 <_write_r+0x20>)
 8005a3c:	4604      	mov	r4, r0
 8005a3e:	4608      	mov	r0, r1
 8005a40:	4611      	mov	r1, r2
 8005a42:	2200      	movs	r2, #0
 8005a44:	602a      	str	r2, [r5, #0]
 8005a46:	461a      	mov	r2, r3
 8005a48:	f7fb f81b 	bl	8000a82 <_write>
 8005a4c:	1c43      	adds	r3, r0, #1
 8005a4e:	d102      	bne.n	8005a56 <_write_r+0x1e>
 8005a50:	682b      	ldr	r3, [r5, #0]
 8005a52:	b103      	cbz	r3, 8005a56 <_write_r+0x1e>
 8005a54:	6023      	str	r3, [r4, #0]
 8005a56:	bd38      	pop	{r3, r4, r5, pc}
 8005a58:	200015b0 	.word	0x200015b0

08005a5c <__errno>:
 8005a5c:	4b01      	ldr	r3, [pc, #4]	@ (8005a64 <__errno+0x8>)
 8005a5e:	6818      	ldr	r0, [r3, #0]
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	20000024 	.word	0x20000024

08005a68 <__libc_init_array>:
 8005a68:	b570      	push	{r4, r5, r6, lr}
 8005a6a:	4d0d      	ldr	r5, [pc, #52]	@ (8005aa0 <__libc_init_array+0x38>)
 8005a6c:	4c0d      	ldr	r4, [pc, #52]	@ (8005aa4 <__libc_init_array+0x3c>)
 8005a6e:	1b64      	subs	r4, r4, r5
 8005a70:	10a4      	asrs	r4, r4, #2
 8005a72:	2600      	movs	r6, #0
 8005a74:	42a6      	cmp	r6, r4
 8005a76:	d109      	bne.n	8005a8c <__libc_init_array+0x24>
 8005a78:	4d0b      	ldr	r5, [pc, #44]	@ (8005aa8 <__libc_init_array+0x40>)
 8005a7a:	4c0c      	ldr	r4, [pc, #48]	@ (8005aac <__libc_init_array+0x44>)
 8005a7c:	f000 fed8 	bl	8006830 <_init>
 8005a80:	1b64      	subs	r4, r4, r5
 8005a82:	10a4      	asrs	r4, r4, #2
 8005a84:	2600      	movs	r6, #0
 8005a86:	42a6      	cmp	r6, r4
 8005a88:	d105      	bne.n	8005a96 <__libc_init_array+0x2e>
 8005a8a:	bd70      	pop	{r4, r5, r6, pc}
 8005a8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a90:	4798      	blx	r3
 8005a92:	3601      	adds	r6, #1
 8005a94:	e7ee      	b.n	8005a74 <__libc_init_array+0xc>
 8005a96:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a9a:	4798      	blx	r3
 8005a9c:	3601      	adds	r6, #1
 8005a9e:	e7f2      	b.n	8005a86 <__libc_init_array+0x1e>
 8005aa0:	080069d8 	.word	0x080069d8
 8005aa4:	080069d8 	.word	0x080069d8
 8005aa8:	080069d8 	.word	0x080069d8
 8005aac:	080069dc 	.word	0x080069dc

08005ab0 <__retarget_lock_init_recursive>:
 8005ab0:	4770      	bx	lr

08005ab2 <__retarget_lock_acquire_recursive>:
 8005ab2:	4770      	bx	lr

08005ab4 <__retarget_lock_release_recursive>:
 8005ab4:	4770      	bx	lr

08005ab6 <memcpy>:
 8005ab6:	440a      	add	r2, r1
 8005ab8:	4291      	cmp	r1, r2
 8005aba:	f100 33ff 	add.w	r3, r0, #4294967295
 8005abe:	d100      	bne.n	8005ac2 <memcpy+0xc>
 8005ac0:	4770      	bx	lr
 8005ac2:	b510      	push	{r4, lr}
 8005ac4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ac8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005acc:	4291      	cmp	r1, r2
 8005ace:	d1f9      	bne.n	8005ac4 <memcpy+0xe>
 8005ad0:	bd10      	pop	{r4, pc}
	...

08005ad4 <_free_r>:
 8005ad4:	b538      	push	{r3, r4, r5, lr}
 8005ad6:	4605      	mov	r5, r0
 8005ad8:	2900      	cmp	r1, #0
 8005ada:	d041      	beq.n	8005b60 <_free_r+0x8c>
 8005adc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ae0:	1f0c      	subs	r4, r1, #4
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	bfb8      	it	lt
 8005ae6:	18e4      	addlt	r4, r4, r3
 8005ae8:	f000 f8e0 	bl	8005cac <__malloc_lock>
 8005aec:	4a1d      	ldr	r2, [pc, #116]	@ (8005b64 <_free_r+0x90>)
 8005aee:	6813      	ldr	r3, [r2, #0]
 8005af0:	b933      	cbnz	r3, 8005b00 <_free_r+0x2c>
 8005af2:	6063      	str	r3, [r4, #4]
 8005af4:	6014      	str	r4, [r2, #0]
 8005af6:	4628      	mov	r0, r5
 8005af8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005afc:	f000 b8dc 	b.w	8005cb8 <__malloc_unlock>
 8005b00:	42a3      	cmp	r3, r4
 8005b02:	d908      	bls.n	8005b16 <_free_r+0x42>
 8005b04:	6820      	ldr	r0, [r4, #0]
 8005b06:	1821      	adds	r1, r4, r0
 8005b08:	428b      	cmp	r3, r1
 8005b0a:	bf01      	itttt	eq
 8005b0c:	6819      	ldreq	r1, [r3, #0]
 8005b0e:	685b      	ldreq	r3, [r3, #4]
 8005b10:	1809      	addeq	r1, r1, r0
 8005b12:	6021      	streq	r1, [r4, #0]
 8005b14:	e7ed      	b.n	8005af2 <_free_r+0x1e>
 8005b16:	461a      	mov	r2, r3
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	b10b      	cbz	r3, 8005b20 <_free_r+0x4c>
 8005b1c:	42a3      	cmp	r3, r4
 8005b1e:	d9fa      	bls.n	8005b16 <_free_r+0x42>
 8005b20:	6811      	ldr	r1, [r2, #0]
 8005b22:	1850      	adds	r0, r2, r1
 8005b24:	42a0      	cmp	r0, r4
 8005b26:	d10b      	bne.n	8005b40 <_free_r+0x6c>
 8005b28:	6820      	ldr	r0, [r4, #0]
 8005b2a:	4401      	add	r1, r0
 8005b2c:	1850      	adds	r0, r2, r1
 8005b2e:	4283      	cmp	r3, r0
 8005b30:	6011      	str	r1, [r2, #0]
 8005b32:	d1e0      	bne.n	8005af6 <_free_r+0x22>
 8005b34:	6818      	ldr	r0, [r3, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	6053      	str	r3, [r2, #4]
 8005b3a:	4408      	add	r0, r1
 8005b3c:	6010      	str	r0, [r2, #0]
 8005b3e:	e7da      	b.n	8005af6 <_free_r+0x22>
 8005b40:	d902      	bls.n	8005b48 <_free_r+0x74>
 8005b42:	230c      	movs	r3, #12
 8005b44:	602b      	str	r3, [r5, #0]
 8005b46:	e7d6      	b.n	8005af6 <_free_r+0x22>
 8005b48:	6820      	ldr	r0, [r4, #0]
 8005b4a:	1821      	adds	r1, r4, r0
 8005b4c:	428b      	cmp	r3, r1
 8005b4e:	bf04      	itt	eq
 8005b50:	6819      	ldreq	r1, [r3, #0]
 8005b52:	685b      	ldreq	r3, [r3, #4]
 8005b54:	6063      	str	r3, [r4, #4]
 8005b56:	bf04      	itt	eq
 8005b58:	1809      	addeq	r1, r1, r0
 8005b5a:	6021      	streq	r1, [r4, #0]
 8005b5c:	6054      	str	r4, [r2, #4]
 8005b5e:	e7ca      	b.n	8005af6 <_free_r+0x22>
 8005b60:	bd38      	pop	{r3, r4, r5, pc}
 8005b62:	bf00      	nop
 8005b64:	200015bc 	.word	0x200015bc

08005b68 <sbrk_aligned>:
 8005b68:	b570      	push	{r4, r5, r6, lr}
 8005b6a:	4e0f      	ldr	r6, [pc, #60]	@ (8005ba8 <sbrk_aligned+0x40>)
 8005b6c:	460c      	mov	r4, r1
 8005b6e:	6831      	ldr	r1, [r6, #0]
 8005b70:	4605      	mov	r5, r0
 8005b72:	b911      	cbnz	r1, 8005b7a <sbrk_aligned+0x12>
 8005b74:	f000 fe16 	bl	80067a4 <_sbrk_r>
 8005b78:	6030      	str	r0, [r6, #0]
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	f000 fe11 	bl	80067a4 <_sbrk_r>
 8005b82:	1c43      	adds	r3, r0, #1
 8005b84:	d103      	bne.n	8005b8e <sbrk_aligned+0x26>
 8005b86:	f04f 34ff 	mov.w	r4, #4294967295
 8005b8a:	4620      	mov	r0, r4
 8005b8c:	bd70      	pop	{r4, r5, r6, pc}
 8005b8e:	1cc4      	adds	r4, r0, #3
 8005b90:	f024 0403 	bic.w	r4, r4, #3
 8005b94:	42a0      	cmp	r0, r4
 8005b96:	d0f8      	beq.n	8005b8a <sbrk_aligned+0x22>
 8005b98:	1a21      	subs	r1, r4, r0
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	f000 fe02 	bl	80067a4 <_sbrk_r>
 8005ba0:	3001      	adds	r0, #1
 8005ba2:	d1f2      	bne.n	8005b8a <sbrk_aligned+0x22>
 8005ba4:	e7ef      	b.n	8005b86 <sbrk_aligned+0x1e>
 8005ba6:	bf00      	nop
 8005ba8:	200015b8 	.word	0x200015b8

08005bac <_malloc_r>:
 8005bac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bb0:	1ccd      	adds	r5, r1, #3
 8005bb2:	f025 0503 	bic.w	r5, r5, #3
 8005bb6:	3508      	adds	r5, #8
 8005bb8:	2d0c      	cmp	r5, #12
 8005bba:	bf38      	it	cc
 8005bbc:	250c      	movcc	r5, #12
 8005bbe:	2d00      	cmp	r5, #0
 8005bc0:	4606      	mov	r6, r0
 8005bc2:	db01      	blt.n	8005bc8 <_malloc_r+0x1c>
 8005bc4:	42a9      	cmp	r1, r5
 8005bc6:	d904      	bls.n	8005bd2 <_malloc_r+0x26>
 8005bc8:	230c      	movs	r3, #12
 8005bca:	6033      	str	r3, [r6, #0]
 8005bcc:	2000      	movs	r0, #0
 8005bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ca8 <_malloc_r+0xfc>
 8005bd6:	f000 f869 	bl	8005cac <__malloc_lock>
 8005bda:	f8d8 3000 	ldr.w	r3, [r8]
 8005bde:	461c      	mov	r4, r3
 8005be0:	bb44      	cbnz	r4, 8005c34 <_malloc_r+0x88>
 8005be2:	4629      	mov	r1, r5
 8005be4:	4630      	mov	r0, r6
 8005be6:	f7ff ffbf 	bl	8005b68 <sbrk_aligned>
 8005bea:	1c43      	adds	r3, r0, #1
 8005bec:	4604      	mov	r4, r0
 8005bee:	d158      	bne.n	8005ca2 <_malloc_r+0xf6>
 8005bf0:	f8d8 4000 	ldr.w	r4, [r8]
 8005bf4:	4627      	mov	r7, r4
 8005bf6:	2f00      	cmp	r7, #0
 8005bf8:	d143      	bne.n	8005c82 <_malloc_r+0xd6>
 8005bfa:	2c00      	cmp	r4, #0
 8005bfc:	d04b      	beq.n	8005c96 <_malloc_r+0xea>
 8005bfe:	6823      	ldr	r3, [r4, #0]
 8005c00:	4639      	mov	r1, r7
 8005c02:	4630      	mov	r0, r6
 8005c04:	eb04 0903 	add.w	r9, r4, r3
 8005c08:	f000 fdcc 	bl	80067a4 <_sbrk_r>
 8005c0c:	4581      	cmp	r9, r0
 8005c0e:	d142      	bne.n	8005c96 <_malloc_r+0xea>
 8005c10:	6821      	ldr	r1, [r4, #0]
 8005c12:	1a6d      	subs	r5, r5, r1
 8005c14:	4629      	mov	r1, r5
 8005c16:	4630      	mov	r0, r6
 8005c18:	f7ff ffa6 	bl	8005b68 <sbrk_aligned>
 8005c1c:	3001      	adds	r0, #1
 8005c1e:	d03a      	beq.n	8005c96 <_malloc_r+0xea>
 8005c20:	6823      	ldr	r3, [r4, #0]
 8005c22:	442b      	add	r3, r5
 8005c24:	6023      	str	r3, [r4, #0]
 8005c26:	f8d8 3000 	ldr.w	r3, [r8]
 8005c2a:	685a      	ldr	r2, [r3, #4]
 8005c2c:	bb62      	cbnz	r2, 8005c88 <_malloc_r+0xdc>
 8005c2e:	f8c8 7000 	str.w	r7, [r8]
 8005c32:	e00f      	b.n	8005c54 <_malloc_r+0xa8>
 8005c34:	6822      	ldr	r2, [r4, #0]
 8005c36:	1b52      	subs	r2, r2, r5
 8005c38:	d420      	bmi.n	8005c7c <_malloc_r+0xd0>
 8005c3a:	2a0b      	cmp	r2, #11
 8005c3c:	d917      	bls.n	8005c6e <_malloc_r+0xc2>
 8005c3e:	1961      	adds	r1, r4, r5
 8005c40:	42a3      	cmp	r3, r4
 8005c42:	6025      	str	r5, [r4, #0]
 8005c44:	bf18      	it	ne
 8005c46:	6059      	strne	r1, [r3, #4]
 8005c48:	6863      	ldr	r3, [r4, #4]
 8005c4a:	bf08      	it	eq
 8005c4c:	f8c8 1000 	streq.w	r1, [r8]
 8005c50:	5162      	str	r2, [r4, r5]
 8005c52:	604b      	str	r3, [r1, #4]
 8005c54:	4630      	mov	r0, r6
 8005c56:	f000 f82f 	bl	8005cb8 <__malloc_unlock>
 8005c5a:	f104 000b 	add.w	r0, r4, #11
 8005c5e:	1d23      	adds	r3, r4, #4
 8005c60:	f020 0007 	bic.w	r0, r0, #7
 8005c64:	1ac2      	subs	r2, r0, r3
 8005c66:	bf1c      	itt	ne
 8005c68:	1a1b      	subne	r3, r3, r0
 8005c6a:	50a3      	strne	r3, [r4, r2]
 8005c6c:	e7af      	b.n	8005bce <_malloc_r+0x22>
 8005c6e:	6862      	ldr	r2, [r4, #4]
 8005c70:	42a3      	cmp	r3, r4
 8005c72:	bf0c      	ite	eq
 8005c74:	f8c8 2000 	streq.w	r2, [r8]
 8005c78:	605a      	strne	r2, [r3, #4]
 8005c7a:	e7eb      	b.n	8005c54 <_malloc_r+0xa8>
 8005c7c:	4623      	mov	r3, r4
 8005c7e:	6864      	ldr	r4, [r4, #4]
 8005c80:	e7ae      	b.n	8005be0 <_malloc_r+0x34>
 8005c82:	463c      	mov	r4, r7
 8005c84:	687f      	ldr	r7, [r7, #4]
 8005c86:	e7b6      	b.n	8005bf6 <_malloc_r+0x4a>
 8005c88:	461a      	mov	r2, r3
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	42a3      	cmp	r3, r4
 8005c8e:	d1fb      	bne.n	8005c88 <_malloc_r+0xdc>
 8005c90:	2300      	movs	r3, #0
 8005c92:	6053      	str	r3, [r2, #4]
 8005c94:	e7de      	b.n	8005c54 <_malloc_r+0xa8>
 8005c96:	230c      	movs	r3, #12
 8005c98:	6033      	str	r3, [r6, #0]
 8005c9a:	4630      	mov	r0, r6
 8005c9c:	f000 f80c 	bl	8005cb8 <__malloc_unlock>
 8005ca0:	e794      	b.n	8005bcc <_malloc_r+0x20>
 8005ca2:	6005      	str	r5, [r0, #0]
 8005ca4:	e7d6      	b.n	8005c54 <_malloc_r+0xa8>
 8005ca6:	bf00      	nop
 8005ca8:	200015bc 	.word	0x200015bc

08005cac <__malloc_lock>:
 8005cac:	4801      	ldr	r0, [pc, #4]	@ (8005cb4 <__malloc_lock+0x8>)
 8005cae:	f7ff bf00 	b.w	8005ab2 <__retarget_lock_acquire_recursive>
 8005cb2:	bf00      	nop
 8005cb4:	200015b4 	.word	0x200015b4

08005cb8 <__malloc_unlock>:
 8005cb8:	4801      	ldr	r0, [pc, #4]	@ (8005cc0 <__malloc_unlock+0x8>)
 8005cba:	f7ff befb 	b.w	8005ab4 <__retarget_lock_release_recursive>
 8005cbe:	bf00      	nop
 8005cc0:	200015b4 	.word	0x200015b4

08005cc4 <__ssputs_r>:
 8005cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cc8:	688e      	ldr	r6, [r1, #8]
 8005cca:	461f      	mov	r7, r3
 8005ccc:	42be      	cmp	r6, r7
 8005cce:	680b      	ldr	r3, [r1, #0]
 8005cd0:	4682      	mov	sl, r0
 8005cd2:	460c      	mov	r4, r1
 8005cd4:	4690      	mov	r8, r2
 8005cd6:	d82d      	bhi.n	8005d34 <__ssputs_r+0x70>
 8005cd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005cdc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005ce0:	d026      	beq.n	8005d30 <__ssputs_r+0x6c>
 8005ce2:	6965      	ldr	r5, [r4, #20]
 8005ce4:	6909      	ldr	r1, [r1, #16]
 8005ce6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005cea:	eba3 0901 	sub.w	r9, r3, r1
 8005cee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005cf2:	1c7b      	adds	r3, r7, #1
 8005cf4:	444b      	add	r3, r9
 8005cf6:	106d      	asrs	r5, r5, #1
 8005cf8:	429d      	cmp	r5, r3
 8005cfa:	bf38      	it	cc
 8005cfc:	461d      	movcc	r5, r3
 8005cfe:	0553      	lsls	r3, r2, #21
 8005d00:	d527      	bpl.n	8005d52 <__ssputs_r+0x8e>
 8005d02:	4629      	mov	r1, r5
 8005d04:	f7ff ff52 	bl	8005bac <_malloc_r>
 8005d08:	4606      	mov	r6, r0
 8005d0a:	b360      	cbz	r0, 8005d66 <__ssputs_r+0xa2>
 8005d0c:	6921      	ldr	r1, [r4, #16]
 8005d0e:	464a      	mov	r2, r9
 8005d10:	f7ff fed1 	bl	8005ab6 <memcpy>
 8005d14:	89a3      	ldrh	r3, [r4, #12]
 8005d16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005d1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d1e:	81a3      	strh	r3, [r4, #12]
 8005d20:	6126      	str	r6, [r4, #16]
 8005d22:	6165      	str	r5, [r4, #20]
 8005d24:	444e      	add	r6, r9
 8005d26:	eba5 0509 	sub.w	r5, r5, r9
 8005d2a:	6026      	str	r6, [r4, #0]
 8005d2c:	60a5      	str	r5, [r4, #8]
 8005d2e:	463e      	mov	r6, r7
 8005d30:	42be      	cmp	r6, r7
 8005d32:	d900      	bls.n	8005d36 <__ssputs_r+0x72>
 8005d34:	463e      	mov	r6, r7
 8005d36:	6820      	ldr	r0, [r4, #0]
 8005d38:	4632      	mov	r2, r6
 8005d3a:	4641      	mov	r1, r8
 8005d3c:	f000 fcf6 	bl	800672c <memmove>
 8005d40:	68a3      	ldr	r3, [r4, #8]
 8005d42:	1b9b      	subs	r3, r3, r6
 8005d44:	60a3      	str	r3, [r4, #8]
 8005d46:	6823      	ldr	r3, [r4, #0]
 8005d48:	4433      	add	r3, r6
 8005d4a:	6023      	str	r3, [r4, #0]
 8005d4c:	2000      	movs	r0, #0
 8005d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d52:	462a      	mov	r2, r5
 8005d54:	f000 fd36 	bl	80067c4 <_realloc_r>
 8005d58:	4606      	mov	r6, r0
 8005d5a:	2800      	cmp	r0, #0
 8005d5c:	d1e0      	bne.n	8005d20 <__ssputs_r+0x5c>
 8005d5e:	6921      	ldr	r1, [r4, #16]
 8005d60:	4650      	mov	r0, sl
 8005d62:	f7ff feb7 	bl	8005ad4 <_free_r>
 8005d66:	230c      	movs	r3, #12
 8005d68:	f8ca 3000 	str.w	r3, [sl]
 8005d6c:	89a3      	ldrh	r3, [r4, #12]
 8005d6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d72:	81a3      	strh	r3, [r4, #12]
 8005d74:	f04f 30ff 	mov.w	r0, #4294967295
 8005d78:	e7e9      	b.n	8005d4e <__ssputs_r+0x8a>
	...

08005d7c <_svfiprintf_r>:
 8005d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d80:	4698      	mov	r8, r3
 8005d82:	898b      	ldrh	r3, [r1, #12]
 8005d84:	061b      	lsls	r3, r3, #24
 8005d86:	b09d      	sub	sp, #116	@ 0x74
 8005d88:	4607      	mov	r7, r0
 8005d8a:	460d      	mov	r5, r1
 8005d8c:	4614      	mov	r4, r2
 8005d8e:	d510      	bpl.n	8005db2 <_svfiprintf_r+0x36>
 8005d90:	690b      	ldr	r3, [r1, #16]
 8005d92:	b973      	cbnz	r3, 8005db2 <_svfiprintf_r+0x36>
 8005d94:	2140      	movs	r1, #64	@ 0x40
 8005d96:	f7ff ff09 	bl	8005bac <_malloc_r>
 8005d9a:	6028      	str	r0, [r5, #0]
 8005d9c:	6128      	str	r0, [r5, #16]
 8005d9e:	b930      	cbnz	r0, 8005dae <_svfiprintf_r+0x32>
 8005da0:	230c      	movs	r3, #12
 8005da2:	603b      	str	r3, [r7, #0]
 8005da4:	f04f 30ff 	mov.w	r0, #4294967295
 8005da8:	b01d      	add	sp, #116	@ 0x74
 8005daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dae:	2340      	movs	r3, #64	@ 0x40
 8005db0:	616b      	str	r3, [r5, #20]
 8005db2:	2300      	movs	r3, #0
 8005db4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005db6:	2320      	movs	r3, #32
 8005db8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005dbc:	f8cd 800c 	str.w	r8, [sp, #12]
 8005dc0:	2330      	movs	r3, #48	@ 0x30
 8005dc2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005f60 <_svfiprintf_r+0x1e4>
 8005dc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005dca:	f04f 0901 	mov.w	r9, #1
 8005dce:	4623      	mov	r3, r4
 8005dd0:	469a      	mov	sl, r3
 8005dd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005dd6:	b10a      	cbz	r2, 8005ddc <_svfiprintf_r+0x60>
 8005dd8:	2a25      	cmp	r2, #37	@ 0x25
 8005dda:	d1f9      	bne.n	8005dd0 <_svfiprintf_r+0x54>
 8005ddc:	ebba 0b04 	subs.w	fp, sl, r4
 8005de0:	d00b      	beq.n	8005dfa <_svfiprintf_r+0x7e>
 8005de2:	465b      	mov	r3, fp
 8005de4:	4622      	mov	r2, r4
 8005de6:	4629      	mov	r1, r5
 8005de8:	4638      	mov	r0, r7
 8005dea:	f7ff ff6b 	bl	8005cc4 <__ssputs_r>
 8005dee:	3001      	adds	r0, #1
 8005df0:	f000 80a7 	beq.w	8005f42 <_svfiprintf_r+0x1c6>
 8005df4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005df6:	445a      	add	r2, fp
 8005df8:	9209      	str	r2, [sp, #36]	@ 0x24
 8005dfa:	f89a 3000 	ldrb.w	r3, [sl]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f000 809f 	beq.w	8005f42 <_svfiprintf_r+0x1c6>
 8005e04:	2300      	movs	r3, #0
 8005e06:	f04f 32ff 	mov.w	r2, #4294967295
 8005e0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e0e:	f10a 0a01 	add.w	sl, sl, #1
 8005e12:	9304      	str	r3, [sp, #16]
 8005e14:	9307      	str	r3, [sp, #28]
 8005e16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005e1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e1c:	4654      	mov	r4, sl
 8005e1e:	2205      	movs	r2, #5
 8005e20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e24:	484e      	ldr	r0, [pc, #312]	@ (8005f60 <_svfiprintf_r+0x1e4>)
 8005e26:	f7fa f9d3 	bl	80001d0 <memchr>
 8005e2a:	9a04      	ldr	r2, [sp, #16]
 8005e2c:	b9d8      	cbnz	r0, 8005e66 <_svfiprintf_r+0xea>
 8005e2e:	06d0      	lsls	r0, r2, #27
 8005e30:	bf44      	itt	mi
 8005e32:	2320      	movmi	r3, #32
 8005e34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e38:	0711      	lsls	r1, r2, #28
 8005e3a:	bf44      	itt	mi
 8005e3c:	232b      	movmi	r3, #43	@ 0x2b
 8005e3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e42:	f89a 3000 	ldrb.w	r3, [sl]
 8005e46:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e48:	d015      	beq.n	8005e76 <_svfiprintf_r+0xfa>
 8005e4a:	9a07      	ldr	r2, [sp, #28]
 8005e4c:	4654      	mov	r4, sl
 8005e4e:	2000      	movs	r0, #0
 8005e50:	f04f 0c0a 	mov.w	ip, #10
 8005e54:	4621      	mov	r1, r4
 8005e56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e5a:	3b30      	subs	r3, #48	@ 0x30
 8005e5c:	2b09      	cmp	r3, #9
 8005e5e:	d94b      	bls.n	8005ef8 <_svfiprintf_r+0x17c>
 8005e60:	b1b0      	cbz	r0, 8005e90 <_svfiprintf_r+0x114>
 8005e62:	9207      	str	r2, [sp, #28]
 8005e64:	e014      	b.n	8005e90 <_svfiprintf_r+0x114>
 8005e66:	eba0 0308 	sub.w	r3, r0, r8
 8005e6a:	fa09 f303 	lsl.w	r3, r9, r3
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	9304      	str	r3, [sp, #16]
 8005e72:	46a2      	mov	sl, r4
 8005e74:	e7d2      	b.n	8005e1c <_svfiprintf_r+0xa0>
 8005e76:	9b03      	ldr	r3, [sp, #12]
 8005e78:	1d19      	adds	r1, r3, #4
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	9103      	str	r1, [sp, #12]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	bfbb      	ittet	lt
 8005e82:	425b      	neglt	r3, r3
 8005e84:	f042 0202 	orrlt.w	r2, r2, #2
 8005e88:	9307      	strge	r3, [sp, #28]
 8005e8a:	9307      	strlt	r3, [sp, #28]
 8005e8c:	bfb8      	it	lt
 8005e8e:	9204      	strlt	r2, [sp, #16]
 8005e90:	7823      	ldrb	r3, [r4, #0]
 8005e92:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e94:	d10a      	bne.n	8005eac <_svfiprintf_r+0x130>
 8005e96:	7863      	ldrb	r3, [r4, #1]
 8005e98:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e9a:	d132      	bne.n	8005f02 <_svfiprintf_r+0x186>
 8005e9c:	9b03      	ldr	r3, [sp, #12]
 8005e9e:	1d1a      	adds	r2, r3, #4
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	9203      	str	r2, [sp, #12]
 8005ea4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005ea8:	3402      	adds	r4, #2
 8005eaa:	9305      	str	r3, [sp, #20]
 8005eac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005f70 <_svfiprintf_r+0x1f4>
 8005eb0:	7821      	ldrb	r1, [r4, #0]
 8005eb2:	2203      	movs	r2, #3
 8005eb4:	4650      	mov	r0, sl
 8005eb6:	f7fa f98b 	bl	80001d0 <memchr>
 8005eba:	b138      	cbz	r0, 8005ecc <_svfiprintf_r+0x150>
 8005ebc:	9b04      	ldr	r3, [sp, #16]
 8005ebe:	eba0 000a 	sub.w	r0, r0, sl
 8005ec2:	2240      	movs	r2, #64	@ 0x40
 8005ec4:	4082      	lsls	r2, r0
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	3401      	adds	r4, #1
 8005eca:	9304      	str	r3, [sp, #16]
 8005ecc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ed0:	4824      	ldr	r0, [pc, #144]	@ (8005f64 <_svfiprintf_r+0x1e8>)
 8005ed2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ed6:	2206      	movs	r2, #6
 8005ed8:	f7fa f97a 	bl	80001d0 <memchr>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	d036      	beq.n	8005f4e <_svfiprintf_r+0x1d2>
 8005ee0:	4b21      	ldr	r3, [pc, #132]	@ (8005f68 <_svfiprintf_r+0x1ec>)
 8005ee2:	bb1b      	cbnz	r3, 8005f2c <_svfiprintf_r+0x1b0>
 8005ee4:	9b03      	ldr	r3, [sp, #12]
 8005ee6:	3307      	adds	r3, #7
 8005ee8:	f023 0307 	bic.w	r3, r3, #7
 8005eec:	3308      	adds	r3, #8
 8005eee:	9303      	str	r3, [sp, #12]
 8005ef0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ef2:	4433      	add	r3, r6
 8005ef4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ef6:	e76a      	b.n	8005dce <_svfiprintf_r+0x52>
 8005ef8:	fb0c 3202 	mla	r2, ip, r2, r3
 8005efc:	460c      	mov	r4, r1
 8005efe:	2001      	movs	r0, #1
 8005f00:	e7a8      	b.n	8005e54 <_svfiprintf_r+0xd8>
 8005f02:	2300      	movs	r3, #0
 8005f04:	3401      	adds	r4, #1
 8005f06:	9305      	str	r3, [sp, #20]
 8005f08:	4619      	mov	r1, r3
 8005f0a:	f04f 0c0a 	mov.w	ip, #10
 8005f0e:	4620      	mov	r0, r4
 8005f10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f14:	3a30      	subs	r2, #48	@ 0x30
 8005f16:	2a09      	cmp	r2, #9
 8005f18:	d903      	bls.n	8005f22 <_svfiprintf_r+0x1a6>
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d0c6      	beq.n	8005eac <_svfiprintf_r+0x130>
 8005f1e:	9105      	str	r1, [sp, #20]
 8005f20:	e7c4      	b.n	8005eac <_svfiprintf_r+0x130>
 8005f22:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f26:	4604      	mov	r4, r0
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e7f0      	b.n	8005f0e <_svfiprintf_r+0x192>
 8005f2c:	ab03      	add	r3, sp, #12
 8005f2e:	9300      	str	r3, [sp, #0]
 8005f30:	462a      	mov	r2, r5
 8005f32:	4b0e      	ldr	r3, [pc, #56]	@ (8005f6c <_svfiprintf_r+0x1f0>)
 8005f34:	a904      	add	r1, sp, #16
 8005f36:	4638      	mov	r0, r7
 8005f38:	f3af 8000 	nop.w
 8005f3c:	1c42      	adds	r2, r0, #1
 8005f3e:	4606      	mov	r6, r0
 8005f40:	d1d6      	bne.n	8005ef0 <_svfiprintf_r+0x174>
 8005f42:	89ab      	ldrh	r3, [r5, #12]
 8005f44:	065b      	lsls	r3, r3, #25
 8005f46:	f53f af2d 	bmi.w	8005da4 <_svfiprintf_r+0x28>
 8005f4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f4c:	e72c      	b.n	8005da8 <_svfiprintf_r+0x2c>
 8005f4e:	ab03      	add	r3, sp, #12
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	462a      	mov	r2, r5
 8005f54:	4b05      	ldr	r3, [pc, #20]	@ (8005f6c <_svfiprintf_r+0x1f0>)
 8005f56:	a904      	add	r1, sp, #16
 8005f58:	4638      	mov	r0, r7
 8005f5a:	f000 f9bb 	bl	80062d4 <_printf_i>
 8005f5e:	e7ed      	b.n	8005f3c <_svfiprintf_r+0x1c0>
 8005f60:	0800699c 	.word	0x0800699c
 8005f64:	080069a6 	.word	0x080069a6
 8005f68:	00000000 	.word	0x00000000
 8005f6c:	08005cc5 	.word	0x08005cc5
 8005f70:	080069a2 	.word	0x080069a2

08005f74 <__sfputc_r>:
 8005f74:	6893      	ldr	r3, [r2, #8]
 8005f76:	3b01      	subs	r3, #1
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	b410      	push	{r4}
 8005f7c:	6093      	str	r3, [r2, #8]
 8005f7e:	da08      	bge.n	8005f92 <__sfputc_r+0x1e>
 8005f80:	6994      	ldr	r4, [r2, #24]
 8005f82:	42a3      	cmp	r3, r4
 8005f84:	db01      	blt.n	8005f8a <__sfputc_r+0x16>
 8005f86:	290a      	cmp	r1, #10
 8005f88:	d103      	bne.n	8005f92 <__sfputc_r+0x1e>
 8005f8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f8e:	f7ff bc24 	b.w	80057da <__swbuf_r>
 8005f92:	6813      	ldr	r3, [r2, #0]
 8005f94:	1c58      	adds	r0, r3, #1
 8005f96:	6010      	str	r0, [r2, #0]
 8005f98:	7019      	strb	r1, [r3, #0]
 8005f9a:	4608      	mov	r0, r1
 8005f9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005fa0:	4770      	bx	lr

08005fa2 <__sfputs_r>:
 8005fa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fa4:	4606      	mov	r6, r0
 8005fa6:	460f      	mov	r7, r1
 8005fa8:	4614      	mov	r4, r2
 8005faa:	18d5      	adds	r5, r2, r3
 8005fac:	42ac      	cmp	r4, r5
 8005fae:	d101      	bne.n	8005fb4 <__sfputs_r+0x12>
 8005fb0:	2000      	movs	r0, #0
 8005fb2:	e007      	b.n	8005fc4 <__sfputs_r+0x22>
 8005fb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fb8:	463a      	mov	r2, r7
 8005fba:	4630      	mov	r0, r6
 8005fbc:	f7ff ffda 	bl	8005f74 <__sfputc_r>
 8005fc0:	1c43      	adds	r3, r0, #1
 8005fc2:	d1f3      	bne.n	8005fac <__sfputs_r+0xa>
 8005fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005fc8 <_vfiprintf_r>:
 8005fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fcc:	460d      	mov	r5, r1
 8005fce:	b09d      	sub	sp, #116	@ 0x74
 8005fd0:	4614      	mov	r4, r2
 8005fd2:	4698      	mov	r8, r3
 8005fd4:	4606      	mov	r6, r0
 8005fd6:	b118      	cbz	r0, 8005fe0 <_vfiprintf_r+0x18>
 8005fd8:	6a03      	ldr	r3, [r0, #32]
 8005fda:	b90b      	cbnz	r3, 8005fe0 <_vfiprintf_r+0x18>
 8005fdc:	f7ff fade 	bl	800559c <__sinit>
 8005fe0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fe2:	07d9      	lsls	r1, r3, #31
 8005fe4:	d405      	bmi.n	8005ff2 <_vfiprintf_r+0x2a>
 8005fe6:	89ab      	ldrh	r3, [r5, #12]
 8005fe8:	059a      	lsls	r2, r3, #22
 8005fea:	d402      	bmi.n	8005ff2 <_vfiprintf_r+0x2a>
 8005fec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005fee:	f7ff fd60 	bl	8005ab2 <__retarget_lock_acquire_recursive>
 8005ff2:	89ab      	ldrh	r3, [r5, #12]
 8005ff4:	071b      	lsls	r3, r3, #28
 8005ff6:	d501      	bpl.n	8005ffc <_vfiprintf_r+0x34>
 8005ff8:	692b      	ldr	r3, [r5, #16]
 8005ffa:	b99b      	cbnz	r3, 8006024 <_vfiprintf_r+0x5c>
 8005ffc:	4629      	mov	r1, r5
 8005ffe:	4630      	mov	r0, r6
 8006000:	f7ff fc2a 	bl	8005858 <__swsetup_r>
 8006004:	b170      	cbz	r0, 8006024 <_vfiprintf_r+0x5c>
 8006006:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006008:	07dc      	lsls	r4, r3, #31
 800600a:	d504      	bpl.n	8006016 <_vfiprintf_r+0x4e>
 800600c:	f04f 30ff 	mov.w	r0, #4294967295
 8006010:	b01d      	add	sp, #116	@ 0x74
 8006012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006016:	89ab      	ldrh	r3, [r5, #12]
 8006018:	0598      	lsls	r0, r3, #22
 800601a:	d4f7      	bmi.n	800600c <_vfiprintf_r+0x44>
 800601c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800601e:	f7ff fd49 	bl	8005ab4 <__retarget_lock_release_recursive>
 8006022:	e7f3      	b.n	800600c <_vfiprintf_r+0x44>
 8006024:	2300      	movs	r3, #0
 8006026:	9309      	str	r3, [sp, #36]	@ 0x24
 8006028:	2320      	movs	r3, #32
 800602a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800602e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006032:	2330      	movs	r3, #48	@ 0x30
 8006034:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80061e4 <_vfiprintf_r+0x21c>
 8006038:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800603c:	f04f 0901 	mov.w	r9, #1
 8006040:	4623      	mov	r3, r4
 8006042:	469a      	mov	sl, r3
 8006044:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006048:	b10a      	cbz	r2, 800604e <_vfiprintf_r+0x86>
 800604a:	2a25      	cmp	r2, #37	@ 0x25
 800604c:	d1f9      	bne.n	8006042 <_vfiprintf_r+0x7a>
 800604e:	ebba 0b04 	subs.w	fp, sl, r4
 8006052:	d00b      	beq.n	800606c <_vfiprintf_r+0xa4>
 8006054:	465b      	mov	r3, fp
 8006056:	4622      	mov	r2, r4
 8006058:	4629      	mov	r1, r5
 800605a:	4630      	mov	r0, r6
 800605c:	f7ff ffa1 	bl	8005fa2 <__sfputs_r>
 8006060:	3001      	adds	r0, #1
 8006062:	f000 80a7 	beq.w	80061b4 <_vfiprintf_r+0x1ec>
 8006066:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006068:	445a      	add	r2, fp
 800606a:	9209      	str	r2, [sp, #36]	@ 0x24
 800606c:	f89a 3000 	ldrb.w	r3, [sl]
 8006070:	2b00      	cmp	r3, #0
 8006072:	f000 809f 	beq.w	80061b4 <_vfiprintf_r+0x1ec>
 8006076:	2300      	movs	r3, #0
 8006078:	f04f 32ff 	mov.w	r2, #4294967295
 800607c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006080:	f10a 0a01 	add.w	sl, sl, #1
 8006084:	9304      	str	r3, [sp, #16]
 8006086:	9307      	str	r3, [sp, #28]
 8006088:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800608c:	931a      	str	r3, [sp, #104]	@ 0x68
 800608e:	4654      	mov	r4, sl
 8006090:	2205      	movs	r2, #5
 8006092:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006096:	4853      	ldr	r0, [pc, #332]	@ (80061e4 <_vfiprintf_r+0x21c>)
 8006098:	f7fa f89a 	bl	80001d0 <memchr>
 800609c:	9a04      	ldr	r2, [sp, #16]
 800609e:	b9d8      	cbnz	r0, 80060d8 <_vfiprintf_r+0x110>
 80060a0:	06d1      	lsls	r1, r2, #27
 80060a2:	bf44      	itt	mi
 80060a4:	2320      	movmi	r3, #32
 80060a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060aa:	0713      	lsls	r3, r2, #28
 80060ac:	bf44      	itt	mi
 80060ae:	232b      	movmi	r3, #43	@ 0x2b
 80060b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060b4:	f89a 3000 	ldrb.w	r3, [sl]
 80060b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80060ba:	d015      	beq.n	80060e8 <_vfiprintf_r+0x120>
 80060bc:	9a07      	ldr	r2, [sp, #28]
 80060be:	4654      	mov	r4, sl
 80060c0:	2000      	movs	r0, #0
 80060c2:	f04f 0c0a 	mov.w	ip, #10
 80060c6:	4621      	mov	r1, r4
 80060c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060cc:	3b30      	subs	r3, #48	@ 0x30
 80060ce:	2b09      	cmp	r3, #9
 80060d0:	d94b      	bls.n	800616a <_vfiprintf_r+0x1a2>
 80060d2:	b1b0      	cbz	r0, 8006102 <_vfiprintf_r+0x13a>
 80060d4:	9207      	str	r2, [sp, #28]
 80060d6:	e014      	b.n	8006102 <_vfiprintf_r+0x13a>
 80060d8:	eba0 0308 	sub.w	r3, r0, r8
 80060dc:	fa09 f303 	lsl.w	r3, r9, r3
 80060e0:	4313      	orrs	r3, r2
 80060e2:	9304      	str	r3, [sp, #16]
 80060e4:	46a2      	mov	sl, r4
 80060e6:	e7d2      	b.n	800608e <_vfiprintf_r+0xc6>
 80060e8:	9b03      	ldr	r3, [sp, #12]
 80060ea:	1d19      	adds	r1, r3, #4
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	9103      	str	r1, [sp, #12]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	bfbb      	ittet	lt
 80060f4:	425b      	neglt	r3, r3
 80060f6:	f042 0202 	orrlt.w	r2, r2, #2
 80060fa:	9307      	strge	r3, [sp, #28]
 80060fc:	9307      	strlt	r3, [sp, #28]
 80060fe:	bfb8      	it	lt
 8006100:	9204      	strlt	r2, [sp, #16]
 8006102:	7823      	ldrb	r3, [r4, #0]
 8006104:	2b2e      	cmp	r3, #46	@ 0x2e
 8006106:	d10a      	bne.n	800611e <_vfiprintf_r+0x156>
 8006108:	7863      	ldrb	r3, [r4, #1]
 800610a:	2b2a      	cmp	r3, #42	@ 0x2a
 800610c:	d132      	bne.n	8006174 <_vfiprintf_r+0x1ac>
 800610e:	9b03      	ldr	r3, [sp, #12]
 8006110:	1d1a      	adds	r2, r3, #4
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	9203      	str	r2, [sp, #12]
 8006116:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800611a:	3402      	adds	r4, #2
 800611c:	9305      	str	r3, [sp, #20]
 800611e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80061f4 <_vfiprintf_r+0x22c>
 8006122:	7821      	ldrb	r1, [r4, #0]
 8006124:	2203      	movs	r2, #3
 8006126:	4650      	mov	r0, sl
 8006128:	f7fa f852 	bl	80001d0 <memchr>
 800612c:	b138      	cbz	r0, 800613e <_vfiprintf_r+0x176>
 800612e:	9b04      	ldr	r3, [sp, #16]
 8006130:	eba0 000a 	sub.w	r0, r0, sl
 8006134:	2240      	movs	r2, #64	@ 0x40
 8006136:	4082      	lsls	r2, r0
 8006138:	4313      	orrs	r3, r2
 800613a:	3401      	adds	r4, #1
 800613c:	9304      	str	r3, [sp, #16]
 800613e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006142:	4829      	ldr	r0, [pc, #164]	@ (80061e8 <_vfiprintf_r+0x220>)
 8006144:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006148:	2206      	movs	r2, #6
 800614a:	f7fa f841 	bl	80001d0 <memchr>
 800614e:	2800      	cmp	r0, #0
 8006150:	d03f      	beq.n	80061d2 <_vfiprintf_r+0x20a>
 8006152:	4b26      	ldr	r3, [pc, #152]	@ (80061ec <_vfiprintf_r+0x224>)
 8006154:	bb1b      	cbnz	r3, 800619e <_vfiprintf_r+0x1d6>
 8006156:	9b03      	ldr	r3, [sp, #12]
 8006158:	3307      	adds	r3, #7
 800615a:	f023 0307 	bic.w	r3, r3, #7
 800615e:	3308      	adds	r3, #8
 8006160:	9303      	str	r3, [sp, #12]
 8006162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006164:	443b      	add	r3, r7
 8006166:	9309      	str	r3, [sp, #36]	@ 0x24
 8006168:	e76a      	b.n	8006040 <_vfiprintf_r+0x78>
 800616a:	fb0c 3202 	mla	r2, ip, r2, r3
 800616e:	460c      	mov	r4, r1
 8006170:	2001      	movs	r0, #1
 8006172:	e7a8      	b.n	80060c6 <_vfiprintf_r+0xfe>
 8006174:	2300      	movs	r3, #0
 8006176:	3401      	adds	r4, #1
 8006178:	9305      	str	r3, [sp, #20]
 800617a:	4619      	mov	r1, r3
 800617c:	f04f 0c0a 	mov.w	ip, #10
 8006180:	4620      	mov	r0, r4
 8006182:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006186:	3a30      	subs	r2, #48	@ 0x30
 8006188:	2a09      	cmp	r2, #9
 800618a:	d903      	bls.n	8006194 <_vfiprintf_r+0x1cc>
 800618c:	2b00      	cmp	r3, #0
 800618e:	d0c6      	beq.n	800611e <_vfiprintf_r+0x156>
 8006190:	9105      	str	r1, [sp, #20]
 8006192:	e7c4      	b.n	800611e <_vfiprintf_r+0x156>
 8006194:	fb0c 2101 	mla	r1, ip, r1, r2
 8006198:	4604      	mov	r4, r0
 800619a:	2301      	movs	r3, #1
 800619c:	e7f0      	b.n	8006180 <_vfiprintf_r+0x1b8>
 800619e:	ab03      	add	r3, sp, #12
 80061a0:	9300      	str	r3, [sp, #0]
 80061a2:	462a      	mov	r2, r5
 80061a4:	4b12      	ldr	r3, [pc, #72]	@ (80061f0 <_vfiprintf_r+0x228>)
 80061a6:	a904      	add	r1, sp, #16
 80061a8:	4630      	mov	r0, r6
 80061aa:	f3af 8000 	nop.w
 80061ae:	4607      	mov	r7, r0
 80061b0:	1c78      	adds	r0, r7, #1
 80061b2:	d1d6      	bne.n	8006162 <_vfiprintf_r+0x19a>
 80061b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061b6:	07d9      	lsls	r1, r3, #31
 80061b8:	d405      	bmi.n	80061c6 <_vfiprintf_r+0x1fe>
 80061ba:	89ab      	ldrh	r3, [r5, #12]
 80061bc:	059a      	lsls	r2, r3, #22
 80061be:	d402      	bmi.n	80061c6 <_vfiprintf_r+0x1fe>
 80061c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061c2:	f7ff fc77 	bl	8005ab4 <__retarget_lock_release_recursive>
 80061c6:	89ab      	ldrh	r3, [r5, #12]
 80061c8:	065b      	lsls	r3, r3, #25
 80061ca:	f53f af1f 	bmi.w	800600c <_vfiprintf_r+0x44>
 80061ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061d0:	e71e      	b.n	8006010 <_vfiprintf_r+0x48>
 80061d2:	ab03      	add	r3, sp, #12
 80061d4:	9300      	str	r3, [sp, #0]
 80061d6:	462a      	mov	r2, r5
 80061d8:	4b05      	ldr	r3, [pc, #20]	@ (80061f0 <_vfiprintf_r+0x228>)
 80061da:	a904      	add	r1, sp, #16
 80061dc:	4630      	mov	r0, r6
 80061de:	f000 f879 	bl	80062d4 <_printf_i>
 80061e2:	e7e4      	b.n	80061ae <_vfiprintf_r+0x1e6>
 80061e4:	0800699c 	.word	0x0800699c
 80061e8:	080069a6 	.word	0x080069a6
 80061ec:	00000000 	.word	0x00000000
 80061f0:	08005fa3 	.word	0x08005fa3
 80061f4:	080069a2 	.word	0x080069a2

080061f8 <_printf_common>:
 80061f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061fc:	4616      	mov	r6, r2
 80061fe:	4698      	mov	r8, r3
 8006200:	688a      	ldr	r2, [r1, #8]
 8006202:	690b      	ldr	r3, [r1, #16]
 8006204:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006208:	4293      	cmp	r3, r2
 800620a:	bfb8      	it	lt
 800620c:	4613      	movlt	r3, r2
 800620e:	6033      	str	r3, [r6, #0]
 8006210:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006214:	4607      	mov	r7, r0
 8006216:	460c      	mov	r4, r1
 8006218:	b10a      	cbz	r2, 800621e <_printf_common+0x26>
 800621a:	3301      	adds	r3, #1
 800621c:	6033      	str	r3, [r6, #0]
 800621e:	6823      	ldr	r3, [r4, #0]
 8006220:	0699      	lsls	r1, r3, #26
 8006222:	bf42      	ittt	mi
 8006224:	6833      	ldrmi	r3, [r6, #0]
 8006226:	3302      	addmi	r3, #2
 8006228:	6033      	strmi	r3, [r6, #0]
 800622a:	6825      	ldr	r5, [r4, #0]
 800622c:	f015 0506 	ands.w	r5, r5, #6
 8006230:	d106      	bne.n	8006240 <_printf_common+0x48>
 8006232:	f104 0a19 	add.w	sl, r4, #25
 8006236:	68e3      	ldr	r3, [r4, #12]
 8006238:	6832      	ldr	r2, [r6, #0]
 800623a:	1a9b      	subs	r3, r3, r2
 800623c:	42ab      	cmp	r3, r5
 800623e:	dc26      	bgt.n	800628e <_printf_common+0x96>
 8006240:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006244:	6822      	ldr	r2, [r4, #0]
 8006246:	3b00      	subs	r3, #0
 8006248:	bf18      	it	ne
 800624a:	2301      	movne	r3, #1
 800624c:	0692      	lsls	r2, r2, #26
 800624e:	d42b      	bmi.n	80062a8 <_printf_common+0xb0>
 8006250:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006254:	4641      	mov	r1, r8
 8006256:	4638      	mov	r0, r7
 8006258:	47c8      	blx	r9
 800625a:	3001      	adds	r0, #1
 800625c:	d01e      	beq.n	800629c <_printf_common+0xa4>
 800625e:	6823      	ldr	r3, [r4, #0]
 8006260:	6922      	ldr	r2, [r4, #16]
 8006262:	f003 0306 	and.w	r3, r3, #6
 8006266:	2b04      	cmp	r3, #4
 8006268:	bf02      	ittt	eq
 800626a:	68e5      	ldreq	r5, [r4, #12]
 800626c:	6833      	ldreq	r3, [r6, #0]
 800626e:	1aed      	subeq	r5, r5, r3
 8006270:	68a3      	ldr	r3, [r4, #8]
 8006272:	bf0c      	ite	eq
 8006274:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006278:	2500      	movne	r5, #0
 800627a:	4293      	cmp	r3, r2
 800627c:	bfc4      	itt	gt
 800627e:	1a9b      	subgt	r3, r3, r2
 8006280:	18ed      	addgt	r5, r5, r3
 8006282:	2600      	movs	r6, #0
 8006284:	341a      	adds	r4, #26
 8006286:	42b5      	cmp	r5, r6
 8006288:	d11a      	bne.n	80062c0 <_printf_common+0xc8>
 800628a:	2000      	movs	r0, #0
 800628c:	e008      	b.n	80062a0 <_printf_common+0xa8>
 800628e:	2301      	movs	r3, #1
 8006290:	4652      	mov	r2, sl
 8006292:	4641      	mov	r1, r8
 8006294:	4638      	mov	r0, r7
 8006296:	47c8      	blx	r9
 8006298:	3001      	adds	r0, #1
 800629a:	d103      	bne.n	80062a4 <_printf_common+0xac>
 800629c:	f04f 30ff 	mov.w	r0, #4294967295
 80062a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062a4:	3501      	adds	r5, #1
 80062a6:	e7c6      	b.n	8006236 <_printf_common+0x3e>
 80062a8:	18e1      	adds	r1, r4, r3
 80062aa:	1c5a      	adds	r2, r3, #1
 80062ac:	2030      	movs	r0, #48	@ 0x30
 80062ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062b2:	4422      	add	r2, r4
 80062b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062bc:	3302      	adds	r3, #2
 80062be:	e7c7      	b.n	8006250 <_printf_common+0x58>
 80062c0:	2301      	movs	r3, #1
 80062c2:	4622      	mov	r2, r4
 80062c4:	4641      	mov	r1, r8
 80062c6:	4638      	mov	r0, r7
 80062c8:	47c8      	blx	r9
 80062ca:	3001      	adds	r0, #1
 80062cc:	d0e6      	beq.n	800629c <_printf_common+0xa4>
 80062ce:	3601      	adds	r6, #1
 80062d0:	e7d9      	b.n	8006286 <_printf_common+0x8e>
	...

080062d4 <_printf_i>:
 80062d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062d8:	7e0f      	ldrb	r7, [r1, #24]
 80062da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80062dc:	2f78      	cmp	r7, #120	@ 0x78
 80062de:	4691      	mov	r9, r2
 80062e0:	4680      	mov	r8, r0
 80062e2:	460c      	mov	r4, r1
 80062e4:	469a      	mov	sl, r3
 80062e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80062ea:	d807      	bhi.n	80062fc <_printf_i+0x28>
 80062ec:	2f62      	cmp	r7, #98	@ 0x62
 80062ee:	d80a      	bhi.n	8006306 <_printf_i+0x32>
 80062f0:	2f00      	cmp	r7, #0
 80062f2:	f000 80d1 	beq.w	8006498 <_printf_i+0x1c4>
 80062f6:	2f58      	cmp	r7, #88	@ 0x58
 80062f8:	f000 80b8 	beq.w	800646c <_printf_i+0x198>
 80062fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006300:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006304:	e03a      	b.n	800637c <_printf_i+0xa8>
 8006306:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800630a:	2b15      	cmp	r3, #21
 800630c:	d8f6      	bhi.n	80062fc <_printf_i+0x28>
 800630e:	a101      	add	r1, pc, #4	@ (adr r1, 8006314 <_printf_i+0x40>)
 8006310:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006314:	0800636d 	.word	0x0800636d
 8006318:	08006381 	.word	0x08006381
 800631c:	080062fd 	.word	0x080062fd
 8006320:	080062fd 	.word	0x080062fd
 8006324:	080062fd 	.word	0x080062fd
 8006328:	080062fd 	.word	0x080062fd
 800632c:	08006381 	.word	0x08006381
 8006330:	080062fd 	.word	0x080062fd
 8006334:	080062fd 	.word	0x080062fd
 8006338:	080062fd 	.word	0x080062fd
 800633c:	080062fd 	.word	0x080062fd
 8006340:	0800647f 	.word	0x0800647f
 8006344:	080063ab 	.word	0x080063ab
 8006348:	08006439 	.word	0x08006439
 800634c:	080062fd 	.word	0x080062fd
 8006350:	080062fd 	.word	0x080062fd
 8006354:	080064a1 	.word	0x080064a1
 8006358:	080062fd 	.word	0x080062fd
 800635c:	080063ab 	.word	0x080063ab
 8006360:	080062fd 	.word	0x080062fd
 8006364:	080062fd 	.word	0x080062fd
 8006368:	08006441 	.word	0x08006441
 800636c:	6833      	ldr	r3, [r6, #0]
 800636e:	1d1a      	adds	r2, r3, #4
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	6032      	str	r2, [r6, #0]
 8006374:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006378:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800637c:	2301      	movs	r3, #1
 800637e:	e09c      	b.n	80064ba <_printf_i+0x1e6>
 8006380:	6833      	ldr	r3, [r6, #0]
 8006382:	6820      	ldr	r0, [r4, #0]
 8006384:	1d19      	adds	r1, r3, #4
 8006386:	6031      	str	r1, [r6, #0]
 8006388:	0606      	lsls	r6, r0, #24
 800638a:	d501      	bpl.n	8006390 <_printf_i+0xbc>
 800638c:	681d      	ldr	r5, [r3, #0]
 800638e:	e003      	b.n	8006398 <_printf_i+0xc4>
 8006390:	0645      	lsls	r5, r0, #25
 8006392:	d5fb      	bpl.n	800638c <_printf_i+0xb8>
 8006394:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006398:	2d00      	cmp	r5, #0
 800639a:	da03      	bge.n	80063a4 <_printf_i+0xd0>
 800639c:	232d      	movs	r3, #45	@ 0x2d
 800639e:	426d      	negs	r5, r5
 80063a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063a4:	4858      	ldr	r0, [pc, #352]	@ (8006508 <_printf_i+0x234>)
 80063a6:	230a      	movs	r3, #10
 80063a8:	e011      	b.n	80063ce <_printf_i+0xfa>
 80063aa:	6821      	ldr	r1, [r4, #0]
 80063ac:	6833      	ldr	r3, [r6, #0]
 80063ae:	0608      	lsls	r0, r1, #24
 80063b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80063b4:	d402      	bmi.n	80063bc <_printf_i+0xe8>
 80063b6:	0649      	lsls	r1, r1, #25
 80063b8:	bf48      	it	mi
 80063ba:	b2ad      	uxthmi	r5, r5
 80063bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80063be:	4852      	ldr	r0, [pc, #328]	@ (8006508 <_printf_i+0x234>)
 80063c0:	6033      	str	r3, [r6, #0]
 80063c2:	bf14      	ite	ne
 80063c4:	230a      	movne	r3, #10
 80063c6:	2308      	moveq	r3, #8
 80063c8:	2100      	movs	r1, #0
 80063ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063ce:	6866      	ldr	r6, [r4, #4]
 80063d0:	60a6      	str	r6, [r4, #8]
 80063d2:	2e00      	cmp	r6, #0
 80063d4:	db05      	blt.n	80063e2 <_printf_i+0x10e>
 80063d6:	6821      	ldr	r1, [r4, #0]
 80063d8:	432e      	orrs	r6, r5
 80063da:	f021 0104 	bic.w	r1, r1, #4
 80063de:	6021      	str	r1, [r4, #0]
 80063e0:	d04b      	beq.n	800647a <_printf_i+0x1a6>
 80063e2:	4616      	mov	r6, r2
 80063e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80063e8:	fb03 5711 	mls	r7, r3, r1, r5
 80063ec:	5dc7      	ldrb	r7, [r0, r7]
 80063ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80063f2:	462f      	mov	r7, r5
 80063f4:	42bb      	cmp	r3, r7
 80063f6:	460d      	mov	r5, r1
 80063f8:	d9f4      	bls.n	80063e4 <_printf_i+0x110>
 80063fa:	2b08      	cmp	r3, #8
 80063fc:	d10b      	bne.n	8006416 <_printf_i+0x142>
 80063fe:	6823      	ldr	r3, [r4, #0]
 8006400:	07df      	lsls	r7, r3, #31
 8006402:	d508      	bpl.n	8006416 <_printf_i+0x142>
 8006404:	6923      	ldr	r3, [r4, #16]
 8006406:	6861      	ldr	r1, [r4, #4]
 8006408:	4299      	cmp	r1, r3
 800640a:	bfde      	ittt	le
 800640c:	2330      	movle	r3, #48	@ 0x30
 800640e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006412:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006416:	1b92      	subs	r2, r2, r6
 8006418:	6122      	str	r2, [r4, #16]
 800641a:	f8cd a000 	str.w	sl, [sp]
 800641e:	464b      	mov	r3, r9
 8006420:	aa03      	add	r2, sp, #12
 8006422:	4621      	mov	r1, r4
 8006424:	4640      	mov	r0, r8
 8006426:	f7ff fee7 	bl	80061f8 <_printf_common>
 800642a:	3001      	adds	r0, #1
 800642c:	d14a      	bne.n	80064c4 <_printf_i+0x1f0>
 800642e:	f04f 30ff 	mov.w	r0, #4294967295
 8006432:	b004      	add	sp, #16
 8006434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	f043 0320 	orr.w	r3, r3, #32
 800643e:	6023      	str	r3, [r4, #0]
 8006440:	4832      	ldr	r0, [pc, #200]	@ (800650c <_printf_i+0x238>)
 8006442:	2778      	movs	r7, #120	@ 0x78
 8006444:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	6831      	ldr	r1, [r6, #0]
 800644c:	061f      	lsls	r7, r3, #24
 800644e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006452:	d402      	bmi.n	800645a <_printf_i+0x186>
 8006454:	065f      	lsls	r7, r3, #25
 8006456:	bf48      	it	mi
 8006458:	b2ad      	uxthmi	r5, r5
 800645a:	6031      	str	r1, [r6, #0]
 800645c:	07d9      	lsls	r1, r3, #31
 800645e:	bf44      	itt	mi
 8006460:	f043 0320 	orrmi.w	r3, r3, #32
 8006464:	6023      	strmi	r3, [r4, #0]
 8006466:	b11d      	cbz	r5, 8006470 <_printf_i+0x19c>
 8006468:	2310      	movs	r3, #16
 800646a:	e7ad      	b.n	80063c8 <_printf_i+0xf4>
 800646c:	4826      	ldr	r0, [pc, #152]	@ (8006508 <_printf_i+0x234>)
 800646e:	e7e9      	b.n	8006444 <_printf_i+0x170>
 8006470:	6823      	ldr	r3, [r4, #0]
 8006472:	f023 0320 	bic.w	r3, r3, #32
 8006476:	6023      	str	r3, [r4, #0]
 8006478:	e7f6      	b.n	8006468 <_printf_i+0x194>
 800647a:	4616      	mov	r6, r2
 800647c:	e7bd      	b.n	80063fa <_printf_i+0x126>
 800647e:	6833      	ldr	r3, [r6, #0]
 8006480:	6825      	ldr	r5, [r4, #0]
 8006482:	6961      	ldr	r1, [r4, #20]
 8006484:	1d18      	adds	r0, r3, #4
 8006486:	6030      	str	r0, [r6, #0]
 8006488:	062e      	lsls	r6, r5, #24
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	d501      	bpl.n	8006492 <_printf_i+0x1be>
 800648e:	6019      	str	r1, [r3, #0]
 8006490:	e002      	b.n	8006498 <_printf_i+0x1c4>
 8006492:	0668      	lsls	r0, r5, #25
 8006494:	d5fb      	bpl.n	800648e <_printf_i+0x1ba>
 8006496:	8019      	strh	r1, [r3, #0]
 8006498:	2300      	movs	r3, #0
 800649a:	6123      	str	r3, [r4, #16]
 800649c:	4616      	mov	r6, r2
 800649e:	e7bc      	b.n	800641a <_printf_i+0x146>
 80064a0:	6833      	ldr	r3, [r6, #0]
 80064a2:	1d1a      	adds	r2, r3, #4
 80064a4:	6032      	str	r2, [r6, #0]
 80064a6:	681e      	ldr	r6, [r3, #0]
 80064a8:	6862      	ldr	r2, [r4, #4]
 80064aa:	2100      	movs	r1, #0
 80064ac:	4630      	mov	r0, r6
 80064ae:	f7f9 fe8f 	bl	80001d0 <memchr>
 80064b2:	b108      	cbz	r0, 80064b8 <_printf_i+0x1e4>
 80064b4:	1b80      	subs	r0, r0, r6
 80064b6:	6060      	str	r0, [r4, #4]
 80064b8:	6863      	ldr	r3, [r4, #4]
 80064ba:	6123      	str	r3, [r4, #16]
 80064bc:	2300      	movs	r3, #0
 80064be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064c2:	e7aa      	b.n	800641a <_printf_i+0x146>
 80064c4:	6923      	ldr	r3, [r4, #16]
 80064c6:	4632      	mov	r2, r6
 80064c8:	4649      	mov	r1, r9
 80064ca:	4640      	mov	r0, r8
 80064cc:	47d0      	blx	sl
 80064ce:	3001      	adds	r0, #1
 80064d0:	d0ad      	beq.n	800642e <_printf_i+0x15a>
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	079b      	lsls	r3, r3, #30
 80064d6:	d413      	bmi.n	8006500 <_printf_i+0x22c>
 80064d8:	68e0      	ldr	r0, [r4, #12]
 80064da:	9b03      	ldr	r3, [sp, #12]
 80064dc:	4298      	cmp	r0, r3
 80064de:	bfb8      	it	lt
 80064e0:	4618      	movlt	r0, r3
 80064e2:	e7a6      	b.n	8006432 <_printf_i+0x15e>
 80064e4:	2301      	movs	r3, #1
 80064e6:	4632      	mov	r2, r6
 80064e8:	4649      	mov	r1, r9
 80064ea:	4640      	mov	r0, r8
 80064ec:	47d0      	blx	sl
 80064ee:	3001      	adds	r0, #1
 80064f0:	d09d      	beq.n	800642e <_printf_i+0x15a>
 80064f2:	3501      	adds	r5, #1
 80064f4:	68e3      	ldr	r3, [r4, #12]
 80064f6:	9903      	ldr	r1, [sp, #12]
 80064f8:	1a5b      	subs	r3, r3, r1
 80064fa:	42ab      	cmp	r3, r5
 80064fc:	dcf2      	bgt.n	80064e4 <_printf_i+0x210>
 80064fe:	e7eb      	b.n	80064d8 <_printf_i+0x204>
 8006500:	2500      	movs	r5, #0
 8006502:	f104 0619 	add.w	r6, r4, #25
 8006506:	e7f5      	b.n	80064f4 <_printf_i+0x220>
 8006508:	080069ad 	.word	0x080069ad
 800650c:	080069be 	.word	0x080069be

08006510 <__sflush_r>:
 8006510:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006518:	0716      	lsls	r6, r2, #28
 800651a:	4605      	mov	r5, r0
 800651c:	460c      	mov	r4, r1
 800651e:	d454      	bmi.n	80065ca <__sflush_r+0xba>
 8006520:	684b      	ldr	r3, [r1, #4]
 8006522:	2b00      	cmp	r3, #0
 8006524:	dc02      	bgt.n	800652c <__sflush_r+0x1c>
 8006526:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006528:	2b00      	cmp	r3, #0
 800652a:	dd48      	ble.n	80065be <__sflush_r+0xae>
 800652c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800652e:	2e00      	cmp	r6, #0
 8006530:	d045      	beq.n	80065be <__sflush_r+0xae>
 8006532:	2300      	movs	r3, #0
 8006534:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006538:	682f      	ldr	r7, [r5, #0]
 800653a:	6a21      	ldr	r1, [r4, #32]
 800653c:	602b      	str	r3, [r5, #0]
 800653e:	d030      	beq.n	80065a2 <__sflush_r+0x92>
 8006540:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006542:	89a3      	ldrh	r3, [r4, #12]
 8006544:	0759      	lsls	r1, r3, #29
 8006546:	d505      	bpl.n	8006554 <__sflush_r+0x44>
 8006548:	6863      	ldr	r3, [r4, #4]
 800654a:	1ad2      	subs	r2, r2, r3
 800654c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800654e:	b10b      	cbz	r3, 8006554 <__sflush_r+0x44>
 8006550:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006552:	1ad2      	subs	r2, r2, r3
 8006554:	2300      	movs	r3, #0
 8006556:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006558:	6a21      	ldr	r1, [r4, #32]
 800655a:	4628      	mov	r0, r5
 800655c:	47b0      	blx	r6
 800655e:	1c43      	adds	r3, r0, #1
 8006560:	89a3      	ldrh	r3, [r4, #12]
 8006562:	d106      	bne.n	8006572 <__sflush_r+0x62>
 8006564:	6829      	ldr	r1, [r5, #0]
 8006566:	291d      	cmp	r1, #29
 8006568:	d82b      	bhi.n	80065c2 <__sflush_r+0xb2>
 800656a:	4a2a      	ldr	r2, [pc, #168]	@ (8006614 <__sflush_r+0x104>)
 800656c:	40ca      	lsrs	r2, r1
 800656e:	07d6      	lsls	r6, r2, #31
 8006570:	d527      	bpl.n	80065c2 <__sflush_r+0xb2>
 8006572:	2200      	movs	r2, #0
 8006574:	6062      	str	r2, [r4, #4]
 8006576:	04d9      	lsls	r1, r3, #19
 8006578:	6922      	ldr	r2, [r4, #16]
 800657a:	6022      	str	r2, [r4, #0]
 800657c:	d504      	bpl.n	8006588 <__sflush_r+0x78>
 800657e:	1c42      	adds	r2, r0, #1
 8006580:	d101      	bne.n	8006586 <__sflush_r+0x76>
 8006582:	682b      	ldr	r3, [r5, #0]
 8006584:	b903      	cbnz	r3, 8006588 <__sflush_r+0x78>
 8006586:	6560      	str	r0, [r4, #84]	@ 0x54
 8006588:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800658a:	602f      	str	r7, [r5, #0]
 800658c:	b1b9      	cbz	r1, 80065be <__sflush_r+0xae>
 800658e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006592:	4299      	cmp	r1, r3
 8006594:	d002      	beq.n	800659c <__sflush_r+0x8c>
 8006596:	4628      	mov	r0, r5
 8006598:	f7ff fa9c 	bl	8005ad4 <_free_r>
 800659c:	2300      	movs	r3, #0
 800659e:	6363      	str	r3, [r4, #52]	@ 0x34
 80065a0:	e00d      	b.n	80065be <__sflush_r+0xae>
 80065a2:	2301      	movs	r3, #1
 80065a4:	4628      	mov	r0, r5
 80065a6:	47b0      	blx	r6
 80065a8:	4602      	mov	r2, r0
 80065aa:	1c50      	adds	r0, r2, #1
 80065ac:	d1c9      	bne.n	8006542 <__sflush_r+0x32>
 80065ae:	682b      	ldr	r3, [r5, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d0c6      	beq.n	8006542 <__sflush_r+0x32>
 80065b4:	2b1d      	cmp	r3, #29
 80065b6:	d001      	beq.n	80065bc <__sflush_r+0xac>
 80065b8:	2b16      	cmp	r3, #22
 80065ba:	d11e      	bne.n	80065fa <__sflush_r+0xea>
 80065bc:	602f      	str	r7, [r5, #0]
 80065be:	2000      	movs	r0, #0
 80065c0:	e022      	b.n	8006608 <__sflush_r+0xf8>
 80065c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065c6:	b21b      	sxth	r3, r3
 80065c8:	e01b      	b.n	8006602 <__sflush_r+0xf2>
 80065ca:	690f      	ldr	r7, [r1, #16]
 80065cc:	2f00      	cmp	r7, #0
 80065ce:	d0f6      	beq.n	80065be <__sflush_r+0xae>
 80065d0:	0793      	lsls	r3, r2, #30
 80065d2:	680e      	ldr	r6, [r1, #0]
 80065d4:	bf08      	it	eq
 80065d6:	694b      	ldreq	r3, [r1, #20]
 80065d8:	600f      	str	r7, [r1, #0]
 80065da:	bf18      	it	ne
 80065dc:	2300      	movne	r3, #0
 80065de:	eba6 0807 	sub.w	r8, r6, r7
 80065e2:	608b      	str	r3, [r1, #8]
 80065e4:	f1b8 0f00 	cmp.w	r8, #0
 80065e8:	dde9      	ble.n	80065be <__sflush_r+0xae>
 80065ea:	6a21      	ldr	r1, [r4, #32]
 80065ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80065ee:	4643      	mov	r3, r8
 80065f0:	463a      	mov	r2, r7
 80065f2:	4628      	mov	r0, r5
 80065f4:	47b0      	blx	r6
 80065f6:	2800      	cmp	r0, #0
 80065f8:	dc08      	bgt.n	800660c <__sflush_r+0xfc>
 80065fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006602:	81a3      	strh	r3, [r4, #12]
 8006604:	f04f 30ff 	mov.w	r0, #4294967295
 8006608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800660c:	4407      	add	r7, r0
 800660e:	eba8 0800 	sub.w	r8, r8, r0
 8006612:	e7e7      	b.n	80065e4 <__sflush_r+0xd4>
 8006614:	20400001 	.word	0x20400001

08006618 <_fflush_r>:
 8006618:	b538      	push	{r3, r4, r5, lr}
 800661a:	690b      	ldr	r3, [r1, #16]
 800661c:	4605      	mov	r5, r0
 800661e:	460c      	mov	r4, r1
 8006620:	b913      	cbnz	r3, 8006628 <_fflush_r+0x10>
 8006622:	2500      	movs	r5, #0
 8006624:	4628      	mov	r0, r5
 8006626:	bd38      	pop	{r3, r4, r5, pc}
 8006628:	b118      	cbz	r0, 8006632 <_fflush_r+0x1a>
 800662a:	6a03      	ldr	r3, [r0, #32]
 800662c:	b90b      	cbnz	r3, 8006632 <_fflush_r+0x1a>
 800662e:	f7fe ffb5 	bl	800559c <__sinit>
 8006632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d0f3      	beq.n	8006622 <_fflush_r+0xa>
 800663a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800663c:	07d0      	lsls	r0, r2, #31
 800663e:	d404      	bmi.n	800664a <_fflush_r+0x32>
 8006640:	0599      	lsls	r1, r3, #22
 8006642:	d402      	bmi.n	800664a <_fflush_r+0x32>
 8006644:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006646:	f7ff fa34 	bl	8005ab2 <__retarget_lock_acquire_recursive>
 800664a:	4628      	mov	r0, r5
 800664c:	4621      	mov	r1, r4
 800664e:	f7ff ff5f 	bl	8006510 <__sflush_r>
 8006652:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006654:	07da      	lsls	r2, r3, #31
 8006656:	4605      	mov	r5, r0
 8006658:	d4e4      	bmi.n	8006624 <_fflush_r+0xc>
 800665a:	89a3      	ldrh	r3, [r4, #12]
 800665c:	059b      	lsls	r3, r3, #22
 800665e:	d4e1      	bmi.n	8006624 <_fflush_r+0xc>
 8006660:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006662:	f7ff fa27 	bl	8005ab4 <__retarget_lock_release_recursive>
 8006666:	e7dd      	b.n	8006624 <_fflush_r+0xc>

08006668 <__swhatbuf_r>:
 8006668:	b570      	push	{r4, r5, r6, lr}
 800666a:	460c      	mov	r4, r1
 800666c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006670:	2900      	cmp	r1, #0
 8006672:	b096      	sub	sp, #88	@ 0x58
 8006674:	4615      	mov	r5, r2
 8006676:	461e      	mov	r6, r3
 8006678:	da0d      	bge.n	8006696 <__swhatbuf_r+0x2e>
 800667a:	89a3      	ldrh	r3, [r4, #12]
 800667c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006680:	f04f 0100 	mov.w	r1, #0
 8006684:	bf14      	ite	ne
 8006686:	2340      	movne	r3, #64	@ 0x40
 8006688:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800668c:	2000      	movs	r0, #0
 800668e:	6031      	str	r1, [r6, #0]
 8006690:	602b      	str	r3, [r5, #0]
 8006692:	b016      	add	sp, #88	@ 0x58
 8006694:	bd70      	pop	{r4, r5, r6, pc}
 8006696:	466a      	mov	r2, sp
 8006698:	f000 f862 	bl	8006760 <_fstat_r>
 800669c:	2800      	cmp	r0, #0
 800669e:	dbec      	blt.n	800667a <__swhatbuf_r+0x12>
 80066a0:	9901      	ldr	r1, [sp, #4]
 80066a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80066a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80066aa:	4259      	negs	r1, r3
 80066ac:	4159      	adcs	r1, r3
 80066ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80066b2:	e7eb      	b.n	800668c <__swhatbuf_r+0x24>

080066b4 <__smakebuf_r>:
 80066b4:	898b      	ldrh	r3, [r1, #12]
 80066b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066b8:	079d      	lsls	r5, r3, #30
 80066ba:	4606      	mov	r6, r0
 80066bc:	460c      	mov	r4, r1
 80066be:	d507      	bpl.n	80066d0 <__smakebuf_r+0x1c>
 80066c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80066c4:	6023      	str	r3, [r4, #0]
 80066c6:	6123      	str	r3, [r4, #16]
 80066c8:	2301      	movs	r3, #1
 80066ca:	6163      	str	r3, [r4, #20]
 80066cc:	b003      	add	sp, #12
 80066ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066d0:	ab01      	add	r3, sp, #4
 80066d2:	466a      	mov	r2, sp
 80066d4:	f7ff ffc8 	bl	8006668 <__swhatbuf_r>
 80066d8:	9f00      	ldr	r7, [sp, #0]
 80066da:	4605      	mov	r5, r0
 80066dc:	4639      	mov	r1, r7
 80066de:	4630      	mov	r0, r6
 80066e0:	f7ff fa64 	bl	8005bac <_malloc_r>
 80066e4:	b948      	cbnz	r0, 80066fa <__smakebuf_r+0x46>
 80066e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066ea:	059a      	lsls	r2, r3, #22
 80066ec:	d4ee      	bmi.n	80066cc <__smakebuf_r+0x18>
 80066ee:	f023 0303 	bic.w	r3, r3, #3
 80066f2:	f043 0302 	orr.w	r3, r3, #2
 80066f6:	81a3      	strh	r3, [r4, #12]
 80066f8:	e7e2      	b.n	80066c0 <__smakebuf_r+0xc>
 80066fa:	89a3      	ldrh	r3, [r4, #12]
 80066fc:	6020      	str	r0, [r4, #0]
 80066fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006702:	81a3      	strh	r3, [r4, #12]
 8006704:	9b01      	ldr	r3, [sp, #4]
 8006706:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800670a:	b15b      	cbz	r3, 8006724 <__smakebuf_r+0x70>
 800670c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006710:	4630      	mov	r0, r6
 8006712:	f000 f837 	bl	8006784 <_isatty_r>
 8006716:	b128      	cbz	r0, 8006724 <__smakebuf_r+0x70>
 8006718:	89a3      	ldrh	r3, [r4, #12]
 800671a:	f023 0303 	bic.w	r3, r3, #3
 800671e:	f043 0301 	orr.w	r3, r3, #1
 8006722:	81a3      	strh	r3, [r4, #12]
 8006724:	89a3      	ldrh	r3, [r4, #12]
 8006726:	431d      	orrs	r5, r3
 8006728:	81a5      	strh	r5, [r4, #12]
 800672a:	e7cf      	b.n	80066cc <__smakebuf_r+0x18>

0800672c <memmove>:
 800672c:	4288      	cmp	r0, r1
 800672e:	b510      	push	{r4, lr}
 8006730:	eb01 0402 	add.w	r4, r1, r2
 8006734:	d902      	bls.n	800673c <memmove+0x10>
 8006736:	4284      	cmp	r4, r0
 8006738:	4623      	mov	r3, r4
 800673a:	d807      	bhi.n	800674c <memmove+0x20>
 800673c:	1e43      	subs	r3, r0, #1
 800673e:	42a1      	cmp	r1, r4
 8006740:	d008      	beq.n	8006754 <memmove+0x28>
 8006742:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006746:	f803 2f01 	strb.w	r2, [r3, #1]!
 800674a:	e7f8      	b.n	800673e <memmove+0x12>
 800674c:	4402      	add	r2, r0
 800674e:	4601      	mov	r1, r0
 8006750:	428a      	cmp	r2, r1
 8006752:	d100      	bne.n	8006756 <memmove+0x2a>
 8006754:	bd10      	pop	{r4, pc}
 8006756:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800675a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800675e:	e7f7      	b.n	8006750 <memmove+0x24>

08006760 <_fstat_r>:
 8006760:	b538      	push	{r3, r4, r5, lr}
 8006762:	4d07      	ldr	r5, [pc, #28]	@ (8006780 <_fstat_r+0x20>)
 8006764:	2300      	movs	r3, #0
 8006766:	4604      	mov	r4, r0
 8006768:	4608      	mov	r0, r1
 800676a:	4611      	mov	r1, r2
 800676c:	602b      	str	r3, [r5, #0]
 800676e:	f7fa f9b0 	bl	8000ad2 <_fstat>
 8006772:	1c43      	adds	r3, r0, #1
 8006774:	d102      	bne.n	800677c <_fstat_r+0x1c>
 8006776:	682b      	ldr	r3, [r5, #0]
 8006778:	b103      	cbz	r3, 800677c <_fstat_r+0x1c>
 800677a:	6023      	str	r3, [r4, #0]
 800677c:	bd38      	pop	{r3, r4, r5, pc}
 800677e:	bf00      	nop
 8006780:	200015b0 	.word	0x200015b0

08006784 <_isatty_r>:
 8006784:	b538      	push	{r3, r4, r5, lr}
 8006786:	4d06      	ldr	r5, [pc, #24]	@ (80067a0 <_isatty_r+0x1c>)
 8006788:	2300      	movs	r3, #0
 800678a:	4604      	mov	r4, r0
 800678c:	4608      	mov	r0, r1
 800678e:	602b      	str	r3, [r5, #0]
 8006790:	f7fa f9af 	bl	8000af2 <_isatty>
 8006794:	1c43      	adds	r3, r0, #1
 8006796:	d102      	bne.n	800679e <_isatty_r+0x1a>
 8006798:	682b      	ldr	r3, [r5, #0]
 800679a:	b103      	cbz	r3, 800679e <_isatty_r+0x1a>
 800679c:	6023      	str	r3, [r4, #0]
 800679e:	bd38      	pop	{r3, r4, r5, pc}
 80067a0:	200015b0 	.word	0x200015b0

080067a4 <_sbrk_r>:
 80067a4:	b538      	push	{r3, r4, r5, lr}
 80067a6:	4d06      	ldr	r5, [pc, #24]	@ (80067c0 <_sbrk_r+0x1c>)
 80067a8:	2300      	movs	r3, #0
 80067aa:	4604      	mov	r4, r0
 80067ac:	4608      	mov	r0, r1
 80067ae:	602b      	str	r3, [r5, #0]
 80067b0:	f7fa f9b8 	bl	8000b24 <_sbrk>
 80067b4:	1c43      	adds	r3, r0, #1
 80067b6:	d102      	bne.n	80067be <_sbrk_r+0x1a>
 80067b8:	682b      	ldr	r3, [r5, #0]
 80067ba:	b103      	cbz	r3, 80067be <_sbrk_r+0x1a>
 80067bc:	6023      	str	r3, [r4, #0]
 80067be:	bd38      	pop	{r3, r4, r5, pc}
 80067c0:	200015b0 	.word	0x200015b0

080067c4 <_realloc_r>:
 80067c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067c8:	4607      	mov	r7, r0
 80067ca:	4614      	mov	r4, r2
 80067cc:	460d      	mov	r5, r1
 80067ce:	b921      	cbnz	r1, 80067da <_realloc_r+0x16>
 80067d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067d4:	4611      	mov	r1, r2
 80067d6:	f7ff b9e9 	b.w	8005bac <_malloc_r>
 80067da:	b92a      	cbnz	r2, 80067e8 <_realloc_r+0x24>
 80067dc:	f7ff f97a 	bl	8005ad4 <_free_r>
 80067e0:	4625      	mov	r5, r4
 80067e2:	4628      	mov	r0, r5
 80067e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067e8:	f000 f81a 	bl	8006820 <_malloc_usable_size_r>
 80067ec:	4284      	cmp	r4, r0
 80067ee:	4606      	mov	r6, r0
 80067f0:	d802      	bhi.n	80067f8 <_realloc_r+0x34>
 80067f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80067f6:	d8f4      	bhi.n	80067e2 <_realloc_r+0x1e>
 80067f8:	4621      	mov	r1, r4
 80067fa:	4638      	mov	r0, r7
 80067fc:	f7ff f9d6 	bl	8005bac <_malloc_r>
 8006800:	4680      	mov	r8, r0
 8006802:	b908      	cbnz	r0, 8006808 <_realloc_r+0x44>
 8006804:	4645      	mov	r5, r8
 8006806:	e7ec      	b.n	80067e2 <_realloc_r+0x1e>
 8006808:	42b4      	cmp	r4, r6
 800680a:	4622      	mov	r2, r4
 800680c:	4629      	mov	r1, r5
 800680e:	bf28      	it	cs
 8006810:	4632      	movcs	r2, r6
 8006812:	f7ff f950 	bl	8005ab6 <memcpy>
 8006816:	4629      	mov	r1, r5
 8006818:	4638      	mov	r0, r7
 800681a:	f7ff f95b 	bl	8005ad4 <_free_r>
 800681e:	e7f1      	b.n	8006804 <_realloc_r+0x40>

08006820 <_malloc_usable_size_r>:
 8006820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006824:	1f18      	subs	r0, r3, #4
 8006826:	2b00      	cmp	r3, #0
 8006828:	bfbc      	itt	lt
 800682a:	580b      	ldrlt	r3, [r1, r0]
 800682c:	18c0      	addlt	r0, r0, r3
 800682e:	4770      	bx	lr

08006830 <_init>:
 8006830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006832:	bf00      	nop
 8006834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006836:	bc08      	pop	{r3}
 8006838:	469e      	mov	lr, r3
 800683a:	4770      	bx	lr

0800683c <_fini>:
 800683c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800683e:	bf00      	nop
 8006840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006842:	bc08      	pop	{r3}
 8006844:	469e      	mov	lr, r3
 8006846:	4770      	bx	lr
