# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# Loading project Hw6
# Compile of Two_to_one_MUX.v failed with 1 errors.
# Compile of Two_to_one_MUX_tb.v failed with 1 errors.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v failed with 1 errors.
# Compile of Two_to_one_MUX_5bit_tb.v failed with 2 errors.
# 23 compiles, 4 failed with 5 errors.
# Compile of Two_to_one_MUX.v failed with 1 errors.
# Compile of Two_to_one_MUX_tb.v failed with 1 errors.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v failed with 1 errors.
# Compile of Two_to_one_MUX_5bit_tb.v failed with 1 errors.
# 23 compiles, 4 failed with 4 errors.
# Compile of Two_to_one_MUX.v failed with 1 errors.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v failed with 1 errors.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 2 failed with 2 errors.
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 0 failed with no errors.
# Load canceled
# Load canceled
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 0 failed with no errors.
vsim -gui work.Two_to_one_MUX_tb
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 12:21:22 on Apr 13,2016
# Loading work.Two_to_one_MUX_tb
# Loading work.Two_to_one_MUX
add wave  \
sim:/Two_to_one_MUX_tb/sel \
sim:/Two_to_one_MUX_tb/out \
sim:/Two_to_one_MUX_tb/B \
sim:/Two_to_one_MUX_tb/A
run
# sel=0 A=00000000000000000000000000000000 B=00000000000000000000000000000000 out=00000000000000000000000000000000
# sel=0 A=00000000000000000000000000000000 B=00000000000000000000000000000001 out=00000000000000000000000000000001
# sel=0 A=00000000000000000000000000000010 B=00000000000000000000000000000100 out=00000000000000000000000000000100
# sel=0 A=00000000000000000000000000000010 B=00000000000000000000000000000001 out=00000000000000000000000000000001
# sel=1 A=00000000000000000000000000000001 B=00000000000000000000000000000000 out=00000000000000000000000000000001
# sel=1 A=00000000000000000000000000000001 B=00000000000000000000000000000001 out=00000000000000000000000000000001
# sel=1 A=00000000000000000000000000000010 B=00000000000000000000000000000100 out=00000000000000000000000000000010
# sel=1 A=00000000000000000000000000000010 B=00000000000000000000000000001000 out=00000000000000000000000000000010
# ** Note: $finish    : C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_tb.v(22)
#    Time: 800 ns  Iteration: 0  Instance: /Two_to_one_MUX_tb
# 1
# Break in Module Two_to_one_MUX_tb at C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_tb.v line 22
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 0 failed with no errors.
vsim -gui work.Two_to_one_MUX_tb
# vsim 
# Start time: 12:27:27 on Apr 13,2016
# Loading work.Two_to_one_MUX_tb
# Loading work.Two_to_one_MUX
add wave  \
sim:/Two_to_one_MUX_tb/sel \
sim:/Two_to_one_MUX_tb/out \
sim:/Two_to_one_MUX_tb/B \
sim:/Two_to_one_MUX_tb/A
run
# sel=0 A=00000000000000000000000000000000 B=00000000000000000000000000000000 out=00000000000000000000000000000000
# sel=0 A=00000000000000000000000000000000 B=00000000000000000000000000000001 out=00000000000000000000000000000001
# sel=0 A=00000000000000000000000000000010 B=00000000000000000000000000000100 out=00000000000000000000000000000100
# sel=0 A=00000000000000000000000000000010 B=00000000000000000000000000000001 out=00000000000000000000000000000001
# sel=1 A=00000000000000000000000000010000 B=00000000000000000000000000000000 out=00000000000000000000000000010000
# sel=1 A=00000000000000000000000000010000 B=00000000000000000000000000000001 out=00000000000000000000000000010000
# sel=1 A=00000000000000000000000000000010 B=00000000000000000000000000000100 out=00000000000000000000000000000010
# sel=1 A=00000000000000000000000000000010 B=00000000000000000000000000001000 out=00000000000000000000000000000010
# ** Note: $finish    : C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_tb.v(22)
#    Time: 800 ns  Iteration: 0  Instance: /Two_to_one_MUX_tb
# 1
# Break in Module Two_to_one_MUX_tb at C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_tb.v line 22
# Compile of Two_to_one_MUX.v was successful.
# Compile of Two_to_one_MUX_tb.v was successful.
# Compile of Reg_32_bit.v was successful.
# Compile of Reg_32_bit_tb.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_file_tb.v was successful.
# Compile of controlUnit.v was successful.
# Compile of controlUnit_tb.v was successful.
# Compile of ALUControl.v was successful.
# Compile of ALUControl_tb.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_tb.v was successful.
# Compile of Shift_left_two.v was successful.
# Compile of Shift_left_two_tb.v was successful.
# Compile of Sign_extend.v was successful.
# Compile of Sign_extend_tb.v was successful.
# Compile of And_gate.v was successful.
# Compile of And_gate_tb.v was successful.
# Compile of Processor.v was successful.
# Compile of Processor_tb.v was successful.
# Compile of memory.v was successful.
# Compile of Two_to_one_MUX_5bit.v was successful.
# Compile of Two_to_one_MUX_5bit_tb.v was successful.
# 23 compiles, 0 failed with no errors.
vsim -gui work.Two_to_one_MUX_5bit_tb
# vsim 
# Start time: 12:30:54 on Apr 13,2016
# Loading work.Two_to_one_MUX_5bit_tb
# Loading work.Two_to_one_MUX
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_5bit_tb.v(6): [PCDPC] - Port size (32) does not match connection size (5) for port 'A'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /Two_to_one_MUX_5bit_tb/myMUX File: C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX.v
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_5bit_tb.v(6): [PCDPC] - Port size (32) does not match connection size (5) for port 'B'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /Two_to_one_MUX_5bit_tb/myMUX File: C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX.v
# ** Warning: (vsim-3015) C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_5bit_tb.v(6): [PCDPC] - Port size (32) does not match connection size (5) for port 'out'. The port definition is at: C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /Two_to_one_MUX_5bit_tb/myMUX File: C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX.v
add wave  \
sim:/Two_to_one_MUX_5bit_tb/sel \
sim:/Two_to_one_MUX_5bit_tb/out \
sim:/Two_to_one_MUX_5bit_tb/B \
sim:/Two_to_one_MUX_5bit_tb/A
run
# sel=0 A=00000 B=00000 out=00000
# sel=0 A=00000 B=00001 out=00001
# sel=0 A=00010 B=00100 out=00100
# sel=0 A=00010 B=00001 out=00001
# sel=0 A=10000 B=00000 out=00000
# sel=1 A=10000 B=00000 out=10000
# sel=1 A=10000 B=00001 out=10000
# sel=1 A=00010 B=00100 out=00010
# sel=1 A=00010 B=01000 out=00010
# ** Note: $finish    : C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_5bit_tb.v(23)
#    Time: 900 ns  Iteration: 0  Instance: /Two_to_one_MUX_5bit_tb
# 1
# Break in Module Two_to_one_MUX_5bit_tb at C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_5bit_tb.v line 23
vsim -gui work.Two_to_one_MUX_tb
# vsim 
# Start time: 12:32:34 on Apr 13,2016
# Loading work.Two_to_one_MUX_tb
# Loading work.Two_to_one_MUX
add wave  \
sim:/Two_to_one_MUX_tb/sel \
sim:/Two_to_one_MUX_tb/out \
sim:/Two_to_one_MUX_tb/B \
sim:/Two_to_one_MUX_tb/A
run
# sel=0 A=00000000000000000000000000000000 B=00000000000000000000000000000000 out=00000000000000000000000000000000
# sel=0 A=00000000000000000000000000000000 B=00000000000000000000000000000001 out=00000000000000000000000000000001
# sel=0 A=00000000000000000000000000000010 B=00000000000000000000000000000100 out=00000000000000000000000000000100
# sel=0 A=00000000000000000000000000000010 B=00000000000000000000000000000001 out=00000000000000000000000000000001
# sel=0 A=00000000000000000000000000010000 B=00000000000000000000000000000000 out=00000000000000000000000000000000
# sel=1 A=00000000000000000000000000010000 B=00000000000000000000000000000000 out=00000000000000000000000000010000
# sel=1 A=00000000000000000000000000010000 B=00000000000000000000000000000001 out=00000000000000000000000000010000
# sel=1 A=00000000000000000000000000000010 B=00000000000000000000000000000100 out=00000000000000000000000000000010
# sel=1 A=00000000000000000000000000000010 B=00000000000000000000000000001000 out=00000000000000000000000000000010
# ** Note: $finish    : C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_tb.v(23)
#    Time: 900 ns  Iteration: 0  Instance: /Two_to_one_MUX_tb
# 1
# Break in Module Two_to_one_MUX_tb at C:/Modeltech_pe_edu_10.4a/examples/Two_to_one_MUX_tb.v line 23
