vendor_name = ModelSim
source_file = 1, C:/altera/projetos/circuitos_digitais/relatorio2/relatorio2.vhd
source_file = 1, C:/altera/projetos/circuitos_digitais/relatorio2/or_gate.vhd
source_file = 1, C:/altera/projetos/circuitos_digitais/relatorio2/and_gate.vhd
source_file = 1, C:/altera/projetos/circuitos_digitais/relatorio2/xor_gate.vhd
source_file = 1, C:/altera/projetos/circuitos_digitais/relatorio2/xnor_gate.vhd
source_file = 1, C:/altera/projetos/circuitos_digitais/relatorio2/Waveform.vwf
source_file = 1, C:/altera/projetos/circuitos_digitais/relatorio2/db/relatorio2.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = relatorio2
instance = comp, \s1~output , s1~output, relatorio2, 1
instance = comp, \s2~output , s2~output, relatorio2, 1
instance = comp, \a~input , a~input, relatorio2, 1
instance = comp, \b~input , b~input, relatorio2, 1
instance = comp, \c~input , c~input, relatorio2, 1
instance = comp, \inst14|out1~0 , inst14|out1~0, relatorio2, 1
instance = comp, \inst25|out1~0 , inst25|out1~0, relatorio2, 1
