INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/Branch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/PC_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/REGFILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/SEXT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/cpu_to_io.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_to_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/databus.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module databus
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/instantiate_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instantiate_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/mux2to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/ece385/lab4/micorprocessor3/micorprocessor3.srcs/sources_1/new/mux4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/processor_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-311] analyzing module sync_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wht20/Desktop/lab4/testbench_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_1
