
*** Running vivado
    with args -log StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0.tcl


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_StreamingFIFO_0_g7ein900/project_StreamingDataflowPartition_2_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_0_r03oilew/project_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_agkg4rks/project_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_2_co33bz1u/project_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_9_osm175fr/project_StreamingFIFO_9/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_2_zoujzpy3/project_StreamingFCLayer_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataWidthConverter_Batch_4_2ftprr51/project_StreamingDataWidthConverter_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_13_fwg_u0tt/project_StreamingFIFO_13/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_ConvolutionInputGenerator_3_fk4j0e65/project_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFIFO_15_90homyys/project_StreamingFIFO_15/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingFCLayer_Batch_5_rxclvy1e/project_StreamingFCLayer_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_StreamingFIFO_4_6nfms3t7/project_StreamingDataflowPartition_2_StreamingFIFO_4/sol1/impl/verilog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13553
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2150.465 ; gain = 7.914 ; free physical = 4036 ; free virtual = 39211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0/synth/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batch_2' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batch_2.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batch' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batch.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcbkb' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcbkb.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcbkb_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcbkb.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcbkb_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcbkb_rom' (1#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcbkb' (2#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batccud' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batccud.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batccud_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batccud.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_Batccud_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batccud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batccud_rom' (3#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batccud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batccud' (4#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batccud.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatcdEe' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcdEe.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatcdEe_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcdEe.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcdEe_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatcdEe_rom' (5#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatcdEe' (6#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcdEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatceOg' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatceOg.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatceOg_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatceOg.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_BatceOg_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatceOg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatceOg_rom' (7#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatceOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatceOg' (8#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatceOg.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatcfYi' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcfYi.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatcfYi_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcfYi.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcfYi_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcfYi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatcfYi_rom' (9#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcfYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatcfYi' (10#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcfYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcg8j' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcg8j.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcg8j_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcg8j.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcg8j_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcg8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcg8j_rom' (11#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcg8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcg8j' (12#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcg8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batchbi' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batchbi.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batchbi_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batchbi.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_Batchbi_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batchbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batchbi_rom' (13#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batchbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batchbi' (14#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batchbi.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcibs' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcibs.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcibs_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcibs.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcibs_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcibs_rom' (15#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcibs' (16#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcibs.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatcjbC' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcjbC.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatcjbC_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcjbC.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcjbC_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcjbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatcjbC_rom' (17#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcjbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatcjbC' (18#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatcjbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatckbM' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatckbM.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatckbM_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatckbM.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_BatckbM_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatckbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatckbM_rom' (19#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatckbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatckbM' (20#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatckbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatclbW' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatclbW.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_BatclbW_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatclbW.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_BatclbW_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatclbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatclbW_rom' (21#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatclbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_BatclbW' (22#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_BatclbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcmb6' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcmb6.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcmb6_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcmb6.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcmb6_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcmb6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcmb6_rom' (23#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcmb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcmb6' (24#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcmb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcncg' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcncg.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcncg_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcncg.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcncg_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcncg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcncg_rom' (25#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcncg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcncg' (26#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcncg.v:39]
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcocq' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcocq.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Thresholding_Batch_2_Thresholding_Batcocq_rom' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcocq.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_Thresholding_Batch_2_74ymc1_c/project_Thresholding_Batch_2/sol1/impl/ip/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcocq_rom.dat' is read successfully [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcocq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcocq_rom' (27#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batcocq' (28#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batcocq.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batch.v:771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batch.v:777]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batch' (29#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (30#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (31#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (32#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (32#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (32#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (32#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Thresholding_Batch_2_Thresholding_Batch_2' (33#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ipshared/4c8f/hdl/verilog/Thresholding_Batch_2_Thresholding_Batch_2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0' (34#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0/synth/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2197.371 ; gain = 54.820 ; free physical = 3962 ; free virtual = 39167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2212.215 ; gain = 69.664 ; free physical = 4074 ; free virtual = 39270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2212.215 ; gain = 69.664 ; free physical = 4074 ; free virtual = 39270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2212.215 ; gain = 0.000 ; free physical = 4065 ; free virtual = 39261
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0/constraints/Thresholding_Batch_2_Thresholding_Batch_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0/constraints/Thresholding_Batch_2_Thresholding_Batch_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2377.996 ; gain = 0.000 ; free physical = 4056 ; free virtual = 39230
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2380.965 ; gain = 2.969 ; free physical = 4058 ; free virtual = 39229
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 4903 ; free virtual = 40064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 4911 ; free virtual = 40072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 4922 ; free virtual = 40083
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 5032 ; free virtual = 40193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 1     
	   5 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 5286 ; free virtual = 40442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------------------------------+------------+---------------+----------------+
|Module Name                                   | RTL Object | Depth x Width | Implemented As | 
+----------------------------------------------+------------+---------------+----------------+
|Thresholding_Batch_2_Thresholding_Batcbkb_rom | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batccud_rom | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_BatcdEe_rom | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_BatceOg_rom | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_BatcfYi_rom | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batcg8j_rom | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batchbi_rom | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batcibs_rom | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_BatcjbC_rom | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_BatckbM_rom | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_BatclbW_rom | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batcmb6_rom | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batcncg_rom | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batcocq_rom | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x17         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x18         | LUT            | 
|Thresholding_Batch_2_Thresholding_Batch_2     | p_0_out    | 64x18         | LUT            | 
+----------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6853 ; free virtual = 42006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6849 ; free virtual = 42002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6847 ; free virtual = 42000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6846 ; free virtual = 42000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6846 ; free virtual = 42000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6846 ; free virtual = 42000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6846 ; free virtual = 42000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6846 ; free virtual = 42000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6846 ; free virtual = 42000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    62|
|2     |LUT1   |     4|
|3     |LUT2   |    21|
|4     |LUT3   |    48|
|5     |LUT4   |   241|
|6     |LUT5   |    19|
|7     |LUT6   |   227|
|8     |FDRE   |   350|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6846 ; free virtual = 42000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2380.965 ; gain = 69.664 ; free physical = 6903 ; free virtual = 42056
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2380.965 ; gain = 238.414 ; free physical = 6903 ; free virtual = 42056
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2380.965 ; gain = 0.000 ; free physical = 6976 ; free virtual = 42130
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2380.965 ; gain = 0.000 ; free physical = 6929 ; free virtual = 42081
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2380.965 ; gain = 238.438 ; free physical = 7067 ; free virtual = 42218
INFO: [Common 17-1381] The checkpoint '/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0_synth_1/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0, cache-ID = a72312202d23bfeb
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Common 17-1381] The checkpoint '/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_r_frz_it/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0_synth_1/StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0_utilization_synth.rpt -pb StreamingDataflowPartition_2_StreamingDataflowPartition_2_Thresholding_Batch_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 17:48:25 2021...
