#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^data_pi~56.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~56.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56.data[0] (single_port_ram)                       0.211     0.211
data arrival time                                                                                                                        0.211

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.211
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.298


#Path 2
Startpoint: matrix_multiplication^data_pi~6.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^data_pi~6.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6.data[0] (single_port_ram)                       0.212     0.212
data arrival time                                                                                                                       0.212

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.212
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.297


#Path 3
Startpoint: matrix_multiplication^data_pi~62.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~62.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62.data[0] (single_port_ram)                       0.288     0.288
data arrival time                                                                                                                        0.288

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.288
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.221


#Path 4
Startpoint: matrix_multiplication^data_pi~38.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~38.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38.data[0] (single_port_ram)                       0.289     0.289
data arrival time                                                                                                                        0.289

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.289
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.220


#Path 5
Startpoint: matrix_multiplication^data_pi~46.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~46.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46.data[0] (single_port_ram)                       0.305     0.305
data arrival time                                                                                                                        0.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.204


#Path 6
Startpoint: matrix_multiplication^data_pi~49.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~49.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49.data[0] (single_port_ram)                       0.307     0.307
data arrival time                                                                                                                        0.307

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.307
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.202


#Path 7
Startpoint: matrix_multiplication^data_pi~50.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~50.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50.data[0] (single_port_ram)                       0.307     0.307
data arrival time                                                                                                                        0.307

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.307
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.202


#Path 8
Startpoint: matrix_multiplication^data_pi~63.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~63.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63.data[0] (single_port_ram)                       0.323     0.323
data arrival time                                                                                                                        0.323

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.323
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.186


#Path 9
Startpoint: matrix_multiplication^data_pi~47.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~47.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47.data[0] (single_port_ram)                       0.323     0.323
data arrival time                                                                                                                        0.323

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.323
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.186


#Path 10
Startpoint: matrix_multiplication^data_pi~36.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~36.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36.data[0] (single_port_ram)                       0.324     0.324
data arrival time                                                                                                                        0.324

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.324
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.185


#Path 11
Startpoint: matrix_multiplication^data_pi~17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~17.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17.data[0] (single_port_ram)                       0.324     0.324
data arrival time                                                                                                                        0.324

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.324
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.185


#Path 12
Startpoint: matrix_multiplication^data_pi~25.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~25.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25.data[0] (single_port_ram)                       0.331     0.331
data arrival time                                                                                                                        0.331

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.331
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.178


#Path 13
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                           0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                       0.334

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.334
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.175


#Path 14
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 15
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                           0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                       0.334

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.334
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.175


#Path 16
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                           0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                       0.334

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.334
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.175


#Path 17
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                           0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                       0.334

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.334
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.175


#Path 18
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                           0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                       0.334

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.334
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.175


#Path 19
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                           0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                       0.334

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.334
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.175


#Path 20
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 21
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                           0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                       0.334

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.334
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.175


#Path 22
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                           0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                       0.334

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.334
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.175


#Path 23
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                           0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                       0.334

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.334
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.175


#Path 24
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                           0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                           0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                       0.334

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.334
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.175


#Path 25
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 26
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 27
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 28
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 29
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 30
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 31
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 32
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 33
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 34
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 35
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 36
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 37
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 38
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 39
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 40
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 41
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 42
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 43
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 44
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 45
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 46
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 47
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 48
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 49
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 50
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 51
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 52
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 53
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 54
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 55
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 56
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 57
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 58
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 59
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 60
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 61
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 62
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 63
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 64
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 65
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 66
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 67
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 68
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 69
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 70
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 71
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 72
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 73
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 74
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 75
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 76
Startpoint: matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28.addr[0] (single_port_ram)                       0.210     0.334
data arrival time                                                                                                                        0.334

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.334
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.175


#Path 77
Startpoint: matrix_multiplication^data_pi~38.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~38.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38.data[0] (single_port_ram)                       0.349     0.349
data arrival time                                                                                                                        0.349

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.349
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.160


#Path 78
Startpoint: matrix_multiplication^data_pi~59.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~59.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59.data[0] (single_port_ram)                       0.349     0.349
data arrival time                                                                                                                        0.349

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.349
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.160


#Path 79
Startpoint: matrix_multiplication^data_pi~14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~14.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14.data[0] (single_port_ram)                       0.350     0.350
data arrival time                                                                                                                        0.350

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.350
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.159


#Path 80
Startpoint: matrix_multiplication^data_pi~53.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~53.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53.data[0] (single_port_ram)                       0.351     0.351
data arrival time                                                                                                                        0.351

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.351
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.158


#Path 81
Startpoint: matrix_multiplication^data_pi~29.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~29.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29.data[0] (single_port_ram)                       0.353     0.353
data arrival time                                                                                                                        0.353

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.353
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.156


#Path 82
Startpoint: matrix_multiplication^data_pi~32.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~32.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32.data[0] (single_port_ram)                       0.353     0.353
data arrival time                                                                                                                        0.353

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.353
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.156


#Path 83
Startpoint: matrix_multiplication^data_pi~41.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~41.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram)                       0.422     0.422
data arrival time                                                                                                                        0.422

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.422
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.087


#Path 84
Startpoint: matrix_multiplication^data_pi~34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~34.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34.data[0] (single_port_ram)                       0.423     0.423
data arrival time                                                                                                                        0.423

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.423
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.086


#Path 85
Startpoint: matrix_multiplication^data_pi~37.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~37.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37.data[0] (single_port_ram)                       0.424     0.424
data arrival time                                                                                                                        0.424

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.424
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.085


#Path 86
Startpoint: matrix_multiplication^data_pi~52.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~52.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52.data[0] (single_port_ram)                       0.425     0.425
data arrival time                                                                                                                        0.425

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.425
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.084


#Path 87
Startpoint: matrix_multiplication^data_pi~33.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~33.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33.data[0] (single_port_ram)                       0.426     0.426
data arrival time                                                                                                                        0.426

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.426
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.083


#Path 88
Startpoint: matrix_multiplication^data_pi~10.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~10.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10.data[0] (single_port_ram)                       0.427     0.427
data arrival time                                                                                                                        0.427

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.427
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.082


#Path 89
Startpoint: matrix_multiplication^data_pi~13.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~13.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13.data[0] (single_port_ram)                       0.427     0.427
data arrival time                                                                                                                        0.427

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.427
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.082


#Path 90
Startpoint: matrix_multiplication^data_pi~28.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~28.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28.data[0] (single_port_ram)                       0.429     0.429
data arrival time                                                                                                                        0.429

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.429
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.080


#Path 91
Startpoint: matrix_multiplication^data_pi~39.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~39.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39.data[0] (single_port_ram)                       0.438     0.438
data arrival time                                                                                                                        0.438

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.438
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.071


#Path 92
Startpoint: matrix_multiplication^data_pi~50.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~50.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50.data[0] (single_port_ram)                       0.440     0.440
data arrival time                                                                                                                        0.440

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.440
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.069


#Path 93
Startpoint: matrix_multiplication^data_pi~15.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~15.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15.data[0] (single_port_ram)                       0.441     0.441
data arrival time                                                                                                                        0.441

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.441
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.068


#Path 94
Startpoint: matrix_multiplication^data_pi~11.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~11.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11.data[0] (single_port_ram)                       0.442     0.442
data arrival time                                                                                                                        0.442

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.442
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.067


#Path 95
Startpoint: matrix_multiplication^data_pi~8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^data_pi~8.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8.data[0] (single_port_ram)                       0.447     0.447
data arrival time                                                                                                                       0.447

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.447
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.062


#Path 96
Startpoint: matrix_multiplication^data_pi~0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^data_pi~0.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0.data[0] (single_port_ram)                       0.462     0.462
data arrival time                                                                                                                       0.462

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
cell hold time                                                                                                                0.509     0.509
data required time                                                                                                                      0.509
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.509
data arrival time                                                                                                                       0.462
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -0.047


#Path 97
Startpoint: matrix_multiplication^data_pi~32.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~32.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32.data[0] (single_port_ram)                       0.464     0.464
data arrival time                                                                                                                        0.464

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.464
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.045


#Path 98
Startpoint: matrix_multiplication^data_pi~23.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~23.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23.data[0] (single_port_ram)                       0.464     0.464
data arrival time                                                                                                                        0.464

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.464
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.045


#Path 99
Startpoint: matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26.addr[6] (single_port_ram)                       0.345     0.469
data arrival time                                                                                                                        0.469

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.469
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.040


#Path 100
Startpoint: matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE.clk[0] (.latch)                                                            0.000     0.000
matrix_multiplication^b_addr_muxed_02_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.124
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25.addr[6] (single_port_ram)                       0.345     0.469
data arrival time                                                                                                                        0.469

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                        0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.509     0.509
data required time                                                                                                                       0.509
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.509
data arrival time                                                                                                                        0.469
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -0.040


#End of timing report
