// Seed: 1936960522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout tri id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = -1 ^ id_2 ^ -1;
endmodule
module module_1 (
    input  wire id_0,
    input  wand id_1,
    input  wire id_2,
    input  tri0 id_3,
    output wand id_4,
    input  tri1 id_5,
    output tri0 id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
