# UVM-TESTBENCH-FOR-SPI-Communication-Protocol
A modular UVM-based verification environment for SPI communication featuring active and passive agents for Wrapper, SPI, and RAM modules. It integrates golden models, assertions, coverage, and scoreboards to verify protocol correctness, timing, and data integrity in a reusable SystemVerilog architecture
