{
  "name": "core_arch::x86::avx512f::_mm512_mask_cmpunord_pd_mask",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_mask_cmp_pd_mask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compare packed double-precision (64-bit) floating-point elements in a and b based on the comparison operand specified by imm8, and store the results in mask vector k using zeromask k1 (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_cmp_pd_mask&expand=742)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512d": [
      "Plain"
    ]
  },
  "path": 8555,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:30723:1: 30725:2",
  "src": "pub fn _mm512_mask_cmpunord_pd_mask(k1: __mmask8, a: __m512d, b: __m512d) -> __mmask8 {\n    _mm512_mask_cmp_pd_mask::<_CMP_UNORD_Q>(k1, a, b)\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_mask_cmpunord_pd_mask(_1: u8, _2: core_arch::x86::__m512d, _3: core_arch::x86::__m512d) -> u8 {\n    let mut _0: u8;\n    debug k1 => _1;\n    debug a => _2;\n    debug b => _3;\n    bb0: {\n        _0 = core_arch::x86::avx512f::_mm512_mask_cmp_pd_mask::<3>(_1, _2, _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Compare packed double-precision (64-bit) floating-point elements in a and b to see if either is NaN, and store the results in mask vector k using zeromask k1 (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_cmpunord_pd_mask&expand=1168)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}