\hypertarget{group__NVIC__Register__Definitions}{}\doxysection{NVIC Register Definitions}
\label{group__NVIC__Register__Definitions}\index{NVIC Register Definitions@{NVIC Register Definitions}}


Macros for accessing NVIC registers.  


Collaboration diagram for NVIC Register Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=330pt]{group__NVIC__Register__Definitions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}\label{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}} 
\#define \mbox{\hyperlink{group__NVIC__Register__Definitions_gab37d21c2e44fe7e3967deaf10e30a763}{NVIC\+\_\+\+ISER0}}~($\ast$(volatile uint32\+\_\+t $\ast$)(\mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}} + 0x0))
\begin{DoxyCompactList}\small\item\em Interrupt Set Enable Register 0 (ISER0) Used to enable interrupts 0 to 31. Write a 1 to the corresponding bit position to enable an interrupt. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}\label{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}} 
\#define \mbox{\hyperlink{group__NVIC__Register__Definitions_gaeea822ab87e3ef3b207f26c6176a746c}{NVIC\+\_\+\+ISER1}}~($\ast$(volatile uint32\+\_\+t $\ast$)(\mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}} + 0x4))
\begin{DoxyCompactList}\small\item\em Interrupt Set Enable Register 1 (ISER1) Used to enable interrupts 32 to 63. Write a 1 to the corresponding bit position to enable an interrupt. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__NVIC__Register__Definitions_gaf1656caf06ddb60684c2a936b87f89fa}\label{group__NVIC__Register__Definitions_gaf1656caf06ddb60684c2a936b87f89fa}} 
\#define \mbox{\hyperlink{group__NVIC__Register__Definitions_gaf1656caf06ddb60684c2a936b87f89fa}{NVIC\+\_\+\+ISER2}}~($\ast$(volatile uint32\+\_\+t $\ast$)(\mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}} + 0x8))
\begin{DoxyCompactList}\small\item\em Interrupt Set Enable Register 2 (ISER2) Used to enable interrupts 64 to 95. Write a 1 to the corresponding bit position to enable an interrupt. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}\label{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}} 
\#define \mbox{\hyperlink{group__NVIC__Register__Definitions_ga11cfe60b26fed9d1df48860d0274983b}{NVIC\+\_\+\+ICER0}}~($\ast$(volatile uint32\+\_\+t $\ast$)(\mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}} + 0x80))
\begin{DoxyCompactList}\small\item\em Interrupt Clear Enable Register 0 (ICER0) Used to disable interrupts 0 to 31. Write a 1 to the corresponding bit position to disable an interrupt. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}\label{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}} 
\#define \mbox{\hyperlink{group__NVIC__Register__Definitions_gab65a09923e3fb94e67ea4642b7f85ccf}{NVIC\+\_\+\+ICER1}}~($\ast$(volatile uint32\+\_\+t $\ast$)(\mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}} + 0x84))
\begin{DoxyCompactList}\small\item\em Interrupt Clear Enable Register 1 (ICER1) Used to disable interrupts 32 to 63. Write a 1 to the corresponding bit position to disable an interrupt. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__NVIC__Register__Definitions_gad3652891fd1762d24da3ddcbd9e3165f}\label{group__NVIC__Register__Definitions_gad3652891fd1762d24da3ddcbd9e3165f}} 
\#define \mbox{\hyperlink{group__NVIC__Register__Definitions_gad3652891fd1762d24da3ddcbd9e3165f}{NVIC\+\_\+\+ICER2}}~($\ast$(volatile uint32\+\_\+t $\ast$)(\mbox{\hyperlink{group__CORTEX__M4__BASE__ADDRESSES_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}} + 0x88))
\begin{DoxyCompactList}\small\item\em Interrupt Clear Enable Register 2 (ICER2) Used to disable interrupts 64 to 95. Write a 1 to the corresponding bit position to disable an interrupt. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Macros for accessing NVIC registers. 

