;redcode
;assert 1
	SPL 0, #202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	SUB -7, <-120
	SLT 117, <20
	SUB 301, @20
	JMN <27, #-1
	SUB @121, 103
	DJN -1, @-20
	SLT 117, <20
	CMP @121, 103
	SPL @270, @1
	SLT 20, @19
	SLT 20, @19
	SUB @121, 103
	ADD 110, 0
	JMN <27, #-1
	SUB @27, @-1
	SLT 20, @19
	SPL @270, @-1
	JMN @-10, #0
	CMP @121, 103
	MOV @127, 800
	MOV @127, 800
	SLT 20, @19
	SUB @121, 103
	SLT 117, <20
	SUB 20, @19
	SPL @270, @1
	SUB 10, @118
	SUB #121, 103
	JMP 410
	SUB 200, @206
	MOV 410, 0
	ADD 110, 100
	JMN @-10, #0
	SPL @270, @1
	JMN @270, @1
	JMN @270, @1
	CMP #2, -1
	ADD 30, -2
	JMN @270, @1
	CMP -207, <-120
	SPL 0, #102
	MOV 410, 0
	MOV -7, <-20
	SUB -30, @-2
