{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/1403.pdf"}, "page_content": "forms\n\n[0070] FIG. 7B is a graph showing simulated harmonic currents at the drain terminal of the transistor under different fundamental voltages at the drain terminal of the transistor, and three corresponding current waveforms at selected fun- damental voltage IV, fol:\n\n[0071] FIG. 8Aisa graph showing simulated drain current waveforms (obtained by varying the second harmonic volt- age |V, 2fol) and corresponding gate and drain voltage waveforms obtained from the transistor;\n\n[0072] FIG. 8B is a graph showing simulated harmonic currents at the drain terminal of the transistor under different second harmonic drain voltages |V,_2f,| at the drain termi- of the transistor;\n\nnal\n\n[0073] FIG. 9Ais a graph showing simulated drain current waveforms (obtained by varying the third harmonic voltage IV, 3f,|) and corresponding gate and drain voltage wave- forms obtained from the transistor;\n\n[0074] FIG. 9B is a graph showing simulated harmonic currents at the drain terminal of the transistor under different third harmonic drain voltages IVYz_3fol at the drain terminal the transistor;\n\nof\n\n[0075] FIG. 10 is a schematic circuit diagram illustrating example simulation setup for determining fundamental operation condition and harmonic load impedance (funda- mental frequency set to 225 GHz);\n\nan\n\n[0076] FIG. 11A is a graph showing simulated net funda- mental output power Po_fo for different fundamental voltage phase differences p;\n\ngain\n\n[0077] FIG. 11B is a graph showing simulated generated second and third harmonic currents and net fundamental output power from the transistor for different fundamental voltages |V, fol at the drain terminal of the transistor;\n\n[0078] FIG. 12 is a graph showing third harmonic output Po_3f, from the transistor under different third har- drain-source impedance Z,, 3f, at 3fo;\n\npower monic\n\nan\n\n[0079] FIG. 13 is a schematic circuit diagram illustrating equivalent AC lumped circuit at 3fo of a one-quarter circuit in the 1x2 unit cell in FIG. 4B;", "type": "Document"}}