
firmware_buck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004790  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08004970  08004970  00005970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049c8  080049c8  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080049c8  080049c8  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080049c8  080049c8  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049c8  080049c8  000059c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080049cc  080049cc  000059cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080049d0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000338c  20000060  08004a30  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200033ec  08004a30  000063ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011fbe  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f0a  00000000  00000000  0001804e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c0  00000000  00000000  0001af58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e60  00000000  00000000  0001c218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002d9b  00000000  00000000  0001d078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000128b8  00000000  00000000  0001fe13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7fc5  00000000  00000000  000326cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa690  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050b4  00000000  00000000  000fa6d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000ff788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004958 	.word	0x08004958

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	08004958 	.word	0x08004958

08000220 <HAL_GPIO_EXTI_Callback>:
static void MX_GPIO_Init(void);
void PIDTask(void const * argument);

/* USER CODE BEGIN PFP */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b087      	sub	sp, #28
 8000224:	af02      	add	r7, sp, #8
 8000226:	4603      	mov	r3, r0
 8000228:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 800022a:	88fb      	ldrh	r3, [r7, #6]
 800022c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000230:	d11c      	bne.n	800026c <HAL_GPIO_EXTI_Callback+0x4c>
	{
		BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 8000232:	2300      	movs	r3, #0
 8000234:	60fb      	str	r3, [r7, #12]
		HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);  // Desabilita interrupções
 8000236:	2028      	movs	r0, #40	@ 0x28
 8000238:	f000 fb8e 	bl	8000958 <HAL_NVIC_DisableIRQ>
		xTimerStartFromISR(btn_c13_debounce, &pxHigherPriorityTaskWoken);
 800023c:	4b0d      	ldr	r3, [pc, #52]	@ (8000274 <HAL_GPIO_EXTI_Callback+0x54>)
 800023e:	681c      	ldr	r4, [r3, #0]
 8000240:	f002 feaa 	bl	8002f98 <xTaskGetTickCountFromISR>
 8000244:	4602      	mov	r2, r0
 8000246:	f107 030c 	add.w	r3, r7, #12
 800024a:	2100      	movs	r1, #0
 800024c:	9100      	str	r1, [sp, #0]
 800024e:	2106      	movs	r1, #6
 8000250:	4620      	mov	r0, r4
 8000252:	f003 fb67 	bl	8003924 <xTimerGenericCommand>
		portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	2b00      	cmp	r3, #0
 800025a:	d007      	beq.n	800026c <HAL_GPIO_EXTI_Callback+0x4c>
 800025c:	4b06      	ldr	r3, [pc, #24]	@ (8000278 <HAL_GPIO_EXTI_Callback+0x58>)
 800025e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000262:	601a      	str	r2, [r3, #0]
 8000264:	f3bf 8f4f 	dsb	sy
 8000268:	f3bf 8f6f 	isb	sy
	}
}
 800026c:	bf00      	nop
 800026e:	3714      	adds	r7, #20
 8000270:	46bd      	mov	sp, r7
 8000272:	bd90      	pop	{r4, r7, pc}
 8000274:	20000080 	.word	0x20000080
 8000278:	e000ed04 	.word	0xe000ed04

0800027c <btn_c13_callback>:

void btn_c13_callback(TimerHandle_t xTimer)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b082      	sub	sp, #8
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
	waveform_next_wave(&waveform_selector);
 8000284:	4804      	ldr	r0, [pc, #16]	@ (8000298 <btn_c13_callback+0x1c>)
 8000286:	f000 f9e9 	bl	800065c <waveform_next_wave>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);  // Reabilita interrupções
 800028a:	2028      	movs	r0, #40	@ 0x28
 800028c:	f000 fb56 	bl	800093c <HAL_NVIC_EnableIRQ>
}
 8000290:	bf00      	nop
 8000292:	3708      	adds	r7, #8
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}
 8000298:	20000084 	.word	0x20000084

0800029c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800029c:	b5b0      	push	{r4, r5, r7, lr}
 800029e:	b088      	sub	sp, #32
 80002a0:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  waveform_init(&waveform_selector, MAX_VOLTAGE);
 80002a2:	2118      	movs	r1, #24
 80002a4:	4813      	ldr	r0, [pc, #76]	@ (80002f4 <main+0x58>)
 80002a6:	f000 f9c1 	bl	800062c <waveform_init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002aa:	f000 fa1a 	bl	80006e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ae:	f000 f82d 	bl	800030c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002b2:	f000 f877 	bl	80003a4 <MX_GPIO_Init>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  btn_c13_debounce = xTimerCreate("BTN13 debounce", 50, pdFALSE, NULL, btn_c13_callback);
 80002b6:	4b10      	ldr	r3, [pc, #64]	@ (80002f8 <main+0x5c>)
 80002b8:	9300      	str	r3, [sp, #0]
 80002ba:	2300      	movs	r3, #0
 80002bc:	2200      	movs	r2, #0
 80002be:	2132      	movs	r1, #50	@ 0x32
 80002c0:	480e      	ldr	r0, [pc, #56]	@ (80002fc <main+0x60>)
 80002c2:	f003 fad1 	bl	8003868 <xTimerCreate>
 80002c6:	4603      	mov	r3, r0
 80002c8:	4a0d      	ldr	r2, [pc, #52]	@ (8000300 <main+0x64>)
 80002ca:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of PID */
  osThreadDef(PID, PIDTask, osPriorityNormal, 0, 128);
 80002cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000304 <main+0x68>)
 80002ce:	1d3c      	adds	r4, r7, #4
 80002d0:	461d      	mov	r5, r3
 80002d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002d6:	682b      	ldr	r3, [r5, #0]
 80002d8:	6023      	str	r3, [r4, #0]
  PIDHandle = osThreadCreate(osThread(PID), NULL);
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f001 fe25 	bl	8001f2e <osThreadCreate>
 80002e4:	4603      	mov	r3, r0
 80002e6:	4a08      	ldr	r2, [pc, #32]	@ (8000308 <main+0x6c>)
 80002e8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002ea:	f001 fe19 	bl	8001f20 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002ee:	bf00      	nop
 80002f0:	e7fd      	b.n	80002ee <main+0x52>
 80002f2:	bf00      	nop
 80002f4:	20000084 	.word	0x20000084
 80002f8:	0800027d 	.word	0x0800027d
 80002fc:	08004970 	.word	0x08004970
 8000300:	20000080 	.word	0x20000080
 8000304:	08004984 	.word	0x08004984
 8000308:	2000007c 	.word	0x2000007c

0800030c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b094      	sub	sp, #80	@ 0x50
 8000310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000312:	f107 0318 	add.w	r3, r7, #24
 8000316:	2238      	movs	r2, #56	@ 0x38
 8000318:	2100      	movs	r1, #0
 800031a:	4618      	mov	r0, r3
 800031c:	f004 fa2c 	bl	8004778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000320:	1d3b      	adds	r3, r7, #4
 8000322:	2200      	movs	r2, #0
 8000324:	601a      	str	r2, [r3, #0]
 8000326:	605a      	str	r2, [r3, #4]
 8000328:	609a      	str	r2, [r3, #8]
 800032a:	60da      	str	r2, [r3, #12]
 800032c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800032e:	2000      	movs	r0, #0
 8000330:	f000 fcba 	bl	8000ca8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000334:	2302      	movs	r3, #2
 8000336:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000338:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800033c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800033e:	2340      	movs	r3, #64	@ 0x40
 8000340:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000342:	2302      	movs	r3, #2
 8000344:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000346:	2302      	movs	r3, #2
 8000348:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800034a:	2304      	movs	r3, #4
 800034c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800034e:	2355      	movs	r3, #85	@ 0x55
 8000350:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000352:	2302      	movs	r3, #2
 8000354:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000356:	2302      	movs	r3, #2
 8000358:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800035a:	2302      	movs	r3, #2
 800035c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800035e:	f107 0318 	add.w	r3, r7, #24
 8000362:	4618      	mov	r0, r3
 8000364:	f000 fd54 	bl	8000e10 <HAL_RCC_OscConfig>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800036e:	f000 f881 	bl	8000474 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000372:	230f      	movs	r3, #15
 8000374:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000376:	2303      	movs	r3, #3
 8000378:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800037a:	2300      	movs	r3, #0
 800037c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800037e:	2300      	movs	r3, #0
 8000380:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000382:	2300      	movs	r3, #0
 8000384:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000386:	1d3b      	adds	r3, r7, #4
 8000388:	2104      	movs	r1, #4
 800038a:	4618      	mov	r0, r3
 800038c:	f001 f852 	bl	8001434 <HAL_RCC_ClockConfig>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000396:	f000 f86d 	bl	8000474 <Error_Handler>
  }
}
 800039a:	bf00      	nop
 800039c:	3750      	adds	r7, #80	@ 0x50
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
	...

080003a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b088      	sub	sp, #32
 80003a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003aa:	f107 030c 	add.w	r3, r7, #12
 80003ae:	2200      	movs	r2, #0
 80003b0:	601a      	str	r2, [r3, #0]
 80003b2:	605a      	str	r2, [r3, #4]
 80003b4:	609a      	str	r2, [r3, #8]
 80003b6:	60da      	str	r2, [r3, #12]
 80003b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000438 <MX_GPIO_Init+0x94>)
 80003bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003be:	4a1e      	ldr	r2, [pc, #120]	@ (8000438 <MX_GPIO_Init+0x94>)
 80003c0:	f043 0304 	orr.w	r3, r3, #4
 80003c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000438 <MX_GPIO_Init+0x94>)
 80003c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003ca:	f003 0304 	and.w	r3, r3, #4
 80003ce:	60bb      	str	r3, [r7, #8]
 80003d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003d2:	4b19      	ldr	r3, [pc, #100]	@ (8000438 <MX_GPIO_Init+0x94>)
 80003d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003d6:	4a18      	ldr	r2, [pc, #96]	@ (8000438 <MX_GPIO_Init+0x94>)
 80003d8:	f043 0320 	orr.w	r3, r3, #32
 80003dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003de:	4b16      	ldr	r3, [pc, #88]	@ (8000438 <MX_GPIO_Init+0x94>)
 80003e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003e2:	f003 0320 	and.w	r3, r3, #32
 80003e6:	607b      	str	r3, [r7, #4]
 80003e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ea:	4b13      	ldr	r3, [pc, #76]	@ (8000438 <MX_GPIO_Init+0x94>)
 80003ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003ee:	4a12      	ldr	r2, [pc, #72]	@ (8000438 <MX_GPIO_Init+0x94>)
 80003f0:	f043 0301 	orr.w	r3, r3, #1
 80003f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003f6:	4b10      	ldr	r3, [pc, #64]	@ (8000438 <MX_GPIO_Init+0x94>)
 80003f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003fa:	f003 0301 	and.w	r3, r3, #1
 80003fe:	603b      	str	r3, [r7, #0]
 8000400:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000402:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000406:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000408:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800040c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000412:	f107 030c 	add.w	r3, r7, #12
 8000416:	4619      	mov	r1, r3
 8000418:	4808      	ldr	r0, [pc, #32]	@ (800043c <MX_GPIO_Init+0x98>)
 800041a:	f000 faab 	bl	8000974 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800041e:	2200      	movs	r2, #0
 8000420:	2105      	movs	r1, #5
 8000422:	2028      	movs	r0, #40	@ 0x28
 8000424:	f000 fa70 	bl	8000908 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000428:	2028      	movs	r0, #40	@ 0x28
 800042a:	f000 fa87 	bl	800093c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800042e:	bf00      	nop
 8000430:	3720      	adds	r7, #32
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	40021000 	.word	0x40021000
 800043c:	48000800 	.word	0x48000800

08000440 <PIDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PIDTask */
void PIDTask(void const * argument)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000448:	2001      	movs	r0, #1
 800044a:	f001 fd97 	bl	8001f7c <osDelay>
 800044e:	e7fb      	b.n	8000448 <PIDTask+0x8>

08000450 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a04      	ldr	r2, [pc, #16]	@ (8000470 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d101      	bne.n	8000466 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000462:	f000 f957 	bl	8000714 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000466:	bf00      	nop
 8000468:	3708      	adds	r7, #8
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	40014800 	.word	0x40014800

08000474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000478:	b672      	cpsid	i
}
 800047a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800047c:	bf00      	nop
 800047e:	e7fd      	b.n	800047c <Error_Handler+0x8>

08000480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000486:	4b12      	ldr	r3, [pc, #72]	@ (80004d0 <HAL_MspInit+0x50>)
 8000488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800048a:	4a11      	ldr	r2, [pc, #68]	@ (80004d0 <HAL_MspInit+0x50>)
 800048c:	f043 0301 	orr.w	r3, r3, #1
 8000490:	6613      	str	r3, [r2, #96]	@ 0x60
 8000492:	4b0f      	ldr	r3, [pc, #60]	@ (80004d0 <HAL_MspInit+0x50>)
 8000494:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000496:	f003 0301 	and.w	r3, r3, #1
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800049e:	4b0c      	ldr	r3, [pc, #48]	@ (80004d0 <HAL_MspInit+0x50>)
 80004a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004a2:	4a0b      	ldr	r2, [pc, #44]	@ (80004d0 <HAL_MspInit+0x50>)
 80004a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80004aa:	4b09      	ldr	r3, [pc, #36]	@ (80004d0 <HAL_MspInit+0x50>)
 80004ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004b2:	603b      	str	r3, [r7, #0]
 80004b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80004b6:	2200      	movs	r2, #0
 80004b8:	210f      	movs	r1, #15
 80004ba:	f06f 0001 	mvn.w	r0, #1
 80004be:	f000 fa23 	bl	8000908 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80004c2:	f000 fc95 	bl	8000df0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004c6:	bf00      	nop
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	40021000 	.word	0x40021000

080004d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b08c      	sub	sp, #48	@ 0x30
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80004e0:	2300      	movs	r3, #0
 80004e2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80004e4:	4b2c      	ldr	r3, [pc, #176]	@ (8000598 <HAL_InitTick+0xc4>)
 80004e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004e8:	4a2b      	ldr	r2, [pc, #172]	@ (8000598 <HAL_InitTick+0xc4>)
 80004ea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80004ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80004f0:	4b29      	ldr	r3, [pc, #164]	@ (8000598 <HAL_InitTick+0xc4>)
 80004f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80004f8:	60bb      	str	r3, [r7, #8]
 80004fa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004fc:	f107 020c 	add.w	r2, r7, #12
 8000500:	f107 0310 	add.w	r3, r7, #16
 8000504:	4611      	mov	r1, r2
 8000506:	4618      	mov	r0, r3
 8000508:	f001 f954 	bl	80017b4 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800050c:	f001 f93c 	bl	8001788 <HAL_RCC_GetPCLK2Freq>
 8000510:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000514:	4a21      	ldr	r2, [pc, #132]	@ (800059c <HAL_InitTick+0xc8>)
 8000516:	fba2 2303 	umull	r2, r3, r2, r3
 800051a:	0c9b      	lsrs	r3, r3, #18
 800051c:	3b01      	subs	r3, #1
 800051e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000520:	4b1f      	ldr	r3, [pc, #124]	@ (80005a0 <HAL_InitTick+0xcc>)
 8000522:	4a20      	ldr	r2, [pc, #128]	@ (80005a4 <HAL_InitTick+0xd0>)
 8000524:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000526:	4b1e      	ldr	r3, [pc, #120]	@ (80005a0 <HAL_InitTick+0xcc>)
 8000528:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800052c:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800052e:	4a1c      	ldr	r2, [pc, #112]	@ (80005a0 <HAL_InitTick+0xcc>)
 8000530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000532:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8000534:	4b1a      	ldr	r3, [pc, #104]	@ (80005a0 <HAL_InitTick+0xcc>)
 8000536:	2200      	movs	r2, #0
 8000538:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800053a:	4b19      	ldr	r3, [pc, #100]	@ (80005a0 <HAL_InitTick+0xcc>)
 800053c:	2200      	movs	r2, #0
 800053e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8000540:	4817      	ldr	r0, [pc, #92]	@ (80005a0 <HAL_InitTick+0xcc>)
 8000542:	f001 f9af 	bl	80018a4 <HAL_TIM_Base_Init>
 8000546:	4603      	mov	r3, r0
 8000548:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800054c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000550:	2b00      	cmp	r3, #0
 8000552:	d11b      	bne.n	800058c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8000554:	4812      	ldr	r0, [pc, #72]	@ (80005a0 <HAL_InitTick+0xcc>)
 8000556:	f001 fa07 	bl	8001968 <HAL_TIM_Base_Start_IT>
 800055a:	4603      	mov	r3, r0
 800055c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000560:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000564:	2b00      	cmp	r3, #0
 8000566:	d111      	bne.n	800058c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000568:	201a      	movs	r0, #26
 800056a:	f000 f9e7 	bl	800093c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	2b0f      	cmp	r3, #15
 8000572:	d808      	bhi.n	8000586 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8000574:	2200      	movs	r2, #0
 8000576:	6879      	ldr	r1, [r7, #4]
 8000578:	201a      	movs	r0, #26
 800057a:	f000 f9c5 	bl	8000908 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800057e:	4a0a      	ldr	r2, [pc, #40]	@ (80005a8 <HAL_InitTick+0xd4>)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	e002      	b.n	800058c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000586:	2301      	movs	r3, #1
 8000588:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800058c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000590:	4618      	mov	r0, r3
 8000592:	3730      	adds	r7, #48	@ 0x30
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40021000 	.word	0x40021000
 800059c:	431bde83 	.word	0x431bde83
 80005a0:	2000008c 	.word	0x2000008c
 80005a4:	40014800 	.word	0x40014800
 80005a8:	20000004 	.word	0x20000004

080005ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005b0:	bf00      	nop
 80005b2:	e7fd      	b.n	80005b0 <NMI_Handler+0x4>

080005b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005b8:	bf00      	nop
 80005ba:	e7fd      	b.n	80005b8 <HardFault_Handler+0x4>

080005bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005c0:	bf00      	nop
 80005c2:	e7fd      	b.n	80005c0 <MemManage_Handler+0x4>

080005c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005c8:	bf00      	nop
 80005ca:	e7fd      	b.n	80005c8 <BusFault_Handler+0x4>

080005cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005d0:	bf00      	nop
 80005d2:	e7fd      	b.n	80005d0 <UsageFault_Handler+0x4>

080005d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
	...

080005e4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80005e8:	4802      	ldr	r0, [pc, #8]	@ (80005f4 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80005ea:	f001 fa27 	bl	8001a3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	2000008c 	.word	0x2000008c

080005f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80005fc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000600:	f000 fb3a 	bl	8000c78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}

08000608 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800060c:	4b06      	ldr	r3, [pc, #24]	@ (8000628 <SystemInit+0x20>)
 800060e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000612:	4a05      	ldr	r2, [pc, #20]	@ (8000628 <SystemInit+0x20>)
 8000614:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000618:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800061c:	bf00      	nop
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <waveform_init>:
    rectified_sine_wave,
    triangle_wave
};

void waveform_init(WaveformCtrl *ctrl, uint8_t max_amplitude)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	70fb      	strb	r3, [r7, #3]
	ctrl->type = WAVE_SQUARE;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2200      	movs	r2, #0
 800063c:	701a      	strb	r2, [r3, #0]
	ctrl->index = 0;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2200      	movs	r2, #0
 8000642:	805a      	strh	r2, [r3, #2]
	ctrl->amplitude = 1;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2201      	movs	r2, #1
 8000648:	711a      	strb	r2, [r3, #4]
	ctrl->max_amplitude = max_amplitude;
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	78fa      	ldrb	r2, [r7, #3]
 800064e:	715a      	strb	r2, [r3, #5]
}
 8000650:	bf00      	nop
 8000652:	370c      	adds	r7, #12
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <waveform_next_wave>:
	}
	// habilitar interrupção do botão aqui
}

void waveform_next_wave(WaveformCtrl *ctrl)
{
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
    ctrl->type++;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	3301      	adds	r3, #1
 800066a:	b2da      	uxtb	r2, r3
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	701a      	strb	r2, [r3, #0]

    if (ctrl->type >= WAVE_MAX) {
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b03      	cmp	r3, #3
 8000676:	d902      	bls.n	800067e <waveform_next_wave+0x22>
        ctrl->type = WAVE_SQUARE;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	2200      	movs	r2, #0
 800067c:	701a      	strb	r2, [r3, #0]
    }

    ctrl->index = 0;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2200      	movs	r2, #0
 8000682:	805a      	strh	r2, [r3, #2]
}
 8000684:	bf00      	nop
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr

08000690 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000690:	480d      	ldr	r0, [pc, #52]	@ (80006c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000692:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000694:	f7ff ffb8 	bl	8000608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000698:	480c      	ldr	r0, [pc, #48]	@ (80006cc <LoopForever+0x6>)
  ldr r1, =_edata
 800069a:	490d      	ldr	r1, [pc, #52]	@ (80006d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800069c:	4a0d      	ldr	r2, [pc, #52]	@ (80006d4 <LoopForever+0xe>)
  movs r3, #0
 800069e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80006a0:	e002      	b.n	80006a8 <LoopCopyDataInit>

080006a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006a6:	3304      	adds	r3, #4

080006a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006ac:	d3f9      	bcc.n	80006a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ae:	4a0a      	ldr	r2, [pc, #40]	@ (80006d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006b0:	4c0a      	ldr	r4, [pc, #40]	@ (80006dc <LoopForever+0x16>)
  movs r3, #0
 80006b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b4:	e001      	b.n	80006ba <LoopFillZerobss>

080006b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b8:	3204      	adds	r2, #4

080006ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006bc:	d3fb      	bcc.n	80006b6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80006be:	f004 f8c1 	bl	8004844 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006c2:	f7ff fdeb 	bl	800029c <main>

080006c6 <LoopForever>:

LoopForever:
    b LoopForever
 80006c6:	e7fe      	b.n	80006c6 <LoopForever>
  ldr   r0, =_estack
 80006c8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80006cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80006d4:	080049d0 	.word	0x080049d0
  ldr r2, =_sbss
 80006d8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80006dc:	200033ec 	.word	0x200033ec

080006e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006e0:	e7fe      	b.n	80006e0 <ADC1_2_IRQHandler>

080006e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e2:	b580      	push	{r7, lr}
 80006e4:	b082      	sub	sp, #8
 80006e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006e8:	2300      	movs	r3, #0
 80006ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006ec:	2003      	movs	r0, #3
 80006ee:	f000 f900 	bl	80008f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006f2:	200f      	movs	r0, #15
 80006f4:	f7ff feee 	bl	80004d4 <HAL_InitTick>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d002      	beq.n	8000704 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80006fe:	2301      	movs	r3, #1
 8000700:	71fb      	strb	r3, [r7, #7]
 8000702:	e001      	b.n	8000708 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000704:	f7ff febc 	bl	8000480 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000708:	79fb      	ldrb	r3, [r7, #7]

}
 800070a:	4618      	mov	r0, r3
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000718:	4b05      	ldr	r3, [pc, #20]	@ (8000730 <HAL_IncTick+0x1c>)
 800071a:	681a      	ldr	r2, [r3, #0]
 800071c:	4b05      	ldr	r3, [pc, #20]	@ (8000734 <HAL_IncTick+0x20>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4413      	add	r3, r2
 8000722:	4a03      	ldr	r2, [pc, #12]	@ (8000730 <HAL_IncTick+0x1c>)
 8000724:	6013      	str	r3, [r2, #0]
}
 8000726:	bf00      	nop
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr
 8000730:	200000d8 	.word	0x200000d8
 8000734:	20000008 	.word	0x20000008

08000738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  return uwTick;
 800073c:	4b03      	ldr	r3, [pc, #12]	@ (800074c <HAL_GetTick+0x14>)
 800073e:	681b      	ldr	r3, [r3, #0]
}
 8000740:	4618      	mov	r0, r3
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	200000d8 	.word	0x200000d8

08000750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000750:	b480      	push	{r7}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	f003 0307 	and.w	r3, r3, #7
 800075e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000760:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <__NVIC_SetPriorityGrouping+0x44>)
 8000762:	68db      	ldr	r3, [r3, #12]
 8000764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000766:	68ba      	ldr	r2, [r7, #8]
 8000768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800076c:	4013      	ands	r3, r2
 800076e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800077c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000782:	4a04      	ldr	r2, [pc, #16]	@ (8000794 <__NVIC_SetPriorityGrouping+0x44>)
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	60d3      	str	r3, [r2, #12]
}
 8000788:	bf00      	nop
 800078a:	3714      	adds	r7, #20
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	e000ed00 	.word	0xe000ed00

08000798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800079c:	4b04      	ldr	r3, [pc, #16]	@ (80007b0 <__NVIC_GetPriorityGrouping+0x18>)
 800079e:	68db      	ldr	r3, [r3, #12]
 80007a0:	0a1b      	lsrs	r3, r3, #8
 80007a2:	f003 0307 	and.w	r3, r3, #7
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	e000ed00 	.word	0xe000ed00

080007b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	db0b      	blt.n	80007de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	f003 021f 	and.w	r2, r3, #31
 80007cc:	4907      	ldr	r1, [pc, #28]	@ (80007ec <__NVIC_EnableIRQ+0x38>)
 80007ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d2:	095b      	lsrs	r3, r3, #5
 80007d4:	2001      	movs	r0, #1
 80007d6:	fa00 f202 	lsl.w	r2, r0, r2
 80007da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80007de:	bf00      	nop
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	e000e100 	.word	0xe000e100

080007f0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	db12      	blt.n	8000828 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	f003 021f 	and.w	r2, r3, #31
 8000808:	490a      	ldr	r1, [pc, #40]	@ (8000834 <__NVIC_DisableIRQ+0x44>)
 800080a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080e:	095b      	lsrs	r3, r3, #5
 8000810:	2001      	movs	r0, #1
 8000812:	fa00 f202 	lsl.w	r2, r0, r2
 8000816:	3320      	adds	r3, #32
 8000818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800081c:	f3bf 8f4f 	dsb	sy
}
 8000820:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000822:	f3bf 8f6f 	isb	sy
}
 8000826:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000828:	bf00      	nop
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	e000e100 	.word	0xe000e100

08000838 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	6039      	str	r1, [r7, #0]
 8000842:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000848:	2b00      	cmp	r3, #0
 800084a:	db0a      	blt.n	8000862 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	b2da      	uxtb	r2, r3
 8000850:	490c      	ldr	r1, [pc, #48]	@ (8000884 <__NVIC_SetPriority+0x4c>)
 8000852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000856:	0112      	lsls	r2, r2, #4
 8000858:	b2d2      	uxtb	r2, r2
 800085a:	440b      	add	r3, r1
 800085c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000860:	e00a      	b.n	8000878 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	b2da      	uxtb	r2, r3
 8000866:	4908      	ldr	r1, [pc, #32]	@ (8000888 <__NVIC_SetPriority+0x50>)
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	f003 030f 	and.w	r3, r3, #15
 800086e:	3b04      	subs	r3, #4
 8000870:	0112      	lsls	r2, r2, #4
 8000872:	b2d2      	uxtb	r2, r2
 8000874:	440b      	add	r3, r1
 8000876:	761a      	strb	r2, [r3, #24]
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	e000e100 	.word	0xe000e100
 8000888:	e000ed00 	.word	0xe000ed00

0800088c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800088c:	b480      	push	{r7}
 800088e:	b089      	sub	sp, #36	@ 0x24
 8000890:	af00      	add	r7, sp, #0
 8000892:	60f8      	str	r0, [r7, #12]
 8000894:	60b9      	str	r1, [r7, #8]
 8000896:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	f003 0307 	and.w	r3, r3, #7
 800089e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008a0:	69fb      	ldr	r3, [r7, #28]
 80008a2:	f1c3 0307 	rsb	r3, r3, #7
 80008a6:	2b04      	cmp	r3, #4
 80008a8:	bf28      	it	cs
 80008aa:	2304      	movcs	r3, #4
 80008ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	3304      	adds	r3, #4
 80008b2:	2b06      	cmp	r3, #6
 80008b4:	d902      	bls.n	80008bc <NVIC_EncodePriority+0x30>
 80008b6:	69fb      	ldr	r3, [r7, #28]
 80008b8:	3b03      	subs	r3, #3
 80008ba:	e000      	b.n	80008be <NVIC_EncodePriority+0x32>
 80008bc:	2300      	movs	r3, #0
 80008be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80008c4:	69bb      	ldr	r3, [r7, #24]
 80008c6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ca:	43da      	mvns	r2, r3
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	401a      	ands	r2, r3
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008d4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	fa01 f303 	lsl.w	r3, r1, r3
 80008de:	43d9      	mvns	r1, r3
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e4:	4313      	orrs	r3, r2
         );
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3724      	adds	r7, #36	@ 0x24
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr

080008f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f2:	b580      	push	{r7, lr}
 80008f4:	b082      	sub	sp, #8
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008fa:	6878      	ldr	r0, [r7, #4]
 80008fc:	f7ff ff28 	bl	8000750 <__NVIC_SetPriorityGrouping>
}
 8000900:	bf00      	nop
 8000902:	3708      	adds	r7, #8
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}

08000908 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	60b9      	str	r1, [r7, #8]
 8000912:	607a      	str	r2, [r7, #4]
 8000914:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000916:	f7ff ff3f 	bl	8000798 <__NVIC_GetPriorityGrouping>
 800091a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800091c:	687a      	ldr	r2, [r7, #4]
 800091e:	68b9      	ldr	r1, [r7, #8]
 8000920:	6978      	ldr	r0, [r7, #20]
 8000922:	f7ff ffb3 	bl	800088c <NVIC_EncodePriority>
 8000926:	4602      	mov	r2, r0
 8000928:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800092c:	4611      	mov	r1, r2
 800092e:	4618      	mov	r0, r3
 8000930:	f7ff ff82 	bl	8000838 <__NVIC_SetPriority>
}
 8000934:	bf00      	nop
 8000936:	3718      	adds	r7, #24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094a:	4618      	mov	r0, r3
 800094c:	f7ff ff32 	bl	80007b4 <__NVIC_EnableIRQ>
}
 8000950:	bf00      	nop
 8000952:	3708      	adds	r7, #8
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff ff42 	bl	80007f0 <__NVIC_DisableIRQ>
}
 800096c:	bf00      	nop
 800096e:	3708      	adds	r7, #8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}

08000974 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000974:	b480      	push	{r7}
 8000976:	b087      	sub	sp, #28
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800097e:	2300      	movs	r3, #0
 8000980:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000982:	e15a      	b.n	8000c3a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	2101      	movs	r1, #1
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	fa01 f303 	lsl.w	r3, r1, r3
 8000990:	4013      	ands	r3, r2
 8000992:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	2b00      	cmp	r3, #0
 8000998:	f000 814c 	beq.w	8000c34 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	f003 0303 	and.w	r3, r3, #3
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d005      	beq.n	80009b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009b0:	2b02      	cmp	r3, #2
 80009b2:	d130      	bne.n	8000a16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	689b      	ldr	r3, [r3, #8]
 80009b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	2203      	movs	r2, #3
 80009c0:	fa02 f303 	lsl.w	r3, r2, r3
 80009c4:	43db      	mvns	r3, r3
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	4013      	ands	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	68da      	ldr	r2, [r3, #12]
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	4313      	orrs	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	693a      	ldr	r2, [r7, #16]
 80009e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80009ea:	2201      	movs	r2, #1
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	fa02 f303 	lsl.w	r3, r2, r3
 80009f2:	43db      	mvns	r3, r3
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	4013      	ands	r3, r2
 80009f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	091b      	lsrs	r3, r3, #4
 8000a00:	f003 0201 	and.w	r2, r3, #1
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	f003 0303 	and.w	r3, r3, #3
 8000a1e:	2b03      	cmp	r3, #3
 8000a20:	d017      	beq.n	8000a52 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	68db      	ldr	r3, [r3, #12]
 8000a26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	2203      	movs	r2, #3
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	43db      	mvns	r3, r3
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	4013      	ands	r3, r2
 8000a38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	689a      	ldr	r2, [r3, #8]
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	fa02 f303 	lsl.w	r3, r2, r3
 8000a46:	693a      	ldr	r2, [r7, #16]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f003 0303 	and.w	r3, r3, #3
 8000a5a:	2b02      	cmp	r3, #2
 8000a5c:	d123      	bne.n	8000aa6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	08da      	lsrs	r2, r3, #3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	3208      	adds	r2, #8
 8000a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	f003 0307 	and.w	r3, r3, #7
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	220f      	movs	r2, #15
 8000a76:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7a:	43db      	mvns	r3, r3
 8000a7c:	693a      	ldr	r2, [r7, #16]
 8000a7e:	4013      	ands	r3, r2
 8000a80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	691a      	ldr	r2, [r3, #16]
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	f003 0307 	and.w	r3, r3, #7
 8000a8c:	009b      	lsls	r3, r3, #2
 8000a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	08da      	lsrs	r2, r3, #3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	3208      	adds	r2, #8
 8000aa0:	6939      	ldr	r1, [r7, #16]
 8000aa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4013      	ands	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f003 0203 	and.w	r2, r3, #3
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	005b      	lsls	r3, r3, #1
 8000aca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	f000 80a6 	beq.w	8000c34 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae8:	4b5b      	ldr	r3, [pc, #364]	@ (8000c58 <HAL_GPIO_Init+0x2e4>)
 8000aea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aec:	4a5a      	ldr	r2, [pc, #360]	@ (8000c58 <HAL_GPIO_Init+0x2e4>)
 8000aee:	f043 0301 	orr.w	r3, r3, #1
 8000af2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000af4:	4b58      	ldr	r3, [pc, #352]	@ (8000c58 <HAL_GPIO_Init+0x2e4>)
 8000af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000af8:	f003 0301 	and.w	r3, r3, #1
 8000afc:	60bb      	str	r3, [r7, #8]
 8000afe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b00:	4a56      	ldr	r2, [pc, #344]	@ (8000c5c <HAL_GPIO_Init+0x2e8>)
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	089b      	lsrs	r3, r3, #2
 8000b06:	3302      	adds	r3, #2
 8000b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	f003 0303 	and.w	r3, r3, #3
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	220f      	movs	r2, #15
 8000b18:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	4013      	ands	r3, r2
 8000b22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b2a:	d01f      	beq.n	8000b6c <HAL_GPIO_Init+0x1f8>
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4a4c      	ldr	r2, [pc, #304]	@ (8000c60 <HAL_GPIO_Init+0x2ec>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d019      	beq.n	8000b68 <HAL_GPIO_Init+0x1f4>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	4a4b      	ldr	r2, [pc, #300]	@ (8000c64 <HAL_GPIO_Init+0x2f0>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d013      	beq.n	8000b64 <HAL_GPIO_Init+0x1f0>
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	4a4a      	ldr	r2, [pc, #296]	@ (8000c68 <HAL_GPIO_Init+0x2f4>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d00d      	beq.n	8000b60 <HAL_GPIO_Init+0x1ec>
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a49      	ldr	r2, [pc, #292]	@ (8000c6c <HAL_GPIO_Init+0x2f8>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d007      	beq.n	8000b5c <HAL_GPIO_Init+0x1e8>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4a48      	ldr	r2, [pc, #288]	@ (8000c70 <HAL_GPIO_Init+0x2fc>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d101      	bne.n	8000b58 <HAL_GPIO_Init+0x1e4>
 8000b54:	2305      	movs	r3, #5
 8000b56:	e00a      	b.n	8000b6e <HAL_GPIO_Init+0x1fa>
 8000b58:	2306      	movs	r3, #6
 8000b5a:	e008      	b.n	8000b6e <HAL_GPIO_Init+0x1fa>
 8000b5c:	2304      	movs	r3, #4
 8000b5e:	e006      	b.n	8000b6e <HAL_GPIO_Init+0x1fa>
 8000b60:	2303      	movs	r3, #3
 8000b62:	e004      	b.n	8000b6e <HAL_GPIO_Init+0x1fa>
 8000b64:	2302      	movs	r3, #2
 8000b66:	e002      	b.n	8000b6e <HAL_GPIO_Init+0x1fa>
 8000b68:	2301      	movs	r3, #1
 8000b6a:	e000      	b.n	8000b6e <HAL_GPIO_Init+0x1fa>
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	697a      	ldr	r2, [r7, #20]
 8000b70:	f002 0203 	and.w	r2, r2, #3
 8000b74:	0092      	lsls	r2, r2, #2
 8000b76:	4093      	lsls	r3, r2
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b7e:	4937      	ldr	r1, [pc, #220]	@ (8000c5c <HAL_GPIO_Init+0x2e8>)
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	089b      	lsrs	r3, r3, #2
 8000b84:	3302      	adds	r3, #2
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b8c:	4b39      	ldr	r3, [pc, #228]	@ (8000c74 <HAL_GPIO_Init+0x300>)
 8000b8e:	689b      	ldr	r3, [r3, #8]
 8000b90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	43db      	mvns	r3, r3
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	4013      	ands	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d003      	beq.n	8000bb0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000bb0:	4a30      	ldr	r2, [pc, #192]	@ (8000c74 <HAL_GPIO_Init+0x300>)
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000bb6:	4b2f      	ldr	r3, [pc, #188]	@ (8000c74 <HAL_GPIO_Init+0x300>)
 8000bb8:	68db      	ldr	r3, [r3, #12]
 8000bba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	43db      	mvns	r3, r3
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d003      	beq.n	8000bda <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000bda:	4a26      	ldr	r2, [pc, #152]	@ (8000c74 <HAL_GPIO_Init+0x300>)
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000be0:	4b24      	ldr	r3, [pc, #144]	@ (8000c74 <HAL_GPIO_Init+0x300>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	43db      	mvns	r3, r3
 8000bea:	693a      	ldr	r2, [r7, #16]
 8000bec:	4013      	ands	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d003      	beq.n	8000c04 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000c04:	4a1b      	ldr	r2, [pc, #108]	@ (8000c74 <HAL_GPIO_Init+0x300>)
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000c0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000c74 <HAL_GPIO_Init+0x300>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	43db      	mvns	r3, r3
 8000c14:	693a      	ldr	r2, [r7, #16]
 8000c16:	4013      	ands	r3, r2
 8000c18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d003      	beq.n	8000c2e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c2e:	4a11      	ldr	r2, [pc, #68]	@ (8000c74 <HAL_GPIO_Init+0x300>)
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	3301      	adds	r3, #1
 8000c38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	fa22 f303 	lsr.w	r3, r2, r3
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	f47f ae9d 	bne.w	8000984 <HAL_GPIO_Init+0x10>
  }
}
 8000c4a:	bf00      	nop
 8000c4c:	bf00      	nop
 8000c4e:	371c      	adds	r7, #28
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	40010000 	.word	0x40010000
 8000c60:	48000400 	.word	0x48000400
 8000c64:	48000800 	.word	0x48000800
 8000c68:	48000c00 	.word	0x48000c00
 8000c6c:	48001000 	.word	0x48001000
 8000c70:	48001400 	.word	0x48001400
 8000c74:	40010400 	.word	0x40010400

08000c78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000c82:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c84:	695a      	ldr	r2, [r3, #20]
 8000c86:	88fb      	ldrh	r3, [r7, #6]
 8000c88:	4013      	ands	r3, r2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d006      	beq.n	8000c9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000c8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ca4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c90:	88fb      	ldrh	r3, [r7, #6]
 8000c92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000c94:	88fb      	ldrh	r3, [r7, #6]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff fac2 	bl	8000220 <HAL_GPIO_EXTI_Callback>
  }
}
 8000c9c:	bf00      	nop
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40010400 	.word	0x40010400

08000ca8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b085      	sub	sp, #20
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d141      	bne.n	8000d3a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000cb6:	4b4b      	ldr	r3, [pc, #300]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cc2:	d131      	bne.n	8000d28 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000cc4:	4b47      	ldr	r3, [pc, #284]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000cca:	4a46      	ldr	r2, [pc, #280]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ccc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000cd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cd4:	4b43      	ldr	r3, [pc, #268]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000cdc:	4a41      	ldr	r2, [pc, #260]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ce2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000ce4:	4b40      	ldr	r3, [pc, #256]	@ (8000de8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2232      	movs	r2, #50	@ 0x32
 8000cea:	fb02 f303 	mul.w	r3, r2, r3
 8000cee:	4a3f      	ldr	r2, [pc, #252]	@ (8000dec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8000cf4:	0c9b      	lsrs	r3, r3, #18
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000cfa:	e002      	b.n	8000d02 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	3b01      	subs	r3, #1
 8000d00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d02:	4b38      	ldr	r3, [pc, #224]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d0e:	d102      	bne.n	8000d16 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d1f2      	bne.n	8000cfc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d16:	4b33      	ldr	r3, [pc, #204]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d18:	695b      	ldr	r3, [r3, #20]
 8000d1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d22:	d158      	bne.n	8000dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000d24:	2303      	movs	r3, #3
 8000d26:	e057      	b.n	8000dd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000d28:	4b2e      	ldr	r3, [pc, #184]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000d2e:	4a2d      	ldr	r2, [pc, #180]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000d34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000d38:	e04d      	b.n	8000dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d40:	d141      	bne.n	8000dc6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d42:	4b28      	ldr	r3, [pc, #160]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000d4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d4e:	d131      	bne.n	8000db4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000d50:	4b24      	ldr	r3, [pc, #144]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000d56:	4a23      	ldr	r2, [pc, #140]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d60:	4b20      	ldr	r3, [pc, #128]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000d68:	4a1e      	ldr	r2, [pc, #120]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000d70:	4b1d      	ldr	r3, [pc, #116]	@ (8000de8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	2232      	movs	r2, #50	@ 0x32
 8000d76:	fb02 f303 	mul.w	r3, r2, r3
 8000d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8000dec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d80:	0c9b      	lsrs	r3, r3, #18
 8000d82:	3301      	adds	r3, #1
 8000d84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d86:	e002      	b.n	8000d8e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d8e:	4b15      	ldr	r3, [pc, #84]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d90:	695b      	ldr	r3, [r3, #20]
 8000d92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d9a:	d102      	bne.n	8000da2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d1f2      	bne.n	8000d88 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000da2:	4b10      	ldr	r3, [pc, #64]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000da4:	695b      	ldr	r3, [r3, #20]
 8000da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000dae:	d112      	bne.n	8000dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000db0:	2303      	movs	r3, #3
 8000db2:	e011      	b.n	8000dd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000db4:	4b0b      	ldr	r3, [pc, #44]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000dba:	4a0a      	ldr	r2, [pc, #40]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000dc4:	e007      	b.n	8000dd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000dc6:	4b07      	ldr	r3, [pc, #28]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000dce:	4a05      	ldr	r2, [pc, #20]	@ (8000de4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dd0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dd4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8000dd6:	2300      	movs	r3, #0
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	40007000 	.word	0x40007000
 8000de8:	20000000 	.word	0x20000000
 8000dec:	431bde83 	.word	0x431bde83

08000df0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000df4:	4b05      	ldr	r3, [pc, #20]	@ (8000e0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	4a04      	ldr	r2, [pc, #16]	@ (8000e0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000dfa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dfe:	6093      	str	r3, [r2, #8]
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	40007000 	.word	0x40007000

08000e10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b088      	sub	sp, #32
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d101      	bne.n	8000e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e2fe      	b.n	8001420 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d075      	beq.n	8000f1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e2e:	4b97      	ldr	r3, [pc, #604]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	f003 030c 	and.w	r3, r3, #12
 8000e36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e38:	4b94      	ldr	r3, [pc, #592]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	f003 0303 	and.w	r3, r3, #3
 8000e40:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	2b0c      	cmp	r3, #12
 8000e46:	d102      	bne.n	8000e4e <HAL_RCC_OscConfig+0x3e>
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	d002      	beq.n	8000e54 <HAL_RCC_OscConfig+0x44>
 8000e4e:	69bb      	ldr	r3, [r7, #24]
 8000e50:	2b08      	cmp	r3, #8
 8000e52:	d10b      	bne.n	8000e6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e54:	4b8d      	ldr	r3, [pc, #564]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d05b      	beq.n	8000f18 <HAL_RCC_OscConfig+0x108>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d157      	bne.n	8000f18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	e2d9      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e74:	d106      	bne.n	8000e84 <HAL_RCC_OscConfig+0x74>
 8000e76:	4b85      	ldr	r3, [pc, #532]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a84      	ldr	r2, [pc, #528]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e80:	6013      	str	r3, [r2, #0]
 8000e82:	e01d      	b.n	8000ec0 <HAL_RCC_OscConfig+0xb0>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e8c:	d10c      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x98>
 8000e8e:	4b7f      	ldr	r3, [pc, #508]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a7e      	ldr	r2, [pc, #504]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000e94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e98:	6013      	str	r3, [r2, #0]
 8000e9a:	4b7c      	ldr	r3, [pc, #496]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a7b      	ldr	r2, [pc, #492]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ea4:	6013      	str	r3, [r2, #0]
 8000ea6:	e00b      	b.n	8000ec0 <HAL_RCC_OscConfig+0xb0>
 8000ea8:	4b78      	ldr	r3, [pc, #480]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a77      	ldr	r2, [pc, #476]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000eb2:	6013      	str	r3, [r2, #0]
 8000eb4:	4b75      	ldr	r3, [pc, #468]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a74      	ldr	r2, [pc, #464]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000eba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ebe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d013      	beq.n	8000ef0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ec8:	f7ff fc36 	bl	8000738 <HAL_GetTick>
 8000ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ece:	e008      	b.n	8000ee2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ed0:	f7ff fc32 	bl	8000738 <HAL_GetTick>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	2b64      	cmp	r3, #100	@ 0x64
 8000edc:	d901      	bls.n	8000ee2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	e29e      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ee2:	4b6a      	ldr	r3, [pc, #424]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d0f0      	beq.n	8000ed0 <HAL_RCC_OscConfig+0xc0>
 8000eee:	e014      	b.n	8000f1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ef0:	f7ff fc22 	bl	8000738 <HAL_GetTick>
 8000ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ef6:	e008      	b.n	8000f0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ef8:	f7ff fc1e 	bl	8000738 <HAL_GetTick>
 8000efc:	4602      	mov	r2, r0
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	2b64      	cmp	r3, #100	@ 0x64
 8000f04:	d901      	bls.n	8000f0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	e28a      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f0a:	4b60      	ldr	r3, [pc, #384]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d1f0      	bne.n	8000ef8 <HAL_RCC_OscConfig+0xe8>
 8000f16:	e000      	b.n	8000f1a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f003 0302 	and.w	r3, r3, #2
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d075      	beq.n	8001012 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f26:	4b59      	ldr	r3, [pc, #356]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	f003 030c 	and.w	r3, r3, #12
 8000f2e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f30:	4b56      	ldr	r3, [pc, #344]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	f003 0303 	and.w	r3, r3, #3
 8000f38:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8000f3a:	69bb      	ldr	r3, [r7, #24]
 8000f3c:	2b0c      	cmp	r3, #12
 8000f3e:	d102      	bne.n	8000f46 <HAL_RCC_OscConfig+0x136>
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d002      	beq.n	8000f4c <HAL_RCC_OscConfig+0x13c>
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	2b04      	cmp	r3, #4
 8000f4a:	d11f      	bne.n	8000f8c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f4c:	4b4f      	ldr	r3, [pc, #316]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d005      	beq.n	8000f64 <HAL_RCC_OscConfig+0x154>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d101      	bne.n	8000f64 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000f60:	2301      	movs	r3, #1
 8000f62:	e25d      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f64:	4b49      	ldr	r3, [pc, #292]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	691b      	ldr	r3, [r3, #16]
 8000f70:	061b      	lsls	r3, r3, #24
 8000f72:	4946      	ldr	r1, [pc, #280]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000f74:	4313      	orrs	r3, r2
 8000f76:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000f78:	4b45      	ldr	r3, [pc, #276]	@ (8001090 <HAL_RCC_OscConfig+0x280>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff faa9 	bl	80004d4 <HAL_InitTick>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d043      	beq.n	8001010 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e249      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d023      	beq.n	8000fdc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f94:	4b3d      	ldr	r3, [pc, #244]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a3c      	ldr	r2, [pc, #240]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000f9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fa0:	f7ff fbca 	bl	8000738 <HAL_GetTick>
 8000fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fa6:	e008      	b.n	8000fba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fa8:	f7ff fbc6 	bl	8000738 <HAL_GetTick>
 8000fac:	4602      	mov	r2, r0
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d901      	bls.n	8000fba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e232      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fba:	4b34      	ldr	r3, [pc, #208]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d0f0      	beq.n	8000fa8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fc6:	4b31      	ldr	r3, [pc, #196]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	691b      	ldr	r3, [r3, #16]
 8000fd2:	061b      	lsls	r3, r3, #24
 8000fd4:	492d      	ldr	r1, [pc, #180]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	604b      	str	r3, [r1, #4]
 8000fda:	e01a      	b.n	8001012 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fdc:	4b2b      	ldr	r3, [pc, #172]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a2a      	ldr	r2, [pc, #168]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8000fe2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000fe6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fe8:	f7ff fba6 	bl	8000738 <HAL_GetTick>
 8000fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000fee:	e008      	b.n	8001002 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ff0:	f7ff fba2 	bl	8000738 <HAL_GetTick>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d901      	bls.n	8001002 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e20e      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001002:	4b22      	ldr	r3, [pc, #136]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800100a:	2b00      	cmp	r3, #0
 800100c:	d1f0      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x1e0>
 800100e:	e000      	b.n	8001012 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001010:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 0308 	and.w	r3, r3, #8
 800101a:	2b00      	cmp	r3, #0
 800101c:	d041      	beq.n	80010a2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d01c      	beq.n	8001060 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001026:	4b19      	ldr	r3, [pc, #100]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8001028:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800102c:	4a17      	ldr	r2, [pc, #92]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 800102e:	f043 0301 	orr.w	r3, r3, #1
 8001032:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001036:	f7ff fb7f 	bl	8000738 <HAL_GetTick>
 800103a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800103c:	e008      	b.n	8001050 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800103e:	f7ff fb7b 	bl	8000738 <HAL_GetTick>
 8001042:	4602      	mov	r2, r0
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	2b02      	cmp	r3, #2
 800104a:	d901      	bls.n	8001050 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800104c:	2303      	movs	r3, #3
 800104e:	e1e7      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001050:	4b0e      	ldr	r3, [pc, #56]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8001052:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	2b00      	cmp	r3, #0
 800105c:	d0ef      	beq.n	800103e <HAL_RCC_OscConfig+0x22e>
 800105e:	e020      	b.n	80010a2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001060:	4b0a      	ldr	r3, [pc, #40]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8001062:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001066:	4a09      	ldr	r2, [pc, #36]	@ (800108c <HAL_RCC_OscConfig+0x27c>)
 8001068:	f023 0301 	bic.w	r3, r3, #1
 800106c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001070:	f7ff fb62 	bl	8000738 <HAL_GetTick>
 8001074:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001076:	e00d      	b.n	8001094 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001078:	f7ff fb5e 	bl	8000738 <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d906      	bls.n	8001094 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e1ca      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
 800108a:	bf00      	nop
 800108c:	40021000 	.word	0x40021000
 8001090:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001094:	4b8c      	ldr	r3, [pc, #560]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 8001096:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800109a:	f003 0302 	and.w	r3, r3, #2
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1ea      	bne.n	8001078 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 0304 	and.w	r3, r3, #4
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f000 80a6 	beq.w	80011fc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010b0:	2300      	movs	r3, #0
 80010b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80010b4:	4b84      	ldr	r3, [pc, #528]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 80010b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d101      	bne.n	80010c4 <HAL_RCC_OscConfig+0x2b4>
 80010c0:	2301      	movs	r3, #1
 80010c2:	e000      	b.n	80010c6 <HAL_RCC_OscConfig+0x2b6>
 80010c4:	2300      	movs	r3, #0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00d      	beq.n	80010e6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010ca:	4b7f      	ldr	r3, [pc, #508]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 80010cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ce:	4a7e      	ldr	r2, [pc, #504]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 80010d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80010d6:	4b7c      	ldr	r3, [pc, #496]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 80010d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80010e2:	2301      	movs	r3, #1
 80010e4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010e6:	4b79      	ldr	r3, [pc, #484]	@ (80012cc <HAL_RCC_OscConfig+0x4bc>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d118      	bne.n	8001124 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010f2:	4b76      	ldr	r3, [pc, #472]	@ (80012cc <HAL_RCC_OscConfig+0x4bc>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a75      	ldr	r2, [pc, #468]	@ (80012cc <HAL_RCC_OscConfig+0x4bc>)
 80010f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010fe:	f7ff fb1b 	bl	8000738 <HAL_GetTick>
 8001102:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001104:	e008      	b.n	8001118 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001106:	f7ff fb17 	bl	8000738 <HAL_GetTick>
 800110a:	4602      	mov	r2, r0
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d901      	bls.n	8001118 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	e183      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001118:	4b6c      	ldr	r3, [pc, #432]	@ (80012cc <HAL_RCC_OscConfig+0x4bc>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001120:	2b00      	cmp	r3, #0
 8001122:	d0f0      	beq.n	8001106 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d108      	bne.n	800113e <HAL_RCC_OscConfig+0x32e>
 800112c:	4b66      	ldr	r3, [pc, #408]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 800112e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001132:	4a65      	ldr	r2, [pc, #404]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800113c:	e024      	b.n	8001188 <HAL_RCC_OscConfig+0x378>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	2b05      	cmp	r3, #5
 8001144:	d110      	bne.n	8001168 <HAL_RCC_OscConfig+0x358>
 8001146:	4b60      	ldr	r3, [pc, #384]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 8001148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800114c:	4a5e      	ldr	r2, [pc, #376]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 800114e:	f043 0304 	orr.w	r3, r3, #4
 8001152:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001156:	4b5c      	ldr	r3, [pc, #368]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 8001158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800115c:	4a5a      	ldr	r2, [pc, #360]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 800115e:	f043 0301 	orr.w	r3, r3, #1
 8001162:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001166:	e00f      	b.n	8001188 <HAL_RCC_OscConfig+0x378>
 8001168:	4b57      	ldr	r3, [pc, #348]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 800116a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800116e:	4a56      	ldr	r2, [pc, #344]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 8001170:	f023 0301 	bic.w	r3, r3, #1
 8001174:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001178:	4b53      	ldr	r3, [pc, #332]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 800117a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800117e:	4a52      	ldr	r2, [pc, #328]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 8001180:	f023 0304 	bic.w	r3, r3, #4
 8001184:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d016      	beq.n	80011be <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001190:	f7ff fad2 	bl	8000738 <HAL_GetTick>
 8001194:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001196:	e00a      	b.n	80011ae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001198:	f7ff face 	bl	8000738 <HAL_GetTick>
 800119c:	4602      	mov	r2, r0
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d901      	bls.n	80011ae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e138      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011ae:	4b46      	ldr	r3, [pc, #280]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 80011b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011b4:	f003 0302 	and.w	r3, r3, #2
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d0ed      	beq.n	8001198 <HAL_RCC_OscConfig+0x388>
 80011bc:	e015      	b.n	80011ea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011be:	f7ff fabb 	bl	8000738 <HAL_GetTick>
 80011c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011c4:	e00a      	b.n	80011dc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011c6:	f7ff fab7 	bl	8000738 <HAL_GetTick>
 80011ca:	4602      	mov	r2, r0
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d901      	bls.n	80011dc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80011d8:	2303      	movs	r3, #3
 80011da:	e121      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011dc:	4b3a      	ldr	r3, [pc, #232]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 80011de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1ed      	bne.n	80011c6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80011ea:	7ffb      	ldrb	r3, [r7, #31]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d105      	bne.n	80011fc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011f0:	4b35      	ldr	r3, [pc, #212]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 80011f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f4:	4a34      	ldr	r2, [pc, #208]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 80011f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011fa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f003 0320 	and.w	r3, r3, #32
 8001204:	2b00      	cmp	r3, #0
 8001206:	d03c      	beq.n	8001282 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d01c      	beq.n	800124a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001210:	4b2d      	ldr	r3, [pc, #180]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 8001212:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001216:	4a2c      	ldr	r2, [pc, #176]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 8001218:	f043 0301 	orr.w	r3, r3, #1
 800121c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001220:	f7ff fa8a 	bl	8000738 <HAL_GetTick>
 8001224:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001226:	e008      	b.n	800123a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001228:	f7ff fa86 	bl	8000738 <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	2b02      	cmp	r3, #2
 8001234:	d901      	bls.n	800123a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001236:	2303      	movs	r3, #3
 8001238:	e0f2      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800123a:	4b23      	ldr	r3, [pc, #140]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 800123c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001240:	f003 0302 	and.w	r3, r3, #2
 8001244:	2b00      	cmp	r3, #0
 8001246:	d0ef      	beq.n	8001228 <HAL_RCC_OscConfig+0x418>
 8001248:	e01b      	b.n	8001282 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800124a:	4b1f      	ldr	r3, [pc, #124]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 800124c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001250:	4a1d      	ldr	r2, [pc, #116]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 8001252:	f023 0301 	bic.w	r3, r3, #1
 8001256:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800125a:	f7ff fa6d 	bl	8000738 <HAL_GetTick>
 800125e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001260:	e008      	b.n	8001274 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001262:	f7ff fa69 	bl	8000738 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d901      	bls.n	8001274 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e0d5      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001274:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 8001276:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	2b00      	cmp	r3, #0
 8001280:	d1ef      	bne.n	8001262 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	69db      	ldr	r3, [r3, #28]
 8001286:	2b00      	cmp	r3, #0
 8001288:	f000 80c9 	beq.w	800141e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800128c:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f003 030c 	and.w	r3, r3, #12
 8001294:	2b0c      	cmp	r3, #12
 8001296:	f000 8083 	beq.w	80013a0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d15e      	bne.n	8001360 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012a2:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a08      	ldr	r2, [pc, #32]	@ (80012c8 <HAL_RCC_OscConfig+0x4b8>)
 80012a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80012ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ae:	f7ff fa43 	bl	8000738 <HAL_GetTick>
 80012b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012b4:	e00c      	b.n	80012d0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012b6:	f7ff fa3f 	bl	8000738 <HAL_GetTick>
 80012ba:	4602      	mov	r2, r0
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d905      	bls.n	80012d0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	e0ab      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012d0:	4b55      	ldr	r3, [pc, #340]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1ec      	bne.n	80012b6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012dc:	4b52      	ldr	r3, [pc, #328]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 80012de:	68da      	ldr	r2, [r3, #12]
 80012e0:	4b52      	ldr	r3, [pc, #328]	@ (800142c <HAL_RCC_OscConfig+0x61c>)
 80012e2:	4013      	ands	r3, r2
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	6a11      	ldr	r1, [r2, #32]
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80012ec:	3a01      	subs	r2, #1
 80012ee:	0112      	lsls	r2, r2, #4
 80012f0:	4311      	orrs	r1, r2
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80012f6:	0212      	lsls	r2, r2, #8
 80012f8:	4311      	orrs	r1, r2
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80012fe:	0852      	lsrs	r2, r2, #1
 8001300:	3a01      	subs	r2, #1
 8001302:	0552      	lsls	r2, r2, #21
 8001304:	4311      	orrs	r1, r2
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800130a:	0852      	lsrs	r2, r2, #1
 800130c:	3a01      	subs	r2, #1
 800130e:	0652      	lsls	r2, r2, #25
 8001310:	4311      	orrs	r1, r2
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001316:	06d2      	lsls	r2, r2, #27
 8001318:	430a      	orrs	r2, r1
 800131a:	4943      	ldr	r1, [pc, #268]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 800131c:	4313      	orrs	r3, r2
 800131e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001320:	4b41      	ldr	r3, [pc, #260]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a40      	ldr	r2, [pc, #256]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 8001326:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800132a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800132c:	4b3e      	ldr	r3, [pc, #248]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	4a3d      	ldr	r2, [pc, #244]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 8001332:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001336:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001338:	f7ff f9fe 	bl	8000738 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001340:	f7ff f9fa 	bl	8000738 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e066      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001352:	4b35      	ldr	r3, [pc, #212]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f0      	beq.n	8001340 <HAL_RCC_OscConfig+0x530>
 800135e:	e05e      	b.n	800141e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001360:	4b31      	ldr	r3, [pc, #196]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a30      	ldr	r2, [pc, #192]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 8001366:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800136a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800136c:	f7ff f9e4 	bl	8000738 <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001374:	f7ff f9e0 	bl	8000738 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e04c      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001386:	4b28      	ldr	r3, [pc, #160]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f0      	bne.n	8001374 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001392:	4b25      	ldr	r3, [pc, #148]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 8001394:	68da      	ldr	r2, [r3, #12]
 8001396:	4924      	ldr	r1, [pc, #144]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 8001398:	4b25      	ldr	r3, [pc, #148]	@ (8001430 <HAL_RCC_OscConfig+0x620>)
 800139a:	4013      	ands	r3, r2
 800139c:	60cb      	str	r3, [r1, #12]
 800139e:	e03e      	b.n	800141e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	69db      	ldr	r3, [r3, #28]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d101      	bne.n	80013ac <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e039      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80013ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001428 <HAL_RCC_OscConfig+0x618>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	f003 0203 	and.w	r2, r3, #3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a1b      	ldr	r3, [r3, #32]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d12c      	bne.n	800141a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ca:	3b01      	subs	r3, #1
 80013cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d123      	bne.n	800141a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80013de:	429a      	cmp	r2, r3
 80013e0:	d11b      	bne.n	800141a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013ec:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d113      	bne.n	800141a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fc:	085b      	lsrs	r3, r3, #1
 80013fe:	3b01      	subs	r3, #1
 8001400:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001402:	429a      	cmp	r2, r3
 8001404:	d109      	bne.n	800141a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001410:	085b      	lsrs	r3, r3, #1
 8001412:	3b01      	subs	r3, #1
 8001414:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001416:	429a      	cmp	r2, r3
 8001418:	d001      	beq.n	800141e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e000      	b.n	8001420 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800141e:	2300      	movs	r3, #0
}
 8001420:	4618      	mov	r0, r3
 8001422:	3720      	adds	r7, #32
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40021000 	.word	0x40021000
 800142c:	019f800c 	.word	0x019f800c
 8001430:	feeefffc 	.word	0xfeeefffc

08001434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b086      	sub	sp, #24
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d101      	bne.n	800144c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e11e      	b.n	800168a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800144c:	4b91      	ldr	r3, [pc, #580]	@ (8001694 <HAL_RCC_ClockConfig+0x260>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 030f 	and.w	r3, r3, #15
 8001454:	683a      	ldr	r2, [r7, #0]
 8001456:	429a      	cmp	r2, r3
 8001458:	d910      	bls.n	800147c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800145a:	4b8e      	ldr	r3, [pc, #568]	@ (8001694 <HAL_RCC_ClockConfig+0x260>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f023 020f 	bic.w	r2, r3, #15
 8001462:	498c      	ldr	r1, [pc, #560]	@ (8001694 <HAL_RCC_ClockConfig+0x260>)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	4313      	orrs	r3, r2
 8001468:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800146a:	4b8a      	ldr	r3, [pc, #552]	@ (8001694 <HAL_RCC_ClockConfig+0x260>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 030f 	and.w	r3, r3, #15
 8001472:	683a      	ldr	r2, [r7, #0]
 8001474:	429a      	cmp	r2, r3
 8001476:	d001      	beq.n	800147c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e106      	b.n	800168a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0301 	and.w	r3, r3, #1
 8001484:	2b00      	cmp	r3, #0
 8001486:	d073      	beq.n	8001570 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	2b03      	cmp	r3, #3
 800148e:	d129      	bne.n	80014e4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001490:	4b81      	ldr	r3, [pc, #516]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001498:	2b00      	cmp	r3, #0
 800149a:	d101      	bne.n	80014a0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800149c:	2301      	movs	r3, #1
 800149e:	e0f4      	b.n	800168a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80014a0:	f000 f9ba 	bl	8001818 <RCC_GetSysClockFreqFromPLLSource>
 80014a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	4a7c      	ldr	r2, [pc, #496]	@ (800169c <HAL_RCC_ClockConfig+0x268>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d93f      	bls.n	800152e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80014ae:	4b7a      	ldr	r3, [pc, #488]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d009      	beq.n	80014ce <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d033      	beq.n	800152e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d12f      	bne.n	800152e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80014ce:	4b72      	ldr	r3, [pc, #456]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80014d6:	4a70      	ldr	r2, [pc, #448]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80014d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014dc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80014de:	2380      	movs	r3, #128	@ 0x80
 80014e0:	617b      	str	r3, [r7, #20]
 80014e2:	e024      	b.n	800152e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d107      	bne.n	80014fc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014ec:	4b6a      	ldr	r3, [pc, #424]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d109      	bne.n	800150c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e0c6      	b.n	800168a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014fc:	4b66      	ldr	r3, [pc, #408]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e0be      	b.n	800168a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800150c:	f000 f8ce 	bl	80016ac <HAL_RCC_GetSysClockFreq>
 8001510:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	4a61      	ldr	r2, [pc, #388]	@ (800169c <HAL_RCC_ClockConfig+0x268>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d909      	bls.n	800152e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800151a:	4b5f      	ldr	r3, [pc, #380]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001522:	4a5d      	ldr	r2, [pc, #372]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 8001524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001528:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800152a:	2380      	movs	r3, #128	@ 0x80
 800152c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800152e:	4b5a      	ldr	r3, [pc, #360]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	f023 0203 	bic.w	r2, r3, #3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	4957      	ldr	r1, [pc, #348]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 800153c:	4313      	orrs	r3, r2
 800153e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001540:	f7ff f8fa 	bl	8000738 <HAL_GetTick>
 8001544:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001546:	e00a      	b.n	800155e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001548:	f7ff f8f6 	bl	8000738 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001556:	4293      	cmp	r3, r2
 8001558:	d901      	bls.n	800155e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800155a:	2303      	movs	r3, #3
 800155c:	e095      	b.n	800168a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800155e:	4b4e      	ldr	r3, [pc, #312]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f003 020c 	and.w	r2, r3, #12
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	429a      	cmp	r2, r3
 800156e:	d1eb      	bne.n	8001548 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d023      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f003 0304 	and.w	r3, r3, #4
 8001584:	2b00      	cmp	r3, #0
 8001586:	d005      	beq.n	8001594 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001588:	4b43      	ldr	r3, [pc, #268]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	4a42      	ldr	r2, [pc, #264]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 800158e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001592:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0308 	and.w	r3, r3, #8
 800159c:	2b00      	cmp	r3, #0
 800159e:	d007      	beq.n	80015b0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80015a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80015a8:	4a3b      	ldr	r2, [pc, #236]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80015aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80015ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015b0:	4b39      	ldr	r3, [pc, #228]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	4936      	ldr	r1, [pc, #216]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80015be:	4313      	orrs	r3, r2
 80015c0:	608b      	str	r3, [r1, #8]
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	2b80      	cmp	r3, #128	@ 0x80
 80015c8:	d105      	bne.n	80015d6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80015ca:	4b33      	ldr	r3, [pc, #204]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	4a32      	ldr	r2, [pc, #200]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 80015d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80015d4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001694 <HAL_RCC_ClockConfig+0x260>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 030f 	and.w	r3, r3, #15
 80015de:	683a      	ldr	r2, [r7, #0]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d21d      	bcs.n	8001620 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001694 <HAL_RCC_ClockConfig+0x260>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f023 020f 	bic.w	r2, r3, #15
 80015ec:	4929      	ldr	r1, [pc, #164]	@ (8001694 <HAL_RCC_ClockConfig+0x260>)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015f4:	f7ff f8a0 	bl	8000738 <HAL_GetTick>
 80015f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015fa:	e00a      	b.n	8001612 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015fc:	f7ff f89c 	bl	8000738 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800160a:	4293      	cmp	r3, r2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e03b      	b.n	800168a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001612:	4b20      	ldr	r3, [pc, #128]	@ (8001694 <HAL_RCC_ClockConfig+0x260>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 030f 	and.w	r3, r3, #15
 800161a:	683a      	ldr	r2, [r7, #0]
 800161c:	429a      	cmp	r2, r3
 800161e:	d1ed      	bne.n	80015fc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0304 	and.w	r3, r3, #4
 8001628:	2b00      	cmp	r3, #0
 800162a:	d008      	beq.n	800163e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800162c:	4b1a      	ldr	r3, [pc, #104]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	4917      	ldr	r1, [pc, #92]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 800163a:	4313      	orrs	r3, r2
 800163c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0308 	and.w	r3, r3, #8
 8001646:	2b00      	cmp	r3, #0
 8001648:	d009      	beq.n	800165e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800164a:	4b13      	ldr	r3, [pc, #76]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	691b      	ldr	r3, [r3, #16]
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	490f      	ldr	r1, [pc, #60]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 800165a:	4313      	orrs	r3, r2
 800165c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800165e:	f000 f825 	bl	80016ac <HAL_RCC_GetSysClockFreq>
 8001662:	4602      	mov	r2, r0
 8001664:	4b0c      	ldr	r3, [pc, #48]	@ (8001698 <HAL_RCC_ClockConfig+0x264>)
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	091b      	lsrs	r3, r3, #4
 800166a:	f003 030f 	and.w	r3, r3, #15
 800166e:	490c      	ldr	r1, [pc, #48]	@ (80016a0 <HAL_RCC_ClockConfig+0x26c>)
 8001670:	5ccb      	ldrb	r3, [r1, r3]
 8001672:	f003 031f 	and.w	r3, r3, #31
 8001676:	fa22 f303 	lsr.w	r3, r2, r3
 800167a:	4a0a      	ldr	r2, [pc, #40]	@ (80016a4 <HAL_RCC_ClockConfig+0x270>)
 800167c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800167e:	4b0a      	ldr	r3, [pc, #40]	@ (80016a8 <HAL_RCC_ClockConfig+0x274>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe ff26 	bl	80004d4 <HAL_InitTick>
 8001688:	4603      	mov	r3, r0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3718      	adds	r7, #24
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40022000 	.word	0x40022000
 8001698:	40021000 	.word	0x40021000
 800169c:	04c4b400 	.word	0x04c4b400
 80016a0:	080049b0 	.word	0x080049b0
 80016a4:	20000000 	.word	0x20000000
 80016a8:	20000004 	.word	0x20000004

080016ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b087      	sub	sp, #28
 80016b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80016b2:	4b2c      	ldr	r3, [pc, #176]	@ (8001764 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	d102      	bne.n	80016c4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80016be:	4b2a      	ldr	r3, [pc, #168]	@ (8001768 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	e047      	b.n	8001754 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80016c4:	4b27      	ldr	r3, [pc, #156]	@ (8001764 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f003 030c 	and.w	r3, r3, #12
 80016cc:	2b08      	cmp	r3, #8
 80016ce:	d102      	bne.n	80016d6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80016d0:	4b26      	ldr	r3, [pc, #152]	@ (800176c <HAL_RCC_GetSysClockFreq+0xc0>)
 80016d2:	613b      	str	r3, [r7, #16]
 80016d4:	e03e      	b.n	8001754 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80016d6:	4b23      	ldr	r3, [pc, #140]	@ (8001764 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f003 030c 	and.w	r3, r3, #12
 80016de:	2b0c      	cmp	r3, #12
 80016e0:	d136      	bne.n	8001750 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80016e2:	4b20      	ldr	r3, [pc, #128]	@ (8001764 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	f003 0303 	and.w	r3, r3, #3
 80016ea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001764 <HAL_RCC_GetSysClockFreq+0xb8>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	091b      	lsrs	r3, r3, #4
 80016f2:	f003 030f 	and.w	r3, r3, #15
 80016f6:	3301      	adds	r3, #1
 80016f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	2b03      	cmp	r3, #3
 80016fe:	d10c      	bne.n	800171a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001700:	4a1a      	ldr	r2, [pc, #104]	@ (800176c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	fbb2 f3f3 	udiv	r3, r2, r3
 8001708:	4a16      	ldr	r2, [pc, #88]	@ (8001764 <HAL_RCC_GetSysClockFreq+0xb8>)
 800170a:	68d2      	ldr	r2, [r2, #12]
 800170c:	0a12      	lsrs	r2, r2, #8
 800170e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001712:	fb02 f303 	mul.w	r3, r2, r3
 8001716:	617b      	str	r3, [r7, #20]
      break;
 8001718:	e00c      	b.n	8001734 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800171a:	4a13      	ldr	r2, [pc, #76]	@ (8001768 <HAL_RCC_GetSysClockFreq+0xbc>)
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001722:	4a10      	ldr	r2, [pc, #64]	@ (8001764 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001724:	68d2      	ldr	r2, [r2, #12]
 8001726:	0a12      	lsrs	r2, r2, #8
 8001728:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800172c:	fb02 f303 	mul.w	r3, r2, r3
 8001730:	617b      	str	r3, [r7, #20]
      break;
 8001732:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001734:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	0e5b      	lsrs	r3, r3, #25
 800173a:	f003 0303 	and.w	r3, r3, #3
 800173e:	3301      	adds	r3, #1
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001744:	697a      	ldr	r2, [r7, #20]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	fbb2 f3f3 	udiv	r3, r2, r3
 800174c:	613b      	str	r3, [r7, #16]
 800174e:	e001      	b.n	8001754 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001750:	2300      	movs	r3, #0
 8001752:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001754:	693b      	ldr	r3, [r7, #16]
}
 8001756:	4618      	mov	r0, r3
 8001758:	371c      	adds	r7, #28
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40021000 	.word	0x40021000
 8001768:	00f42400 	.word	0x00f42400
 800176c:	016e3600 	.word	0x016e3600

08001770 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001774:	4b03      	ldr	r3, [pc, #12]	@ (8001784 <HAL_RCC_GetHCLKFreq+0x14>)
 8001776:	681b      	ldr	r3, [r3, #0]
}
 8001778:	4618      	mov	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	20000000 	.word	0x20000000

08001788 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800178c:	f7ff fff0 	bl	8001770 <HAL_RCC_GetHCLKFreq>
 8001790:	4602      	mov	r2, r0
 8001792:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	0adb      	lsrs	r3, r3, #11
 8001798:	f003 0307 	and.w	r3, r3, #7
 800179c:	4904      	ldr	r1, [pc, #16]	@ (80017b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800179e:	5ccb      	ldrb	r3, [r1, r3]
 80017a0:	f003 031f 	and.w	r3, r3, #31
 80017a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40021000 	.word	0x40021000
 80017b0:	080049c0 	.word	0x080049c0

080017b4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	220f      	movs	r2, #15
 80017c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80017c4:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <HAL_RCC_GetClockConfig+0x5c>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f003 0203 	and.w	r2, r3, #3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80017d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001810 <HAL_RCC_GetClockConfig+0x5c>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80017dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001810 <HAL_RCC_GetClockConfig+0x5c>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80017e8:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <HAL_RCC_GetClockConfig+0x5c>)
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	08db      	lsrs	r3, r3, #3
 80017ee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80017f6:	4b07      	ldr	r3, [pc, #28]	@ (8001814 <HAL_RCC_GetClockConfig+0x60>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 020f 	and.w	r2, r3, #15
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	601a      	str	r2, [r3, #0]
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40021000 	.word	0x40021000
 8001814:	40022000 	.word	0x40022000

08001818 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001818:	b480      	push	{r7}
 800181a:	b087      	sub	sp, #28
 800181c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800181e:	4b1e      	ldr	r3, [pc, #120]	@ (8001898 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	f003 0303 	and.w	r3, r3, #3
 8001826:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001828:	4b1b      	ldr	r3, [pc, #108]	@ (8001898 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	091b      	lsrs	r3, r3, #4
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	3301      	adds	r3, #1
 8001834:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	2b03      	cmp	r3, #3
 800183a:	d10c      	bne.n	8001856 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800183c:	4a17      	ldr	r2, [pc, #92]	@ (800189c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	fbb2 f3f3 	udiv	r3, r2, r3
 8001844:	4a14      	ldr	r2, [pc, #80]	@ (8001898 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001846:	68d2      	ldr	r2, [r2, #12]
 8001848:	0a12      	lsrs	r2, r2, #8
 800184a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800184e:	fb02 f303 	mul.w	r3, r2, r3
 8001852:	617b      	str	r3, [r7, #20]
    break;
 8001854:	e00c      	b.n	8001870 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001856:	4a12      	ldr	r2, [pc, #72]	@ (80018a0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	fbb2 f3f3 	udiv	r3, r2, r3
 800185e:	4a0e      	ldr	r2, [pc, #56]	@ (8001898 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001860:	68d2      	ldr	r2, [r2, #12]
 8001862:	0a12      	lsrs	r2, r2, #8
 8001864:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001868:	fb02 f303 	mul.w	r3, r2, r3
 800186c:	617b      	str	r3, [r7, #20]
    break;
 800186e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001870:	4b09      	ldr	r3, [pc, #36]	@ (8001898 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	0e5b      	lsrs	r3, r3, #25
 8001876:	f003 0303 	and.w	r3, r3, #3
 800187a:	3301      	adds	r3, #1
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001880:	697a      	ldr	r2, [r7, #20]
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	fbb2 f3f3 	udiv	r3, r2, r3
 8001888:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800188a:	687b      	ldr	r3, [r7, #4]
}
 800188c:	4618      	mov	r0, r3
 800188e:	371c      	adds	r7, #28
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	40021000 	.word	0x40021000
 800189c:	016e3600 	.word	0x016e3600
 80018a0:	00f42400 	.word	0x00f42400

080018a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d101      	bne.n	80018b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e049      	b.n	800194a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d106      	bne.n	80018d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 f841 	bl	8001952 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2202      	movs	r2, #2
 80018d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	3304      	adds	r3, #4
 80018e0:	4619      	mov	r1, r3
 80018e2:	4610      	mov	r0, r2
 80018e4:	f000 fa22 	bl	8001d2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2201      	movs	r2, #1
 80018fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2201      	movs	r2, #1
 800190c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2201      	movs	r2, #1
 800191c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2201      	movs	r2, #1
 8001924:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2201      	movs	r2, #1
 800192c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2201      	movs	r2, #1
 8001934:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2201      	movs	r2, #1
 800193c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2201      	movs	r2, #1
 8001944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
	...

08001968 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b01      	cmp	r3, #1
 800197a:	d001      	beq.n	8001980 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e04a      	b.n	8001a16 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2202      	movs	r2, #2
 8001984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	68da      	ldr	r2, [r3, #12]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f042 0201 	orr.w	r2, r2, #1
 8001996:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a21      	ldr	r2, [pc, #132]	@ (8001a24 <HAL_TIM_Base_Start_IT+0xbc>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d018      	beq.n	80019d4 <HAL_TIM_Base_Start_IT+0x6c>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019aa:	d013      	beq.n	80019d4 <HAL_TIM_Base_Start_IT+0x6c>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a28 <HAL_TIM_Base_Start_IT+0xc0>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d00e      	beq.n	80019d4 <HAL_TIM_Base_Start_IT+0x6c>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a1c      	ldr	r2, [pc, #112]	@ (8001a2c <HAL_TIM_Base_Start_IT+0xc4>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d009      	beq.n	80019d4 <HAL_TIM_Base_Start_IT+0x6c>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a1a      	ldr	r2, [pc, #104]	@ (8001a30 <HAL_TIM_Base_Start_IT+0xc8>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d004      	beq.n	80019d4 <HAL_TIM_Base_Start_IT+0x6c>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a19      	ldr	r2, [pc, #100]	@ (8001a34 <HAL_TIM_Base_Start_IT+0xcc>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d115      	bne.n	8001a00 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	689a      	ldr	r2, [r3, #8]
 80019da:	4b17      	ldr	r3, [pc, #92]	@ (8001a38 <HAL_TIM_Base_Start_IT+0xd0>)
 80019dc:	4013      	ands	r3, r2
 80019de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2b06      	cmp	r3, #6
 80019e4:	d015      	beq.n	8001a12 <HAL_TIM_Base_Start_IT+0xaa>
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019ec:	d011      	beq.n	8001a12 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f042 0201 	orr.w	r2, r2, #1
 80019fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019fe:	e008      	b.n	8001a12 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f042 0201 	orr.w	r2, r2, #1
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	e000      	b.n	8001a14 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a12:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	40012c00 	.word	0x40012c00
 8001a28:	40000400 	.word	0x40000400
 8001a2c:	40000800 	.word	0x40000800
 8001a30:	40013400 	.word	0x40013400
 8001a34:	40014000 	.word	0x40014000
 8001a38:	00010007 	.word	0x00010007

08001a3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d020      	beq.n	8001aa0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d01b      	beq.n	8001aa0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f06f 0202 	mvn.w	r2, #2
 8001a70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2201      	movs	r2, #1
 8001a76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	699b      	ldr	r3, [r3, #24]
 8001a7e:	f003 0303 	and.w	r3, r3, #3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d003      	beq.n	8001a8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f000 f931 	bl	8001cee <HAL_TIM_IC_CaptureCallback>
 8001a8c:	e005      	b.n	8001a9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f000 f923 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f000 f934 	bl	8001d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	f003 0304 	and.w	r3, r3, #4
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d020      	beq.n	8001aec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f003 0304 	and.w	r3, r3, #4
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d01b      	beq.n	8001aec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f06f 0204 	mvn.w	r2, #4
 8001abc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d003      	beq.n	8001ada <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f90b 	bl	8001cee <HAL_TIM_IC_CaptureCallback>
 8001ad8:	e005      	b.n	8001ae6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 f8fd 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f000 f90e 	bl	8001d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	f003 0308 	and.w	r3, r3, #8
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d020      	beq.n	8001b38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f003 0308 	and.w	r3, r3, #8
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d01b      	beq.n	8001b38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f06f 0208 	mvn.w	r2, #8
 8001b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2204      	movs	r2, #4
 8001b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	f003 0303 	and.w	r3, r3, #3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d003      	beq.n	8001b26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 f8e5 	bl	8001cee <HAL_TIM_IC_CaptureCallback>
 8001b24:	e005      	b.n	8001b32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f000 f8d7 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 f8e8 	bl	8001d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	f003 0310 	and.w	r3, r3, #16
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d020      	beq.n	8001b84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f003 0310 	and.w	r3, r3, #16
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d01b      	beq.n	8001b84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f06f 0210 	mvn.w	r2, #16
 8001b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2208      	movs	r2, #8
 8001b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f000 f8bf 	bl	8001cee <HAL_TIM_IC_CaptureCallback>
 8001b70:	e005      	b.n	8001b7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f000 f8b1 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f000 f8c2 	bl	8001d02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d00c      	beq.n	8001ba8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f003 0301 	and.w	r3, r3, #1
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d007      	beq.n	8001ba8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f06f 0201 	mvn.w	r2, #1
 8001ba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f7fe fc54 	bl	8000450 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d104      	bne.n	8001bbc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d00c      	beq.n	8001bd6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d007      	beq.n	8001bd6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8001bce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f951 	bl	8001e78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d00c      	beq.n	8001bfa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d007      	beq.n	8001bfa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001bf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f000 f949 	bl	8001e8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d00c      	beq.n	8001c1e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d007      	beq.n	8001c1e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f000 f87c 	bl	8001d16 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	f003 0320 	and.w	r3, r3, #32
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d00c      	beq.n	8001c42 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f003 0320 	and.w	r3, r3, #32
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d007      	beq.n	8001c42 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f06f 0220 	mvn.w	r2, #32
 8001c3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f000 f911 	bl	8001e64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d00c      	beq.n	8001c66 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d007      	beq.n	8001c66 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8001c5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f000 f91d 	bl	8001ea0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d00c      	beq.n	8001c8a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d007      	beq.n	8001c8a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8001c82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 f915 	bl	8001eb4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d00c      	beq.n	8001cae <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d007      	beq.n	8001cae <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8001ca6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f000 f90d 	bl	8001ec8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00c      	beq.n	8001cd2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d007      	beq.n	8001cd2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8001cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f000 f905 	bl	8001edc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b083      	sub	sp, #12
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001cf6:	bf00      	nop
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr

08001d02 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001d02:	b480      	push	{r7}
 8001d04:	b083      	sub	sp, #12
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d0a:	bf00      	nop
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001d1e:	bf00      	nop
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
	...

08001d2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a42      	ldr	r2, [pc, #264]	@ (8001e48 <TIM_Base_SetConfig+0x11c>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d00f      	beq.n	8001d64 <TIM_Base_SetConfig+0x38>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d4a:	d00b      	beq.n	8001d64 <TIM_Base_SetConfig+0x38>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a3f      	ldr	r2, [pc, #252]	@ (8001e4c <TIM_Base_SetConfig+0x120>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d007      	beq.n	8001d64 <TIM_Base_SetConfig+0x38>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4a3e      	ldr	r2, [pc, #248]	@ (8001e50 <TIM_Base_SetConfig+0x124>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d003      	beq.n	8001d64 <TIM_Base_SetConfig+0x38>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4a3d      	ldr	r2, [pc, #244]	@ (8001e54 <TIM_Base_SetConfig+0x128>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d108      	bne.n	8001d76 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a33      	ldr	r2, [pc, #204]	@ (8001e48 <TIM_Base_SetConfig+0x11c>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d01b      	beq.n	8001db6 <TIM_Base_SetConfig+0x8a>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d84:	d017      	beq.n	8001db6 <TIM_Base_SetConfig+0x8a>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a30      	ldr	r2, [pc, #192]	@ (8001e4c <TIM_Base_SetConfig+0x120>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d013      	beq.n	8001db6 <TIM_Base_SetConfig+0x8a>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a2f      	ldr	r2, [pc, #188]	@ (8001e50 <TIM_Base_SetConfig+0x124>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d00f      	beq.n	8001db6 <TIM_Base_SetConfig+0x8a>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a2e      	ldr	r2, [pc, #184]	@ (8001e54 <TIM_Base_SetConfig+0x128>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d00b      	beq.n	8001db6 <TIM_Base_SetConfig+0x8a>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a2d      	ldr	r2, [pc, #180]	@ (8001e58 <TIM_Base_SetConfig+0x12c>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d007      	beq.n	8001db6 <TIM_Base_SetConfig+0x8a>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a2c      	ldr	r2, [pc, #176]	@ (8001e5c <TIM_Base_SetConfig+0x130>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d003      	beq.n	8001db6 <TIM_Base_SetConfig+0x8a>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a2b      	ldr	r2, [pc, #172]	@ (8001e60 <TIM_Base_SetConfig+0x134>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d108      	bne.n	8001dc8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001dbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	695b      	ldr	r3, [r3, #20]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	68fa      	ldr	r2, [r7, #12]
 8001dda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a16      	ldr	r2, [pc, #88]	@ (8001e48 <TIM_Base_SetConfig+0x11c>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d00f      	beq.n	8001e14 <TIM_Base_SetConfig+0xe8>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a17      	ldr	r2, [pc, #92]	@ (8001e54 <TIM_Base_SetConfig+0x128>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d00b      	beq.n	8001e14 <TIM_Base_SetConfig+0xe8>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a16      	ldr	r2, [pc, #88]	@ (8001e58 <TIM_Base_SetConfig+0x12c>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d007      	beq.n	8001e14 <TIM_Base_SetConfig+0xe8>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a15      	ldr	r2, [pc, #84]	@ (8001e5c <TIM_Base_SetConfig+0x130>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d003      	beq.n	8001e14 <TIM_Base_SetConfig+0xe8>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4a14      	ldr	r2, [pc, #80]	@ (8001e60 <TIM_Base_SetConfig+0x134>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d103      	bne.n	8001e1c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	691a      	ldr	r2, [r3, #16]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d105      	bne.n	8001e3a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	f023 0201 	bic.w	r2, r3, #1
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	611a      	str	r2, [r3, #16]
  }
}
 8001e3a:	bf00      	nop
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	40012c00 	.word	0x40012c00
 8001e4c:	40000400 	.word	0x40000400
 8001e50:	40000800 	.word	0x40000800
 8001e54:	40013400 	.word	0x40013400
 8001e58:	40014000 	.word	0x40014000
 8001e5c:	40014400 	.word	0x40014400
 8001e60:	40014800 	.word	0x40014800

08001e64 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8001ed0:	bf00      	nop
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8001ee4:	bf00      	nop
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001efe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f02:	2b84      	cmp	r3, #132	@ 0x84
 8001f04:	d005      	beq.n	8001f12 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001f06:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	3303      	adds	r3, #3
 8001f10:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001f12:	68fb      	ldr	r3, [r7, #12]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3714      	adds	r7, #20
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001f24:	f000 ff24 	bl	8002d70 <vTaskStartScheduler>
  
  return osOK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001f2e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f30:	b087      	sub	sp, #28
 8001f32:	af02      	add	r7, sp, #8
 8001f34:	6078      	str	r0, [r7, #4]
 8001f36:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685c      	ldr	r4, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001f44:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff ffcf 	bl	8001ef0 <makeFreeRtosPriority>
 8001f52:	4602      	mov	r2, r0
 8001f54:	f107 030c 	add.w	r3, r7, #12
 8001f58:	9301      	str	r3, [sp, #4]
 8001f5a:	9200      	str	r2, [sp, #0]
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	4632      	mov	r2, r6
 8001f60:	4629      	mov	r1, r5
 8001f62:	4620      	mov	r0, r4
 8001f64:	f000 fd82 	bl	8002a6c <xTaskCreate>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d001      	beq.n	8001f72 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	e000      	b.n	8001f74 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8001f72:	68fb      	ldr	r3, [r7, #12]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3714      	adds	r7, #20
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001f7c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <osDelay+0x16>
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	e000      	b.n	8001f94 <osDelay+0x18>
 8001f92:	2301      	movs	r3, #1
 8001f94:	4618      	mov	r0, r3
 8001f96:	f000 feb5 	bl	8002d04 <vTaskDelay>
  
  return osOK;
 8001f9a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3710      	adds	r7, #16
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f103 0208 	add.w	r2, r3, #8
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fbc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f103 0208 	add.w	r2, r3, #8
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f103 0208 	add.w	r2, r3, #8
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001ffe:	b480      	push	{r7}
 8002000:	b085      	sub	sp, #20
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	1c5a      	adds	r2, r3, #1
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	601a      	str	r2, [r3, #0]
}
 800203a:	bf00      	nop
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002046:	b480      	push	{r7}
 8002048:	b085      	sub	sp, #20
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
 800204e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800205c:	d103      	bne.n	8002066 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	e00c      	b.n	8002080 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	3308      	adds	r3, #8
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	e002      	b.n	8002074 <vListInsert+0x2e>
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	429a      	cmp	r2, r3
 800207e:	d2f6      	bcs.n	800206e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	1c5a      	adds	r2, r3, #1
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	601a      	str	r2, [r3, #0]
}
 80020ac:	bf00      	nop
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	6892      	ldr	r2, [r2, #8]
 80020ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	6852      	ldr	r2, [r2, #4]
 80020d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d103      	bne.n	80020ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689a      	ldr	r2, [r3, #8]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	1e5a      	subs	r2, r3, #1
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
}
 8002100:	4618      	mov	r0, r3
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d10b      	bne.n	8002138 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002124:	f383 8811 	msr	BASEPRI, r3
 8002128:	f3bf 8f6f 	isb	sy
 800212c:	f3bf 8f4f 	dsb	sy
 8002130:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002132:	bf00      	nop
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002138:	f002 f80e 	bl	8004158 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002144:	68f9      	ldr	r1, [r7, #12]
 8002146:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002148:	fb01 f303 	mul.w	r3, r1, r3
 800214c:	441a      	add	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2200      	movs	r2, #0
 8002156:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002168:	3b01      	subs	r3, #1
 800216a:	68f9      	ldr	r1, [r7, #12]
 800216c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800216e:	fb01 f303 	mul.w	r3, r1, r3
 8002172:	441a      	add	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	22ff      	movs	r2, #255	@ 0xff
 800217c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	22ff      	movs	r2, #255	@ 0xff
 8002184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d114      	bne.n	80021b8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d01a      	beq.n	80021cc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	3310      	adds	r3, #16
 800219a:	4618      	mov	r0, r3
 800219c:	f001 f87e 	bl	800329c <xTaskRemoveFromEventList>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d012      	beq.n	80021cc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80021a6:	4b0d      	ldr	r3, [pc, #52]	@ (80021dc <xQueueGenericReset+0xd0>)
 80021a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	f3bf 8f4f 	dsb	sy
 80021b2:	f3bf 8f6f 	isb	sy
 80021b6:	e009      	b.n	80021cc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	3310      	adds	r3, #16
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff fef1 	bl	8001fa4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	3324      	adds	r3, #36	@ 0x24
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff feec 	bl	8001fa4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80021cc:	f001 fff6 	bl	80041bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80021d0:	2301      	movs	r3, #1
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	e000ed04 	.word	0xe000ed04

080021e0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08a      	sub	sp, #40	@ 0x28
 80021e4:	af02      	add	r7, sp, #8
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	4613      	mov	r3, r2
 80021ec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10b      	bne.n	800220c <xQueueGenericCreate+0x2c>
	__asm volatile
 80021f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021f8:	f383 8811 	msr	BASEPRI, r3
 80021fc:	f3bf 8f6f 	isb	sy
 8002200:	f3bf 8f4f 	dsb	sy
 8002204:	613b      	str	r3, [r7, #16]
}
 8002206:	bf00      	nop
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	fb02 f303 	mul.w	r3, r2, r3
 8002214:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	3348      	adds	r3, #72	@ 0x48
 800221a:	4618      	mov	r0, r3
 800221c:	f002 f8be 	bl	800439c <pvPortMalloc>
 8002220:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d00d      	beq.n	8002244 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	3348      	adds	r3, #72	@ 0x48
 8002230:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002232:	79fa      	ldrb	r2, [r7, #7]
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	9300      	str	r3, [sp, #0]
 8002238:	4613      	mov	r3, r2
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	68b9      	ldr	r1, [r7, #8]
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f000 f805 	bl	800224e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002244:	69bb      	ldr	r3, [r7, #24]
	}
 8002246:	4618      	mov	r0, r3
 8002248:	3720      	adds	r7, #32
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b084      	sub	sp, #16
 8002252:	af00      	add	r7, sp, #0
 8002254:	60f8      	str	r0, [r7, #12]
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
 800225a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d103      	bne.n	800226a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	e002      	b.n	8002270 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	68ba      	ldr	r2, [r7, #8]
 800227a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800227c:	2101      	movs	r1, #1
 800227e:	69b8      	ldr	r0, [r7, #24]
 8002280:	f7ff ff44 	bl	800210c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002284:	bf00      	nop
 8002286:	3710      	adds	r7, #16
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08e      	sub	sp, #56	@ 0x38
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
 8002298:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800229a:	2300      	movs	r3, #0
 800229c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80022a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d10b      	bne.n	80022c0 <xQueueGenericSend+0x34>
	__asm volatile
 80022a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022ac:	f383 8811 	msr	BASEPRI, r3
 80022b0:	f3bf 8f6f 	isb	sy
 80022b4:	f3bf 8f4f 	dsb	sy
 80022b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80022ba:	bf00      	nop
 80022bc:	bf00      	nop
 80022be:	e7fd      	b.n	80022bc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d103      	bne.n	80022ce <xQueueGenericSend+0x42>
 80022c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d101      	bne.n	80022d2 <xQueueGenericSend+0x46>
 80022ce:	2301      	movs	r3, #1
 80022d0:	e000      	b.n	80022d4 <xQueueGenericSend+0x48>
 80022d2:	2300      	movs	r3, #0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d10b      	bne.n	80022f0 <xQueueGenericSend+0x64>
	__asm volatile
 80022d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022dc:	f383 8811 	msr	BASEPRI, r3
 80022e0:	f3bf 8f6f 	isb	sy
 80022e4:	f3bf 8f4f 	dsb	sy
 80022e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80022ea:	bf00      	nop
 80022ec:	bf00      	nop
 80022ee:	e7fd      	b.n	80022ec <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d103      	bne.n	80022fe <xQueueGenericSend+0x72>
 80022f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d101      	bne.n	8002302 <xQueueGenericSend+0x76>
 80022fe:	2301      	movs	r3, #1
 8002300:	e000      	b.n	8002304 <xQueueGenericSend+0x78>
 8002302:	2300      	movs	r3, #0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d10b      	bne.n	8002320 <xQueueGenericSend+0x94>
	__asm volatile
 8002308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800230c:	f383 8811 	msr	BASEPRI, r3
 8002310:	f3bf 8f6f 	isb	sy
 8002314:	f3bf 8f4f 	dsb	sy
 8002318:	623b      	str	r3, [r7, #32]
}
 800231a:	bf00      	nop
 800231c:	bf00      	nop
 800231e:	e7fd      	b.n	800231c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002320:	f001 f962 	bl	80035e8 <xTaskGetSchedulerState>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d102      	bne.n	8002330 <xQueueGenericSend+0xa4>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d101      	bne.n	8002334 <xQueueGenericSend+0xa8>
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <xQueueGenericSend+0xaa>
 8002334:	2300      	movs	r3, #0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d10b      	bne.n	8002352 <xQueueGenericSend+0xc6>
	__asm volatile
 800233a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800233e:	f383 8811 	msr	BASEPRI, r3
 8002342:	f3bf 8f6f 	isb	sy
 8002346:	f3bf 8f4f 	dsb	sy
 800234a:	61fb      	str	r3, [r7, #28]
}
 800234c:	bf00      	nop
 800234e:	bf00      	nop
 8002350:	e7fd      	b.n	800234e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002352:	f001 ff01 	bl	8004158 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002358:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800235a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800235c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800235e:	429a      	cmp	r2, r3
 8002360:	d302      	bcc.n	8002368 <xQueueGenericSend+0xdc>
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	2b02      	cmp	r3, #2
 8002366:	d129      	bne.n	80023bc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	68b9      	ldr	r1, [r7, #8]
 800236c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800236e:	f000 fa0f 	bl	8002790 <prvCopyDataToQueue>
 8002372:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002378:	2b00      	cmp	r3, #0
 800237a:	d010      	beq.n	800239e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800237c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800237e:	3324      	adds	r3, #36	@ 0x24
 8002380:	4618      	mov	r0, r3
 8002382:	f000 ff8b 	bl	800329c <xTaskRemoveFromEventList>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d013      	beq.n	80023b4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800238c:	4b3f      	ldr	r3, [pc, #252]	@ (800248c <xQueueGenericSend+0x200>)
 800238e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	f3bf 8f4f 	dsb	sy
 8002398:	f3bf 8f6f 	isb	sy
 800239c:	e00a      	b.n	80023b4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800239e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d007      	beq.n	80023b4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80023a4:	4b39      	ldr	r3, [pc, #228]	@ (800248c <xQueueGenericSend+0x200>)
 80023a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023aa:	601a      	str	r2, [r3, #0]
 80023ac:	f3bf 8f4f 	dsb	sy
 80023b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80023b4:	f001 ff02 	bl	80041bc <vPortExitCritical>
				return pdPASS;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e063      	b.n	8002484 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d103      	bne.n	80023ca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80023c2:	f001 fefb 	bl	80041bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	e05c      	b.n	8002484 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80023ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d106      	bne.n	80023de <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80023d0:	f107 0314 	add.w	r3, r7, #20
 80023d4:	4618      	mov	r0, r3
 80023d6:	f000 ffc5 	bl	8003364 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80023da:	2301      	movs	r3, #1
 80023dc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80023de:	f001 feed 	bl	80041bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80023e2:	f000 fd1d 	bl	8002e20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80023e6:	f001 feb7 	bl	8004158 <vPortEnterCritical>
 80023ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80023f0:	b25b      	sxtb	r3, r3
 80023f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023f6:	d103      	bne.n	8002400 <xQueueGenericSend+0x174>
 80023f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023fa:	2200      	movs	r2, #0
 80023fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002402:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002406:	b25b      	sxtb	r3, r3
 8002408:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800240c:	d103      	bne.n	8002416 <xQueueGenericSend+0x18a>
 800240e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002416:	f001 fed1 	bl	80041bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800241a:	1d3a      	adds	r2, r7, #4
 800241c:	f107 0314 	add.w	r3, r7, #20
 8002420:	4611      	mov	r1, r2
 8002422:	4618      	mov	r0, r3
 8002424:	f000 ffb4 	bl	8003390 <xTaskCheckForTimeOut>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d124      	bne.n	8002478 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800242e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002430:	f000 faa6 	bl	8002980 <prvIsQueueFull>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d018      	beq.n	800246c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800243a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800243c:	3310      	adds	r3, #16
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	4611      	mov	r1, r2
 8002442:	4618      	mov	r0, r3
 8002444:	f000 fed8 	bl	80031f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002448:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800244a:	f000 fa31 	bl	80028b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800244e:	f000 fcf5 	bl	8002e3c <xTaskResumeAll>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	f47f af7c 	bne.w	8002352 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800245a:	4b0c      	ldr	r3, [pc, #48]	@ (800248c <xQueueGenericSend+0x200>)
 800245c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	f3bf 8f4f 	dsb	sy
 8002466:	f3bf 8f6f 	isb	sy
 800246a:	e772      	b.n	8002352 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800246c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800246e:	f000 fa1f 	bl	80028b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002472:	f000 fce3 	bl	8002e3c <xTaskResumeAll>
 8002476:	e76c      	b.n	8002352 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002478:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800247a:	f000 fa19 	bl	80028b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800247e:	f000 fcdd 	bl	8002e3c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002482:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002484:	4618      	mov	r0, r3
 8002486:	3738      	adds	r7, #56	@ 0x38
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	e000ed04 	.word	0xe000ed04

08002490 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b090      	sub	sp, #64	@ 0x40
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	607a      	str	r2, [r7, #4]
 800249c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80024a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d10b      	bne.n	80024c0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80024a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024ac:	f383 8811 	msr	BASEPRI, r3
 80024b0:	f3bf 8f6f 	isb	sy
 80024b4:	f3bf 8f4f 	dsb	sy
 80024b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80024ba:	bf00      	nop
 80024bc:	bf00      	nop
 80024be:	e7fd      	b.n	80024bc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d103      	bne.n	80024ce <xQueueGenericSendFromISR+0x3e>
 80024c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <xQueueGenericSendFromISR+0x42>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <xQueueGenericSendFromISR+0x44>
 80024d2:	2300      	movs	r3, #0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10b      	bne.n	80024f0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80024d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024dc:	f383 8811 	msr	BASEPRI, r3
 80024e0:	f3bf 8f6f 	isb	sy
 80024e4:	f3bf 8f4f 	dsb	sy
 80024e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80024ea:	bf00      	nop
 80024ec:	bf00      	nop
 80024ee:	e7fd      	b.n	80024ec <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d103      	bne.n	80024fe <xQueueGenericSendFromISR+0x6e>
 80024f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d101      	bne.n	8002502 <xQueueGenericSendFromISR+0x72>
 80024fe:	2301      	movs	r3, #1
 8002500:	e000      	b.n	8002504 <xQueueGenericSendFromISR+0x74>
 8002502:	2300      	movs	r3, #0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d10b      	bne.n	8002520 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800250c:	f383 8811 	msr	BASEPRI, r3
 8002510:	f3bf 8f6f 	isb	sy
 8002514:	f3bf 8f4f 	dsb	sy
 8002518:	623b      	str	r3, [r7, #32]
}
 800251a:	bf00      	nop
 800251c:	bf00      	nop
 800251e:	e7fd      	b.n	800251c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002520:	f001 fefa 	bl	8004318 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002524:	f3ef 8211 	mrs	r2, BASEPRI
 8002528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800252c:	f383 8811 	msr	BASEPRI, r3
 8002530:	f3bf 8f6f 	isb	sy
 8002534:	f3bf 8f4f 	dsb	sy
 8002538:	61fa      	str	r2, [r7, #28]
 800253a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800253c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800253e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002542:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002548:	429a      	cmp	r2, r3
 800254a:	d302      	bcc.n	8002552 <xQueueGenericSendFromISR+0xc2>
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	2b02      	cmp	r3, #2
 8002550:	d12f      	bne.n	80025b2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002554:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002558:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800255c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800255e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002560:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	68b9      	ldr	r1, [r7, #8]
 8002566:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002568:	f000 f912 	bl	8002790 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800256c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002570:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002574:	d112      	bne.n	800259c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257a:	2b00      	cmp	r3, #0
 800257c:	d016      	beq.n	80025ac <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800257e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002580:	3324      	adds	r3, #36	@ 0x24
 8002582:	4618      	mov	r0, r3
 8002584:	f000 fe8a 	bl	800329c <xTaskRemoveFromEventList>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00e      	beq.n	80025ac <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d00b      	beq.n	80025ac <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	e007      	b.n	80025ac <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800259c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80025a0:	3301      	adds	r3, #1
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	b25a      	sxtb	r2, r3
 80025a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80025ac:	2301      	movs	r3, #1
 80025ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80025b0:	e001      	b.n	80025b6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025b8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80025c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80025c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3740      	adds	r7, #64	@ 0x40
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08c      	sub	sp, #48	@ 0x30
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80025d8:	2300      	movs	r3, #0
 80025da:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80025e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d10b      	bne.n	80025fe <xQueueReceive+0x32>
	__asm volatile
 80025e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025ea:	f383 8811 	msr	BASEPRI, r3
 80025ee:	f3bf 8f6f 	isb	sy
 80025f2:	f3bf 8f4f 	dsb	sy
 80025f6:	623b      	str	r3, [r7, #32]
}
 80025f8:	bf00      	nop
 80025fa:	bf00      	nop
 80025fc:	e7fd      	b.n	80025fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d103      	bne.n	800260c <xQueueReceive+0x40>
 8002604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <xQueueReceive+0x44>
 800260c:	2301      	movs	r3, #1
 800260e:	e000      	b.n	8002612 <xQueueReceive+0x46>
 8002610:	2300      	movs	r3, #0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d10b      	bne.n	800262e <xQueueReceive+0x62>
	__asm volatile
 8002616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800261a:	f383 8811 	msr	BASEPRI, r3
 800261e:	f3bf 8f6f 	isb	sy
 8002622:	f3bf 8f4f 	dsb	sy
 8002626:	61fb      	str	r3, [r7, #28]
}
 8002628:	bf00      	nop
 800262a:	bf00      	nop
 800262c:	e7fd      	b.n	800262a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800262e:	f000 ffdb 	bl	80035e8 <xTaskGetSchedulerState>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d102      	bne.n	800263e <xQueueReceive+0x72>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <xQueueReceive+0x76>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <xQueueReceive+0x78>
 8002642:	2300      	movs	r3, #0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d10b      	bne.n	8002660 <xQueueReceive+0x94>
	__asm volatile
 8002648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800264c:	f383 8811 	msr	BASEPRI, r3
 8002650:	f3bf 8f6f 	isb	sy
 8002654:	f3bf 8f4f 	dsb	sy
 8002658:	61bb      	str	r3, [r7, #24]
}
 800265a:	bf00      	nop
 800265c:	bf00      	nop
 800265e:	e7fd      	b.n	800265c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002660:	f001 fd7a 	bl	8004158 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002668:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	2b00      	cmp	r3, #0
 800266e:	d01f      	beq.n	80026b0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002670:	68b9      	ldr	r1, [r7, #8]
 8002672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002674:	f000 f8f6 	bl	8002864 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	1e5a      	subs	r2, r3, #1
 800267c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800267e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00f      	beq.n	80026a8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800268a:	3310      	adds	r3, #16
 800268c:	4618      	mov	r0, r3
 800268e:	f000 fe05 	bl	800329c <xTaskRemoveFromEventList>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d007      	beq.n	80026a8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002698:	4b3c      	ldr	r3, [pc, #240]	@ (800278c <xQueueReceive+0x1c0>)
 800269a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	f3bf 8f4f 	dsb	sy
 80026a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80026a8:	f001 fd88 	bl	80041bc <vPortExitCritical>
				return pdPASS;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e069      	b.n	8002784 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d103      	bne.n	80026be <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80026b6:	f001 fd81 	bl	80041bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80026ba:	2300      	movs	r3, #0
 80026bc:	e062      	b.n	8002784 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80026be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d106      	bne.n	80026d2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80026c4:	f107 0310 	add.w	r3, r7, #16
 80026c8:	4618      	mov	r0, r3
 80026ca:	f000 fe4b 	bl	8003364 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80026ce:	2301      	movs	r3, #1
 80026d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80026d2:	f001 fd73 	bl	80041bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80026d6:	f000 fba3 	bl	8002e20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80026da:	f001 fd3d 	bl	8004158 <vPortEnterCritical>
 80026de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80026e4:	b25b      	sxtb	r3, r3
 80026e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026ea:	d103      	bne.n	80026f4 <xQueueReceive+0x128>
 80026ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80026fa:	b25b      	sxtb	r3, r3
 80026fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002700:	d103      	bne.n	800270a <xQueueReceive+0x13e>
 8002702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800270a:	f001 fd57 	bl	80041bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800270e:	1d3a      	adds	r2, r7, #4
 8002710:	f107 0310 	add.w	r3, r7, #16
 8002714:	4611      	mov	r1, r2
 8002716:	4618      	mov	r0, r3
 8002718:	f000 fe3a 	bl	8003390 <xTaskCheckForTimeOut>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d123      	bne.n	800276a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002722:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002724:	f000 f916 	bl	8002954 <prvIsQueueEmpty>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d017      	beq.n	800275e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800272e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002730:	3324      	adds	r3, #36	@ 0x24
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	4611      	mov	r1, r2
 8002736:	4618      	mov	r0, r3
 8002738:	f000 fd5e 	bl	80031f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800273c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800273e:	f000 f8b7 	bl	80028b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002742:	f000 fb7b 	bl	8002e3c <xTaskResumeAll>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d189      	bne.n	8002660 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800274c:	4b0f      	ldr	r3, [pc, #60]	@ (800278c <xQueueReceive+0x1c0>)
 800274e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	f3bf 8f4f 	dsb	sy
 8002758:	f3bf 8f6f 	isb	sy
 800275c:	e780      	b.n	8002660 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800275e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002760:	f000 f8a6 	bl	80028b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002764:	f000 fb6a 	bl	8002e3c <xTaskResumeAll>
 8002768:	e77a      	b.n	8002660 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800276a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800276c:	f000 f8a0 	bl	80028b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002770:	f000 fb64 	bl	8002e3c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002774:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002776:	f000 f8ed 	bl	8002954 <prvIsQueueEmpty>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	f43f af6f 	beq.w	8002660 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002782:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002784:	4618      	mov	r0, r3
 8002786:	3730      	adds	r7, #48	@ 0x30
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	e000ed04 	.word	0xe000ed04

08002790 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027a4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d10d      	bne.n	80027ca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d14d      	bne.n	8002852 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f000 ff32 	bl	8003624 <xTaskPriorityDisinherit>
 80027c0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
 80027c8:	e043      	b.n	8002852 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d119      	bne.n	8002804 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6858      	ldr	r0, [r3, #4]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d8:	461a      	mov	r2, r3
 80027da:	68b9      	ldr	r1, [r7, #8]
 80027dc:	f002 f858 	bl	8004890 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	685a      	ldr	r2, [r3, #4]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e8:	441a      	add	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	685a      	ldr	r2, [r3, #4]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d32b      	bcc.n	8002852 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	e026      	b.n	8002852 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	68d8      	ldr	r0, [r3, #12]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280c:	461a      	mov	r2, r3
 800280e:	68b9      	ldr	r1, [r7, #8]
 8002810:	f002 f83e 	bl	8004890 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	68da      	ldr	r2, [r3, #12]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281c:	425b      	negs	r3, r3
 800281e:	441a      	add	r2, r3
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	68da      	ldr	r2, [r3, #12]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	429a      	cmp	r2, r3
 800282e:	d207      	bcs.n	8002840 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002838:	425b      	negs	r3, r3
 800283a:	441a      	add	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b02      	cmp	r3, #2
 8002844:	d105      	bne.n	8002852 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d002      	beq.n	8002852 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	3b01      	subs	r3, #1
 8002850:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1c5a      	adds	r2, r3, #1
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800285a:	697b      	ldr	r3, [r7, #20]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3718      	adds	r7, #24
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	2b00      	cmp	r3, #0
 8002874:	d018      	beq.n	80028a8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	68da      	ldr	r2, [r3, #12]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287e:	441a      	add	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	68da      	ldr	r2, [r3, #12]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	429a      	cmp	r2, r3
 800288e:	d303      	bcc.n	8002898 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	68d9      	ldr	r1, [r3, #12]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a0:	461a      	mov	r2, r3
 80028a2:	6838      	ldr	r0, [r7, #0]
 80028a4:	f001 fff4 	bl	8004890 <memcpy>
	}
}
 80028a8:	bf00      	nop
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80028b8:	f001 fc4e 	bl	8004158 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80028c2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80028c4:	e011      	b.n	80028ea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d012      	beq.n	80028f4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	3324      	adds	r3, #36	@ 0x24
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 fce2 	bl	800329c <xTaskRemoveFromEventList>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80028de:	f000 fdbb 	bl	8003458 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
 80028e4:	3b01      	subs	r3, #1
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80028ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	dce9      	bgt.n	80028c6 <prvUnlockQueue+0x16>
 80028f2:	e000      	b.n	80028f6 <prvUnlockQueue+0x46>
					break;
 80028f4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	22ff      	movs	r2, #255	@ 0xff
 80028fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80028fe:	f001 fc5d 	bl	80041bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002902:	f001 fc29 	bl	8004158 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800290c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800290e:	e011      	b.n	8002934 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d012      	beq.n	800293e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	3310      	adds	r3, #16
 800291c:	4618      	mov	r0, r3
 800291e:	f000 fcbd 	bl	800329c <xTaskRemoveFromEventList>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002928:	f000 fd96 	bl	8003458 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800292c:	7bbb      	ldrb	r3, [r7, #14]
 800292e:	3b01      	subs	r3, #1
 8002930:	b2db      	uxtb	r3, r3
 8002932:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002934:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002938:	2b00      	cmp	r3, #0
 800293a:	dce9      	bgt.n	8002910 <prvUnlockQueue+0x60>
 800293c:	e000      	b.n	8002940 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800293e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	22ff      	movs	r2, #255	@ 0xff
 8002944:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8002948:	f001 fc38 	bl	80041bc <vPortExitCritical>
}
 800294c:	bf00      	nop
 800294e:	3710      	adds	r7, #16
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800295c:	f001 fbfc 	bl	8004158 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002964:	2b00      	cmp	r3, #0
 8002966:	d102      	bne.n	800296e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002968:	2301      	movs	r3, #1
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	e001      	b.n	8002972 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800296e:	2300      	movs	r3, #0
 8002970:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002972:	f001 fc23 	bl	80041bc <vPortExitCritical>

	return xReturn;
 8002976:	68fb      	ldr	r3, [r7, #12]
}
 8002978:	4618      	mov	r0, r3
 800297a:	3710      	adds	r7, #16
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002988:	f001 fbe6 	bl	8004158 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002994:	429a      	cmp	r2, r3
 8002996:	d102      	bne.n	800299e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002998:	2301      	movs	r3, #1
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	e001      	b.n	80029a2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800299e:	2300      	movs	r3, #0
 80029a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80029a2:	f001 fc0b 	bl	80041bc <vPortExitCritical>

	return xReturn;
 80029a6:	68fb      	ldr	r3, [r7, #12]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80029ba:	2300      	movs	r3, #0
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	e014      	b.n	80029ea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80029c0:	4a0f      	ldr	r2, [pc, #60]	@ (8002a00 <vQueueAddToRegistry+0x50>)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d10b      	bne.n	80029e4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80029cc:	490c      	ldr	r1, [pc, #48]	@ (8002a00 <vQueueAddToRegistry+0x50>)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	683a      	ldr	r2, [r7, #0]
 80029d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80029d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002a00 <vQueueAddToRegistry+0x50>)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	00db      	lsls	r3, r3, #3
 80029dc:	4413      	add	r3, r2
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80029e2:	e006      	b.n	80029f2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	3301      	adds	r3, #1
 80029e8:	60fb      	str	r3, [r7, #12]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2b07      	cmp	r3, #7
 80029ee:	d9e7      	bls.n	80029c0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80029f0:	bf00      	nop
 80029f2:	bf00      	nop
 80029f4:	3714      	adds	r7, #20
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	200000dc 	.word	0x200000dc

08002a04 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002a14:	f001 fba0 	bl	8004158 <vPortEnterCritical>
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002a1e:	b25b      	sxtb	r3, r3
 8002a20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a24:	d103      	bne.n	8002a2e <vQueueWaitForMessageRestricted+0x2a>
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002a34:	b25b      	sxtb	r3, r3
 8002a36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a3a:	d103      	bne.n	8002a44 <vQueueWaitForMessageRestricted+0x40>
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002a44:	f001 fbba 	bl	80041bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d106      	bne.n	8002a5e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	3324      	adds	r3, #36	@ 0x24
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	68b9      	ldr	r1, [r7, #8]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f000 fbf3 	bl	8003244 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002a5e:	6978      	ldr	r0, [r7, #20]
 8002a60:	f7ff ff26 	bl	80028b0 <prvUnlockQueue>
	}
 8002a64:	bf00      	nop
 8002a66:	3718      	adds	r7, #24
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b08c      	sub	sp, #48	@ 0x30
 8002a70:	af04      	add	r7, sp, #16
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	603b      	str	r3, [r7, #0]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002a7c:	88fb      	ldrh	r3, [r7, #6]
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	4618      	mov	r0, r3
 8002a82:	f001 fc8b 	bl	800439c <pvPortMalloc>
 8002a86:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00e      	beq.n	8002aac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002a8e:	20a0      	movs	r0, #160	@ 0xa0
 8002a90:	f001 fc84 	bl	800439c <pvPortMalloc>
 8002a94:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d003      	beq.n	8002aa4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002aa2:	e005      	b.n	8002ab0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002aa4:	6978      	ldr	r0, [r7, #20]
 8002aa6:	f001 fd47 	bl	8004538 <vPortFree>
 8002aaa:	e001      	b.n	8002ab0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002aac:	2300      	movs	r3, #0
 8002aae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d013      	beq.n	8002ade <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002ab6:	88fa      	ldrh	r2, [r7, #6]
 8002ab8:	2300      	movs	r3, #0
 8002aba:	9303      	str	r3, [sp, #12]
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	9302      	str	r3, [sp, #8]
 8002ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ac2:	9301      	str	r3, [sp, #4]
 8002ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68b9      	ldr	r1, [r7, #8]
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	f000 f80f 	bl	8002af0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002ad2:	69f8      	ldr	r0, [r7, #28]
 8002ad4:	f000 f8ac 	bl	8002c30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	61bb      	str	r3, [r7, #24]
 8002adc:	e002      	b.n	8002ae4 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002ade:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ae2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002ae4:	69bb      	ldr	r3, [r7, #24]
	}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3720      	adds	r7, #32
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
	...

08002af0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b088      	sub	sp, #32
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
 8002afc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	4413      	add	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	f023 0307 	bic.w	r3, r3, #7
 8002b16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00b      	beq.n	8002b3a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b26:	f383 8811 	msr	BASEPRI, r3
 8002b2a:	f3bf 8f6f 	isb	sy
 8002b2e:	f3bf 8f4f 	dsb	sy
 8002b32:	617b      	str	r3, [r7, #20]
}
 8002b34:	bf00      	nop
 8002b36:	bf00      	nop
 8002b38:	e7fd      	b.n	8002b36 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d01f      	beq.n	8002b80 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002b40:	2300      	movs	r3, #0
 8002b42:	61fb      	str	r3, [r7, #28]
 8002b44:	e012      	b.n	8002b6c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	7819      	ldrb	r1, [r3, #0]
 8002b4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	4413      	add	r3, r2
 8002b54:	3334      	adds	r3, #52	@ 0x34
 8002b56:	460a      	mov	r2, r1
 8002b58:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	4413      	add	r3, r2
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d006      	beq.n	8002b74 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	61fb      	str	r3, [r7, #28]
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	2b0f      	cmp	r3, #15
 8002b70:	d9e9      	bls.n	8002b46 <prvInitialiseNewTask+0x56>
 8002b72:	e000      	b.n	8002b76 <prvInitialiseNewTask+0x86>
			{
				break;
 8002b74:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b7e:	e003      	b.n	8002b88 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b8a:	2b06      	cmp	r3, #6
 8002b8c:	d901      	bls.n	8002b92 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002b8e:	2306      	movs	r3, #6
 8002b90:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b96:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b9c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ba6:	3304      	adds	r3, #4
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff fa1b 	bl	8001fe4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bb0:	3318      	adds	r3, #24
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff fa16 	bl	8001fe4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bbc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc0:	f1c3 0207 	rsb	r2, r3, #7
 8002bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bcc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002be0:	334c      	adds	r3, #76	@ 0x4c
 8002be2:	224c      	movs	r2, #76	@ 0x4c
 8002be4:	2100      	movs	r1, #0
 8002be6:	4618      	mov	r0, r3
 8002be8:	f001 fdc6 	bl	8004778 <memset>
 8002bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bee:	4a0d      	ldr	r2, [pc, #52]	@ (8002c24 <prvInitialiseNewTask+0x134>)
 8002bf0:	651a      	str	r2, [r3, #80]	@ 0x50
 8002bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8002c28 <prvInitialiseNewTask+0x138>)
 8002bf6:	655a      	str	r2, [r3, #84]	@ 0x54
 8002bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bfa:	4a0c      	ldr	r2, [pc, #48]	@ (8002c2c <prvInitialiseNewTask+0x13c>)
 8002bfc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002bfe:	683a      	ldr	r2, [r7, #0]
 8002c00:	68f9      	ldr	r1, [r7, #12]
 8002c02:	69b8      	ldr	r0, [r7, #24]
 8002c04:	f001 f978 	bl	8003ef8 <pxPortInitialiseStack>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c0c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d002      	beq.n	8002c1a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002c1a:	bf00      	nop
 8002c1c:	3720      	adds	r7, #32
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	200032ac 	.word	0x200032ac
 8002c28:	20003314 	.word	0x20003314
 8002c2c:	2000337c 	.word	0x2000337c

08002c30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002c38:	f001 fa8e 	bl	8004158 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002c3c:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce8 <prvAddNewTaskToReadyList+0xb8>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	3301      	adds	r3, #1
 8002c42:	4a29      	ldr	r2, [pc, #164]	@ (8002ce8 <prvAddNewTaskToReadyList+0xb8>)
 8002c44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002c46:	4b29      	ldr	r3, [pc, #164]	@ (8002cec <prvAddNewTaskToReadyList+0xbc>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d109      	bne.n	8002c62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002c4e:	4a27      	ldr	r2, [pc, #156]	@ (8002cec <prvAddNewTaskToReadyList+0xbc>)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002c54:	4b24      	ldr	r3, [pc, #144]	@ (8002ce8 <prvAddNewTaskToReadyList+0xb8>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d110      	bne.n	8002c7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002c5c:	f000 fc20 	bl	80034a0 <prvInitialiseTaskLists>
 8002c60:	e00d      	b.n	8002c7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002c62:	4b23      	ldr	r3, [pc, #140]	@ (8002cf0 <prvAddNewTaskToReadyList+0xc0>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d109      	bne.n	8002c7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002c6a:	4b20      	ldr	r3, [pc, #128]	@ (8002cec <prvAddNewTaskToReadyList+0xbc>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d802      	bhi.n	8002c7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002c78:	4a1c      	ldr	r2, [pc, #112]	@ (8002cec <prvAddNewTaskToReadyList+0xbc>)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002cf4 <prvAddNewTaskToReadyList+0xc4>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	3301      	adds	r3, #1
 8002c84:	4a1b      	ldr	r2, [pc, #108]	@ (8002cf4 <prvAddNewTaskToReadyList+0xc4>)
 8002c86:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	409a      	lsls	r2, r3
 8002c90:	4b19      	ldr	r3, [pc, #100]	@ (8002cf8 <prvAddNewTaskToReadyList+0xc8>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	4a18      	ldr	r2, [pc, #96]	@ (8002cf8 <prvAddNewTaskToReadyList+0xc8>)
 8002c98:	6013      	str	r3, [r2, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	4413      	add	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4a15      	ldr	r2, [pc, #84]	@ (8002cfc <prvAddNewTaskToReadyList+0xcc>)
 8002ca8:	441a      	add	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	3304      	adds	r3, #4
 8002cae:	4619      	mov	r1, r3
 8002cb0:	4610      	mov	r0, r2
 8002cb2:	f7ff f9a4 	bl	8001ffe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002cb6:	f001 fa81 	bl	80041bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002cba:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf0 <prvAddNewTaskToReadyList+0xc0>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00e      	beq.n	8002ce0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002cec <prvAddNewTaskToReadyList+0xbc>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d207      	bcs.n	8002ce0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d00 <prvAddNewTaskToReadyList+0xd0>)
 8002cd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002ce0:	bf00      	nop
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	2000021c 	.word	0x2000021c
 8002cec:	2000011c 	.word	0x2000011c
 8002cf0:	20000228 	.word	0x20000228
 8002cf4:	20000238 	.word	0x20000238
 8002cf8:	20000224 	.word	0x20000224
 8002cfc:	20000120 	.word	0x20000120
 8002d00:	e000ed04 	.word	0xe000ed04

08002d04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d018      	beq.n	8002d48 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002d16:	4b14      	ldr	r3, [pc, #80]	@ (8002d68 <vTaskDelay+0x64>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d00b      	beq.n	8002d36 <vTaskDelay+0x32>
	__asm volatile
 8002d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d22:	f383 8811 	msr	BASEPRI, r3
 8002d26:	f3bf 8f6f 	isb	sy
 8002d2a:	f3bf 8f4f 	dsb	sy
 8002d2e:	60bb      	str	r3, [r7, #8]
}
 8002d30:	bf00      	nop
 8002d32:	bf00      	nop
 8002d34:	e7fd      	b.n	8002d32 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002d36:	f000 f873 	bl	8002e20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f000 fcf9 	bl	8003734 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002d42:	f000 f87b 	bl	8002e3c <xTaskResumeAll>
 8002d46:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d107      	bne.n	8002d5e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002d4e:	4b07      	ldr	r3, [pc, #28]	@ (8002d6c <vTaskDelay+0x68>)
 8002d50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d54:	601a      	str	r2, [r3, #0]
 8002d56:	f3bf 8f4f 	dsb	sy
 8002d5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002d5e:	bf00      	nop
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	20000244 	.word	0x20000244
 8002d6c:	e000ed04 	.word	0xe000ed04

08002d70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8002d76:	4b22      	ldr	r3, [pc, #136]	@ (8002e00 <vTaskStartScheduler+0x90>)
 8002d78:	9301      	str	r3, [sp, #4]
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	9300      	str	r3, [sp, #0]
 8002d7e:	2300      	movs	r3, #0
 8002d80:	2280      	movs	r2, #128	@ 0x80
 8002d82:	4920      	ldr	r1, [pc, #128]	@ (8002e04 <vTaskStartScheduler+0x94>)
 8002d84:	4820      	ldr	r0, [pc, #128]	@ (8002e08 <vTaskStartScheduler+0x98>)
 8002d86:	f7ff fe71 	bl	8002a6c <xTaskCreate>
 8002d8a:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d102      	bne.n	8002d98 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8002d92:	f000 fd35 	bl	8003800 <xTimerCreateTimerTask>
 8002d96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d11b      	bne.n	8002dd6 <vTaskStartScheduler+0x66>
	__asm volatile
 8002d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002da2:	f383 8811 	msr	BASEPRI, r3
 8002da6:	f3bf 8f6f 	isb	sy
 8002daa:	f3bf 8f4f 	dsb	sy
 8002dae:	60bb      	str	r3, [r7, #8]
}
 8002db0:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002db2:	4b16      	ldr	r3, [pc, #88]	@ (8002e0c <vTaskStartScheduler+0x9c>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	334c      	adds	r3, #76	@ 0x4c
 8002db8:	4a15      	ldr	r2, [pc, #84]	@ (8002e10 <vTaskStartScheduler+0xa0>)
 8002dba:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002dbc:	4b15      	ldr	r3, [pc, #84]	@ (8002e14 <vTaskStartScheduler+0xa4>)
 8002dbe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002dc2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002dc4:	4b14      	ldr	r3, [pc, #80]	@ (8002e18 <vTaskStartScheduler+0xa8>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002dca:	4b14      	ldr	r3, [pc, #80]	@ (8002e1c <vTaskStartScheduler+0xac>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002dd0:	f001 f91e 	bl	8004010 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002dd4:	e00f      	b.n	8002df6 <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ddc:	d10b      	bne.n	8002df6 <vTaskStartScheduler+0x86>
	__asm volatile
 8002dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002de2:	f383 8811 	msr	BASEPRI, r3
 8002de6:	f3bf 8f6f 	isb	sy
 8002dea:	f3bf 8f4f 	dsb	sy
 8002dee:	607b      	str	r3, [r7, #4]
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	e7fd      	b.n	8002df2 <vTaskStartScheduler+0x82>
}
 8002df6:	bf00      	nop
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	20000240 	.word	0x20000240
 8002e04:	08004998 	.word	0x08004998
 8002e08:	08003471 	.word	0x08003471
 8002e0c:	2000011c 	.word	0x2000011c
 8002e10:	20000010 	.word	0x20000010
 8002e14:	2000023c 	.word	0x2000023c
 8002e18:	20000228 	.word	0x20000228
 8002e1c:	20000220 	.word	0x20000220

08002e20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002e24:	4b04      	ldr	r3, [pc, #16]	@ (8002e38 <vTaskSuspendAll+0x18>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	4a03      	ldr	r2, [pc, #12]	@ (8002e38 <vTaskSuspendAll+0x18>)
 8002e2c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002e2e:	bf00      	nop
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr
 8002e38:	20000244 	.word	0x20000244

08002e3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002e42:	2300      	movs	r3, #0
 8002e44:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002e46:	2300      	movs	r3, #0
 8002e48:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002e4a:	4b42      	ldr	r3, [pc, #264]	@ (8002f54 <xTaskResumeAll+0x118>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10b      	bne.n	8002e6a <xTaskResumeAll+0x2e>
	__asm volatile
 8002e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e56:	f383 8811 	msr	BASEPRI, r3
 8002e5a:	f3bf 8f6f 	isb	sy
 8002e5e:	f3bf 8f4f 	dsb	sy
 8002e62:	603b      	str	r3, [r7, #0]
}
 8002e64:	bf00      	nop
 8002e66:	bf00      	nop
 8002e68:	e7fd      	b.n	8002e66 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002e6a:	f001 f975 	bl	8004158 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002e6e:	4b39      	ldr	r3, [pc, #228]	@ (8002f54 <xTaskResumeAll+0x118>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	3b01      	subs	r3, #1
 8002e74:	4a37      	ldr	r2, [pc, #220]	@ (8002f54 <xTaskResumeAll+0x118>)
 8002e76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e78:	4b36      	ldr	r3, [pc, #216]	@ (8002f54 <xTaskResumeAll+0x118>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d161      	bne.n	8002f44 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002e80:	4b35      	ldr	r3, [pc, #212]	@ (8002f58 <xTaskResumeAll+0x11c>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d05d      	beq.n	8002f44 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e88:	e02e      	b.n	8002ee8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e8a:	4b34      	ldr	r3, [pc, #208]	@ (8002f5c <xTaskResumeAll+0x120>)
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	3318      	adds	r3, #24
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff f90e 	bl	80020b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	3304      	adds	r3, #4
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff f909 	bl	80020b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eaa:	2201      	movs	r2, #1
 8002eac:	409a      	lsls	r2, r3
 8002eae:	4b2c      	ldr	r3, [pc, #176]	@ (8002f60 <xTaskResumeAll+0x124>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	4a2a      	ldr	r2, [pc, #168]	@ (8002f60 <xTaskResumeAll+0x124>)
 8002eb6:	6013      	str	r3, [r2, #0]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	4413      	add	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	4a27      	ldr	r2, [pc, #156]	@ (8002f64 <xTaskResumeAll+0x128>)
 8002ec6:	441a      	add	r2, r3
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	3304      	adds	r3, #4
 8002ecc:	4619      	mov	r1, r3
 8002ece:	4610      	mov	r0, r2
 8002ed0:	f7ff f895 	bl	8001ffe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ed8:	4b23      	ldr	r3, [pc, #140]	@ (8002f68 <xTaskResumeAll+0x12c>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d302      	bcc.n	8002ee8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8002ee2:	4b22      	ldr	r3, [pc, #136]	@ (8002f6c <xTaskResumeAll+0x130>)
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002ee8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f5c <xTaskResumeAll+0x120>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d1cc      	bne.n	8002e8a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002ef6:	f000 fb57 	bl	80035a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002efa:	4b1d      	ldr	r3, [pc, #116]	@ (8002f70 <xTaskResumeAll+0x134>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d010      	beq.n	8002f28 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002f06:	f000 f859 	bl	8002fbc <xTaskIncrementTick>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d002      	beq.n	8002f16 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002f10:	4b16      	ldr	r3, [pc, #88]	@ (8002f6c <xTaskResumeAll+0x130>)
 8002f12:	2201      	movs	r2, #1
 8002f14:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f1      	bne.n	8002f06 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8002f22:	4b13      	ldr	r3, [pc, #76]	@ (8002f70 <xTaskResumeAll+0x134>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002f28:	4b10      	ldr	r3, [pc, #64]	@ (8002f6c <xTaskResumeAll+0x130>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d009      	beq.n	8002f44 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002f30:	2301      	movs	r3, #1
 8002f32:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002f34:	4b0f      	ldr	r3, [pc, #60]	@ (8002f74 <xTaskResumeAll+0x138>)
 8002f36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	f3bf 8f4f 	dsb	sy
 8002f40:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002f44:	f001 f93a 	bl	80041bc <vPortExitCritical>

	return xAlreadyYielded;
 8002f48:	68bb      	ldr	r3, [r7, #8]
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	20000244 	.word	0x20000244
 8002f58:	2000021c 	.word	0x2000021c
 8002f5c:	200001dc 	.word	0x200001dc
 8002f60:	20000224 	.word	0x20000224
 8002f64:	20000120 	.word	0x20000120
 8002f68:	2000011c 	.word	0x2000011c
 8002f6c:	20000230 	.word	0x20000230
 8002f70:	2000022c 	.word	0x2000022c
 8002f74:	e000ed04 	.word	0xe000ed04

08002f78 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002f7e:	4b05      	ldr	r3, [pc, #20]	@ (8002f94 <xTaskGetTickCount+0x1c>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002f84:	687b      	ldr	r3, [r7, #4]
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	20000220 	.word	0x20000220

08002f98 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002f9e:	f001 f9bb 	bl	8004318 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8002fa6:	4b04      	ldr	r3, [pc, #16]	@ (8002fb8 <xTaskGetTickCountFromISR+0x20>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002fac:	683b      	ldr	r3, [r7, #0]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	20000220 	.word	0x20000220

08002fbc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002fc6:	4b4f      	ldr	r3, [pc, #316]	@ (8003104 <xTaskIncrementTick+0x148>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	f040 808f 	bne.w	80030ee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002fd0:	4b4d      	ldr	r3, [pc, #308]	@ (8003108 <xTaskIncrementTick+0x14c>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002fd8:	4a4b      	ldr	r2, [pc, #300]	@ (8003108 <xTaskIncrementTick+0x14c>)
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d121      	bne.n	8003028 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002fe4:	4b49      	ldr	r3, [pc, #292]	@ (800310c <xTaskIncrementTick+0x150>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00b      	beq.n	8003006 <xTaskIncrementTick+0x4a>
	__asm volatile
 8002fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ff2:	f383 8811 	msr	BASEPRI, r3
 8002ff6:	f3bf 8f6f 	isb	sy
 8002ffa:	f3bf 8f4f 	dsb	sy
 8002ffe:	603b      	str	r3, [r7, #0]
}
 8003000:	bf00      	nop
 8003002:	bf00      	nop
 8003004:	e7fd      	b.n	8003002 <xTaskIncrementTick+0x46>
 8003006:	4b41      	ldr	r3, [pc, #260]	@ (800310c <xTaskIncrementTick+0x150>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	60fb      	str	r3, [r7, #12]
 800300c:	4b40      	ldr	r3, [pc, #256]	@ (8003110 <xTaskIncrementTick+0x154>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a3e      	ldr	r2, [pc, #248]	@ (800310c <xTaskIncrementTick+0x150>)
 8003012:	6013      	str	r3, [r2, #0]
 8003014:	4a3e      	ldr	r2, [pc, #248]	@ (8003110 <xTaskIncrementTick+0x154>)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	4b3e      	ldr	r3, [pc, #248]	@ (8003114 <xTaskIncrementTick+0x158>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	3301      	adds	r3, #1
 8003020:	4a3c      	ldr	r2, [pc, #240]	@ (8003114 <xTaskIncrementTick+0x158>)
 8003022:	6013      	str	r3, [r2, #0]
 8003024:	f000 fac0 	bl	80035a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003028:	4b3b      	ldr	r3, [pc, #236]	@ (8003118 <xTaskIncrementTick+0x15c>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	693a      	ldr	r2, [r7, #16]
 800302e:	429a      	cmp	r2, r3
 8003030:	d348      	bcc.n	80030c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003032:	4b36      	ldr	r3, [pc, #216]	@ (800310c <xTaskIncrementTick+0x150>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d104      	bne.n	8003046 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800303c:	4b36      	ldr	r3, [pc, #216]	@ (8003118 <xTaskIncrementTick+0x15c>)
 800303e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003042:	601a      	str	r2, [r3, #0]
					break;
 8003044:	e03e      	b.n	80030c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003046:	4b31      	ldr	r3, [pc, #196]	@ (800310c <xTaskIncrementTick+0x150>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	429a      	cmp	r2, r3
 800305c:	d203      	bcs.n	8003066 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800305e:	4a2e      	ldr	r2, [pc, #184]	@ (8003118 <xTaskIncrementTick+0x15c>)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003064:	e02e      	b.n	80030c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	3304      	adds	r3, #4
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff f824 	bl	80020b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003074:	2b00      	cmp	r3, #0
 8003076:	d004      	beq.n	8003082 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	3318      	adds	r3, #24
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff f81b 	bl	80020b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003086:	2201      	movs	r2, #1
 8003088:	409a      	lsls	r2, r3
 800308a:	4b24      	ldr	r3, [pc, #144]	@ (800311c <xTaskIncrementTick+0x160>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4313      	orrs	r3, r2
 8003090:	4a22      	ldr	r2, [pc, #136]	@ (800311c <xTaskIncrementTick+0x160>)
 8003092:	6013      	str	r3, [r2, #0]
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003098:	4613      	mov	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	4413      	add	r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4a1f      	ldr	r2, [pc, #124]	@ (8003120 <xTaskIncrementTick+0x164>)
 80030a2:	441a      	add	r2, r3
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	3304      	adds	r3, #4
 80030a8:	4619      	mov	r1, r3
 80030aa:	4610      	mov	r0, r2
 80030ac:	f7fe ffa7 	bl	8001ffe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003124 <xTaskIncrementTick+0x168>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d3b9      	bcc.n	8003032 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80030be:	2301      	movs	r3, #1
 80030c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80030c2:	e7b6      	b.n	8003032 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80030c4:	4b17      	ldr	r3, [pc, #92]	@ (8003124 <xTaskIncrementTick+0x168>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030ca:	4915      	ldr	r1, [pc, #84]	@ (8003120 <xTaskIncrementTick+0x164>)
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d901      	bls.n	80030e0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80030dc:	2301      	movs	r3, #1
 80030de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80030e0:	4b11      	ldr	r3, [pc, #68]	@ (8003128 <xTaskIncrementTick+0x16c>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d007      	beq.n	80030f8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80030e8:	2301      	movs	r3, #1
 80030ea:	617b      	str	r3, [r7, #20]
 80030ec:	e004      	b.n	80030f8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80030ee:	4b0f      	ldr	r3, [pc, #60]	@ (800312c <xTaskIncrementTick+0x170>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	3301      	adds	r3, #1
 80030f4:	4a0d      	ldr	r2, [pc, #52]	@ (800312c <xTaskIncrementTick+0x170>)
 80030f6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80030f8:	697b      	ldr	r3, [r7, #20]
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3718      	adds	r7, #24
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20000244 	.word	0x20000244
 8003108:	20000220 	.word	0x20000220
 800310c:	200001d4 	.word	0x200001d4
 8003110:	200001d8 	.word	0x200001d8
 8003114:	20000234 	.word	0x20000234
 8003118:	2000023c 	.word	0x2000023c
 800311c:	20000224 	.word	0x20000224
 8003120:	20000120 	.word	0x20000120
 8003124:	2000011c 	.word	0x2000011c
 8003128:	20000230 	.word	0x20000230
 800312c:	2000022c 	.word	0x2000022c

08003130 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003136:	4b2a      	ldr	r3, [pc, #168]	@ (80031e0 <vTaskSwitchContext+0xb0>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800313e:	4b29      	ldr	r3, [pc, #164]	@ (80031e4 <vTaskSwitchContext+0xb4>)
 8003140:	2201      	movs	r2, #1
 8003142:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003144:	e045      	b.n	80031d2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8003146:	4b27      	ldr	r3, [pc, #156]	@ (80031e4 <vTaskSwitchContext+0xb4>)
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800314c:	4b26      	ldr	r3, [pc, #152]	@ (80031e8 <vTaskSwitchContext+0xb8>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	fab3 f383 	clz	r3, r3
 8003158:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800315a:	7afb      	ldrb	r3, [r7, #11]
 800315c:	f1c3 031f 	rsb	r3, r3, #31
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	4922      	ldr	r1, [pc, #136]	@ (80031ec <vTaskSwitchContext+0xbc>)
 8003164:	697a      	ldr	r2, [r7, #20]
 8003166:	4613      	mov	r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	4413      	add	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	440b      	add	r3, r1
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10b      	bne.n	800318e <vTaskSwitchContext+0x5e>
	__asm volatile
 8003176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800317a:	f383 8811 	msr	BASEPRI, r3
 800317e:	f3bf 8f6f 	isb	sy
 8003182:	f3bf 8f4f 	dsb	sy
 8003186:	607b      	str	r3, [r7, #4]
}
 8003188:	bf00      	nop
 800318a:	bf00      	nop
 800318c:	e7fd      	b.n	800318a <vTaskSwitchContext+0x5a>
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	4613      	mov	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4a14      	ldr	r2, [pc, #80]	@ (80031ec <vTaskSwitchContext+0xbc>)
 800319a:	4413      	add	r3, r2
 800319c:	613b      	str	r3, [r7, #16]
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	605a      	str	r2, [r3, #4]
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	3308      	adds	r3, #8
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d104      	bne.n	80031be <vTaskSwitchContext+0x8e>
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	605a      	str	r2, [r3, #4]
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	4a0a      	ldr	r2, [pc, #40]	@ (80031f0 <vTaskSwitchContext+0xc0>)
 80031c6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80031c8:	4b09      	ldr	r3, [pc, #36]	@ (80031f0 <vTaskSwitchContext+0xc0>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	334c      	adds	r3, #76	@ 0x4c
 80031ce:	4a09      	ldr	r2, [pc, #36]	@ (80031f4 <vTaskSwitchContext+0xc4>)
 80031d0:	6013      	str	r3, [r2, #0]
}
 80031d2:	bf00      	nop
 80031d4:	371c      	adds	r7, #28
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	20000244 	.word	0x20000244
 80031e4:	20000230 	.word	0x20000230
 80031e8:	20000224 	.word	0x20000224
 80031ec:	20000120 	.word	0x20000120
 80031f0:	2000011c 	.word	0x2000011c
 80031f4:	20000010 	.word	0x20000010

080031f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d10b      	bne.n	8003220 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800320c:	f383 8811 	msr	BASEPRI, r3
 8003210:	f3bf 8f6f 	isb	sy
 8003214:	f3bf 8f4f 	dsb	sy
 8003218:	60fb      	str	r3, [r7, #12]
}
 800321a:	bf00      	nop
 800321c:	bf00      	nop
 800321e:	e7fd      	b.n	800321c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003220:	4b07      	ldr	r3, [pc, #28]	@ (8003240 <vTaskPlaceOnEventList+0x48>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	3318      	adds	r3, #24
 8003226:	4619      	mov	r1, r3
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f7fe ff0c 	bl	8002046 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800322e:	2101      	movs	r1, #1
 8003230:	6838      	ldr	r0, [r7, #0]
 8003232:	f000 fa7f 	bl	8003734 <prvAddCurrentTaskToDelayedList>
}
 8003236:	bf00      	nop
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	2000011c 	.word	0x2000011c

08003244 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10b      	bne.n	800326e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800325a:	f383 8811 	msr	BASEPRI, r3
 800325e:	f3bf 8f6f 	isb	sy
 8003262:	f3bf 8f4f 	dsb	sy
 8003266:	617b      	str	r3, [r7, #20]
}
 8003268:	bf00      	nop
 800326a:	bf00      	nop
 800326c:	e7fd      	b.n	800326a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800326e:	4b0a      	ldr	r3, [pc, #40]	@ (8003298 <vTaskPlaceOnEventListRestricted+0x54>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	3318      	adds	r3, #24
 8003274:	4619      	mov	r1, r3
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f7fe fec1 	bl	8001ffe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d002      	beq.n	8003288 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003282:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003286:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003288:	6879      	ldr	r1, [r7, #4]
 800328a:	68b8      	ldr	r0, [r7, #8]
 800328c:	f000 fa52 	bl	8003734 <prvAddCurrentTaskToDelayedList>
	}
 8003290:	bf00      	nop
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	2000011c 	.word	0x2000011c

0800329c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d10b      	bne.n	80032ca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80032b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b6:	f383 8811 	msr	BASEPRI, r3
 80032ba:	f3bf 8f6f 	isb	sy
 80032be:	f3bf 8f4f 	dsb	sy
 80032c2:	60fb      	str	r3, [r7, #12]
}
 80032c4:	bf00      	nop
 80032c6:	bf00      	nop
 80032c8:	e7fd      	b.n	80032c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	3318      	adds	r3, #24
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7fe fef2 	bl	80020b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032d4:	4b1d      	ldr	r3, [pc, #116]	@ (800334c <xTaskRemoveFromEventList+0xb0>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d11c      	bne.n	8003316 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	3304      	adds	r3, #4
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7fe fee9 	bl	80020b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ea:	2201      	movs	r2, #1
 80032ec:	409a      	lsls	r2, r3
 80032ee:	4b18      	ldr	r3, [pc, #96]	@ (8003350 <xTaskRemoveFromEventList+0xb4>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	4a16      	ldr	r2, [pc, #88]	@ (8003350 <xTaskRemoveFromEventList+0xb4>)
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032fc:	4613      	mov	r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4413      	add	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	4a13      	ldr	r2, [pc, #76]	@ (8003354 <xTaskRemoveFromEventList+0xb8>)
 8003306:	441a      	add	r2, r3
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	3304      	adds	r3, #4
 800330c:	4619      	mov	r1, r3
 800330e:	4610      	mov	r0, r2
 8003310:	f7fe fe75 	bl	8001ffe <vListInsertEnd>
 8003314:	e005      	b.n	8003322 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	3318      	adds	r3, #24
 800331a:	4619      	mov	r1, r3
 800331c:	480e      	ldr	r0, [pc, #56]	@ (8003358 <xTaskRemoveFromEventList+0xbc>)
 800331e:	f7fe fe6e 	bl	8001ffe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003326:	4b0d      	ldr	r3, [pc, #52]	@ (800335c <xTaskRemoveFromEventList+0xc0>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800332c:	429a      	cmp	r2, r3
 800332e:	d905      	bls.n	800333c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003330:	2301      	movs	r3, #1
 8003332:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003334:	4b0a      	ldr	r3, [pc, #40]	@ (8003360 <xTaskRemoveFromEventList+0xc4>)
 8003336:	2201      	movs	r2, #1
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	e001      	b.n	8003340 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003340:	697b      	ldr	r3, [r7, #20]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3718      	adds	r7, #24
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	20000244 	.word	0x20000244
 8003350:	20000224 	.word	0x20000224
 8003354:	20000120 	.word	0x20000120
 8003358:	200001dc 	.word	0x200001dc
 800335c:	2000011c 	.word	0x2000011c
 8003360:	20000230 	.word	0x20000230

08003364 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800336c:	4b06      	ldr	r3, [pc, #24]	@ (8003388 <vTaskInternalSetTimeOutState+0x24>)
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003374:	4b05      	ldr	r3, [pc, #20]	@ (800338c <vTaskInternalSetTimeOutState+0x28>)
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	605a      	str	r2, [r3, #4]
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr
 8003388:	20000234 	.word	0x20000234
 800338c:	20000220 	.word	0x20000220

08003390 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b088      	sub	sp, #32
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d10b      	bne.n	80033b8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80033a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a4:	f383 8811 	msr	BASEPRI, r3
 80033a8:	f3bf 8f6f 	isb	sy
 80033ac:	f3bf 8f4f 	dsb	sy
 80033b0:	613b      	str	r3, [r7, #16]
}
 80033b2:	bf00      	nop
 80033b4:	bf00      	nop
 80033b6:	e7fd      	b.n	80033b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10b      	bne.n	80033d6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80033be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033c2:	f383 8811 	msr	BASEPRI, r3
 80033c6:	f3bf 8f6f 	isb	sy
 80033ca:	f3bf 8f4f 	dsb	sy
 80033ce:	60fb      	str	r3, [r7, #12]
}
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	e7fd      	b.n	80033d2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80033d6:	f000 febf 	bl	8004158 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80033da:	4b1d      	ldr	r3, [pc, #116]	@ (8003450 <xTaskCheckForTimeOut+0xc0>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033f2:	d102      	bne.n	80033fa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80033f4:	2300      	movs	r3, #0
 80033f6:	61fb      	str	r3, [r7, #28]
 80033f8:	e023      	b.n	8003442 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	4b15      	ldr	r3, [pc, #84]	@ (8003454 <xTaskCheckForTimeOut+0xc4>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	429a      	cmp	r2, r3
 8003404:	d007      	beq.n	8003416 <xTaskCheckForTimeOut+0x86>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	429a      	cmp	r2, r3
 800340e:	d302      	bcc.n	8003416 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003410:	2301      	movs	r3, #1
 8003412:	61fb      	str	r3, [r7, #28]
 8003414:	e015      	b.n	8003442 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	429a      	cmp	r2, r3
 800341e:	d20b      	bcs.n	8003438 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	1ad2      	subs	r2, r2, r3
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f7ff ff99 	bl	8003364 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003432:	2300      	movs	r3, #0
 8003434:	61fb      	str	r3, [r7, #28]
 8003436:	e004      	b.n	8003442 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	2200      	movs	r2, #0
 800343c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800343e:	2301      	movs	r3, #1
 8003440:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003442:	f000 febb 	bl	80041bc <vPortExitCritical>

	return xReturn;
 8003446:	69fb      	ldr	r3, [r7, #28]
}
 8003448:	4618      	mov	r0, r3
 800344a:	3720      	adds	r7, #32
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	20000220 	.word	0x20000220
 8003454:	20000234 	.word	0x20000234

08003458 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800345c:	4b03      	ldr	r3, [pc, #12]	@ (800346c <vTaskMissedYield+0x14>)
 800345e:	2201      	movs	r2, #1
 8003460:	601a      	str	r2, [r3, #0]
}
 8003462:	bf00      	nop
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	20000230 	.word	0x20000230

08003470 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003478:	f000 f852 	bl	8003520 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800347c:	4b06      	ldr	r3, [pc, #24]	@ (8003498 <prvIdleTask+0x28>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d9f9      	bls.n	8003478 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003484:	4b05      	ldr	r3, [pc, #20]	@ (800349c <prvIdleTask+0x2c>)
 8003486:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800348a:	601a      	str	r2, [r3, #0]
 800348c:	f3bf 8f4f 	dsb	sy
 8003490:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003494:	e7f0      	b.n	8003478 <prvIdleTask+0x8>
 8003496:	bf00      	nop
 8003498:	20000120 	.word	0x20000120
 800349c:	e000ed04 	.word	0xe000ed04

080034a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034a6:	2300      	movs	r3, #0
 80034a8:	607b      	str	r3, [r7, #4]
 80034aa:	e00c      	b.n	80034c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	4613      	mov	r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4413      	add	r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	4a12      	ldr	r2, [pc, #72]	@ (8003500 <prvInitialiseTaskLists+0x60>)
 80034b8:	4413      	add	r3, r2
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fe fd72 	bl	8001fa4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	3301      	adds	r3, #1
 80034c4:	607b      	str	r3, [r7, #4]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b06      	cmp	r3, #6
 80034ca:	d9ef      	bls.n	80034ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80034cc:	480d      	ldr	r0, [pc, #52]	@ (8003504 <prvInitialiseTaskLists+0x64>)
 80034ce:	f7fe fd69 	bl	8001fa4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80034d2:	480d      	ldr	r0, [pc, #52]	@ (8003508 <prvInitialiseTaskLists+0x68>)
 80034d4:	f7fe fd66 	bl	8001fa4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80034d8:	480c      	ldr	r0, [pc, #48]	@ (800350c <prvInitialiseTaskLists+0x6c>)
 80034da:	f7fe fd63 	bl	8001fa4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80034de:	480c      	ldr	r0, [pc, #48]	@ (8003510 <prvInitialiseTaskLists+0x70>)
 80034e0:	f7fe fd60 	bl	8001fa4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80034e4:	480b      	ldr	r0, [pc, #44]	@ (8003514 <prvInitialiseTaskLists+0x74>)
 80034e6:	f7fe fd5d 	bl	8001fa4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80034ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003518 <prvInitialiseTaskLists+0x78>)
 80034ec:	4a05      	ldr	r2, [pc, #20]	@ (8003504 <prvInitialiseTaskLists+0x64>)
 80034ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80034f0:	4b0a      	ldr	r3, [pc, #40]	@ (800351c <prvInitialiseTaskLists+0x7c>)
 80034f2:	4a05      	ldr	r2, [pc, #20]	@ (8003508 <prvInitialiseTaskLists+0x68>)
 80034f4:	601a      	str	r2, [r3, #0]
}
 80034f6:	bf00      	nop
 80034f8:	3708      	adds	r7, #8
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	20000120 	.word	0x20000120
 8003504:	200001ac 	.word	0x200001ac
 8003508:	200001c0 	.word	0x200001c0
 800350c:	200001dc 	.word	0x200001dc
 8003510:	200001f0 	.word	0x200001f0
 8003514:	20000208 	.word	0x20000208
 8003518:	200001d4 	.word	0x200001d4
 800351c:	200001d8 	.word	0x200001d8

08003520 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003526:	e019      	b.n	800355c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003528:	f000 fe16 	bl	8004158 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800352c:	4b10      	ldr	r3, [pc, #64]	@ (8003570 <prvCheckTasksWaitingTermination+0x50>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3304      	adds	r3, #4
 8003538:	4618      	mov	r0, r3
 800353a:	f7fe fdbd 	bl	80020b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800353e:	4b0d      	ldr	r3, [pc, #52]	@ (8003574 <prvCheckTasksWaitingTermination+0x54>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3b01      	subs	r3, #1
 8003544:	4a0b      	ldr	r2, [pc, #44]	@ (8003574 <prvCheckTasksWaitingTermination+0x54>)
 8003546:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003548:	4b0b      	ldr	r3, [pc, #44]	@ (8003578 <prvCheckTasksWaitingTermination+0x58>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3b01      	subs	r3, #1
 800354e:	4a0a      	ldr	r2, [pc, #40]	@ (8003578 <prvCheckTasksWaitingTermination+0x58>)
 8003550:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003552:	f000 fe33 	bl	80041bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 f810 	bl	800357c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800355c:	4b06      	ldr	r3, [pc, #24]	@ (8003578 <prvCheckTasksWaitingTermination+0x58>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e1      	bne.n	8003528 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003564:	bf00      	nop
 8003566:	bf00      	nop
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	200001f0 	.word	0x200001f0
 8003574:	2000021c 	.word	0x2000021c
 8003578:	20000204 	.word	0x20000204

0800357c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	334c      	adds	r3, #76	@ 0x4c
 8003588:	4618      	mov	r0, r3
 800358a:	f001 f8fd 	bl	8004788 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003592:	4618      	mov	r0, r3
 8003594:	f000 ffd0 	bl	8004538 <vPortFree>
			vPortFree( pxTCB );
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 ffcd 	bl	8004538 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800359e:	bf00      	nop
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
	...

080035a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035ae:	4b0c      	ldr	r3, [pc, #48]	@ (80035e0 <prvResetNextTaskUnblockTime+0x38>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d104      	bne.n	80035c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80035b8:	4b0a      	ldr	r3, [pc, #40]	@ (80035e4 <prvResetNextTaskUnblockTime+0x3c>)
 80035ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80035be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80035c0:	e008      	b.n	80035d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035c2:	4b07      	ldr	r3, [pc, #28]	@ (80035e0 <prvResetNextTaskUnblockTime+0x38>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	4a04      	ldr	r2, [pc, #16]	@ (80035e4 <prvResetNextTaskUnblockTime+0x3c>)
 80035d2:	6013      	str	r3, [r2, #0]
}
 80035d4:	bf00      	nop
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr
 80035e0:	200001d4 	.word	0x200001d4
 80035e4:	2000023c 	.word	0x2000023c

080035e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80035ee:	4b0b      	ldr	r3, [pc, #44]	@ (800361c <xTaskGetSchedulerState+0x34>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d102      	bne.n	80035fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80035f6:	2301      	movs	r3, #1
 80035f8:	607b      	str	r3, [r7, #4]
 80035fa:	e008      	b.n	800360e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035fc:	4b08      	ldr	r3, [pc, #32]	@ (8003620 <xTaskGetSchedulerState+0x38>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d102      	bne.n	800360a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003604:	2302      	movs	r3, #2
 8003606:	607b      	str	r3, [r7, #4]
 8003608:	e001      	b.n	800360e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800360a:	2300      	movs	r3, #0
 800360c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800360e:	687b      	ldr	r3, [r7, #4]
	}
 8003610:	4618      	mov	r0, r3
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr
 800361c:	20000228 	.word	0x20000228
 8003620:	20000244 	.word	0x20000244

08003624 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003630:	2300      	movs	r3, #0
 8003632:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d070      	beq.n	800371c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800363a:	4b3b      	ldr	r3, [pc, #236]	@ (8003728 <xTaskPriorityDisinherit+0x104>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	429a      	cmp	r2, r3
 8003642:	d00b      	beq.n	800365c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003648:	f383 8811 	msr	BASEPRI, r3
 800364c:	f3bf 8f6f 	isb	sy
 8003650:	f3bf 8f4f 	dsb	sy
 8003654:	60fb      	str	r3, [r7, #12]
}
 8003656:	bf00      	nop
 8003658:	bf00      	nop
 800365a:	e7fd      	b.n	8003658 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10b      	bne.n	800367c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003668:	f383 8811 	msr	BASEPRI, r3
 800366c:	f3bf 8f6f 	isb	sy
 8003670:	f3bf 8f4f 	dsb	sy
 8003674:	60bb      	str	r3, [r7, #8]
}
 8003676:	bf00      	nop
 8003678:	bf00      	nop
 800367a:	e7fd      	b.n	8003678 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003680:	1e5a      	subs	r2, r3, #1
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368e:	429a      	cmp	r2, r3
 8003690:	d044      	beq.n	800371c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003696:	2b00      	cmp	r3, #0
 8003698:	d140      	bne.n	800371c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	3304      	adds	r3, #4
 800369e:	4618      	mov	r0, r3
 80036a0:	f7fe fd0a 	bl	80020b8 <uxListRemove>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d115      	bne.n	80036d6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036ae:	491f      	ldr	r1, [pc, #124]	@ (800372c <xTaskPriorityDisinherit+0x108>)
 80036b0:	4613      	mov	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4413      	add	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	440b      	add	r3, r1
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10a      	bne.n	80036d6 <xTaskPriorityDisinherit+0xb2>
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c4:	2201      	movs	r2, #1
 80036c6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ca:	43da      	mvns	r2, r3
 80036cc:	4b18      	ldr	r3, [pc, #96]	@ (8003730 <xTaskPriorityDisinherit+0x10c>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4013      	ands	r3, r2
 80036d2:	4a17      	ldr	r2, [pc, #92]	@ (8003730 <xTaskPriorityDisinherit+0x10c>)
 80036d4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e2:	f1c3 0207 	rsb	r2, r3, #7
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ee:	2201      	movs	r2, #1
 80036f0:	409a      	lsls	r2, r3
 80036f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003730 <xTaskPriorityDisinherit+0x10c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003730 <xTaskPriorityDisinherit+0x10c>)
 80036fa:	6013      	str	r3, [r2, #0]
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003700:	4613      	mov	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	4413      	add	r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	4a08      	ldr	r2, [pc, #32]	@ (800372c <xTaskPriorityDisinherit+0x108>)
 800370a:	441a      	add	r2, r3
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	3304      	adds	r3, #4
 8003710:	4619      	mov	r1, r3
 8003712:	4610      	mov	r0, r2
 8003714:	f7fe fc73 	bl	8001ffe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003718:	2301      	movs	r3, #1
 800371a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800371c:	697b      	ldr	r3, [r7, #20]
	}
 800371e:	4618      	mov	r0, r3
 8003720:	3718      	adds	r7, #24
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	2000011c 	.word	0x2000011c
 800372c:	20000120 	.word	0x20000120
 8003730:	20000224 	.word	0x20000224

08003734 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800373e:	4b29      	ldr	r3, [pc, #164]	@ (80037e4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003744:	4b28      	ldr	r3, [pc, #160]	@ (80037e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	3304      	adds	r3, #4
 800374a:	4618      	mov	r0, r3
 800374c:	f7fe fcb4 	bl	80020b8 <uxListRemove>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10b      	bne.n	800376e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003756:	4b24      	ldr	r3, [pc, #144]	@ (80037e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800375c:	2201      	movs	r2, #1
 800375e:	fa02 f303 	lsl.w	r3, r2, r3
 8003762:	43da      	mvns	r2, r3
 8003764:	4b21      	ldr	r3, [pc, #132]	@ (80037ec <prvAddCurrentTaskToDelayedList+0xb8>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4013      	ands	r3, r2
 800376a:	4a20      	ldr	r2, [pc, #128]	@ (80037ec <prvAddCurrentTaskToDelayedList+0xb8>)
 800376c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003774:	d10a      	bne.n	800378c <prvAddCurrentTaskToDelayedList+0x58>
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d007      	beq.n	800378c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800377c:	4b1a      	ldr	r3, [pc, #104]	@ (80037e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	3304      	adds	r3, #4
 8003782:	4619      	mov	r1, r3
 8003784:	481a      	ldr	r0, [pc, #104]	@ (80037f0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003786:	f7fe fc3a 	bl	8001ffe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800378a:	e026      	b.n	80037da <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4413      	add	r3, r2
 8003792:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003794:	4b14      	ldr	r3, [pc, #80]	@ (80037e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68ba      	ldr	r2, [r7, #8]
 800379a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d209      	bcs.n	80037b8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037a4:	4b13      	ldr	r3, [pc, #76]	@ (80037f4 <prvAddCurrentTaskToDelayedList+0xc0>)
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	4b0f      	ldr	r3, [pc, #60]	@ (80037e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	3304      	adds	r3, #4
 80037ae:	4619      	mov	r1, r3
 80037b0:	4610      	mov	r0, r2
 80037b2:	f7fe fc48 	bl	8002046 <vListInsert>
}
 80037b6:	e010      	b.n	80037da <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037b8:	4b0f      	ldr	r3, [pc, #60]	@ (80037f8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	4b0a      	ldr	r3, [pc, #40]	@ (80037e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	3304      	adds	r3, #4
 80037c2:	4619      	mov	r1, r3
 80037c4:	4610      	mov	r0, r2
 80037c6:	f7fe fc3e 	bl	8002046 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80037ca:	4b0c      	ldr	r3, [pc, #48]	@ (80037fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68ba      	ldr	r2, [r7, #8]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d202      	bcs.n	80037da <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80037d4:	4a09      	ldr	r2, [pc, #36]	@ (80037fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	6013      	str	r3, [r2, #0]
}
 80037da:	bf00      	nop
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20000220 	.word	0x20000220
 80037e8:	2000011c 	.word	0x2000011c
 80037ec:	20000224 	.word	0x20000224
 80037f0:	20000208 	.word	0x20000208
 80037f4:	200001d8 	.word	0x200001d8
 80037f8:	200001d4 	.word	0x200001d4
 80037fc:	2000023c 	.word	0x2000023c

08003800 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8003806:	2300      	movs	r3, #0
 8003808:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800380a:	f000 fb3f 	bl	8003e8c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800380e:	4b12      	ldr	r3, [pc, #72]	@ (8003858 <xTimerCreateTimerTask+0x58>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00b      	beq.n	800382e <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8003816:	4b11      	ldr	r3, [pc, #68]	@ (800385c <xTimerCreateTimerTask+0x5c>)
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	2302      	movs	r3, #2
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	2300      	movs	r3, #0
 8003820:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003824:	490e      	ldr	r1, [pc, #56]	@ (8003860 <xTimerCreateTimerTask+0x60>)
 8003826:	480f      	ldr	r0, [pc, #60]	@ (8003864 <xTimerCreateTimerTask+0x64>)
 8003828:	f7ff f920 	bl	8002a6c <xTaskCreate>
 800382c:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d10b      	bne.n	800384c <xTimerCreateTimerTask+0x4c>
	__asm volatile
 8003834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003838:	f383 8811 	msr	BASEPRI, r3
 800383c:	f3bf 8f6f 	isb	sy
 8003840:	f3bf 8f4f 	dsb	sy
 8003844:	603b      	str	r3, [r7, #0]
}
 8003846:	bf00      	nop
 8003848:	bf00      	nop
 800384a:	e7fd      	b.n	8003848 <xTimerCreateTimerTask+0x48>
	return xReturn;
 800384c:	687b      	ldr	r3, [r7, #4]
}
 800384e:	4618      	mov	r0, r3
 8003850:	3708      	adds	r7, #8
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	20000278 	.word	0x20000278
 800385c:	2000027c 	.word	0x2000027c
 8003860:	080049a0 	.word	0x080049a0
 8003864:	08003a5d 	.word	0x08003a5d

08003868 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8003868:	b580      	push	{r7, lr}
 800386a:	b088      	sub	sp, #32
 800386c:	af02      	add	r7, sp, #8
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
 8003874:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8003876:	2028      	movs	r0, #40	@ 0x28
 8003878:	f000 fd90 	bl	800439c <pvPortMalloc>
 800387c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00d      	beq.n	80038a0 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	9301      	str	r3, [sp, #4]
 8003890:	6a3b      	ldr	r3, [r7, #32]
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	68b9      	ldr	r1, [r7, #8]
 800389a:	68f8      	ldr	r0, [r7, #12]
 800389c:	f000 f805 	bl	80038aa <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80038a0:	697b      	ldr	r3, [r7, #20]
	}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3718      	adds	r7, #24
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b086      	sub	sp, #24
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	60f8      	str	r0, [r7, #12]
 80038b2:	60b9      	str	r1, [r7, #8]
 80038b4:	607a      	str	r2, [r7, #4]
 80038b6:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d10b      	bne.n	80038d6 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 80038be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038c2:	f383 8811 	msr	BASEPRI, r3
 80038c6:	f3bf 8f6f 	isb	sy
 80038ca:	f3bf 8f4f 	dsb	sy
 80038ce:	617b      	str	r3, [r7, #20]
}
 80038d0:	bf00      	nop
 80038d2:	bf00      	nop
 80038d4:	e7fd      	b.n	80038d2 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80038d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d01e      	beq.n	800391a <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80038dc:	f000 fad6 	bl	8003e8c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80038e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80038e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e8:	68ba      	ldr	r2, [r7, #8]
 80038ea:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80038ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80038f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f4:	6a3a      	ldr	r2, [r7, #32]
 80038f6:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80038f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038fa:	3304      	adds	r3, #4
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7fe fb71 	bl	8001fe4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d008      	beq.n	800391a <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8003908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800390e:	f043 0304 	orr.w	r3, r3, #4
 8003912:	b2da      	uxtb	r2, r3
 8003914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003916:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800391a:	bf00      	nop
 800391c:	3718      	adds	r7, #24
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
	...

08003924 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b08a      	sub	sp, #40	@ 0x28
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
 8003930:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003932:	2300      	movs	r3, #0
 8003934:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10b      	bne.n	8003954 <xTimerGenericCommand+0x30>
	__asm volatile
 800393c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003940:	f383 8811 	msr	BASEPRI, r3
 8003944:	f3bf 8f6f 	isb	sy
 8003948:	f3bf 8f4f 	dsb	sy
 800394c:	623b      	str	r3, [r7, #32]
}
 800394e:	bf00      	nop
 8003950:	bf00      	nop
 8003952:	e7fd      	b.n	8003950 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003954:	4b19      	ldr	r3, [pc, #100]	@ (80039bc <xTimerGenericCommand+0x98>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d02a      	beq.n	80039b2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2b05      	cmp	r3, #5
 800396c:	dc18      	bgt.n	80039a0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800396e:	f7ff fe3b 	bl	80035e8 <xTaskGetSchedulerState>
 8003972:	4603      	mov	r3, r0
 8003974:	2b02      	cmp	r3, #2
 8003976:	d109      	bne.n	800398c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003978:	4b10      	ldr	r3, [pc, #64]	@ (80039bc <xTimerGenericCommand+0x98>)
 800397a:	6818      	ldr	r0, [r3, #0]
 800397c:	f107 0114 	add.w	r1, r7, #20
 8003980:	2300      	movs	r3, #0
 8003982:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003984:	f7fe fc82 	bl	800228c <xQueueGenericSend>
 8003988:	6278      	str	r0, [r7, #36]	@ 0x24
 800398a:	e012      	b.n	80039b2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800398c:	4b0b      	ldr	r3, [pc, #44]	@ (80039bc <xTimerGenericCommand+0x98>)
 800398e:	6818      	ldr	r0, [r3, #0]
 8003990:	f107 0114 	add.w	r1, r7, #20
 8003994:	2300      	movs	r3, #0
 8003996:	2200      	movs	r2, #0
 8003998:	f7fe fc78 	bl	800228c <xQueueGenericSend>
 800399c:	6278      	str	r0, [r7, #36]	@ 0x24
 800399e:	e008      	b.n	80039b2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80039a0:	4b06      	ldr	r3, [pc, #24]	@ (80039bc <xTimerGenericCommand+0x98>)
 80039a2:	6818      	ldr	r0, [r3, #0]
 80039a4:	f107 0114 	add.w	r1, r7, #20
 80039a8:	2300      	movs	r3, #0
 80039aa:	683a      	ldr	r2, [r7, #0]
 80039ac:	f7fe fd70 	bl	8002490 <xQueueGenericSendFromISR>
 80039b0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80039b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3728      	adds	r7, #40	@ 0x28
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	20000278 	.word	0x20000278

080039c0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b088      	sub	sp, #32
 80039c4:	af02      	add	r7, sp, #8
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039ca:	4b23      	ldr	r3, [pc, #140]	@ (8003a58 <prvProcessExpiredTimer+0x98>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	3304      	adds	r3, #4
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fe fb6d 	bl	80020b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80039e4:	f003 0304 	and.w	r3, r3, #4
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d023      	beq.n	8003a34 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	699a      	ldr	r2, [r3, #24]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	18d1      	adds	r1, r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	683a      	ldr	r2, [r7, #0]
 80039f8:	6978      	ldr	r0, [r7, #20]
 80039fa:	f000 f8d5 	bl	8003ba8 <prvInsertTimerInActiveList>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d020      	beq.n	8003a46 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003a04:	2300      	movs	r3, #0
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	2300      	movs	r3, #0
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	6978      	ldr	r0, [r7, #20]
 8003a10:	f7ff ff88 	bl	8003924 <xTimerGenericCommand>
 8003a14:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d114      	bne.n	8003a46 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8003a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a20:	f383 8811 	msr	BASEPRI, r3
 8003a24:	f3bf 8f6f 	isb	sy
 8003a28:	f3bf 8f4f 	dsb	sy
 8003a2c:	60fb      	str	r3, [r7, #12]
}
 8003a2e:	bf00      	nop
 8003a30:	bf00      	nop
 8003a32:	e7fd      	b.n	8003a30 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a3a:	f023 0301 	bic.w	r3, r3, #1
 8003a3e:	b2da      	uxtb	r2, r3
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	6978      	ldr	r0, [r7, #20]
 8003a4c:	4798      	blx	r3
}
 8003a4e:	bf00      	nop
 8003a50:	3718      	adds	r7, #24
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	20000270 	.word	0x20000270

08003a5c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003a64:	f107 0308 	add.w	r3, r7, #8
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f000 f859 	bl	8003b20 <prvGetNextExpireTime>
 8003a6e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	4619      	mov	r1, r3
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 f805 	bl	8003a84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003a7a:	f000 f8d7 	bl	8003c2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003a7e:	bf00      	nop
 8003a80:	e7f0      	b.n	8003a64 <prvTimerTask+0x8>
	...

08003a84 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003a8e:	f7ff f9c7 	bl	8002e20 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003a92:	f107 0308 	add.w	r3, r7, #8
 8003a96:	4618      	mov	r0, r3
 8003a98:	f000 f866 	bl	8003b68 <prvSampleTimeNow>
 8003a9c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d130      	bne.n	8003b06 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d10a      	bne.n	8003ac0 <prvProcessTimerOrBlockTask+0x3c>
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d806      	bhi.n	8003ac0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003ab2:	f7ff f9c3 	bl	8002e3c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003ab6:	68f9      	ldr	r1, [r7, #12]
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f7ff ff81 	bl	80039c0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003abe:	e024      	b.n	8003b0a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d008      	beq.n	8003ad8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003ac6:	4b13      	ldr	r3, [pc, #76]	@ (8003b14 <prvProcessTimerOrBlockTask+0x90>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <prvProcessTimerOrBlockTask+0x50>
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e000      	b.n	8003ad6 <prvProcessTimerOrBlockTask+0x52>
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8003b18 <prvProcessTimerOrBlockTask+0x94>)
 8003ada:	6818      	ldr	r0, [r3, #0]
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	f7fe ff8d 	bl	8002a04 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003aea:	f7ff f9a7 	bl	8002e3c <xTaskResumeAll>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d10a      	bne.n	8003b0a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003af4:	4b09      	ldr	r3, [pc, #36]	@ (8003b1c <prvProcessTimerOrBlockTask+0x98>)
 8003af6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	f3bf 8f4f 	dsb	sy
 8003b00:	f3bf 8f6f 	isb	sy
}
 8003b04:	e001      	b.n	8003b0a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003b06:	f7ff f999 	bl	8002e3c <xTaskResumeAll>
}
 8003b0a:	bf00      	nop
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	20000274 	.word	0x20000274
 8003b18:	20000278 	.word	0x20000278
 8003b1c:	e000ed04 	.word	0xe000ed04

08003b20 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003b28:	4b0e      	ldr	r3, [pc, #56]	@ (8003b64 <prvGetNextExpireTime+0x44>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <prvGetNextExpireTime+0x16>
 8003b32:	2201      	movs	r2, #1
 8003b34:	e000      	b.n	8003b38 <prvGetNextExpireTime+0x18>
 8003b36:	2200      	movs	r2, #0
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d105      	bne.n	8003b50 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003b44:	4b07      	ldr	r3, [pc, #28]	@ (8003b64 <prvGetNextExpireTime+0x44>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	60fb      	str	r3, [r7, #12]
 8003b4e:	e001      	b.n	8003b54 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003b50:	2300      	movs	r3, #0
 8003b52:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003b54:	68fb      	ldr	r3, [r7, #12]
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3714      	adds	r7, #20
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	20000270 	.word	0x20000270

08003b68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003b70:	f7ff fa02 	bl	8002f78 <xTaskGetTickCount>
 8003b74:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003b76:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba4 <prvSampleTimeNow+0x3c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d205      	bcs.n	8003b8c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003b80:	f000 f91e 	bl	8003dc0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	e002      	b.n	8003b92 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003b92:	4a04      	ldr	r2, [pc, #16]	@ (8003ba4 <prvSampleTimeNow+0x3c>)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003b98:	68fb      	ldr	r3, [r7, #12]
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	20000280 	.word	0x20000280

08003ba8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
 8003bb4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003bc6:	68ba      	ldr	r2, [r7, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d812      	bhi.n	8003bf4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	1ad2      	subs	r2, r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	699b      	ldr	r3, [r3, #24]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d302      	bcc.n	8003be2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	e01b      	b.n	8003c1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003be2:	4b10      	ldr	r3, [pc, #64]	@ (8003c24 <prvInsertTimerInActiveList+0x7c>)
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	3304      	adds	r3, #4
 8003bea:	4619      	mov	r1, r3
 8003bec:	4610      	mov	r0, r2
 8003bee:	f7fe fa2a 	bl	8002046 <vListInsert>
 8003bf2:	e012      	b.n	8003c1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d206      	bcs.n	8003c0a <prvInsertTimerInActiveList+0x62>
 8003bfc:	68ba      	ldr	r2, [r7, #8]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d302      	bcc.n	8003c0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003c04:	2301      	movs	r3, #1
 8003c06:	617b      	str	r3, [r7, #20]
 8003c08:	e007      	b.n	8003c1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003c0a:	4b07      	ldr	r3, [pc, #28]	@ (8003c28 <prvInsertTimerInActiveList+0x80>)
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	3304      	adds	r3, #4
 8003c12:	4619      	mov	r1, r3
 8003c14:	4610      	mov	r0, r2
 8003c16:	f7fe fa16 	bl	8002046 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003c1a:	697b      	ldr	r3, [r7, #20]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3718      	adds	r7, #24
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	20000274 	.word	0x20000274
 8003c28:	20000270 	.word	0x20000270

08003c2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b08c      	sub	sp, #48	@ 0x30
 8003c30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003c32:	e0b2      	b.n	8003d9a <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f2c0 80af 	blt.w	8003d9a <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d004      	beq.n	8003c52 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c4a:	3304      	adds	r3, #4
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7fe fa33 	bl	80020b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003c52:	1d3b      	adds	r3, r7, #4
 8003c54:	4618      	mov	r0, r3
 8003c56:	f7ff ff87 	bl	8003b68 <prvSampleTimeNow>
 8003c5a:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	2b09      	cmp	r3, #9
 8003c60:	f200 8098 	bhi.w	8003d94 <prvProcessReceivedCommands+0x168>
 8003c64:	a201      	add	r2, pc, #4	@ (adr r2, 8003c6c <prvProcessReceivedCommands+0x40>)
 8003c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6a:	bf00      	nop
 8003c6c:	08003c95 	.word	0x08003c95
 8003c70:	08003c95 	.word	0x08003c95
 8003c74:	08003c95 	.word	0x08003c95
 8003c78:	08003d0b 	.word	0x08003d0b
 8003c7c:	08003d1f 	.word	0x08003d1f
 8003c80:	08003d6b 	.word	0x08003d6b
 8003c84:	08003c95 	.word	0x08003c95
 8003c88:	08003c95 	.word	0x08003c95
 8003c8c:	08003d0b 	.word	0x08003d0b
 8003c90:	08003d1f 	.word	0x08003d1f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c96:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003c9a:	f043 0301 	orr.w	r3, r3, #1
 8003c9e:	b2da      	uxtb	r2, r3
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	18d1      	adds	r1, r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6a3a      	ldr	r2, [r7, #32]
 8003cb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003cb4:	f7ff ff78 	bl	8003ba8 <prvInsertTimerInActiveList>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d06c      	beq.n	8003d98 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003cc4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ccc:	f003 0304 	and.w	r3, r3, #4
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d061      	beq.n	8003d98 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	441a      	add	r2, r3
 8003cdc:	2300      	movs	r3, #0
 8003cde:	9300      	str	r3, [sp, #0]
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003ce6:	f7ff fe1d 	bl	8003924 <xTimerGenericCommand>
 8003cea:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d152      	bne.n	8003d98 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8003cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cf6:	f383 8811 	msr	BASEPRI, r3
 8003cfa:	f3bf 8f6f 	isb	sy
 8003cfe:	f3bf 8f4f 	dsb	sy
 8003d02:	61bb      	str	r3, [r7, #24]
}
 8003d04:	bf00      	nop
 8003d06:	bf00      	nop
 8003d08:	e7fd      	b.n	8003d06 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003d10:	f023 0301 	bic.w	r3, r3, #1
 8003d14:	b2da      	uxtb	r2, r3
 8003d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8003d1c:	e03d      	b.n	8003d9a <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d20:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d34:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10b      	bne.n	8003d56 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 8003d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d42:	f383 8811 	msr	BASEPRI, r3
 8003d46:	f3bf 8f6f 	isb	sy
 8003d4a:	f3bf 8f4f 	dsb	sy
 8003d4e:	617b      	str	r3, [r7, #20]
}
 8003d50:	bf00      	nop
 8003d52:	bf00      	nop
 8003d54:	e7fd      	b.n	8003d52 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d58:	699a      	ldr	r2, [r3, #24]
 8003d5a:	6a3b      	ldr	r3, [r7, #32]
 8003d5c:	18d1      	adds	r1, r2, r3
 8003d5e:	6a3b      	ldr	r3, [r7, #32]
 8003d60:	6a3a      	ldr	r2, [r7, #32]
 8003d62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d64:	f7ff ff20 	bl	8003ba8 <prvInsertTimerInActiveList>
					break;
 8003d68:	e017      	b.n	8003d9a <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d103      	bne.n	8003d80 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8003d78:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d7a:	f000 fbdd 	bl	8004538 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003d7e:	e00c      	b.n	8003d9a <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003d86:	f023 0301 	bic.w	r3, r3, #1
 8003d8a:	b2da      	uxtb	r2, r3
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8003d92:	e002      	b.n	8003d9a <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 8003d94:	bf00      	nop
 8003d96:	e000      	b.n	8003d9a <prvProcessReceivedCommands+0x16e>
					break;
 8003d98:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003d9a:	4b08      	ldr	r3, [pc, #32]	@ (8003dbc <prvProcessReceivedCommands+0x190>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f107 0108 	add.w	r1, r7, #8
 8003da2:	2200      	movs	r2, #0
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7fe fc11 	bl	80025cc <xQueueReceive>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f47f af41 	bne.w	8003c34 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003db2:	bf00      	nop
 8003db4:	bf00      	nop
 8003db6:	3728      	adds	r7, #40	@ 0x28
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	20000278 	.word	0x20000278

08003dc0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b088      	sub	sp, #32
 8003dc4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003dc6:	e049      	b.n	8003e5c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003dc8:	4b2e      	ldr	r3, [pc, #184]	@ (8003e84 <prvSwitchTimerLists+0xc4>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dd2:	4b2c      	ldr	r3, [pc, #176]	@ (8003e84 <prvSwitchTimerLists+0xc4>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	3304      	adds	r3, #4
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fe f969 	bl	80020b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d02f      	beq.n	8003e5c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	4413      	add	r3, r2
 8003e04:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d90e      	bls.n	8003e2c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	68fa      	ldr	r2, [r7, #12]
 8003e18:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8003e84 <prvSwitchTimerLists+0xc4>)
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	3304      	adds	r3, #4
 8003e22:	4619      	mov	r1, r3
 8003e24:	4610      	mov	r0, r2
 8003e26:	f7fe f90e 	bl	8002046 <vListInsert>
 8003e2a:	e017      	b.n	8003e5c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	2300      	movs	r3, #0
 8003e32:	693a      	ldr	r2, [r7, #16]
 8003e34:	2100      	movs	r1, #0
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f7ff fd74 	bl	8003924 <xTimerGenericCommand>
 8003e3c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10b      	bne.n	8003e5c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8003e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e48:	f383 8811 	msr	BASEPRI, r3
 8003e4c:	f3bf 8f6f 	isb	sy
 8003e50:	f3bf 8f4f 	dsb	sy
 8003e54:	603b      	str	r3, [r7, #0]
}
 8003e56:	bf00      	nop
 8003e58:	bf00      	nop
 8003e5a:	e7fd      	b.n	8003e58 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e5c:	4b09      	ldr	r3, [pc, #36]	@ (8003e84 <prvSwitchTimerLists+0xc4>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1b0      	bne.n	8003dc8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003e66:	4b07      	ldr	r3, [pc, #28]	@ (8003e84 <prvSwitchTimerLists+0xc4>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003e6c:	4b06      	ldr	r3, [pc, #24]	@ (8003e88 <prvSwitchTimerLists+0xc8>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a04      	ldr	r2, [pc, #16]	@ (8003e84 <prvSwitchTimerLists+0xc4>)
 8003e72:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003e74:	4a04      	ldr	r2, [pc, #16]	@ (8003e88 <prvSwitchTimerLists+0xc8>)
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	6013      	str	r3, [r2, #0]
}
 8003e7a:	bf00      	nop
 8003e7c:	3718      	adds	r7, #24
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	20000270 	.word	0x20000270
 8003e88:	20000274 	.word	0x20000274

08003e8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003e90:	f000 f962 	bl	8004158 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003e94:	4b12      	ldr	r3, [pc, #72]	@ (8003ee0 <prvCheckForValidListAndQueue+0x54>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d11d      	bne.n	8003ed8 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8003e9c:	4811      	ldr	r0, [pc, #68]	@ (8003ee4 <prvCheckForValidListAndQueue+0x58>)
 8003e9e:	f7fe f881 	bl	8001fa4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003ea2:	4811      	ldr	r0, [pc, #68]	@ (8003ee8 <prvCheckForValidListAndQueue+0x5c>)
 8003ea4:	f7fe f87e 	bl	8001fa4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003ea8:	4b10      	ldr	r3, [pc, #64]	@ (8003eec <prvCheckForValidListAndQueue+0x60>)
 8003eaa:	4a0e      	ldr	r2, [pc, #56]	@ (8003ee4 <prvCheckForValidListAndQueue+0x58>)
 8003eac:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003eae:	4b10      	ldr	r3, [pc, #64]	@ (8003ef0 <prvCheckForValidListAndQueue+0x64>)
 8003eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8003ee8 <prvCheckForValidListAndQueue+0x5c>)
 8003eb2:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	210c      	movs	r1, #12
 8003eb8:	200a      	movs	r0, #10
 8003eba:	f7fe f991 	bl	80021e0 <xQueueGenericCreate>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	4a07      	ldr	r2, [pc, #28]	@ (8003ee0 <prvCheckForValidListAndQueue+0x54>)
 8003ec2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003ec4:	4b06      	ldr	r3, [pc, #24]	@ (8003ee0 <prvCheckForValidListAndQueue+0x54>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d005      	beq.n	8003ed8 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003ecc:	4b04      	ldr	r3, [pc, #16]	@ (8003ee0 <prvCheckForValidListAndQueue+0x54>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4908      	ldr	r1, [pc, #32]	@ (8003ef4 <prvCheckForValidListAndQueue+0x68>)
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7fe fd6c 	bl	80029b0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003ed8:	f000 f970 	bl	80041bc <vPortExitCritical>
}
 8003edc:	bf00      	nop
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	20000278 	.word	0x20000278
 8003ee4:	20000248 	.word	0x20000248
 8003ee8:	2000025c 	.word	0x2000025c
 8003eec:	20000270 	.word	0x20000270
 8003ef0:	20000274 	.word	0x20000274
 8003ef4:	080049a8 	.word	0x080049a8

08003ef8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	3b04      	subs	r3, #4
 8003f08:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003f10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	3b04      	subs	r3, #4
 8003f16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	f023 0201 	bic.w	r2, r3, #1
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	3b04      	subs	r3, #4
 8003f26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003f28:	4a0c      	ldr	r2, [pc, #48]	@ (8003f5c <pxPortInitialiseStack+0x64>)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	3b14      	subs	r3, #20
 8003f32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	3b04      	subs	r3, #4
 8003f3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f06f 0202 	mvn.w	r2, #2
 8003f46:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	3b20      	subs	r3, #32
 8003f4c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3714      	adds	r7, #20
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	08003f61 	.word	0x08003f61

08003f60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003f66:	2300      	movs	r3, #0
 8003f68:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003f6a:	4b13      	ldr	r3, [pc, #76]	@ (8003fb8 <prvTaskExitError+0x58>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f72:	d00b      	beq.n	8003f8c <prvTaskExitError+0x2c>
	__asm volatile
 8003f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f78:	f383 8811 	msr	BASEPRI, r3
 8003f7c:	f3bf 8f6f 	isb	sy
 8003f80:	f3bf 8f4f 	dsb	sy
 8003f84:	60fb      	str	r3, [r7, #12]
}
 8003f86:	bf00      	nop
 8003f88:	bf00      	nop
 8003f8a:	e7fd      	b.n	8003f88 <prvTaskExitError+0x28>
	__asm volatile
 8003f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f90:	f383 8811 	msr	BASEPRI, r3
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	f3bf 8f4f 	dsb	sy
 8003f9c:	60bb      	str	r3, [r7, #8]
}
 8003f9e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003fa0:	bf00      	nop
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0fc      	beq.n	8003fa2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003fa8:	bf00      	nop
 8003faa:	bf00      	nop
 8003fac:	3714      	adds	r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	2000000c 	.word	0x2000000c
 8003fbc:	00000000 	.word	0x00000000

08003fc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003fc0:	4b07      	ldr	r3, [pc, #28]	@ (8003fe0 <pxCurrentTCBConst2>)
 8003fc2:	6819      	ldr	r1, [r3, #0]
 8003fc4:	6808      	ldr	r0, [r1, #0]
 8003fc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fca:	f380 8809 	msr	PSP, r0
 8003fce:	f3bf 8f6f 	isb	sy
 8003fd2:	f04f 0000 	mov.w	r0, #0
 8003fd6:	f380 8811 	msr	BASEPRI, r0
 8003fda:	4770      	bx	lr
 8003fdc:	f3af 8000 	nop.w

08003fe0 <pxCurrentTCBConst2>:
 8003fe0:	2000011c 	.word	0x2000011c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003fe4:	bf00      	nop
 8003fe6:	bf00      	nop

08003fe8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003fe8:	4808      	ldr	r0, [pc, #32]	@ (800400c <prvPortStartFirstTask+0x24>)
 8003fea:	6800      	ldr	r0, [r0, #0]
 8003fec:	6800      	ldr	r0, [r0, #0]
 8003fee:	f380 8808 	msr	MSP, r0
 8003ff2:	f04f 0000 	mov.w	r0, #0
 8003ff6:	f380 8814 	msr	CONTROL, r0
 8003ffa:	b662      	cpsie	i
 8003ffc:	b661      	cpsie	f
 8003ffe:	f3bf 8f4f 	dsb	sy
 8004002:	f3bf 8f6f 	isb	sy
 8004006:	df00      	svc	0
 8004008:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800400a:	bf00      	nop
 800400c:	e000ed08 	.word	0xe000ed08

08004010 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004016:	4b47      	ldr	r3, [pc, #284]	@ (8004134 <xPortStartScheduler+0x124>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a47      	ldr	r2, [pc, #284]	@ (8004138 <xPortStartScheduler+0x128>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d10b      	bne.n	8004038 <xPortStartScheduler+0x28>
	__asm volatile
 8004020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004024:	f383 8811 	msr	BASEPRI, r3
 8004028:	f3bf 8f6f 	isb	sy
 800402c:	f3bf 8f4f 	dsb	sy
 8004030:	60fb      	str	r3, [r7, #12]
}
 8004032:	bf00      	nop
 8004034:	bf00      	nop
 8004036:	e7fd      	b.n	8004034 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004038:	4b3e      	ldr	r3, [pc, #248]	@ (8004134 <xPortStartScheduler+0x124>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a3f      	ldr	r2, [pc, #252]	@ (800413c <xPortStartScheduler+0x12c>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d10b      	bne.n	800405a <xPortStartScheduler+0x4a>
	__asm volatile
 8004042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004046:	f383 8811 	msr	BASEPRI, r3
 800404a:	f3bf 8f6f 	isb	sy
 800404e:	f3bf 8f4f 	dsb	sy
 8004052:	613b      	str	r3, [r7, #16]
}
 8004054:	bf00      	nop
 8004056:	bf00      	nop
 8004058:	e7fd      	b.n	8004056 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800405a:	4b39      	ldr	r3, [pc, #228]	@ (8004140 <xPortStartScheduler+0x130>)
 800405c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	b2db      	uxtb	r3, r3
 8004064:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	22ff      	movs	r2, #255	@ 0xff
 800406a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	b2db      	uxtb	r3, r3
 8004072:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004074:	78fb      	ldrb	r3, [r7, #3]
 8004076:	b2db      	uxtb	r3, r3
 8004078:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800407c:	b2da      	uxtb	r2, r3
 800407e:	4b31      	ldr	r3, [pc, #196]	@ (8004144 <xPortStartScheduler+0x134>)
 8004080:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004082:	4b31      	ldr	r3, [pc, #196]	@ (8004148 <xPortStartScheduler+0x138>)
 8004084:	2207      	movs	r2, #7
 8004086:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004088:	e009      	b.n	800409e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800408a:	4b2f      	ldr	r3, [pc, #188]	@ (8004148 <xPortStartScheduler+0x138>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3b01      	subs	r3, #1
 8004090:	4a2d      	ldr	r2, [pc, #180]	@ (8004148 <xPortStartScheduler+0x138>)
 8004092:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004094:	78fb      	ldrb	r3, [r7, #3]
 8004096:	b2db      	uxtb	r3, r3
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	b2db      	uxtb	r3, r3
 800409c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800409e:	78fb      	ldrb	r3, [r7, #3]
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040a6:	2b80      	cmp	r3, #128	@ 0x80
 80040a8:	d0ef      	beq.n	800408a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80040aa:	4b27      	ldr	r3, [pc, #156]	@ (8004148 <xPortStartScheduler+0x138>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f1c3 0307 	rsb	r3, r3, #7
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	d00b      	beq.n	80040ce <xPortStartScheduler+0xbe>
	__asm volatile
 80040b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ba:	f383 8811 	msr	BASEPRI, r3
 80040be:	f3bf 8f6f 	isb	sy
 80040c2:	f3bf 8f4f 	dsb	sy
 80040c6:	60bb      	str	r3, [r7, #8]
}
 80040c8:	bf00      	nop
 80040ca:	bf00      	nop
 80040cc:	e7fd      	b.n	80040ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80040ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004148 <xPortStartScheduler+0x138>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	021b      	lsls	r3, r3, #8
 80040d4:	4a1c      	ldr	r2, [pc, #112]	@ (8004148 <xPortStartScheduler+0x138>)
 80040d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80040d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004148 <xPortStartScheduler+0x138>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80040e0:	4a19      	ldr	r2, [pc, #100]	@ (8004148 <xPortStartScheduler+0x138>)
 80040e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80040ec:	4b17      	ldr	r3, [pc, #92]	@ (800414c <xPortStartScheduler+0x13c>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a16      	ldr	r2, [pc, #88]	@ (800414c <xPortStartScheduler+0x13c>)
 80040f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80040f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80040f8:	4b14      	ldr	r3, [pc, #80]	@ (800414c <xPortStartScheduler+0x13c>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a13      	ldr	r2, [pc, #76]	@ (800414c <xPortStartScheduler+0x13c>)
 80040fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004102:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004104:	f000 f8da 	bl	80042bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004108:	4b11      	ldr	r3, [pc, #68]	@ (8004150 <xPortStartScheduler+0x140>)
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800410e:	f000 f8f9 	bl	8004304 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004112:	4b10      	ldr	r3, [pc, #64]	@ (8004154 <xPortStartScheduler+0x144>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a0f      	ldr	r2, [pc, #60]	@ (8004154 <xPortStartScheduler+0x144>)
 8004118:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800411c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800411e:	f7ff ff63 	bl	8003fe8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004122:	f7ff f805 	bl	8003130 <vTaskSwitchContext>
	prvTaskExitError();
 8004126:	f7ff ff1b 	bl	8003f60 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	e000ed00 	.word	0xe000ed00
 8004138:	410fc271 	.word	0x410fc271
 800413c:	410fc270 	.word	0x410fc270
 8004140:	e000e400 	.word	0xe000e400
 8004144:	20000284 	.word	0x20000284
 8004148:	20000288 	.word	0x20000288
 800414c:	e000ed20 	.word	0xe000ed20
 8004150:	2000000c 	.word	0x2000000c
 8004154:	e000ef34 	.word	0xe000ef34

08004158 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
	__asm volatile
 800415e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004162:	f383 8811 	msr	BASEPRI, r3
 8004166:	f3bf 8f6f 	isb	sy
 800416a:	f3bf 8f4f 	dsb	sy
 800416e:	607b      	str	r3, [r7, #4]
}
 8004170:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004172:	4b10      	ldr	r3, [pc, #64]	@ (80041b4 <vPortEnterCritical+0x5c>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	3301      	adds	r3, #1
 8004178:	4a0e      	ldr	r2, [pc, #56]	@ (80041b4 <vPortEnterCritical+0x5c>)
 800417a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800417c:	4b0d      	ldr	r3, [pc, #52]	@ (80041b4 <vPortEnterCritical+0x5c>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d110      	bne.n	80041a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004184:	4b0c      	ldr	r3, [pc, #48]	@ (80041b8 <vPortEnterCritical+0x60>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	b2db      	uxtb	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00b      	beq.n	80041a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800418e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004192:	f383 8811 	msr	BASEPRI, r3
 8004196:	f3bf 8f6f 	isb	sy
 800419a:	f3bf 8f4f 	dsb	sy
 800419e:	603b      	str	r3, [r7, #0]
}
 80041a0:	bf00      	nop
 80041a2:	bf00      	nop
 80041a4:	e7fd      	b.n	80041a2 <vPortEnterCritical+0x4a>
	}
}
 80041a6:	bf00      	nop
 80041a8:	370c      	adds	r7, #12
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	2000000c 	.word	0x2000000c
 80041b8:	e000ed04 	.word	0xe000ed04

080041bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80041c2:	4b12      	ldr	r3, [pc, #72]	@ (800420c <vPortExitCritical+0x50>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10b      	bne.n	80041e2 <vPortExitCritical+0x26>
	__asm volatile
 80041ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ce:	f383 8811 	msr	BASEPRI, r3
 80041d2:	f3bf 8f6f 	isb	sy
 80041d6:	f3bf 8f4f 	dsb	sy
 80041da:	607b      	str	r3, [r7, #4]
}
 80041dc:	bf00      	nop
 80041de:	bf00      	nop
 80041e0:	e7fd      	b.n	80041de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80041e2:	4b0a      	ldr	r3, [pc, #40]	@ (800420c <vPortExitCritical+0x50>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	4a08      	ldr	r2, [pc, #32]	@ (800420c <vPortExitCritical+0x50>)
 80041ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80041ec:	4b07      	ldr	r3, [pc, #28]	@ (800420c <vPortExitCritical+0x50>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d105      	bne.n	8004200 <vPortExitCritical+0x44>
 80041f4:	2300      	movs	r3, #0
 80041f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	f383 8811 	msr	BASEPRI, r3
}
 80041fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr
 800420c:	2000000c 	.word	0x2000000c

08004210 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004210:	f3ef 8009 	mrs	r0, PSP
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	4b15      	ldr	r3, [pc, #84]	@ (8004270 <pxCurrentTCBConst>)
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	f01e 0f10 	tst.w	lr, #16
 8004220:	bf08      	it	eq
 8004222:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004226:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800422a:	6010      	str	r0, [r2, #0]
 800422c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004230:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004234:	f380 8811 	msr	BASEPRI, r0
 8004238:	f3bf 8f4f 	dsb	sy
 800423c:	f3bf 8f6f 	isb	sy
 8004240:	f7fe ff76 	bl	8003130 <vTaskSwitchContext>
 8004244:	f04f 0000 	mov.w	r0, #0
 8004248:	f380 8811 	msr	BASEPRI, r0
 800424c:	bc09      	pop	{r0, r3}
 800424e:	6819      	ldr	r1, [r3, #0]
 8004250:	6808      	ldr	r0, [r1, #0]
 8004252:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004256:	f01e 0f10 	tst.w	lr, #16
 800425a:	bf08      	it	eq
 800425c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004260:	f380 8809 	msr	PSP, r0
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	f3af 8000 	nop.w

08004270 <pxCurrentTCBConst>:
 8004270:	2000011c 	.word	0x2000011c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004274:	bf00      	nop
 8004276:	bf00      	nop

08004278 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
	__asm volatile
 800427e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004282:	f383 8811 	msr	BASEPRI, r3
 8004286:	f3bf 8f6f 	isb	sy
 800428a:	f3bf 8f4f 	dsb	sy
 800428e:	607b      	str	r3, [r7, #4]
}
 8004290:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004292:	f7fe fe93 	bl	8002fbc <xTaskIncrementTick>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d003      	beq.n	80042a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800429c:	4b06      	ldr	r3, [pc, #24]	@ (80042b8 <SysTick_Handler+0x40>)
 800429e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042a2:	601a      	str	r2, [r3, #0]
 80042a4:	2300      	movs	r3, #0
 80042a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	f383 8811 	msr	BASEPRI, r3
}
 80042ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80042b0:	bf00      	nop
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	e000ed04 	.word	0xe000ed04

080042bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80042c0:	4b0b      	ldr	r3, [pc, #44]	@ (80042f0 <vPortSetupTimerInterrupt+0x34>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80042c6:	4b0b      	ldr	r3, [pc, #44]	@ (80042f4 <vPortSetupTimerInterrupt+0x38>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80042cc:	4b0a      	ldr	r3, [pc, #40]	@ (80042f8 <vPortSetupTimerInterrupt+0x3c>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a0a      	ldr	r2, [pc, #40]	@ (80042fc <vPortSetupTimerInterrupt+0x40>)
 80042d2:	fba2 2303 	umull	r2, r3, r2, r3
 80042d6:	099b      	lsrs	r3, r3, #6
 80042d8:	4a09      	ldr	r2, [pc, #36]	@ (8004300 <vPortSetupTimerInterrupt+0x44>)
 80042da:	3b01      	subs	r3, #1
 80042dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80042de:	4b04      	ldr	r3, [pc, #16]	@ (80042f0 <vPortSetupTimerInterrupt+0x34>)
 80042e0:	2207      	movs	r2, #7
 80042e2:	601a      	str	r2, [r3, #0]
}
 80042e4:	bf00      	nop
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	e000e010 	.word	0xe000e010
 80042f4:	e000e018 	.word	0xe000e018
 80042f8:	20000000 	.word	0x20000000
 80042fc:	10624dd3 	.word	0x10624dd3
 8004300:	e000e014 	.word	0xe000e014

08004304 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004304:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004314 <vPortEnableVFP+0x10>
 8004308:	6801      	ldr	r1, [r0, #0]
 800430a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800430e:	6001      	str	r1, [r0, #0]
 8004310:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004312:	bf00      	nop
 8004314:	e000ed88 	.word	0xe000ed88

08004318 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800431e:	f3ef 8305 	mrs	r3, IPSR
 8004322:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2b0f      	cmp	r3, #15
 8004328:	d915      	bls.n	8004356 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800432a:	4a18      	ldr	r2, [pc, #96]	@ (800438c <vPortValidateInterruptPriority+0x74>)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	4413      	add	r3, r2
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004334:	4b16      	ldr	r3, [pc, #88]	@ (8004390 <vPortValidateInterruptPriority+0x78>)
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	7afa      	ldrb	r2, [r7, #11]
 800433a:	429a      	cmp	r2, r3
 800433c:	d20b      	bcs.n	8004356 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800433e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004342:	f383 8811 	msr	BASEPRI, r3
 8004346:	f3bf 8f6f 	isb	sy
 800434a:	f3bf 8f4f 	dsb	sy
 800434e:	607b      	str	r3, [r7, #4]
}
 8004350:	bf00      	nop
 8004352:	bf00      	nop
 8004354:	e7fd      	b.n	8004352 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004356:	4b0f      	ldr	r3, [pc, #60]	@ (8004394 <vPortValidateInterruptPriority+0x7c>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800435e:	4b0e      	ldr	r3, [pc, #56]	@ (8004398 <vPortValidateInterruptPriority+0x80>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	d90b      	bls.n	800437e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800436a:	f383 8811 	msr	BASEPRI, r3
 800436e:	f3bf 8f6f 	isb	sy
 8004372:	f3bf 8f4f 	dsb	sy
 8004376:	603b      	str	r3, [r7, #0]
}
 8004378:	bf00      	nop
 800437a:	bf00      	nop
 800437c:	e7fd      	b.n	800437a <vPortValidateInterruptPriority+0x62>
	}
 800437e:	bf00      	nop
 8004380:	3714      	adds	r7, #20
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	e000e3f0 	.word	0xe000e3f0
 8004390:	20000284 	.word	0x20000284
 8004394:	e000ed0c 	.word	0xe000ed0c
 8004398:	20000288 	.word	0x20000288

0800439c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b08a      	sub	sp, #40	@ 0x28
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80043a4:	2300      	movs	r3, #0
 80043a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80043a8:	f7fe fd3a 	bl	8002e20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80043ac:	4b5c      	ldr	r3, [pc, #368]	@ (8004520 <pvPortMalloc+0x184>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d101      	bne.n	80043b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80043b4:	f000 f924 	bl	8004600 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80043b8:	4b5a      	ldr	r3, [pc, #360]	@ (8004524 <pvPortMalloc+0x188>)
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4013      	ands	r3, r2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f040 8095 	bne.w	80044f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d01e      	beq.n	800440a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80043cc:	2208      	movs	r2, #8
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4413      	add	r3, r2
 80043d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f003 0307 	and.w	r3, r3, #7
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d015      	beq.n	800440a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f023 0307 	bic.w	r3, r3, #7
 80043e4:	3308      	adds	r3, #8
 80043e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00b      	beq.n	800440a <pvPortMalloc+0x6e>
	__asm volatile
 80043f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	617b      	str	r3, [r7, #20]
}
 8004404:	bf00      	nop
 8004406:	bf00      	nop
 8004408:	e7fd      	b.n	8004406 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d06f      	beq.n	80044f0 <pvPortMalloc+0x154>
 8004410:	4b45      	ldr	r3, [pc, #276]	@ (8004528 <pvPortMalloc+0x18c>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	429a      	cmp	r2, r3
 8004418:	d86a      	bhi.n	80044f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800441a:	4b44      	ldr	r3, [pc, #272]	@ (800452c <pvPortMalloc+0x190>)
 800441c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800441e:	4b43      	ldr	r3, [pc, #268]	@ (800452c <pvPortMalloc+0x190>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004424:	e004      	b.n	8004430 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800442a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	429a      	cmp	r2, r3
 8004438:	d903      	bls.n	8004442 <pvPortMalloc+0xa6>
 800443a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d1f1      	bne.n	8004426 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004442:	4b37      	ldr	r3, [pc, #220]	@ (8004520 <pvPortMalloc+0x184>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004448:	429a      	cmp	r2, r3
 800444a:	d051      	beq.n	80044f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800444c:	6a3b      	ldr	r3, [r7, #32]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	2208      	movs	r2, #8
 8004452:	4413      	add	r3, r2
 8004454:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	6a3b      	ldr	r3, [r7, #32]
 800445c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800445e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004460:	685a      	ldr	r2, [r3, #4]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	1ad2      	subs	r2, r2, r3
 8004466:	2308      	movs	r3, #8
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	429a      	cmp	r2, r3
 800446c:	d920      	bls.n	80044b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800446e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4413      	add	r3, r2
 8004474:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	f003 0307 	and.w	r3, r3, #7
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00b      	beq.n	8004498 <pvPortMalloc+0xfc>
	__asm volatile
 8004480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004484:	f383 8811 	msr	BASEPRI, r3
 8004488:	f3bf 8f6f 	isb	sy
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	613b      	str	r3, [r7, #16]
}
 8004492:	bf00      	nop
 8004494:	bf00      	nop
 8004496:	e7fd      	b.n	8004494 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	1ad2      	subs	r2, r2, r3
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80044a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80044aa:	69b8      	ldr	r0, [r7, #24]
 80044ac:	f000 f90a 	bl	80046c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80044b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004528 <pvPortMalloc+0x18c>)
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	4a1b      	ldr	r2, [pc, #108]	@ (8004528 <pvPortMalloc+0x18c>)
 80044bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80044be:	4b1a      	ldr	r3, [pc, #104]	@ (8004528 <pvPortMalloc+0x18c>)
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	4b1b      	ldr	r3, [pc, #108]	@ (8004530 <pvPortMalloc+0x194>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d203      	bcs.n	80044d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80044ca:	4b17      	ldr	r3, [pc, #92]	@ (8004528 <pvPortMalloc+0x18c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a18      	ldr	r2, [pc, #96]	@ (8004530 <pvPortMalloc+0x194>)
 80044d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80044d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	4b13      	ldr	r3, [pc, #76]	@ (8004524 <pvPortMalloc+0x188>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	431a      	orrs	r2, r3
 80044dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80044e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e2:	2200      	movs	r2, #0
 80044e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80044e6:	4b13      	ldr	r3, [pc, #76]	@ (8004534 <pvPortMalloc+0x198>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	3301      	adds	r3, #1
 80044ec:	4a11      	ldr	r2, [pc, #68]	@ (8004534 <pvPortMalloc+0x198>)
 80044ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80044f0:	f7fe fca4 	bl	8002e3c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	f003 0307 	and.w	r3, r3, #7
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00b      	beq.n	8004516 <pvPortMalloc+0x17a>
	__asm volatile
 80044fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004502:	f383 8811 	msr	BASEPRI, r3
 8004506:	f3bf 8f6f 	isb	sy
 800450a:	f3bf 8f4f 	dsb	sy
 800450e:	60fb      	str	r3, [r7, #12]
}
 8004510:	bf00      	nop
 8004512:	bf00      	nop
 8004514:	e7fd      	b.n	8004512 <pvPortMalloc+0x176>
	return pvReturn;
 8004516:	69fb      	ldr	r3, [r7, #28]
}
 8004518:	4618      	mov	r0, r3
 800451a:	3728      	adds	r7, #40	@ 0x28
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	20003294 	.word	0x20003294
 8004524:	200032a8 	.word	0x200032a8
 8004528:	20003298 	.word	0x20003298
 800452c:	2000328c 	.word	0x2000328c
 8004530:	2000329c 	.word	0x2000329c
 8004534:	200032a0 	.word	0x200032a0

08004538 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d04f      	beq.n	80045ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800454a:	2308      	movs	r3, #8
 800454c:	425b      	negs	r3, r3
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	4413      	add	r3, r2
 8004552:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	4b25      	ldr	r3, [pc, #148]	@ (80045f4 <vPortFree+0xbc>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4013      	ands	r3, r2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d10b      	bne.n	800457e <vPortFree+0x46>
	__asm volatile
 8004566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800456a:	f383 8811 	msr	BASEPRI, r3
 800456e:	f3bf 8f6f 	isb	sy
 8004572:	f3bf 8f4f 	dsb	sy
 8004576:	60fb      	str	r3, [r7, #12]
}
 8004578:	bf00      	nop
 800457a:	bf00      	nop
 800457c:	e7fd      	b.n	800457a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00b      	beq.n	800459e <vPortFree+0x66>
	__asm volatile
 8004586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800458a:	f383 8811 	msr	BASEPRI, r3
 800458e:	f3bf 8f6f 	isb	sy
 8004592:	f3bf 8f4f 	dsb	sy
 8004596:	60bb      	str	r3, [r7, #8]
}
 8004598:	bf00      	nop
 800459a:	bf00      	nop
 800459c:	e7fd      	b.n	800459a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	4b14      	ldr	r3, [pc, #80]	@ (80045f4 <vPortFree+0xbc>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4013      	ands	r3, r2
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d01e      	beq.n	80045ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d11a      	bne.n	80045ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	685a      	ldr	r2, [r3, #4]
 80045b8:	4b0e      	ldr	r3, [pc, #56]	@ (80045f4 <vPortFree+0xbc>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	43db      	mvns	r3, r3
 80045be:	401a      	ands	r2, r3
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80045c4:	f7fe fc2c 	bl	8002e20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	4b0a      	ldr	r3, [pc, #40]	@ (80045f8 <vPortFree+0xc0>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4413      	add	r3, r2
 80045d2:	4a09      	ldr	r2, [pc, #36]	@ (80045f8 <vPortFree+0xc0>)
 80045d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80045d6:	6938      	ldr	r0, [r7, #16]
 80045d8:	f000 f874 	bl	80046c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80045dc:	4b07      	ldr	r3, [pc, #28]	@ (80045fc <vPortFree+0xc4>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	3301      	adds	r3, #1
 80045e2:	4a06      	ldr	r2, [pc, #24]	@ (80045fc <vPortFree+0xc4>)
 80045e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80045e6:	f7fe fc29 	bl	8002e3c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80045ea:	bf00      	nop
 80045ec:	3718      	adds	r7, #24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	200032a8 	.word	0x200032a8
 80045f8:	20003298 	.word	0x20003298
 80045fc:	200032a4 	.word	0x200032a4

08004600 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004606:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800460a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800460c:	4b27      	ldr	r3, [pc, #156]	@ (80046ac <prvHeapInit+0xac>)
 800460e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00c      	beq.n	8004634 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	3307      	adds	r3, #7
 800461e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f023 0307 	bic.w	r3, r3, #7
 8004626:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	4a1f      	ldr	r2, [pc, #124]	@ (80046ac <prvHeapInit+0xac>)
 8004630:	4413      	add	r3, r2
 8004632:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004638:	4a1d      	ldr	r2, [pc, #116]	@ (80046b0 <prvHeapInit+0xb0>)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800463e:	4b1c      	ldr	r3, [pc, #112]	@ (80046b0 <prvHeapInit+0xb0>)
 8004640:	2200      	movs	r2, #0
 8004642:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68ba      	ldr	r2, [r7, #8]
 8004648:	4413      	add	r3, r2
 800464a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800464c:	2208      	movs	r2, #8
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	1a9b      	subs	r3, r3, r2
 8004652:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f023 0307 	bic.w	r3, r3, #7
 800465a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	4a15      	ldr	r2, [pc, #84]	@ (80046b4 <prvHeapInit+0xb4>)
 8004660:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004662:	4b14      	ldr	r3, [pc, #80]	@ (80046b4 <prvHeapInit+0xb4>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2200      	movs	r2, #0
 8004668:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800466a:	4b12      	ldr	r3, [pc, #72]	@ (80046b4 <prvHeapInit+0xb4>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2200      	movs	r2, #0
 8004670:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	1ad2      	subs	r2, r2, r3
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004680:	4b0c      	ldr	r3, [pc, #48]	@ (80046b4 <prvHeapInit+0xb4>)
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	4a0a      	ldr	r2, [pc, #40]	@ (80046b8 <prvHeapInit+0xb8>)
 800468e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	4a09      	ldr	r2, [pc, #36]	@ (80046bc <prvHeapInit+0xbc>)
 8004696:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004698:	4b09      	ldr	r3, [pc, #36]	@ (80046c0 <prvHeapInit+0xc0>)
 800469a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800469e:	601a      	str	r2, [r3, #0]
}
 80046a0:	bf00      	nop
 80046a2:	3714      	adds	r7, #20
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	2000028c 	.word	0x2000028c
 80046b0:	2000328c 	.word	0x2000328c
 80046b4:	20003294 	.word	0x20003294
 80046b8:	2000329c 	.word	0x2000329c
 80046bc:	20003298 	.word	0x20003298
 80046c0:	200032a8 	.word	0x200032a8

080046c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80046cc:	4b28      	ldr	r3, [pc, #160]	@ (8004770 <prvInsertBlockIntoFreeList+0xac>)
 80046ce:	60fb      	str	r3, [r7, #12]
 80046d0:	e002      	b.n	80046d8 <prvInsertBlockIntoFreeList+0x14>
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	60fb      	str	r3, [r7, #12]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d8f7      	bhi.n	80046d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	4413      	add	r3, r2
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d108      	bne.n	8004706 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	441a      	add	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	441a      	add	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	429a      	cmp	r2, r3
 8004718:	d118      	bne.n	800474c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	4b15      	ldr	r3, [pc, #84]	@ (8004774 <prvInsertBlockIntoFreeList+0xb0>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	429a      	cmp	r2, r3
 8004724:	d00d      	beq.n	8004742 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685a      	ldr	r2, [r3, #4]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	441a      	add	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	601a      	str	r2, [r3, #0]
 8004740:	e008      	b.n	8004754 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004742:	4b0c      	ldr	r3, [pc, #48]	@ (8004774 <prvInsertBlockIntoFreeList+0xb0>)
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	e003      	b.n	8004754 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	429a      	cmp	r2, r3
 800475a:	d002      	beq.n	8004762 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004762:	bf00      	nop
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	2000328c 	.word	0x2000328c
 8004774:	20003294 	.word	0x20003294

08004778 <memset>:
 8004778:	4402      	add	r2, r0
 800477a:	4603      	mov	r3, r0
 800477c:	4293      	cmp	r3, r2
 800477e:	d100      	bne.n	8004782 <memset+0xa>
 8004780:	4770      	bx	lr
 8004782:	f803 1b01 	strb.w	r1, [r3], #1
 8004786:	e7f9      	b.n	800477c <memset+0x4>

08004788 <_reclaim_reent>:
 8004788:	4b2d      	ldr	r3, [pc, #180]	@ (8004840 <_reclaim_reent+0xb8>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4283      	cmp	r3, r0
 800478e:	b570      	push	{r4, r5, r6, lr}
 8004790:	4604      	mov	r4, r0
 8004792:	d053      	beq.n	800483c <_reclaim_reent+0xb4>
 8004794:	69c3      	ldr	r3, [r0, #28]
 8004796:	b31b      	cbz	r3, 80047e0 <_reclaim_reent+0x58>
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	b163      	cbz	r3, 80047b6 <_reclaim_reent+0x2e>
 800479c:	2500      	movs	r5, #0
 800479e:	69e3      	ldr	r3, [r4, #28]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	5959      	ldr	r1, [r3, r5]
 80047a4:	b9b1      	cbnz	r1, 80047d4 <_reclaim_reent+0x4c>
 80047a6:	3504      	adds	r5, #4
 80047a8:	2d80      	cmp	r5, #128	@ 0x80
 80047aa:	d1f8      	bne.n	800479e <_reclaim_reent+0x16>
 80047ac:	69e3      	ldr	r3, [r4, #28]
 80047ae:	4620      	mov	r0, r4
 80047b0:	68d9      	ldr	r1, [r3, #12]
 80047b2:	f000 f87b 	bl	80048ac <_free_r>
 80047b6:	69e3      	ldr	r3, [r4, #28]
 80047b8:	6819      	ldr	r1, [r3, #0]
 80047ba:	b111      	cbz	r1, 80047c2 <_reclaim_reent+0x3a>
 80047bc:	4620      	mov	r0, r4
 80047be:	f000 f875 	bl	80048ac <_free_r>
 80047c2:	69e3      	ldr	r3, [r4, #28]
 80047c4:	689d      	ldr	r5, [r3, #8]
 80047c6:	b15d      	cbz	r5, 80047e0 <_reclaim_reent+0x58>
 80047c8:	4629      	mov	r1, r5
 80047ca:	4620      	mov	r0, r4
 80047cc:	682d      	ldr	r5, [r5, #0]
 80047ce:	f000 f86d 	bl	80048ac <_free_r>
 80047d2:	e7f8      	b.n	80047c6 <_reclaim_reent+0x3e>
 80047d4:	680e      	ldr	r6, [r1, #0]
 80047d6:	4620      	mov	r0, r4
 80047d8:	f000 f868 	bl	80048ac <_free_r>
 80047dc:	4631      	mov	r1, r6
 80047de:	e7e1      	b.n	80047a4 <_reclaim_reent+0x1c>
 80047e0:	6961      	ldr	r1, [r4, #20]
 80047e2:	b111      	cbz	r1, 80047ea <_reclaim_reent+0x62>
 80047e4:	4620      	mov	r0, r4
 80047e6:	f000 f861 	bl	80048ac <_free_r>
 80047ea:	69e1      	ldr	r1, [r4, #28]
 80047ec:	b111      	cbz	r1, 80047f4 <_reclaim_reent+0x6c>
 80047ee:	4620      	mov	r0, r4
 80047f0:	f000 f85c 	bl	80048ac <_free_r>
 80047f4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80047f6:	b111      	cbz	r1, 80047fe <_reclaim_reent+0x76>
 80047f8:	4620      	mov	r0, r4
 80047fa:	f000 f857 	bl	80048ac <_free_r>
 80047fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004800:	b111      	cbz	r1, 8004808 <_reclaim_reent+0x80>
 8004802:	4620      	mov	r0, r4
 8004804:	f000 f852 	bl	80048ac <_free_r>
 8004808:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800480a:	b111      	cbz	r1, 8004812 <_reclaim_reent+0x8a>
 800480c:	4620      	mov	r0, r4
 800480e:	f000 f84d 	bl	80048ac <_free_r>
 8004812:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004814:	b111      	cbz	r1, 800481c <_reclaim_reent+0x94>
 8004816:	4620      	mov	r0, r4
 8004818:	f000 f848 	bl	80048ac <_free_r>
 800481c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800481e:	b111      	cbz	r1, 8004826 <_reclaim_reent+0x9e>
 8004820:	4620      	mov	r0, r4
 8004822:	f000 f843 	bl	80048ac <_free_r>
 8004826:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004828:	b111      	cbz	r1, 8004830 <_reclaim_reent+0xa8>
 800482a:	4620      	mov	r0, r4
 800482c:	f000 f83e 	bl	80048ac <_free_r>
 8004830:	6a23      	ldr	r3, [r4, #32]
 8004832:	b11b      	cbz	r3, 800483c <_reclaim_reent+0xb4>
 8004834:	4620      	mov	r0, r4
 8004836:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800483a:	4718      	bx	r3
 800483c:	bd70      	pop	{r4, r5, r6, pc}
 800483e:	bf00      	nop
 8004840:	20000010 	.word	0x20000010

08004844 <__libc_init_array>:
 8004844:	b570      	push	{r4, r5, r6, lr}
 8004846:	4d0d      	ldr	r5, [pc, #52]	@ (800487c <__libc_init_array+0x38>)
 8004848:	4c0d      	ldr	r4, [pc, #52]	@ (8004880 <__libc_init_array+0x3c>)
 800484a:	1b64      	subs	r4, r4, r5
 800484c:	10a4      	asrs	r4, r4, #2
 800484e:	2600      	movs	r6, #0
 8004850:	42a6      	cmp	r6, r4
 8004852:	d109      	bne.n	8004868 <__libc_init_array+0x24>
 8004854:	4d0b      	ldr	r5, [pc, #44]	@ (8004884 <__libc_init_array+0x40>)
 8004856:	4c0c      	ldr	r4, [pc, #48]	@ (8004888 <__libc_init_array+0x44>)
 8004858:	f000 f87e 	bl	8004958 <_init>
 800485c:	1b64      	subs	r4, r4, r5
 800485e:	10a4      	asrs	r4, r4, #2
 8004860:	2600      	movs	r6, #0
 8004862:	42a6      	cmp	r6, r4
 8004864:	d105      	bne.n	8004872 <__libc_init_array+0x2e>
 8004866:	bd70      	pop	{r4, r5, r6, pc}
 8004868:	f855 3b04 	ldr.w	r3, [r5], #4
 800486c:	4798      	blx	r3
 800486e:	3601      	adds	r6, #1
 8004870:	e7ee      	b.n	8004850 <__libc_init_array+0xc>
 8004872:	f855 3b04 	ldr.w	r3, [r5], #4
 8004876:	4798      	blx	r3
 8004878:	3601      	adds	r6, #1
 800487a:	e7f2      	b.n	8004862 <__libc_init_array+0x1e>
 800487c:	080049c8 	.word	0x080049c8
 8004880:	080049c8 	.word	0x080049c8
 8004884:	080049c8 	.word	0x080049c8
 8004888:	080049cc 	.word	0x080049cc

0800488c <__retarget_lock_acquire_recursive>:
 800488c:	4770      	bx	lr

0800488e <__retarget_lock_release_recursive>:
 800488e:	4770      	bx	lr

08004890 <memcpy>:
 8004890:	440a      	add	r2, r1
 8004892:	4291      	cmp	r1, r2
 8004894:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004898:	d100      	bne.n	800489c <memcpy+0xc>
 800489a:	4770      	bx	lr
 800489c:	b510      	push	{r4, lr}
 800489e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048a6:	4291      	cmp	r1, r2
 80048a8:	d1f9      	bne.n	800489e <memcpy+0xe>
 80048aa:	bd10      	pop	{r4, pc}

080048ac <_free_r>:
 80048ac:	b538      	push	{r3, r4, r5, lr}
 80048ae:	4605      	mov	r5, r0
 80048b0:	2900      	cmp	r1, #0
 80048b2:	d041      	beq.n	8004938 <_free_r+0x8c>
 80048b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048b8:	1f0c      	subs	r4, r1, #4
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	bfb8      	it	lt
 80048be:	18e4      	addlt	r4, r4, r3
 80048c0:	f000 f83e 	bl	8004940 <__malloc_lock>
 80048c4:	4a1d      	ldr	r2, [pc, #116]	@ (800493c <_free_r+0x90>)
 80048c6:	6813      	ldr	r3, [r2, #0]
 80048c8:	b933      	cbnz	r3, 80048d8 <_free_r+0x2c>
 80048ca:	6063      	str	r3, [r4, #4]
 80048cc:	6014      	str	r4, [r2, #0]
 80048ce:	4628      	mov	r0, r5
 80048d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80048d4:	f000 b83a 	b.w	800494c <__malloc_unlock>
 80048d8:	42a3      	cmp	r3, r4
 80048da:	d908      	bls.n	80048ee <_free_r+0x42>
 80048dc:	6820      	ldr	r0, [r4, #0]
 80048de:	1821      	adds	r1, r4, r0
 80048e0:	428b      	cmp	r3, r1
 80048e2:	bf01      	itttt	eq
 80048e4:	6819      	ldreq	r1, [r3, #0]
 80048e6:	685b      	ldreq	r3, [r3, #4]
 80048e8:	1809      	addeq	r1, r1, r0
 80048ea:	6021      	streq	r1, [r4, #0]
 80048ec:	e7ed      	b.n	80048ca <_free_r+0x1e>
 80048ee:	461a      	mov	r2, r3
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	b10b      	cbz	r3, 80048f8 <_free_r+0x4c>
 80048f4:	42a3      	cmp	r3, r4
 80048f6:	d9fa      	bls.n	80048ee <_free_r+0x42>
 80048f8:	6811      	ldr	r1, [r2, #0]
 80048fa:	1850      	adds	r0, r2, r1
 80048fc:	42a0      	cmp	r0, r4
 80048fe:	d10b      	bne.n	8004918 <_free_r+0x6c>
 8004900:	6820      	ldr	r0, [r4, #0]
 8004902:	4401      	add	r1, r0
 8004904:	1850      	adds	r0, r2, r1
 8004906:	4283      	cmp	r3, r0
 8004908:	6011      	str	r1, [r2, #0]
 800490a:	d1e0      	bne.n	80048ce <_free_r+0x22>
 800490c:	6818      	ldr	r0, [r3, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	6053      	str	r3, [r2, #4]
 8004912:	4408      	add	r0, r1
 8004914:	6010      	str	r0, [r2, #0]
 8004916:	e7da      	b.n	80048ce <_free_r+0x22>
 8004918:	d902      	bls.n	8004920 <_free_r+0x74>
 800491a:	230c      	movs	r3, #12
 800491c:	602b      	str	r3, [r5, #0]
 800491e:	e7d6      	b.n	80048ce <_free_r+0x22>
 8004920:	6820      	ldr	r0, [r4, #0]
 8004922:	1821      	adds	r1, r4, r0
 8004924:	428b      	cmp	r3, r1
 8004926:	bf04      	itt	eq
 8004928:	6819      	ldreq	r1, [r3, #0]
 800492a:	685b      	ldreq	r3, [r3, #4]
 800492c:	6063      	str	r3, [r4, #4]
 800492e:	bf04      	itt	eq
 8004930:	1809      	addeq	r1, r1, r0
 8004932:	6021      	streq	r1, [r4, #0]
 8004934:	6054      	str	r4, [r2, #4]
 8004936:	e7ca      	b.n	80048ce <_free_r+0x22>
 8004938:	bd38      	pop	{r3, r4, r5, pc}
 800493a:	bf00      	nop
 800493c:	200033e8 	.word	0x200033e8

08004940 <__malloc_lock>:
 8004940:	4801      	ldr	r0, [pc, #4]	@ (8004948 <__malloc_lock+0x8>)
 8004942:	f7ff bfa3 	b.w	800488c <__retarget_lock_acquire_recursive>
 8004946:	bf00      	nop
 8004948:	200033e4 	.word	0x200033e4

0800494c <__malloc_unlock>:
 800494c:	4801      	ldr	r0, [pc, #4]	@ (8004954 <__malloc_unlock+0x8>)
 800494e:	f7ff bf9e 	b.w	800488e <__retarget_lock_release_recursive>
 8004952:	bf00      	nop
 8004954:	200033e4 	.word	0x200033e4

08004958 <_init>:
 8004958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800495a:	bf00      	nop
 800495c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800495e:	bc08      	pop	{r3}
 8004960:	469e      	mov	lr, r3
 8004962:	4770      	bx	lr

08004964 <_fini>:
 8004964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004966:	bf00      	nop
 8004968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800496a:	bc08      	pop	{r3}
 800496c:	469e      	mov	lr, r3
 800496e:	4770      	bx	lr
