
17_Jump.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004134  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004240  08004240  00014240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004278  08004278  00014278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800427c  0800427c  0001427c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08004280  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001978  20000010  0800428c  00020010  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20001988  0800428c  00021988  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00008c41  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002425  00000000  00000000  00028c76  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000aa0  00000000  00000000  0002b0a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000938  00000000  00000000  0002bb40  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005e34  00000000  00000000  0002c478  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002ed9  00000000  00000000  000322ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00035185  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000027d4  00000000  00000000  00035204  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08004228 	.word	0x08004228

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08004228 	.word	0x08004228

0800014c <apInit>:
cmd_t cmd_mcu;



void apInit(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  cmdInit(&cmd_mcu);
 8000150:	4805      	ldr	r0, [pc, #20]	; (8000168 <apInit+0x1c>)
 8000152:	f000 f9a8 	bl	80004a6 <cmdInit>
  cmdBegin(&cmd_mcu, _DEF_UART1, 115200);
 8000156:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800015a:	2100      	movs	r1, #0
 800015c:	4802      	ldr	r0, [pc, #8]	; (8000168 <apInit+0x1c>)
 800015e:	f000 f9b8 	bl	80004d2 <cmdBegin>
}
 8000162:	bf00      	nop
 8000164:	bd80      	pop	{r7, pc}
 8000166:	bf00      	nop
 8000168:	200001f8 	.word	0x200001f8

0800016c <apMain>:

void apMain(void)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
  uint32_t pre_time;


  pre_time = millis();
 8000172:	f001 fe0e 	bl	8001d92 <millis>
 8000176:	6078      	str	r0, [r7, #4]
  while(1)
  {
    mcuLoop(&cmd_mcu);
 8000178:	4808      	ldr	r0, [pc, #32]	; (800019c <apMain+0x30>)
 800017a:	f000 f811 	bl	80001a0 <mcuLoop>

    if (millis()-pre_time >= 100)
 800017e:	f001 fe08 	bl	8001d92 <millis>
 8000182:	4602      	mov	r2, r0
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	1ad3      	subs	r3, r2, r3
 8000188:	2b63      	cmp	r3, #99	; 0x63
 800018a:	d9f5      	bls.n	8000178 <apMain+0xc>
    {
      pre_time = millis();
 800018c:	f001 fe01 	bl	8001d92 <millis>
 8000190:	6078      	str	r0, [r7, #4]
      ledToggle(_DEF_LED1);
 8000192:	2000      	movs	r0, #0
 8000194:	f001 f90a 	bl	80013ac <ledToggle>
    mcuLoop(&cmd_mcu);
 8000198:	e7ee      	b.n	8000178 <apMain+0xc>
 800019a:	bf00      	nop
 800019c:	200001f8 	.word	0x200001f8

080001a0 <mcuLoop>:
    }
  }
}

void mcuLoop(cmd_t *p_cmd)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]


  if (cmdReceivePacket(p_cmd) == true)
 80001a8:	6878      	ldr	r0, [r7, #4]
 80001aa:	f000 f9cb 	bl	8000544 <cmdReceivePacket>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d00f      	beq.n	80001d4 <mcuLoop+0x34>
  {
    switch(p_cmd->rx_packet.cmd)
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	f893 3820 	ldrb.w	r3, [r3, #2080]	; 0x820
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d002      	beq.n	80001c4 <mcuLoop+0x24>
 80001be:	2b08      	cmp	r3, #8
 80001c0:	d004      	beq.n	80001cc <mcuLoop+0x2c>
      case BOOT_CMD_JUMP_TO_FW:
        mcuCmdJump(p_cmd);
        break;
    }
  }
}
 80001c2:	e007      	b.n	80001d4 <mcuLoop+0x34>
        mcuCmdReadVersion(p_cmd);
 80001c4:	6878      	ldr	r0, [r7, #4]
 80001c6:	f000 f809 	bl	80001dc <mcuCmdReadVersion>
        break;
 80001ca:	e003      	b.n	80001d4 <mcuLoop+0x34>
        mcuCmdJump(p_cmd);
 80001cc:	6878      	ldr	r0, [r7, #4]
 80001ce:	f000 f84b 	bl	8000268 <mcuCmdJump>
        break;
 80001d2:	bf00      	nop
}
 80001d4:	bf00      	nop
 80001d6:	3708      	adds	r7, #8
 80001d8:	46bd      	mov	sp, r7
 80001da:	bd80      	pop	{r7, pc}

080001dc <mcuCmdReadVersion>:

void mcuCmdReadVersion(cmd_t *p_cmd)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b084      	sub	sp, #16
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
  char *fw_version = "B180824R1";
 80001e4:	4b1f      	ldr	r3, [pc, #124]	; (8000264 <mcuCmdReadVersion+0x88>)
 80001e6:	60fb      	str	r3, [r7, #12]


  p_cmd->tx_packet.data[0] = fw_version[0];
 80001e8:	68fb      	ldr	r3, [r7, #12]
 80001ea:	781a      	ldrb	r2, [r3, #0]
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	771a      	strb	r2, [r3, #28]
  p_cmd->tx_packet.data[1] = fw_version[1];
 80001f0:	68fb      	ldr	r3, [r7, #12]
 80001f2:	3301      	adds	r3, #1
 80001f4:	781a      	ldrb	r2, [r3, #0]
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	775a      	strb	r2, [r3, #29]
  p_cmd->tx_packet.data[2] = fw_version[2];
 80001fa:	68fb      	ldr	r3, [r7, #12]
 80001fc:	3302      	adds	r3, #2
 80001fe:	781a      	ldrb	r2, [r3, #0]
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	779a      	strb	r2, [r3, #30]
  p_cmd->tx_packet.data[3] = fw_version[3];
 8000204:	68fb      	ldr	r3, [r7, #12]
 8000206:	3303      	adds	r3, #3
 8000208:	781a      	ldrb	r2, [r3, #0]
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	77da      	strb	r2, [r3, #31]
  p_cmd->tx_packet.data[4] = fw_version[4];
 800020e:	68fb      	ldr	r3, [r7, #12]
 8000210:	3304      	adds	r3, #4
 8000212:	781a      	ldrb	r2, [r3, #0]
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	f883 2020 	strb.w	r2, [r3, #32]
  p_cmd->tx_packet.data[5] = fw_version[5];
 800021a:	68fb      	ldr	r3, [r7, #12]
 800021c:	3305      	adds	r3, #5
 800021e:	781a      	ldrb	r2, [r3, #0]
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  p_cmd->tx_packet.data[6] = fw_version[6];
 8000226:	68fb      	ldr	r3, [r7, #12]
 8000228:	3306      	adds	r3, #6
 800022a:	781a      	ldrb	r2, [r3, #0]
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  p_cmd->tx_packet.data[7] = fw_version[7];
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	3307      	adds	r3, #7
 8000236:	781a      	ldrb	r2, [r3, #0]
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  p_cmd->tx_packet.data[8] = fw_version[8];
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	3308      	adds	r3, #8
 8000242:	781a      	ldrb	r2, [r3, #0]
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  cmdSendResp(p_cmd, OK, p_cmd->tx_packet.data, 9);
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	f103 021c 	add.w	r2, r3, #28
 8000250:	2309      	movs	r3, #9
 8000252:	2100      	movs	r1, #0
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f000 fa81 	bl	800075c <cmdSendResp>
}
 800025a:	bf00      	nop
 800025c:	3710      	adds	r7, #16
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	08004240 	.word	0x08004240

08000268 <mcuCmdJump>:

void mcuCmdJump(cmd_t *p_cmd)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b084      	sub	sp, #16
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
  void (**jump_func)(void) = (void (**)(void))(0x8008000 + 4);
 8000270:	4b0f      	ldr	r3, [pc, #60]	; (80002b0 <mcuCmdJump+0x48>)
 8000272:	60fb      	str	r3, [r7, #12]


  if ((uint32_t)(*jump_func) != 0xFFFFFFFF)
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800027c:	d00e      	beq.n	800029c <mcuCmdJump+0x34>
  {
    cmdSendResp(p_cmd, OK, NULL, 0);
 800027e:	2300      	movs	r3, #0
 8000280:	2200      	movs	r2, #0
 8000282:	2100      	movs	r1, #0
 8000284:	6878      	ldr	r0, [r7, #4]
 8000286:	f000 fa69 	bl	800075c <cmdSendResp>
    delay(100);
 800028a:	2064      	movs	r0, #100	; 0x64
 800028c:	f001 fd76 	bl	8001d7c <delay>

    bspDeInit();
 8000290:	f000 f87c 	bl	800038c <bspDeInit>
    (*jump_func)();
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4798      	blx	r3
  }
  else
  {
    cmdSendResp(p_cmd, ERR_INVALID_FW, NULL, 0);
  }
}
 800029a:	e005      	b.n	80002a8 <mcuCmdJump+0x40>
    cmdSendResp(p_cmd, ERR_INVALID_FW, NULL, 0);
 800029c:	2300      	movs	r3, #0
 800029e:	2200      	movs	r2, #0
 80002a0:	21f2      	movs	r1, #242	; 0xf2
 80002a2:	6878      	ldr	r0, [r7, #4]
 80002a4:	f000 fa5a 	bl	800075c <cmdSendResp>
}
 80002a8:	bf00      	nop
 80002aa:	3710      	adds	r7, #16
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bd80      	pop	{r7, pc}
 80002b0:	08008004 	.word	0x08008004

080002b4 <SystemClock_Config>:
 */

#include "bsp.h"

void SystemClock_Config(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b090      	sub	sp, #64	; 0x40
 80002b8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef clkinitstruct = {0};
 80002ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80002be:	2200      	movs	r2, #0
 80002c0:	601a      	str	r2, [r3, #0]
 80002c2:	605a      	str	r2, [r3, #4]
 80002c4:	609a      	str	r2, [r3, #8]
 80002c6:	60da      	str	r2, [r3, #12]
 80002c8:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2228      	movs	r2, #40	; 0x28
 80002ce:	2100      	movs	r1, #0
 80002d0:	4618      	mov	r0, r3
 80002d2:	f003 ffa1 	bl	8004218 <memset>

  /* Configure PLL ------------------------------------------------------*/
  /* PLL configuration: PLLCLK = (HSI / 2) * PLLMUL = (8 / 2) * 16 = 64 MHz */
  /* PREDIV1 configuration: PREDIV1CLK = PLLCLK / HSEPredivValue = 64 / 1 = 64 MHz */
  /* Enable HSI and activate PLL with HSi_DIV2 as source */
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_HSI;
 80002d6:	2302      	movs	r3, #2
 80002d8:	607b      	str	r3, [r7, #4]
  oscinitstruct.HSEState        = RCC_HSE_OFF;
 80002da:	2300      	movs	r3, #0
 80002dc:	60bb      	str	r3, [r7, #8]
  oscinitstruct.LSEState        = RCC_LSE_OFF;
 80002de:	2300      	movs	r3, #0
 80002e0:	613b      	str	r3, [r7, #16]
  oscinitstruct.HSIState        = RCC_HSI_ON;
 80002e2:	2301      	movs	r3, #1
 80002e4:	617b      	str	r3, [r7, #20]
  oscinitstruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e6:	2310      	movs	r3, #16
 80002e8:	61bb      	str	r3, [r7, #24]
  oscinitstruct.HSEPredivValue    = RCC_HSE_PREDIV_DIV1;
 80002ea:	2300      	movs	r3, #0
 80002ec:	60fb      	str	r3, [r7, #12]
  oscinitstruct.PLL.PLLState    = RCC_PLL_ON;
 80002ee:	2302      	movs	r3, #2
 80002f0:	623b      	str	r3, [r7, #32]
  oscinitstruct.PLL.PLLSource   = RCC_PLLSOURCE_HSI_DIV2;
 80002f2:	2300      	movs	r3, #0
 80002f4:	627b      	str	r3, [r7, #36]	; 0x24
  oscinitstruct.PLL.PLLMUL      = RCC_PLL_MUL16;
 80002f6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80002fa:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCC_OscConfig(&oscinitstruct)!= HAL_OK)
 80002fc:	1d3b      	adds	r3, r7, #4
 80002fe:	4618      	mov	r0, r3
 8000300:	f002 fd66 	bl	8002dd0 <HAL_RCC_OscConfig>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d000      	beq.n	800030c <SystemClock_Config+0x58>
  {
    /* Initialization Error */
    while(1);
 800030a:	e7fe      	b.n	800030a <SystemClock_Config+0x56>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  clkinitstruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800030c:	230f      	movs	r3, #15
 800030e:	62fb      	str	r3, [r7, #44]	; 0x2c
  clkinitstruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000310:	2302      	movs	r3, #2
 8000312:	633b      	str	r3, [r7, #48]	; 0x30
  clkinitstruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000314:	2300      	movs	r3, #0
 8000316:	637b      	str	r3, [r7, #52]	; 0x34
  clkinitstruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000318:	2300      	movs	r3, #0
 800031a:	63fb      	str	r3, [r7, #60]	; 0x3c
  clkinitstruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800031c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000320:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_ClockConfig(&clkinitstruct, FLASH_LATENCY_2)!= HAL_OK)
 8000322:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000326:	2102      	movs	r1, #2
 8000328:	4618      	mov	r0, r3
 800032a:	f002 ffd1 	bl	80032d0 <HAL_RCC_ClockConfig>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d000      	beq.n	8000336 <SystemClock_Config+0x82>
  {
    /* Initialization Error */
    while(1);
 8000334:	e7fe      	b.n	8000334 <SystemClock_Config+0x80>
  }
}
 8000336:	bf00      	nop
 8000338:	3740      	adds	r7, #64	; 0x40
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
	...

08000340 <bspInit>:




void bspInit(void){
 8000340:	b580      	push	{r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	af00      	add	r7, sp, #0
    HAL_Init();
 8000346:	f001 fd2b 	bl	8001da0 <HAL_Init>

    /* Configure the system clock to 64 MHz */
    SystemClock_Config();
 800034a:	f7ff ffb3 	bl	80002b4 <SystemClock_Config>

    /* Led connected to GPIOA port, so to use the GPIOA port Activate the clock. */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800034e:	4a0e      	ldr	r2, [pc, #56]	; (8000388 <bspInit+0x48>)
 8000350:	4b0d      	ldr	r3, [pc, #52]	; (8000388 <bspInit+0x48>)
 8000352:	699b      	ldr	r3, [r3, #24]
 8000354:	f043 0304 	orr.w	r3, r3, #4
 8000358:	6193      	str	r3, [r2, #24]
 800035a:	4b0b      	ldr	r3, [pc, #44]	; (8000388 <bspInit+0x48>)
 800035c:	699b      	ldr	r3, [r3, #24]
 800035e:	f003 0304 	and.w	r3, r3, #4
 8000362:	607b      	str	r3, [r7, #4]
 8000364:	687b      	ldr	r3, [r7, #4]


    /* GPIOC Clock Enable Function. */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000366:	4a08      	ldr	r2, [pc, #32]	; (8000388 <bspInit+0x48>)
 8000368:	4b07      	ldr	r3, [pc, #28]	; (8000388 <bspInit+0x48>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	f043 0310 	orr.w	r3, r3, #16
 8000370:	6193      	str	r3, [r2, #24]
 8000372:	4b05      	ldr	r3, [pc, #20]	; (8000388 <bspInit+0x48>)
 8000374:	699b      	ldr	r3, [r3, #24]
 8000376:	f003 0310 	and.w	r3, r3, #16
 800037a:	603b      	str	r3, [r7, #0]
 800037c:	683b      	ldr	r3, [r7, #0]
}
 800037e:	bf00      	nop
 8000380:	3708      	adds	r7, #8
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	40021000 	.word	0x40021000

0800038c <bspDeInit>:

void bspDeInit(void){
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
  HAL_RCC_DeInit();
 8000390:	f002 fc84 	bl	8002c9c <HAL_RCC_DeInit>
  HAL_DeInit();
 8000394:	f001 fd1a 	bl	8001dcc <HAL_DeInit>
}
 8000398:	bf00      	nop
 800039a:	bd80      	pop	{r7, pc}

0800039c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80003a0:	4a15      	ldr	r2, [pc, #84]	; (80003f8 <SystemInit+0x5c>)
 80003a2:	4b15      	ldr	r3, [pc, #84]	; (80003f8 <SystemInit+0x5c>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	f043 0301 	orr.w	r3, r3, #1
 80003aa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80003ac:	4912      	ldr	r1, [pc, #72]	; (80003f8 <SystemInit+0x5c>)
 80003ae:	4b12      	ldr	r3, [pc, #72]	; (80003f8 <SystemInit+0x5c>)
 80003b0:	685a      	ldr	r2, [r3, #4]
 80003b2:	4b12      	ldr	r3, [pc, #72]	; (80003fc <SystemInit+0x60>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80003b8:	4a0f      	ldr	r2, [pc, #60]	; (80003f8 <SystemInit+0x5c>)
 80003ba:	4b0f      	ldr	r3, [pc, #60]	; (80003f8 <SystemInit+0x5c>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80003c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003c6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80003c8:	4a0b      	ldr	r2, [pc, #44]	; (80003f8 <SystemInit+0x5c>)
 80003ca:	4b0b      	ldr	r3, [pc, #44]	; (80003f8 <SystemInit+0x5c>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003d2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80003d4:	4a08      	ldr	r2, [pc, #32]	; (80003f8 <SystemInit+0x5c>)
 80003d6:	4b08      	ldr	r3, [pc, #32]	; (80003f8 <SystemInit+0x5c>)
 80003d8:	685b      	ldr	r3, [r3, #4]
 80003da:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80003de:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80003e0:	4b05      	ldr	r3, [pc, #20]	; (80003f8 <SystemInit+0x5c>)
 80003e2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80003e6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80003e8:	4b05      	ldr	r3, [pc, #20]	; (8000400 <SystemInit+0x64>)
 80003ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003ee:	609a      	str	r2, [r3, #8]
#endif 
}
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bc80      	pop	{r7}
 80003f6:	4770      	bx	lr
 80003f8:	40021000 	.word	0x40021000
 80003fc:	f8ff0000 	.word	0xf8ff0000
 8000400:	e000ed00 	.word	0xe000ed00

08000404 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000404:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000406:	e003      	b.n	8000410 <LoopCopyDataInit>

08000408 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000408:	4b0b      	ldr	r3, [pc, #44]	; (8000438 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800040a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800040c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800040e:	3104      	adds	r1, #4

08000410 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000410:	480a      	ldr	r0, [pc, #40]	; (800043c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000412:	4b0b      	ldr	r3, [pc, #44]	; (8000440 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000414:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000416:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000418:	d3f6      	bcc.n	8000408 <CopyDataInit>
  ldr r2, =_sbss
 800041a:	4a0a      	ldr	r2, [pc, #40]	; (8000444 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800041c:	e002      	b.n	8000424 <LoopFillZerobss>

0800041e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800041e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000420:	f842 3b04 	str.w	r3, [r2], #4

08000424 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000424:	4b08      	ldr	r3, [pc, #32]	; (8000448 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000426:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000428:	d3f9      	bcc.n	800041e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800042a:	f7ff ffb7 	bl	800039c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800042e:	f003 fecf 	bl	80041d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000432:	f003 fec1 	bl	80041b8 <main>
  bx lr
 8000436:	4770      	bx	lr
  ldr r3, =_sidata
 8000438:	08004280 	.word	0x08004280
  ldr r0, =_sdata
 800043c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000440:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000444:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000448:	20001988 	.word	0x20001988

0800044c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800044c:	e7fe      	b.n	800044c <ADC1_2_IRQHandler>

0800044e <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800044e:	b480      	push	{r7}
 8000450:	af00      	add	r7, sp, #0
}
 8000452:	bf00      	nop
 8000454:	46bd      	mov	sp, r7
 8000456:	bc80      	pop	{r7}
 8000458:	4770      	bx	lr

0800045a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800045a:	b480      	push	{r7}
 800045c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800045e:	e7fe      	b.n	800045e <HardFault_Handler+0x4>

08000460 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  Noned
  * @retval None
  */
void MemManage_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000464:	e7fe      	b.n	8000464 <MemManage_Handler+0x4>

08000466 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000466:	b480      	push	{r7}
 8000468:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800046a:	e7fe      	b.n	800046a <BusFault_Handler+0x4>

0800046c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000470:	e7fe      	b.n	8000470 <UsageFault_Handler+0x4>

08000472 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000472:	b480      	push	{r7}
 8000474:	af00      	add	r7, sp, #0
}
 8000476:	bf00      	nop
 8000478:	46bd      	mov	sp, r7
 800047a:	bc80      	pop	{r7}
 800047c:	4770      	bx	lr

0800047e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800047e:	b480      	push	{r7}
 8000480:	af00      	add	r7, sp, #0
}
 8000482:	bf00      	nop
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr

0800048a <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0
}
 800048e:	bf00      	nop
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr

08000496 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
extern void swtimerISR(void);
void SysTick_Handler(void)
{
 8000496:	b580      	push	{r7, lr}
 8000498:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800049a:	f001 fceb 	bl	8001e74 <HAL_IncTick>
  swtimerISR();
 800049e:	f000 ffdb 	bl	8001458 <swtimerISR>
}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}

080004a6 <cmdInit>:

static void cmdPutch(uint8_t ch, uint8_t data);


void cmdInit(cmd_t *p_cmd)
{
 80004a6:	b480      	push	{r7}
 80004a8:	b083      	sub	sp, #12
 80004aa:	af00      	add	r7, sp, #0
 80004ac:	6078      	str	r0, [r7, #4]
  p_cmd->init  = false;
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	2200      	movs	r2, #0
 80004b2:	705a      	strb	r2, [r3, #1]
  p_cmd->state = CMD_STATE_WAIT_STX;
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	2200      	movs	r2, #0
 80004b8:	709a      	strb	r2, [r3, #2]

  p_cmd->rx_packet.error = 0;
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	2200      	movs	r2, #0
 80004be:	f883 2822 	strb.w	r2, [r3, #2082]	; 0x822
  p_cmd->tx_packet.error = 0;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	2200      	movs	r2, #0
 80004c6:	759a      	strb	r2, [r3, #22]
}
 80004c8:	bf00      	nop
 80004ca:	370c      	adds	r7, #12
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bc80      	pop	{r7}
 80004d0:	4770      	bx	lr

080004d2 <cmdBegin>:

bool cmdBegin(cmd_t *p_cmd, uint8_t ch, uint32_t baud)
{
 80004d2:	b580      	push	{r7, lr}
 80004d4:	b084      	sub	sp, #16
 80004d6:	af00      	add	r7, sp, #0
 80004d8:	60f8      	str	r0, [r7, #12]
 80004da:	460b      	mov	r3, r1
 80004dc:	607a      	str	r2, [r7, #4]
 80004de:	72fb      	strb	r3, [r7, #11]
  p_cmd->ch   = ch;     // channel.
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	7afa      	ldrb	r2, [r7, #11]
 80004e4:	701a      	strb	r2, [r3, #0]
  p_cmd->baud = baud;
 80004e6:	68fb      	ldr	r3, [r7, #12]
 80004e8:	687a      	ldr	r2, [r7, #4]
 80004ea:	605a      	str	r2, [r3, #4]
  p_cmd->init = true;
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	2201      	movs	r2, #1
 80004f0:	705a      	strb	r2, [r3, #1]
  p_cmd->state = CMD_STATE_WAIT_STX;
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	2200      	movs	r2, #0
 80004f6:	709a      	strb	r2, [r3, #2]

  p_cmd->save_time[0] = millis();
 80004f8:	f001 fc4b 	bl	8001d92 <millis>
 80004fc:	4602      	mov	r2, r0
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	609a      	str	r2, [r3, #8]
  p_cmd->save_time[1] = millis();
 8000502:	f001 fc46 	bl	8001d92 <millis>
 8000506:	4602      	mov	r2, r0
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	60da      	str	r2, [r3, #12]

  return uartOpen(ch, baud);
 800050c:	7afb      	ldrb	r3, [r7, #11]
 800050e:	6879      	ldr	r1, [r7, #4]
 8000510:	4618      	mov	r0, r3
 8000512:	f001 f8d9 	bl	80016c8 <uartOpen>
 8000516:	4603      	mov	r3, r0
}
 8000518:	4618      	mov	r0, r3
 800051a:	3710      	adds	r7, #16
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}

08000520 <cmdPutch>:

void cmdPutch(uint8_t ch, uint8_t data)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	460a      	mov	r2, r1
 800052a:	71fb      	strb	r3, [r7, #7]
 800052c:	4613      	mov	r3, r2
 800052e:	71bb      	strb	r3, [r7, #6]
  uartPutch(ch, data);
 8000530:	79ba      	ldrb	r2, [r7, #6]
 8000532:	79fb      	ldrb	r3, [r7, #7]
 8000534:	4611      	mov	r1, r2
 8000536:	4618      	mov	r0, r3
 8000538:	f001 fa56 	bl	80019e8 <uartPutch>
}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <cmdReceivePacket>:

bool cmdReceivePacket(cmd_t *p_cmd)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  bool     ret = false;
 800054c:	2300      	movs	r3, #0
 800054e:	73fb      	strb	r3, [r7, #15]
  uint8_t  ch;
  uint32_t index;
  //-- 명령어 수신
  //
  if( uartAvailable(p_cmd->ch) )
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4618      	mov	r0, r3
 8000556:	f001 f977 	bl	8001848 <uartAvailable>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d010      	beq.n	8000582 <cmdReceivePacket+0x3e>
  {
    ch = uartRead(p_cmd->ch);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	4618      	mov	r0, r3
 8000566:	f001 fa8d 	bl	8001a84 <uartRead>
 800056a:	4603      	mov	r3, r0
 800056c:	73bb      	strb	r3, [r7, #14]
  {
    return false;
  }
 //-- 바이트간 타임아웃 설정(500ms)
  //
  if((millis()-p_cmd->save_time[0]) > 500)
 800056e:	f001 fc10 	bl	8001d92 <millis>
 8000572:	4602      	mov	r2, r0
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	689b      	ldr	r3, [r3, #8]
 8000578:	1ad3      	subs	r3, r2, r3
 800057a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800057e:	d905      	bls.n	800058c <cmdReceivePacket+0x48>
 8000580:	e001      	b.n	8000586 <cmdReceivePacket+0x42>
    return false;
 8000582:	2300      	movs	r3, #0
 8000584:	e0e6      	b.n	8000754 <cmdReceivePacket+0x210>
  {
    p_cmd->state        = CMD_STATE_WAIT_STX;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2200      	movs	r2, #0
 800058a:	709a      	strb	r2, [r3, #2]
  }
  p_cmd->save_time[0] = millis();
 800058c:	f001 fc01 	bl	8001d92 <millis>
 8000590:	4602      	mov	r2, r0
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	609a      	str	r2, [r3, #8]
  //-- 명령어 상태
  //
  switch(p_cmd->state)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	789b      	ldrb	r3, [r3, #2]
 800059a:	2b08      	cmp	r3, #8
 800059c:	f200 80d9 	bhi.w	8000752 <cmdReceivePacket+0x20e>
 80005a0:	a201      	add	r2, pc, #4	; (adr r2, 80005a8 <cmdReceivePacket+0x64>)
 80005a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005a6:	bf00      	nop
 80005a8:	080005cd 	.word	0x080005cd
 80005ac:	080005ed 	.word	0x080005ed
 80005b0:	0800060f 	.word	0x0800060f
 80005b4:	08000753 	.word	0x08000753
 80005b8:	08000639 	.word	0x08000639
 80005bc:	0800065d 	.word	0x0800065d
 80005c0:	080006c5 	.word	0x080006c5
 80005c4:	0800071b 	.word	0x0800071b
 80005c8:	0800072b 	.word	0x0800072b
    //-- STX 문자 기다리는 상태
    //
    case CMD_STATE_WAIT_STX:

      // 시작 문자를 기다림
      if( ch == CMD_STX )
 80005cc:	7bbb      	ldrb	r3, [r7, #14]
 80005ce:	2b02      	cmp	r3, #2
 80005d0:	f040 80bc 	bne.w	800074c <cmdReceivePacket+0x208>
      {
        p_cmd->state               = CMD_STATE_WAIT_CMD;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2201      	movs	r2, #1
 80005d8:	709a      	strb	r2, [r3, #2]
        p_cmd->rx_packet.check_sum = 0x00;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2200      	movs	r2, #0
 80005de:	f883 2826 	strb.w	r2, [r3, #2086]	; 0x826
        p_cmd->rx_packet.length    = 0;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2200      	movs	r2, #0
 80005e6:	f8a3 2824 	strh.w	r2, [r3, #2084]	; 0x824
      }
      break;
 80005ea:	e0af      	b.n	800074c <cmdReceivePacket+0x208>

    //-- 명령어 기다리는 상태
    //
    case CMD_STATE_WAIT_CMD:
      p_cmd->rx_packet.cmd        = ch;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	7bba      	ldrb	r2, [r7, #14]
 80005f0:	f883 2820 	strb.w	r2, [r3, #2080]	; 0x820
      p_cmd->rx_packet.check_sum ^= ch;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	f893 2826 	ldrb.w	r2, [r3, #2086]	; 0x826
 80005fa:	7bbb      	ldrb	r3, [r7, #14]
 80005fc:	4053      	eors	r3, r2
 80005fe:	b2da      	uxtb	r2, r3
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	f883 2826 	strb.w	r2, [r3, #2086]	; 0x826
      p_cmd->state                = CMD_STATE_WAIT_OPTION_ERROR;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2202      	movs	r2, #2
 800060a:	709a      	strb	r2, [r3, #2]
      break;
 800060c:	e0a1      	b.n	8000752 <cmdReceivePacket+0x20e>

    case CMD_STATE_WAIT_OPTION_ERROR:
      p_cmd->rx_packet.option     = ch;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	7bba      	ldrb	r2, [r7, #14]
 8000612:	f883 2821 	strb.w	r2, [r3, #2081]	; 0x821
      p_cmd->rx_packet.error      = ch;
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	7bba      	ldrb	r2, [r7, #14]
 800061a:	f883 2822 	strb.w	r2, [r3, #2082]	; 0x822
      p_cmd->rx_packet.check_sum ^= ch;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	f893 2826 	ldrb.w	r2, [r3, #2086]	; 0x826
 8000624:	7bbb      	ldrb	r3, [r7, #14]
 8000626:	4053      	eors	r3, r2
 8000628:	b2da      	uxtb	r2, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	f883 2826 	strb.w	r2, [r3, #2086]	; 0x826
      p_cmd->state                = CMD_STATE_WAIT_LENGTH_L;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2204      	movs	r2, #4
 8000634:	709a      	strb	r2, [r3, #2]
      break;
 8000636:	e08c      	b.n	8000752 <cmdReceivePacket+0x20e>

    //-- 데이터 사이즈 기다리는 상태
    //
    case CMD_STATE_WAIT_LENGTH_L:
      p_cmd->rx_packet.length     = ch;
 8000638:	7bbb      	ldrb	r3, [r7, #14]
 800063a:	b29a      	uxth	r2, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	f8a3 2824 	strh.w	r2, [r3, #2084]	; 0x824
      p_cmd->rx_packet.check_sum ^= ch;
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	f893 2826 	ldrb.w	r2, [r3, #2086]	; 0x826
 8000648:	7bbb      	ldrb	r3, [r7, #14]
 800064a:	4053      	eors	r3, r2
 800064c:	b2da      	uxtb	r2, r3
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	f883 2826 	strb.w	r2, [r3, #2086]	; 0x826
      p_cmd->state                = CMD_STATE_WAIT_LENGTH_H;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2205      	movs	r2, #5
 8000658:	709a      	strb	r2, [r3, #2]
      break;
 800065a:	e07a      	b.n	8000752 <cmdReceivePacket+0x20e>

    case CMD_STATE_WAIT_LENGTH_H:
      p_cmd->rx_packet.length    |= ch<<8;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f8b3 3824 	ldrh.w	r3, [r3, #2084]	; 0x824
 8000662:	b21a      	sxth	r2, r3
 8000664:	7bbb      	ldrb	r3, [r7, #14]
 8000666:	021b      	lsls	r3, r3, #8
 8000668:	b21b      	sxth	r3, r3
 800066a:	4313      	orrs	r3, r2
 800066c:	b21b      	sxth	r3, r3
 800066e:	b29a      	uxth	r2, r3
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	f8a3 2824 	strh.w	r2, [r3, #2084]	; 0x824
      p_cmd->rx_packet.check_sum ^= ch;
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	f893 2826 	ldrb.w	r2, [r3, #2086]	; 0x826
 800067c:	7bbb      	ldrb	r3, [r7, #14]
 800067e:	4053      	eors	r3, r2
 8000680:	b2da      	uxtb	r2, r3
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	f883 2826 	strb.w	r2, [r3, #2086]	; 0x826
      p_cmd->state                = CMD_STATE_WAIT_LENGTH_H;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2205      	movs	r2, #5
 800068c:	709a      	strb	r2, [r3, #2]

      if (p_cmd->rx_packet.length <= CMD_MAX_DATA_LENGTH)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	f8b3 3824 	ldrh.w	r3, [r3, #2084]	; 0x824
 8000694:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000698:	d810      	bhi.n	80006bc <cmdReceivePacket+0x178>
      {
        if (p_cmd->rx_packet.length > 0)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	f8b3 3824 	ldrh.w	r3, [r3, #2084]	; 0x824
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d007      	beq.n	80006b4 <cmdReceivePacket+0x170>
        {
          p_cmd->rx_packet.index = 0;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	2200      	movs	r2, #0
 80006a8:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
          p_cmd->state = CMD_STATE_WAIT_DATA;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2206      	movs	r2, #6
 80006b0:	709a      	strb	r2, [r3, #2]
      }
      else
      {
        p_cmd->state = CMD_STATE_WAIT_STX;
      }
      break;
 80006b2:	e04e      	b.n	8000752 <cmdReceivePacket+0x20e>
          p_cmd->state = CMD_STATE_WAIT_CHECKSUM;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2207      	movs	r2, #7
 80006b8:	709a      	strb	r2, [r3, #2]
      break;
 80006ba:	e04a      	b.n	8000752 <cmdReceivePacket+0x20e>
        p_cmd->state = CMD_STATE_WAIT_STX;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2200      	movs	r2, #0
 80006c0:	709a      	strb	r2, [r3, #2]
      break;
 80006c2:	e046      	b.n	8000752 <cmdReceivePacket+0x20e>

    //-- 데이터를 기다리는 상태
    //
    case CMD_STATE_WAIT_DATA:

      index = p_cmd->rx_packet.index;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f8d3 381c 	ldr.w	r3, [r3, #2076]	; 0x81c
 80006ca:	60bb      	str	r3, [r7, #8]

      p_cmd->rx_packet.check_sum ^= ch;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f893 2826 	ldrb.w	r2, [r3, #2086]	; 0x826
 80006d2:	7bbb      	ldrb	r3, [r7, #14]
 80006d4:	4053      	eors	r3, r2
 80006d6:	b2da      	uxtb	r2, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f883 2826 	strb.w	r2, [r3, #2086]	; 0x826
      index = p_cmd->rx_packet.index;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	f8d3 381c 	ldr.w	r3, [r3, #2076]	; 0x81c
 80006e4:	60bb      	str	r3, [r7, #8]
      p_cmd->rx_packet.data[index] = ch;
 80006e6:	687a      	ldr	r2, [r7, #4]
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	4413      	add	r3, r2
 80006ec:	f603 0328 	addw	r3, r3, #2088	; 0x828
 80006f0:	7bba      	ldrb	r2, [r7, #14]
 80006f2:	701a      	strb	r2, [r3, #0]

      p_cmd->rx_packet.index++;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	f8d3 381c 	ldr.w	r3, [r3, #2076]	; 0x81c
 80006fa:	1c5a      	adds	r2, r3, #1
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

      if (p_cmd->rx_packet.index >= p_cmd->rx_packet.length)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	f8d3 381c 	ldr.w	r3, [r3, #2076]	; 0x81c
 8000708:	687a      	ldr	r2, [r7, #4]
 800070a:	f8b2 2824 	ldrh.w	r2, [r2, #2084]	; 0x824
 800070e:	4293      	cmp	r3, r2
 8000710:	d31e      	bcc.n	8000750 <cmdReceivePacket+0x20c>
      {
        p_cmd->state = CMD_STATE_WAIT_CHECKSUM;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	2207      	movs	r2, #7
 8000716:	709a      	strb	r2, [r3, #2]
      }
      break;
 8000718:	e01a      	b.n	8000750 <cmdReceivePacket+0x20c>
    //-- 체크섬을 기다리는 상태
    //
    case CMD_STATE_WAIT_CHECKSUM:


      p_cmd->rx_packet.check_sum_recv = ch;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	7bba      	ldrb	r2, [r7, #14]
 800071e:	f883 2827 	strb.w	r2, [r3, #2087]	; 0x827
      p_cmd->state                    = CMD_STATE_WAIT_ETX;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	2208      	movs	r2, #8
 8000726:	709a      	strb	r2, [r3, #2]
      break;
 8000728:	e013      	b.n	8000752 <cmdReceivePacket+0x20e>

    //-- ETX 기다리는 상태
    //
    case CMD_STATE_WAIT_ETX:

      if (ch == CMD_ETX)
 800072a:	7bbb      	ldrb	r3, [r7, #14]
 800072c:	2b03      	cmp	r3, #3
 800072e:	d109      	bne.n	8000744 <cmdReceivePacket+0x200>
      {
        if (p_cmd->rx_packet.check_sum_recv == p_cmd->rx_packet.check_sum)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	f893 2827 	ldrb.w	r2, [r3, #2087]	; 0x827
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	f893 3826 	ldrb.w	r3, [r3, #2086]	; 0x826
 800073c:	429a      	cmp	r2, r3
 800073e:	d101      	bne.n	8000744 <cmdReceivePacket+0x200>
        {
          ret = true;
 8000740:	2301      	movs	r3, #1
 8000742:	73fb      	strb	r3, [r7, #15]
        }
      }
      p_cmd->state = CMD_STATE_WAIT_STX;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	2200      	movs	r2, #0
 8000748:	709a      	strb	r2, [r3, #2]
      break;
 800074a:	e002      	b.n	8000752 <cmdReceivePacket+0x20e>
      break;
 800074c:	bf00      	nop
 800074e:	e000      	b.n	8000752 <cmdReceivePacket+0x20e>
      break;
 8000750:	bf00      	nop
  }

  return ret;
 8000752:	7bfb      	ldrb	r3, [r7, #15]
}
 8000754:	4618      	mov	r0, r3
 8000756:	3710      	adds	r7, #16
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <cmdSendResp>:

void cmdSendResp(cmd_t *p_cmd, uint8_t err_code, uint8_t *p_data, uint32_t length)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	60f8      	str	r0, [r7, #12]
 8000764:	607a      	str	r2, [r7, #4]
 8000766:	603b      	str	r3, [r7, #0]
 8000768:	460b      	mov	r3, r1
 800076a:	72fb      	strb	r3, [r7, #11]
  uint32_t i;
  uint8_t  ch;
  uint8_t  check_sum = 0;
 800076c:	2300      	movs	r3, #0
 800076e:	74fb      	strb	r3, [r7, #19]
  uint8_t  data;

  ch = p_cmd->ch;
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	74bb      	strb	r3, [r7, #18]




  p_cmd->tx_packet.cmd   = p_cmd->rx_packet.cmd;
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	f893 2820 	ldrb.w	r2, [r3, #2080]	; 0x820
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	751a      	strb	r2, [r3, #20]
  p_cmd->tx_packet.error = err_code;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	7afa      	ldrb	r2, [r7, #11]
 8000784:	759a      	strb	r2, [r3, #22]

  if (p_data != NULL)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	2b00      	cmp	r3, #0
 800078a:	d013      	beq.n	80007b4 <cmdSendResp+0x58>
  {
    for(i=0; i<length; i++)
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]
 8000790:	e00c      	b.n	80007ac <cmdSendResp+0x50>
    {
      p_cmd->tx_packet.data[i] = p_data[i];
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	4413      	add	r3, r2
 8000798:	7819      	ldrb	r1, [r3, #0]
 800079a:	68fa      	ldr	r2, [r7, #12]
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	4413      	add	r3, r2
 80007a0:	331c      	adds	r3, #28
 80007a2:	460a      	mov	r2, r1
 80007a4:	701a      	strb	r2, [r3, #0]
    for(i=0; i<length; i++)
 80007a6:	697b      	ldr	r3, [r7, #20]
 80007a8:	3301      	adds	r3, #1
 80007aa:	617b      	str	r3, [r7, #20]
 80007ac:	697a      	ldr	r2, [r7, #20]
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	429a      	cmp	r2, r3
 80007b2:	d3ee      	bcc.n	8000792 <cmdSendResp+0x36>
    }
  }
  p_cmd->tx_packet.length = length;
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	831a      	strh	r2, [r3, #24]


  cmdPutch(ch, CMD_STX);
 80007bc:	7cbb      	ldrb	r3, [r7, #18]
 80007be:	2102      	movs	r1, #2
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff fead 	bl	8000520 <cmdPutch>
  cmdPutch(ch, p_cmd->tx_packet.cmd);
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	7d1a      	ldrb	r2, [r3, #20]
 80007ca:	7cbb      	ldrb	r3, [r7, #18]
 80007cc:	4611      	mov	r1, r2
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff fea6 	bl	8000520 <cmdPutch>
  check_sum ^= p_cmd->tx_packet.cmd;
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	7d1a      	ldrb	r2, [r3, #20]
 80007d8:	7cfb      	ldrb	r3, [r7, #19]
 80007da:	4053      	eors	r3, r2
 80007dc:	74fb      	strb	r3, [r7, #19]

  cmdPutch(ch, p_cmd->tx_packet.error);
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	7d9a      	ldrb	r2, [r3, #22]
 80007e2:	7cbb      	ldrb	r3, [r7, #18]
 80007e4:	4611      	mov	r1, r2
 80007e6:	4618      	mov	r0, r3
 80007e8:	f7ff fe9a 	bl	8000520 <cmdPutch>
  check_sum ^= p_cmd->tx_packet.error;
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	7d9a      	ldrb	r2, [r3, #22]
 80007f0:	7cfb      	ldrb	r3, [r7, #19]
 80007f2:	4053      	eors	r3, r2
 80007f4:	74fb      	strb	r3, [r7, #19]

  data = p_cmd->tx_packet.length & 0xFF;
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	8b1b      	ldrh	r3, [r3, #24]
 80007fa:	747b      	strb	r3, [r7, #17]
  cmdPutch(ch, data); check_sum ^= data;
 80007fc:	7c7a      	ldrb	r2, [r7, #17]
 80007fe:	7cbb      	ldrb	r3, [r7, #18]
 8000800:	4611      	mov	r1, r2
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff fe8c 	bl	8000520 <cmdPutch>
 8000808:	7cfa      	ldrb	r2, [r7, #19]
 800080a:	7c7b      	ldrb	r3, [r7, #17]
 800080c:	4053      	eors	r3, r2
 800080e:	74fb      	strb	r3, [r7, #19]
  data = (p_cmd->tx_packet.length>>8) & 0xFF;
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	8b1b      	ldrh	r3, [r3, #24]
 8000814:	0a1b      	lsrs	r3, r3, #8
 8000816:	b29b      	uxth	r3, r3
 8000818:	747b      	strb	r3, [r7, #17]
  cmdPutch(ch, data); check_sum ^= data;
 800081a:	7c7a      	ldrb	r2, [r7, #17]
 800081c:	7cbb      	ldrb	r3, [r7, #18]
 800081e:	4611      	mov	r1, r2
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fe7d 	bl	8000520 <cmdPutch>
 8000826:	7cfa      	ldrb	r2, [r7, #19]
 8000828:	7c7b      	ldrb	r3, [r7, #17]
 800082a:	4053      	eors	r3, r2
 800082c:	74fb      	strb	r3, [r7, #19]


  for( i=0; i<p_cmd->tx_packet.length && i<CMD_MAX_DATA_LENGTH; i++ )
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]
 8000832:	e014      	b.n	800085e <cmdSendResp+0x102>
  {
    cmdPutch(ch, p_cmd->tx_packet.data[i]);
 8000834:	68fa      	ldr	r2, [r7, #12]
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	4413      	add	r3, r2
 800083a:	331c      	adds	r3, #28
 800083c:	781a      	ldrb	r2, [r3, #0]
 800083e:	7cbb      	ldrb	r3, [r7, #18]
 8000840:	4611      	mov	r1, r2
 8000842:	4618      	mov	r0, r3
 8000844:	f7ff fe6c 	bl	8000520 <cmdPutch>
    check_sum ^= p_cmd->tx_packet.data[i];
 8000848:	68fa      	ldr	r2, [r7, #12]
 800084a:	697b      	ldr	r3, [r7, #20]
 800084c:	4413      	add	r3, r2
 800084e:	331c      	adds	r3, #28
 8000850:	781a      	ldrb	r2, [r3, #0]
 8000852:	7cfb      	ldrb	r3, [r7, #19]
 8000854:	4053      	eors	r3, r2
 8000856:	74fb      	strb	r3, [r7, #19]
  for( i=0; i<p_cmd->tx_packet.length && i<CMD_MAX_DATA_LENGTH; i++ )
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	3301      	adds	r3, #1
 800085c:	617b      	str	r3, [r7, #20]
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	8b1b      	ldrh	r3, [r3, #24]
 8000862:	461a      	mov	r2, r3
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	429a      	cmp	r2, r3
 8000868:	d903      	bls.n	8000872 <cmdSendResp+0x116>
 800086a:	697b      	ldr	r3, [r7, #20]
 800086c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000870:	d3e0      	bcc.n	8000834 <cmdSendResp+0xd8>
  }

  cmdPutch(ch, check_sum);
 8000872:	7cfa      	ldrb	r2, [r7, #19]
 8000874:	7cbb      	ldrb	r3, [r7, #18]
 8000876:	4611      	mov	r1, r2
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff fe51 	bl	8000520 <cmdPutch>
  cmdPutch(ch, CMD_ETX);
 800087e:	7cbb      	ldrb	r3, [r7, #18]
 8000880:	2103      	movs	r1, #3
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff fe4c 	bl	8000520 <cmdPutch>
}
 8000888:	bf00      	nop
 800088a:	3718      	adds	r7, #24
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <qbufferCreate>:

void qbufferInit(void){

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length){
 8000890:	b480      	push	{r7}
 8000892:	b087      	sub	sp, #28
 8000894:	af00      	add	r7, sp, #0
 8000896:	60f8      	str	r0, [r7, #12]
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800089c:	2301      	movs	r3, #1
 800089e:	75fb      	strb	r3, [r7, #23]

  p_node->ptr_in = 0;
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
  p_node->ptr_out = 0;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	2200      	movs	r2, #0
 80008aa:	605a      	str	r2, [r3, #4]
  p_node->length = length;
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	68ba      	ldr	r2, [r7, #8]
 80008b6:	60da      	str	r2, [r3, #12]

  if(p_node->p_buf == NULL){
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	68db      	ldr	r3, [r3, #12]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d104      	bne.n	80008ca <qbufferCreate+0x3a>
    p_node->length = 0;
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
    ret = false;
 80008c6:	2300      	movs	r3, #0
 80008c8:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 80008ca:	7dfb      	ldrb	r3, [r7, #23]
} // If the buffer is made successfully, return true or not false.
 80008cc:	4618      	mov	r0, r3
 80008ce:	371c      	adds	r7, #28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bc80      	pop	{r7}
 80008d4:	4770      	bx	lr

080008d6 <qbufferWrite>:

bool qbufferWrite(qbuffer_t *p_node, uint8_t *p_data, uint32_t length){
 80008d6:	b480      	push	{r7}
 80008d8:	b089      	sub	sp, #36	; 0x24
 80008da:	af00      	add	r7, sp, #0
 80008dc:	60f8      	str	r0, [r7, #12]
 80008de:	60b9      	str	r1, [r7, #8]
 80008e0:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80008e2:	2301      	movs	r3, #1
 80008e4:	77fb      	strb	r3, [r7, #31]
  uint32_t index;
  uint32_t next_index;
  uint32_t i;

  if(p_node->p_buf == NULL) return false;
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	68db      	ldr	r3, [r3, #12]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d101      	bne.n	80008f2 <qbufferWrite+0x1c>
 80008ee:	2300      	movs	r3, #0
 80008f0:	e02d      	b.n	800094e <qbufferWrite+0x78>

  for(i = 0; i<length; i++){
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
 80008f6:	e025      	b.n	8000944 <qbufferWrite+0x6e>
    index      = p_node->ptr_in;
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	613b      	str	r3, [r7, #16]
    next_index = p_node->ptr_in + 1;
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	3301      	adds	r3, #1
 8000904:	61bb      	str	r3, [r7, #24]

    if(next_index == p_node->length){ // if the index is end of the buffer.
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	689a      	ldr	r2, [r3, #8]
 800090a:	69bb      	ldr	r3, [r7, #24]
 800090c:	429a      	cmp	r2, r3
 800090e:	d101      	bne.n	8000914 <qbufferWrite+0x3e>
      next_index = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	61bb      	str	r3, [r7, #24]
    }
    if(next_index != p_node-> ptr_out){  // the buffer is not full.
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	685a      	ldr	r2, [r3, #4]
 8000918:	69bb      	ldr	r3, [r7, #24]
 800091a:	429a      	cmp	r2, r3
 800091c:	d00c      	beq.n	8000938 <qbufferWrite+0x62>
      p_node->p_buf[index] = p_data[i];
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	68da      	ldr	r2, [r3, #12]
 8000922:	693b      	ldr	r3, [r7, #16]
 8000924:	4413      	add	r3, r2
 8000926:	68b9      	ldr	r1, [r7, #8]
 8000928:	697a      	ldr	r2, [r7, #20]
 800092a:	440a      	add	r2, r1
 800092c:	7812      	ldrb	r2, [r2, #0]
 800092e:	701a      	strb	r2, [r3, #0]
      p_node->ptr_in       = next_index;
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	69ba      	ldr	r2, [r7, #24]
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	e002      	b.n	800093e <qbufferWrite+0x68>
    }
    else{                                // the buffer is full. ERR_FULL
      ret = false;
 8000938:	2300      	movs	r3, #0
 800093a:	77fb      	strb	r3, [r7, #31]
      break;
 800093c:	e006      	b.n	800094c <qbufferWrite+0x76>
  for(i = 0; i<length; i++){
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	3301      	adds	r3, #1
 8000942:	617b      	str	r3, [r7, #20]
 8000944:	697a      	ldr	r2, [r7, #20]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	429a      	cmp	r2, r3
 800094a:	d3d5      	bcc.n	80008f8 <qbufferWrite+0x22>
    }
  }
  return ret;
 800094c:	7ffb      	ldrb	r3, [r7, #31]
}
 800094e:	4618      	mov	r0, r3
 8000950:	3724      	adds	r7, #36	; 0x24
 8000952:	46bd      	mov	sp, r7
 8000954:	bc80      	pop	{r7}
 8000956:	4770      	bx	lr

08000958 <qbufferRead>:

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length){
 8000958:	b480      	push	{r7}
 800095a:	b089      	sub	sp, #36	; 0x24
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000964:	2301      	movs	r3, #1
 8000966:	77fb      	strb	r3, [r7, #31]
  uint32_t index;
  uint32_t next_index;
  uint32_t i;

  if(p_node->p_buf == NULL) return false;
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d101      	bne.n	8000974 <qbufferRead+0x1c>
 8000970:	2300      	movs	r3, #0
 8000972:	e02d      	b.n	80009d0 <qbufferRead+0x78>
  for(i=0; i<length; i++){
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]
 8000978:	e025      	b.n	80009c6 <qbufferRead+0x6e>
    index      = p_node->ptr_out;
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	613b      	str	r3, [r7, #16]
    next_index = p_node->ptr_out + 1;
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	3301      	adds	r3, #1
 8000986:	61bb      	str	r3, [r7, #24]

    if(next_index == p_node->length){ // if the out index is end of the buffer.
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	689a      	ldr	r2, [r3, #8]
 800098c:	69bb      	ldr	r3, [r7, #24]
 800098e:	429a      	cmp	r2, r3
 8000990:	d101      	bne.n	8000996 <qbufferRead+0x3e>
      next_index = 0;
 8000992:	2300      	movs	r3, #0
 8000994:	61bb      	str	r3, [r7, #24]
    }
    if(index != p_node->ptr_in){      // if the buffer is not empty
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	693b      	ldr	r3, [r7, #16]
 800099c:	429a      	cmp	r2, r3
 800099e:	d00c      	beq.n	80009ba <qbufferRead+0x62>
      p_data[i]       = p_node->p_buf[index];
 80009a0:	68ba      	ldr	r2, [r7, #8]
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	4413      	add	r3, r2
 80009a6:	68fa      	ldr	r2, [r7, #12]
 80009a8:	68d1      	ldr	r1, [r2, #12]
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	440a      	add	r2, r1
 80009ae:	7812      	ldrb	r2, [r2, #0]
 80009b0:	701a      	strb	r2, [r3, #0]
      p_node->ptr_out = next_index;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	69ba      	ldr	r2, [r7, #24]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	e002      	b.n	80009c0 <qbufferRead+0x68>
    }
    else{                             // if the buffer is empty ERR_EMPTY
      ret = false;
 80009ba:	2300      	movs	r3, #0
 80009bc:	77fb      	strb	r3, [r7, #31]
      break;
 80009be:	e006      	b.n	80009ce <qbufferRead+0x76>
  for(i=0; i<length; i++){
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	3301      	adds	r3, #1
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	697a      	ldr	r2, [r7, #20]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	429a      	cmp	r2, r3
 80009cc:	d3d5      	bcc.n	800097a <qbufferRead+0x22>
    }
  }
  return ret;
 80009ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3724      	adds	r7, #36	; 0x24
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bc80      	pop	{r7}
 80009d8:	4770      	bx	lr

080009da <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node){  // How many is there the buffer elements could be used.
 80009da:	b480      	push	{r7}
 80009dc:	b085      	sub	sp, #20
 80009de:	af00      	add	r7, sp, #0
 80009e0:	6078      	str	r0, [r7, #4]
  uint32_t length;

  length = (p_node->length + p_node->ptr_in - p_node->ptr_out) % p_node->length;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	689a      	ldr	r2, [r3, #8]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	441a      	add	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	6892      	ldr	r2, [r2, #8]
 80009f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80009fa:	fb02 f201 	mul.w	r2, r2, r1
 80009fe:	1a9b      	subs	r3, r3, r2
 8000a00:	60fb      	str	r3, [r7, #12]

  return length;
 8000a02:	68fb      	ldr	r3, [r7, #12]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3714      	adds	r7, #20
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bc80      	pop	{r7}
 8000a0c:	4770      	bx	lr

08000a0e <qbufferFlush>:

void qbufferFlush(qbuffer_t *p_node){
 8000a0e:	b480      	push	{r7}
 8000a10:	b083      	sub	sp, #12
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	6078      	str	r0, [r7, #4]
  p_node->ptr_in =0;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
  p_node->ptr_out = 0;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	605a      	str	r2, [r3, #4]
}
 8000a22:	bf00      	nop
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bc80      	pop	{r7}
 8000a2a:	4770      	bx	lr

08000a2c <button_isr>:
  uint32_t released_end_time;
}button_t;

static button_t button_tbl[BUTTON_MAX_CH];

void button_isr(void *arg){
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  uint8_t i;

  for(i=0; i<BUTTON_MAX_CH; i++){
 8000a34:	2300      	movs	r3, #0
 8000a36:	73fb      	strb	r3, [r7, #15]
 8000a38:	e09f      	b.n	8000b7a <button_isr+0x14e>
    if(buttonGetPressed(i)){
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f000 f905 	bl	8000c4c <buttonGetPressed>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d056      	beq.n	8000af6 <button_isr+0xca>
      if(button_tbl[i].pressed == false){
 8000a48:	7bfa      	ldrb	r2, [r7, #15]
 8000a4a:	4950      	ldr	r1, [pc, #320]	; (8000b8c <button_isr+0x160>)
 8000a4c:	4613      	mov	r3, r2
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	4413      	add	r3, r2
 8000a52:	00db      	lsls	r3, r3, #3
 8000a54:	440b      	add	r3, r1
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	f083 0301 	eor.w	r3, r3, #1
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d015      	beq.n	8000a8e <button_isr+0x62>
        button_tbl[i].pressed_event = true;
 8000a62:	7bfa      	ldrb	r2, [r7, #15]
 8000a64:	4949      	ldr	r1, [pc, #292]	; (8000b8c <button_isr+0x160>)
 8000a66:	4613      	mov	r3, r2
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	4413      	add	r3, r2
 8000a6c:	00db      	lsls	r3, r3, #3
 8000a6e:	440b      	add	r3, r1
 8000a70:	3301      	adds	r3, #1
 8000a72:	2201      	movs	r2, #1
 8000a74:	701a      	strb	r2, [r3, #0]
        button_tbl[i].pressed_start_time = millis();
 8000a76:	7bfc      	ldrb	r4, [r7, #15]
 8000a78:	f001 f98b 	bl	8001d92 <millis>
 8000a7c:	4601      	mov	r1, r0
 8000a7e:	4a43      	ldr	r2, [pc, #268]	; (8000b8c <button_isr+0x160>)
 8000a80:	4623      	mov	r3, r4
 8000a82:	005b      	lsls	r3, r3, #1
 8000a84:	4423      	add	r3, r4
 8000a86:	00db      	lsls	r3, r3, #3
 8000a88:	4413      	add	r3, r2
 8000a8a:	3304      	adds	r3, #4
 8000a8c:	6019      	str	r1, [r3, #0]
      }
      button_tbl[i].pressed = true;
 8000a8e:	7bfa      	ldrb	r2, [r7, #15]
 8000a90:	493e      	ldr	r1, [pc, #248]	; (8000b8c <button_isr+0x160>)
 8000a92:	4613      	mov	r3, r2
 8000a94:	005b      	lsls	r3, r3, #1
 8000a96:	4413      	add	r3, r2
 8000a98:	00db      	lsls	r3, r3, #3
 8000a9a:	440b      	add	r3, r1
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	701a      	strb	r2, [r3, #0]
      button_tbl[i].pressed_cnt++;
 8000aa0:	7bfa      	ldrb	r2, [r7, #15]
 8000aa2:	493a      	ldr	r1, [pc, #232]	; (8000b8c <button_isr+0x160>)
 8000aa4:	4613      	mov	r3, r2
 8000aa6:	005b      	lsls	r3, r3, #1
 8000aa8:	4413      	add	r3, r2
 8000aaa:	00db      	lsls	r3, r3, #3
 8000aac:	440b      	add	r3, r1
 8000aae:	3302      	adds	r3, #2
 8000ab0:	881b      	ldrh	r3, [r3, #0]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	b298      	uxth	r0, r3
 8000ab6:	4935      	ldr	r1, [pc, #212]	; (8000b8c <button_isr+0x160>)
 8000ab8:	4613      	mov	r3, r2
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	4413      	add	r3, r2
 8000abe:	00db      	lsls	r3, r3, #3
 8000ac0:	440b      	add	r3, r1
 8000ac2:	3302      	adds	r3, #2
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	801a      	strh	r2, [r3, #0]

      button_tbl[i].pressed_end_time = millis();
 8000ac8:	7bfc      	ldrb	r4, [r7, #15]
 8000aca:	f001 f962 	bl	8001d92 <millis>
 8000ace:	4601      	mov	r1, r0
 8000ad0:	4a2e      	ldr	r2, [pc, #184]	; (8000b8c <button_isr+0x160>)
 8000ad2:	4623      	mov	r3, r4
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	4423      	add	r3, r4
 8000ad8:	00db      	lsls	r3, r3, #3
 8000ada:	4413      	add	r3, r2
 8000adc:	3308      	adds	r3, #8
 8000ade:	6019      	str	r1, [r3, #0]
      button_tbl[i].released = false;
 8000ae0:	7bfa      	ldrb	r2, [r7, #15]
 8000ae2:	492a      	ldr	r1, [pc, #168]	; (8000b8c <button_isr+0x160>)
 8000ae4:	4613      	mov	r3, r2
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	4413      	add	r3, r2
 8000aea:	00db      	lsls	r3, r3, #3
 8000aec:	440b      	add	r3, r1
 8000aee:	330c      	adds	r3, #12
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]
 8000af4:	e03e      	b.n	8000b74 <button_isr+0x148>
    }
    else{                                   // not pressed
      if(button_tbl[i].pressed == true){
 8000af6:	7bfa      	ldrb	r2, [r7, #15]
 8000af8:	4924      	ldr	r1, [pc, #144]	; (8000b8c <button_isr+0x160>)
 8000afa:	4613      	mov	r3, r2
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	4413      	add	r3, r2
 8000b00:	00db      	lsls	r3, r3, #3
 8000b02:	440b      	add	r3, r1
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d015      	beq.n	8000b36 <button_isr+0x10a>
        button_tbl[i].released_event = true;
 8000b0a:	7bfa      	ldrb	r2, [r7, #15]
 8000b0c:	491f      	ldr	r1, [pc, #124]	; (8000b8c <button_isr+0x160>)
 8000b0e:	4613      	mov	r3, r2
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	4413      	add	r3, r2
 8000b14:	00db      	lsls	r3, r3, #3
 8000b16:	440b      	add	r3, r1
 8000b18:	330d      	adds	r3, #13
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	701a      	strb	r2, [r3, #0]
        button_tbl[i].released_start_time = millis();
 8000b1e:	7bfc      	ldrb	r4, [r7, #15]
 8000b20:	f001 f937 	bl	8001d92 <millis>
 8000b24:	4601      	mov	r1, r0
 8000b26:	4a19      	ldr	r2, [pc, #100]	; (8000b8c <button_isr+0x160>)
 8000b28:	4623      	mov	r3, r4
 8000b2a:	005b      	lsls	r3, r3, #1
 8000b2c:	4423      	add	r3, r4
 8000b2e:	00db      	lsls	r3, r3, #3
 8000b30:	4413      	add	r3, r2
 8000b32:	3310      	adds	r3, #16
 8000b34:	6019      	str	r1, [r3, #0]
      }
      button_tbl[i].pressed = false;
 8000b36:	7bfa      	ldrb	r2, [r7, #15]
 8000b38:	4914      	ldr	r1, [pc, #80]	; (8000b8c <button_isr+0x160>)
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	005b      	lsls	r3, r3, #1
 8000b3e:	4413      	add	r3, r2
 8000b40:	00db      	lsls	r3, r3, #3
 8000b42:	440b      	add	r3, r1
 8000b44:	2200      	movs	r2, #0
 8000b46:	701a      	strb	r2, [r3, #0]
      button_tbl[i].released = true;
 8000b48:	7bfa      	ldrb	r2, [r7, #15]
 8000b4a:	4910      	ldr	r1, [pc, #64]	; (8000b8c <button_isr+0x160>)
 8000b4c:	4613      	mov	r3, r2
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	4413      	add	r3, r2
 8000b52:	00db      	lsls	r3, r3, #3
 8000b54:	440b      	add	r3, r1
 8000b56:	330c      	adds	r3, #12
 8000b58:	2201      	movs	r2, #1
 8000b5a:	701a      	strb	r2, [r3, #0]

      button_tbl[i].released_end_time = millis();
 8000b5c:	7bfc      	ldrb	r4, [r7, #15]
 8000b5e:	f001 f918 	bl	8001d92 <millis>
 8000b62:	4601      	mov	r1, r0
 8000b64:	4a09      	ldr	r2, [pc, #36]	; (8000b8c <button_isr+0x160>)
 8000b66:	4623      	mov	r3, r4
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	4423      	add	r3, r4
 8000b6c:	00db      	lsls	r3, r3, #3
 8000b6e:	4413      	add	r3, r2
 8000b70:	3314      	adds	r3, #20
 8000b72:	6019      	str	r1, [r3, #0]
  for(i=0; i<BUTTON_MAX_CH; i++){
 8000b74:	7bfb      	ldrb	r3, [r7, #15]
 8000b76:	3301      	adds	r3, #1
 8000b78:	73fb      	strb	r3, [r7, #15]
 8000b7a:	7bfb      	ldrb	r3, [r7, #15]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	f43f af5c 	beq.w	8000a3a <button_isr+0xe>
    }
  }
}
 8000b82:	bf00      	nop
 8000b84:	3714      	adds	r7, #20
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd90      	pop	{r4, r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	2000002c 	.word	0x2000002c

08000b90 <buttonInit>:

void buttonInit(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b088      	sub	sp, #32
 8000b94:	af02      	add	r7, sp, #8
  swtimer_handle_t h_button_timer;
  uint32_t i;

  GPIO_InitTypeDef  GPIO_InitStruct;

  GPIO_InitStruct.Mode  = GPIO_MODE_INPUT;
 8000b96:	2300      	movs	r3, #0
 8000b98:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	60fb      	str	r3, [r7, #12]

  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ba2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ba6:	603b      	str	r3, [r7, #0]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba8:	463b      	mov	r3, r7
 8000baa:	4619      	mov	r1, r3
 8000bac:	4824      	ldr	r0, [pc, #144]	; (8000c40 <buttonInit+0xb0>)
 8000bae:	f001 fe2f 	bl	8002810 <HAL_GPIO_Init>

  for(i=0; i<BUTTON_MAX_CH; i++){
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	617b      	str	r3, [r7, #20]
 8000bb6:	e029      	b.n	8000c0c <buttonInit+0x7c>
    button_tbl[i].pressed_cnt    = 0;
 8000bb8:	4922      	ldr	r1, [pc, #136]	; (8000c44 <buttonInit+0xb4>)
 8000bba:	697a      	ldr	r2, [r7, #20]
 8000bbc:	4613      	mov	r3, r2
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	4413      	add	r3, r2
 8000bc2:	00db      	lsls	r3, r3, #3
 8000bc4:	440b      	add	r3, r1
 8000bc6:	3302      	adds	r3, #2
 8000bc8:	2200      	movs	r2, #0
 8000bca:	801a      	strh	r2, [r3, #0]
    button_tbl[i].pressed        = 0;
 8000bcc:	491d      	ldr	r1, [pc, #116]	; (8000c44 <buttonInit+0xb4>)
 8000bce:	697a      	ldr	r2, [r7, #20]
 8000bd0:	4613      	mov	r3, r2
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4413      	add	r3, r2
 8000bd6:	00db      	lsls	r3, r3, #3
 8000bd8:	440b      	add	r3, r1
 8000bda:	2200      	movs	r2, #0
 8000bdc:	701a      	strb	r2, [r3, #0]
    button_tbl[i].released       = 0;
 8000bde:	4919      	ldr	r1, [pc, #100]	; (8000c44 <buttonInit+0xb4>)
 8000be0:	697a      	ldr	r2, [r7, #20]
 8000be2:	4613      	mov	r3, r2
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	4413      	add	r3, r2
 8000be8:	00db      	lsls	r3, r3, #3
 8000bea:	440b      	add	r3, r1
 8000bec:	330c      	adds	r3, #12
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
    button_tbl[i].released_event = 0;
 8000bf2:	4914      	ldr	r1, [pc, #80]	; (8000c44 <buttonInit+0xb4>)
 8000bf4:	697a      	ldr	r2, [r7, #20]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	4413      	add	r3, r2
 8000bfc:	00db      	lsls	r3, r3, #3
 8000bfe:	440b      	add	r3, r1
 8000c00:	330d      	adds	r3, #13
 8000c02:	2200      	movs	r2, #0
 8000c04:	701a      	strb	r2, [r3, #0]
  for(i=0; i<BUTTON_MAX_CH; i++){
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d0d2      	beq.n	8000bb8 <buttonInit+0x28>
  }

  h_button_timer = swtimerGetHandle();
 8000c12:	f000 fd11 	bl	8001638 <swtimerGetHandle>
 8000c16:	4603      	mov	r3, r0
 8000c18:	827b      	strh	r3, [r7, #18]
  swtimerSet(h_button_timer, 1, LOOP_TIME, button_isr, NULL);
 8000c1a:	8a7b      	ldrh	r3, [r7, #18]
 8000c1c:	b2d8      	uxtb	r0, r3
 8000c1e:	2300      	movs	r3, #0
 8000c20:	9300      	str	r3, [sp, #0]
 8000c22:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <buttonInit+0xb8>)
 8000c24:	2202      	movs	r2, #2
 8000c26:	2101      	movs	r1, #1
 8000c28:	f000 fc9a 	bl	8001560 <swtimerSet>
  swtimerStart(h_button_timer);
 8000c2c:	8a7b      	ldrh	r3, [r7, #18]
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	4618      	mov	r0, r3
 8000c32:	f000 fcd7 	bl	80015e4 <swtimerStart>
}
 8000c36:	bf00      	nop
 8000c38:	3718      	adds	r7, #24
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40011000 	.word	0x40011000
 8000c44:	2000002c 	.word	0x2000002c
 8000c48:	08000a2d 	.word	0x08000a2d

08000c4c <buttonGetPressed>:
  button_tbl[ch].released_start_time   = 0;
  button_tbl[ch].released_end_time     = 0;
}

bool buttonGetPressed(uint8_t ch)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	71fb      	strb	r3, [r7, #7]
  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET)
 8000c56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c5a:	4806      	ldr	r0, [pc, #24]	; (8000c74 <buttonGetPressed+0x28>)
 8000c5c:	f001 ffee 	bl	8002c3c <HAL_GPIO_ReadPin>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d101      	bne.n	8000c6a <buttonGetPressed+0x1e>
  {
    return true;
 8000c66:	2301      	movs	r3, #1
 8000c68:	e000      	b.n	8000c6c <buttonGetPressed+0x20>
  }
  else
  {
    return false;
 8000c6a:	2300      	movs	r3, #0
  }
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40011000 	.word	0x40011000

08000c78 <eepromInit>:




bool eepromInit()
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
  uint16_t i;
  for( i=0; i<NB_OF_VAR; i++ )
 8000c7e:	2300      	movs	r3, #0
 8000c80:	80fb      	strh	r3, [r7, #6]
 8000c82:	e007      	b.n	8000c94 <eepromInit+0x1c>
  {
    VirtAddVarTab[i] = i;
 8000c84:	88fb      	ldrh	r3, [r7, #6]
 8000c86:	490d      	ldr	r1, [pc, #52]	; (8000cbc <eepromInit+0x44>)
 8000c88:	88fa      	ldrh	r2, [r7, #6]
 8000c8a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  for( i=0; i<NB_OF_VAR; i++ )
 8000c8e:	88fb      	ldrh	r3, [r7, #6]
 8000c90:	3301      	adds	r3, #1
 8000c92:	80fb      	strh	r3, [r7, #6]
 8000c94:	88fb      	ldrh	r3, [r7, #6]
 8000c96:	2b7f      	cmp	r3, #127	; 0x7f
 8000c98:	d9f4      	bls.n	8000c84 <eepromInit+0xc>
  }
  HAL_FLASH_Unlock();         // Because Emulating EEPROM on the flash.
 8000c9a:	f001 fc39 	bl	8002510 <HAL_FLASH_Unlock>
  if( EE_Init() == HAL_OK )
 8000c9e:	f000 f811 	bl	8000cc4 <EE_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d102      	bne.n	8000cae <eepromInit+0x36>
  {
    IsInit = true;
 8000ca8:	4b05      	ldr	r3, [pc, #20]	; (8000cc0 <eepromInit+0x48>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	701a      	strb	r2, [r3, #0]
  }
  return IsInit;
 8000cae:	4b04      	ldr	r3, [pc, #16]	; (8000cc0 <eepromInit+0x48>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	20000048 	.word	0x20000048
 8000cc0:	20000044 	.word	0x20000044

08000cc4 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08a      	sub	sp, #40	; 0x28
 8000cc8:	af00      	add	r7, sp, #0
  uint16_t pagestatus0 = 6, pagestatus1 = 6;
 8000cca:	2306      	movs	r3, #6
 8000ccc:	847b      	strh	r3, [r7, #34]	; 0x22
 8000cce:	2306      	movs	r3, #6
 8000cd0:	843b      	strh	r3, [r7, #32]
  uint16_t varidx = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t eepromstatus = 0, readstatus = 0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	83fb      	strh	r3, [r7, #30]
 8000cda:	2300      	movs	r3, #0
 8000cdc:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 8000cde:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ce2:	84bb      	strh	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef  flashstatus;
  uint32_t page_error = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef s_eraseinit;


  /* Get Page0 status */
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8000ce8:	4b9e      	ldr	r3, [pc, #632]	; (8000f64 <EE_Init+0x2a0>)
 8000cea:	881b      	ldrh	r3, [r3, #0]
 8000cec:	847b      	strh	r3, [r7, #34]	; 0x22
  /* Get Page1 status */
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8000cee:	4b9e      	ldr	r3, [pc, #632]	; (8000f68 <EE_Init+0x2a4>)
 8000cf0:	881b      	ldrh	r3, [r3, #0]
 8000cf2:	843b      	strh	r3, [r7, #32]

  /* Fill EraseInit structure*/
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	607b      	str	r3, [r7, #4]
  s_eraseinit.PageAddress = PAGE0_ID;
 8000cf8:	4b9a      	ldr	r3, [pc, #616]	; (8000f64 <EE_Init+0x2a0>)
 8000cfa:	60fb      	str	r3, [r7, #12]
  s_eraseinit.NbPages     = 1;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	613b      	str	r3, [r7, #16]

  /* Check for invalid header states and repair if necessary */
  switch (pagestatus0)
 8000d00:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000d02:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d057      	beq.n	8000dba <EE_Init+0xf6>
 8000d0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d003      	beq.n	8000d1a <EE_Init+0x56>
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f000 80f4 	beq.w	8000f00 <EE_Init+0x23c>
 8000d18:	e18d      	b.n	8001036 <EE_Init+0x372>
  {
    case ERASED:
      if (pagestatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 8000d1a:	8c3b      	ldrh	r3, [r7, #32]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d116      	bne.n	8000d4e <EE_Init+0x8a>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000d20:	4890      	ldr	r0, [pc, #576]	; (8000f64 <EE_Init+0x2a0>)
 8000d22:	f000 f9a9 	bl	8001078 <EE_VerifyPageFullyErased>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	f040 818e 	bne.w	800104a <EE_Init+0x386>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000d2e:	f107 0214 	add.w	r2, r7, #20
 8000d32:	1d3b      	adds	r3, r7, #4
 8000d34:	4611      	mov	r1, r2
 8000d36:	4618      	mov	r0, r3
 8000d38:	f001 fcc2 	bl	80026c0 <HAL_FLASHEx_Erase>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000d40:	7efb      	ldrb	r3, [r7, #27]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f000 8181 	beq.w	800104a <EE_Init+0x386>
          {
            return flashstatus;
 8000d48:	7efb      	ldrb	r3, [r7, #27]
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	e185      	b.n	800105a <EE_Init+0x396>
          }
        }
      }
      else if (pagestatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 8000d4e:	8c3b      	ldrh	r3, [r7, #32]
 8000d50:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d125      	bne.n	8000da4 <EE_Init+0xe0>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000d58:	4882      	ldr	r0, [pc, #520]	; (8000f64 <EE_Init+0x2a0>)
 8000d5a:	f000 f98d 	bl	8001078 <EE_VerifyPageFullyErased>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d10e      	bne.n	8000d82 <EE_Init+0xbe>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000d64:	f107 0214 	add.w	r2, r7, #20
 8000d68:	1d3b      	adds	r3, r7, #4
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f001 fca7 	bl	80026c0 <HAL_FLASHEx_Erase>
 8000d72:	4603      	mov	r3, r0
 8000d74:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000d76:	7efb      	ldrb	r3, [r7, #27]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d002      	beq.n	8000d82 <EE_Init+0xbe>
          {
            return flashstatus;
 8000d7c:	7efb      	ldrb	r3, [r7, #27]
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	e16b      	b.n	800105a <EE_Init+0x396>
          }
        }
        /* Mark Page1 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8000d82:	f04f 0200 	mov.w	r2, #0
 8000d86:	f04f 0300 	mov.w	r3, #0
 8000d8a:	4977      	ldr	r1, [pc, #476]	; (8000f68 <EE_Init+0x2a4>)
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	f001 fb4f 	bl	8002430 <HAL_FLASH_Program>
 8000d92:	4603      	mov	r3, r0
 8000d94:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000d96:	7efb      	ldrb	r3, [r7, #27]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	f000 8156 	beq.w	800104a <EE_Init+0x386>
        {
          return flashstatus;
 8000d9e:	7efb      	ldrb	r3, [r7, #27]
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	e15a      	b.n	800105a <EE_Init+0x396>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 8000da4:	f000 f9d8 	bl	8001158 <EE_Format>
 8000da8:	4603      	mov	r3, r0
 8000daa:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000dac:	7efb      	ldrb	r3, [r7, #27]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	f000 814b 	beq.w	800104a <EE_Init+0x386>
        {
          return flashstatus;
 8000db4:	7efb      	ldrb	r3, [r7, #27]
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	e14f      	b.n	800105a <EE_Init+0x396>
        }
      }
      break;

    case RECEIVE_DATA:
      if (pagestatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8000dba:	8c3b      	ldrh	r3, [r7, #32]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d163      	bne.n	8000e88 <EE_Init+0x1c4>
      {
        /* Transfer data from Page1 to Page0 */
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000dc4:	e030      	b.n	8000e28 <EE_Init+0x164>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 8000dc6:	4b69      	ldr	r3, [pc, #420]	; (8000f6c <EE_Init+0x2a8>)
 8000dc8:	881b      	ldrh	r3, [r3, #0]
 8000dca:	b29a      	uxth	r2, r3
 8000dcc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000dce:	4968      	ldr	r1, [pc, #416]	; (8000f70 <EE_Init+0x2ac>)
 8000dd0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d101      	bne.n	8000ddc <EE_Init+0x118>
          {
            x = varidx;
 8000dd8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000dda:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (varidx != x)
 8000ddc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000dde:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8000de2:	429a      	cmp	r2, r3
 8000de4:	d01d      	beq.n	8000e22 <EE_Init+0x15e>
          {
            /* Read the last variables' updates */
            readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 8000de6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000de8:	4a61      	ldr	r2, [pc, #388]	; (8000f70 <EE_Init+0x2ac>)
 8000dea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dee:	4961      	ldr	r1, [pc, #388]	; (8000f74 <EE_Init+0x2b0>)
 8000df0:	4618      	mov	r0, r3
 8000df2:	f000 f967 	bl	80010c4 <EE_ReadVariable>
 8000df6:	4603      	mov	r3, r0
 8000df8:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (readstatus != 0x1)
 8000dfa:	8bbb      	ldrh	r3, [r7, #28]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d010      	beq.n	8000e22 <EE_Init+0x15e>
            {
              /* Transfer the variable to the Page0 */
              eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 8000e00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000e02:	4a5b      	ldr	r2, [pc, #364]	; (8000f70 <EE_Init+0x2ac>)
 8000e04:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e08:	4b5a      	ldr	r3, [pc, #360]	; (8000f74 <EE_Init+0x2b0>)
 8000e0a:	881b      	ldrh	r3, [r3, #0]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4610      	mov	r0, r2
 8000e10:	f000 fa36 	bl	8001280 <EE_VerifyPageFullWriteVariable>
 8000e14:	4603      	mov	r3, r0
 8000e16:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (eepromstatus != HAL_OK)
 8000e18:	8bfb      	ldrh	r3, [r7, #30]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <EE_Init+0x15e>
              {
                return eepromstatus;
 8000e1e:	8bfb      	ldrh	r3, [r7, #30]
 8000e20:	e11b      	b.n	800105a <EE_Init+0x396>
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8000e22:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000e24:	3301      	adds	r3, #1
 8000e26:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000e28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000e2a:	2b7f      	cmp	r3, #127	; 0x7f
 8000e2c:	d9cb      	bls.n	8000dc6 <EE_Init+0x102>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8000e2e:	f04f 0200 	mov.w	r2, #0
 8000e32:	f04f 0300 	mov.w	r3, #0
 8000e36:	494b      	ldr	r1, [pc, #300]	; (8000f64 <EE_Init+0x2a0>)
 8000e38:	2001      	movs	r0, #1
 8000e3a:	f001 faf9 	bl	8002430 <HAL_FLASH_Program>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000e42:	7efb      	ldrb	r3, [r7, #27]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d002      	beq.n	8000e4e <EE_Init+0x18a>
        {
          return flashstatus;
 8000e48:	7efb      	ldrb	r3, [r7, #27]
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	e105      	b.n	800105a <EE_Init+0x396>
        }
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 8000e52:	4b45      	ldr	r3, [pc, #276]	; (8000f68 <EE_Init+0x2a4>)
 8000e54:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000e5a:	4843      	ldr	r0, [pc, #268]	; (8000f68 <EE_Init+0x2a4>)
 8000e5c:	f000 f90c 	bl	8001078 <EE_VerifyPageFullyErased>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	f040 80f3 	bne.w	800104e <EE_Init+0x38a>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000e68:	f107 0214 	add.w	r2, r7, #20
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	4611      	mov	r1, r2
 8000e70:	4618      	mov	r0, r3
 8000e72:	f001 fc25 	bl	80026c0 <HAL_FLASHEx_Erase>
 8000e76:	4603      	mov	r3, r0
 8000e78:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000e7a:	7efb      	ldrb	r3, [r7, #27]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	f000 80e6 	beq.w	800104e <EE_Init+0x38a>
          {
            return flashstatus;
 8000e82:	7efb      	ldrb	r3, [r7, #27]
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	e0e8      	b.n	800105a <EE_Init+0x396>
          }
        }
      }
      else if (pagestatus1 == ERASED) /* Page0 receive, Page1 erased */
 8000e88:	8c3b      	ldrh	r3, [r7, #32]
 8000e8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d12b      	bne.n	8000eea <EE_Init+0x226>
      {
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000e92:	2300      	movs	r3, #0
 8000e94:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 8000e96:	4b34      	ldr	r3, [pc, #208]	; (8000f68 <EE_Init+0x2a4>)
 8000e98:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000e9e:	4832      	ldr	r0, [pc, #200]	; (8000f68 <EE_Init+0x2a4>)
 8000ea0:	f000 f8ea 	bl	8001078 <EE_VerifyPageFullyErased>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d10e      	bne.n	8000ec8 <EE_Init+0x204>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000eaa:	f107 0214 	add.w	r2, r7, #20
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f001 fc04 	bl	80026c0 <HAL_FLASHEx_Erase>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000ebc:	7efb      	ldrb	r3, [r7, #27]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d002      	beq.n	8000ec8 <EE_Init+0x204>
          {
            return flashstatus;
 8000ec2:	7efb      	ldrb	r3, [r7, #27]
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	e0c8      	b.n	800105a <EE_Init+0x396>
          }
        }
        /* Mark Page0 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8000ec8:	f04f 0200 	mov.w	r2, #0
 8000ecc:	f04f 0300 	mov.w	r3, #0
 8000ed0:	4924      	ldr	r1, [pc, #144]	; (8000f64 <EE_Init+0x2a0>)
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f001 faac 	bl	8002430 <HAL_FLASH_Program>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000edc:	7efb      	ldrb	r3, [r7, #27]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f000 80b5 	beq.w	800104e <EE_Init+0x38a>
        {
          return flashstatus;
 8000ee4:	7efb      	ldrb	r3, [r7, #27]
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	e0b7      	b.n	800105a <EE_Init+0x396>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 8000eea:	f000 f935 	bl	8001158 <EE_Format>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000ef2:	7efb      	ldrb	r3, [r7, #27]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	f000 80aa 	beq.w	800104e <EE_Init+0x38a>
        {
          return flashstatus;
 8000efa:	7efb      	ldrb	r3, [r7, #27]
 8000efc:	b29b      	uxth	r3, r3
 8000efe:	e0ac      	b.n	800105a <EE_Init+0x396>
        }
      }
      break;

    case VALID_PAGE:
      if (pagestatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8000f00:	8c3b      	ldrh	r3, [r7, #32]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d10a      	bne.n	8000f1c <EE_Init+0x258>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 8000f06:	f000 f927 	bl	8001158 <EE_Format>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000f0e:	7efb      	ldrb	r3, [r7, #27]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	f000 809e 	beq.w	8001052 <EE_Init+0x38e>
        {
          return flashstatus;
 8000f16:	7efb      	ldrb	r3, [r7, #27]
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	e09e      	b.n	800105a <EE_Init+0x396>
        }
      }
      else if (pagestatus1 == ERASED) /* Page0 valid, Page1 erased */
 8000f1c:	8c3b      	ldrh	r3, [r7, #32]
 8000f1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d11b      	bne.n	8000f5e <EE_Init+0x29a>
      {
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000f26:	2300      	movs	r3, #0
 8000f28:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <EE_Init+0x2a4>)
 8000f2c:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000f32:	480d      	ldr	r0, [pc, #52]	; (8000f68 <EE_Init+0x2a4>)
 8000f34:	f000 f8a0 	bl	8001078 <EE_VerifyPageFullyErased>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	f040 8089 	bne.w	8001052 <EE_Init+0x38e>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000f40:	f107 0214 	add.w	r2, r7, #20
 8000f44:	1d3b      	adds	r3, r7, #4
 8000f46:	4611      	mov	r1, r2
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f001 fbb9 	bl	80026c0 <HAL_FLASHEx_Erase>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000f52:	7efb      	ldrb	r3, [r7, #27]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d07c      	beq.n	8001052 <EE_Init+0x38e>
          {
            return flashstatus;
 8000f58:	7efb      	ldrb	r3, [r7, #27]
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	e07d      	b.n	800105a <EE_Init+0x396>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8000f5e:	2300      	movs	r3, #0
 8000f60:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000f62:	e03a      	b.n	8000fda <EE_Init+0x316>
 8000f64:	08007800 	.word	0x08007800
 8000f68:	08007c00 	.word	0x08007c00
 8000f6c:	08007806 	.word	0x08007806
 8000f70:	20000048 	.word	0x20000048
 8000f74:	20000148 	.word	0x20000148
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 8000f78:	4b3a      	ldr	r3, [pc, #232]	; (8001064 <EE_Init+0x3a0>)
 8000f7a:	881b      	ldrh	r3, [r3, #0]
 8000f7c:	b29a      	uxth	r2, r3
 8000f7e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f80:	4939      	ldr	r1, [pc, #228]	; (8001068 <EE_Init+0x3a4>)
 8000f82:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d101      	bne.n	8000f8e <EE_Init+0x2ca>
          {
            x = varidx;
 8000f8a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f8c:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (varidx != x)
 8000f8e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000f90:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d01d      	beq.n	8000fd4 <EE_Init+0x310>
          {
            /* Read the last variables' updates */
            readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 8000f98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f9a:	4a33      	ldr	r2, [pc, #204]	; (8001068 <EE_Init+0x3a4>)
 8000f9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fa0:	4932      	ldr	r1, [pc, #200]	; (800106c <EE_Init+0x3a8>)
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 f88e 	bl	80010c4 <EE_ReadVariable>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (readstatus != 0x1)
 8000fac:	8bbb      	ldrh	r3, [r7, #28]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d010      	beq.n	8000fd4 <EE_Init+0x310>
            {
              /* Transfer the variable to the Page1 */
              eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 8000fb2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000fb4:	4a2c      	ldr	r2, [pc, #176]	; (8001068 <EE_Init+0x3a4>)
 8000fb6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000fba:	4b2c      	ldr	r3, [pc, #176]	; (800106c <EE_Init+0x3a8>)
 8000fbc:	881b      	ldrh	r3, [r3, #0]
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4610      	mov	r0, r2
 8000fc2:	f000 f95d 	bl	8001280 <EE_VerifyPageFullWriteVariable>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (eepromstatus != HAL_OK)
 8000fca:	8bfb      	ldrh	r3, [r7, #30]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <EE_Init+0x310>
              {
                return eepromstatus;
 8000fd0:	8bfb      	ldrh	r3, [r7, #30]
 8000fd2:	e042      	b.n	800105a <EE_Init+0x396>
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8000fd4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	84fb      	strh	r3, [r7, #38]	; 0x26
 8000fda:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000fdc:	2b7f      	cmp	r3, #127	; 0x7f
 8000fde:	d9cb      	bls.n	8000f78 <EE_Init+0x2b4>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8000fe0:	f04f 0200 	mov.w	r2, #0
 8000fe4:	f04f 0300 	mov.w	r3, #0
 8000fe8:	4921      	ldr	r1, [pc, #132]	; (8001070 <EE_Init+0x3ac>)
 8000fea:	2001      	movs	r0, #1
 8000fec:	f001 fa20 	bl	8002430 <HAL_FLASH_Program>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000ff4:	7efb      	ldrb	r3, [r7, #27]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d002      	beq.n	8001000 <EE_Init+0x33c>
        {
          return flashstatus;
 8000ffa:	7efb      	ldrb	r3, [r7, #27]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	e02c      	b.n	800105a <EE_Init+0x396>
        }
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001000:	2300      	movs	r3, #0
 8001002:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE0_ID;
 8001004:	4b1b      	ldr	r3, [pc, #108]	; (8001074 <EE_Init+0x3b0>)
 8001006:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 8001008:	2301      	movs	r3, #1
 800100a:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800100c:	4819      	ldr	r0, [pc, #100]	; (8001074 <EE_Init+0x3b0>)
 800100e:	f000 f833 	bl	8001078 <EE_VerifyPageFullyErased>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d11c      	bne.n	8001052 <EE_Init+0x38e>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8001018:	f107 0214 	add.w	r2, r7, #20
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	4611      	mov	r1, r2
 8001020:	4618      	mov	r0, r3
 8001022:	f001 fb4d 	bl	80026c0 <HAL_FLASHEx_Erase>
 8001026:	4603      	mov	r3, r0
 8001028:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 800102a:	7efb      	ldrb	r3, [r7, #27]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d010      	beq.n	8001052 <EE_Init+0x38e>
          {
            return flashstatus;
 8001030:	7efb      	ldrb	r3, [r7, #27]
 8001032:	b29b      	uxth	r3, r3
 8001034:	e011      	b.n	800105a <EE_Init+0x396>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      flashstatus = EE_Format();
 8001036:	f000 f88f 	bl	8001158 <EE_Format>
 800103a:	4603      	mov	r3, r0
 800103c:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (flashstatus != HAL_OK)
 800103e:	7efb      	ldrb	r3, [r7, #27]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d008      	beq.n	8001056 <EE_Init+0x392>
      {
        return flashstatus;
 8001044:	7efb      	ldrb	r3, [r7, #27]
 8001046:	b29b      	uxth	r3, r3
 8001048:	e007      	b.n	800105a <EE_Init+0x396>
      break;
 800104a:	bf00      	nop
 800104c:	e004      	b.n	8001058 <EE_Init+0x394>
      break;
 800104e:	bf00      	nop
 8001050:	e002      	b.n	8001058 <EE_Init+0x394>
      break;
 8001052:	bf00      	nop
 8001054:	e000      	b.n	8001058 <EE_Init+0x394>
      }
      break;
 8001056:	bf00      	nop
  }

  return HAL_OK;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	3728      	adds	r7, #40	; 0x28
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	08007c06 	.word	0x08007c06
 8001068:	20000048 	.word	0x20000048
 800106c:	20000148 	.word	0x20000148
 8001070:	08007c00 	.word	0x08007c00
 8001074:	08007800 	.word	0x08007800

08001078 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8001078:	b480      	push	{r7}
 800107a:	b085      	sub	sp, #20
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t readstatus = 1;
 8001080:	2301      	movs	r3, #1
 8001082:	60fb      	str	r3, [r7, #12]
  uint16_t addressvalue = 0x5555;
 8001084:	f245 5355 	movw	r3, #21845	; 0x5555
 8001088:	817b      	strh	r3, [r7, #10]

  /* Check each active page address starting from end */
  while (Address <= PAGE0_END_ADDRESS)
 800108a:	e00d      	b.n	80010a8 <EE_VerifyPageFullyErased+0x30>
  {
    /* Get the current location content to be compared with virtual address */
    addressvalue = (*(__IO uint16_t*)Address);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	881b      	ldrh	r3, [r3, #0]
 8001090:	817b      	strh	r3, [r7, #10]

    /* Compare the read address with the virtual address */
    if (addressvalue != ERASED)
 8001092:	897b      	ldrh	r3, [r7, #10]
 8001094:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001098:	4293      	cmp	r3, r2
 800109a:	d002      	beq.n	80010a2 <EE_VerifyPageFullyErased+0x2a>
    {
      /* In case variable value is read, reset readstatus flag */
      readstatus = 0;
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
      break;
 80010a0:	e006      	b.n	80010b0 <EE_VerifyPageFullyErased+0x38>
    }
    /* Next address location */
    Address = Address + 4;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3304      	adds	r3, #4
 80010a6:	607b      	str	r3, [r7, #4]
  while (Address <= PAGE0_END_ADDRESS)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a05      	ldr	r2, [pc, #20]	; (80010c0 <EE_VerifyPageFullyErased+0x48>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d9ed      	bls.n	800108c <EE_VerifyPageFullyErased+0x14>
  }
  /* Return readstatus value: (0: Page not erased, 1: Page erased) */
  return readstatus;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	b29b      	uxth	r3, r3
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bc80      	pop	{r7}
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	08007bff 	.word	0x08007bff

080010c4 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	6039      	str	r1, [r7, #0]
 80010ce:	80fb      	strh	r3, [r7, #6]
  uint16_t validpage = PAGE0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	81fb      	strh	r3, [r7, #14]
  uint16_t addressvalue = 0x5555, readstatus = 1;
 80010d4:	f245 5355 	movw	r3, #21845	; 0x5555
 80010d8:	81bb      	strh	r3, [r7, #12]
 80010da:	2301      	movs	r3, #1
 80010dc:	82fb      	strh	r3, [r7, #22]
  uint32_t address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 80010de:	4b1c      	ldr	r3, [pc, #112]	; (8001150 <EE_ReadVariable+0x8c>)
 80010e0:	613b      	str	r3, [r7, #16]
 80010e2:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <EE_ReadVariable+0x8c>)
 80010e4:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  validpage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 80010e6:	2000      	movs	r0, #0
 80010e8:	f000 f886 	bl	80011f8 <EE_FindValidPage>
 80010ec:	4603      	mov	r3, r0
 80010ee:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (validpage == NO_VALID_PAGE)
 80010f0:	89fb      	ldrh	r3, [r7, #14]
 80010f2:	2bab      	cmp	r3, #171	; 0xab
 80010f4:	d101      	bne.n	80010fa <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 80010f6:	23ab      	movs	r3, #171	; 0xab
 80010f8:	e025      	b.n	8001146 <EE_ReadVariable+0x82>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(validpage * PAGE_SIZE));
 80010fa:	89fb      	ldrh	r3, [r7, #14]
 80010fc:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001100:	331e      	adds	r3, #30
 8001102:	029b      	lsls	r3, r3, #10
 8001104:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + validpage) * PAGE_SIZE));
 8001106:	89fb      	ldrh	r3, [r7, #14]
 8001108:	3301      	adds	r3, #1
 800110a:	029a      	lsls	r2, r3, #10
 800110c:	4b11      	ldr	r3, [pc, #68]	; (8001154 <EE_ReadVariable+0x90>)
 800110e:	4413      	add	r3, r2
 8001110:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (address > (PageStartAddress + 2))
 8001112:	e012      	b.n	800113a <EE_ReadVariable+0x76>
  {
    /* Get the current location content to be compared with virtual address */
    addressvalue = (*(__IO uint16_t*)address);
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	881b      	ldrh	r3, [r3, #0]
 8001118:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (addressvalue == VirtAddress)
 800111a:	89ba      	ldrh	r2, [r7, #12]
 800111c:	88fb      	ldrh	r3, [r7, #6]
 800111e:	429a      	cmp	r2, r3
 8001120:	d108      	bne.n	8001134 <EE_ReadVariable+0x70>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(address - 2));
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	3b02      	subs	r3, #2
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	b29a      	uxth	r2, r3
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset readstatus flag */
      readstatus = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	82fb      	strh	r3, [r7, #22]

      break;
 8001132:	e007      	b.n	8001144 <EE_ReadVariable+0x80>
    }
    else
    {
      /* Next address location */
      address = address - 4;
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	3b04      	subs	r3, #4
 8001138:	613b      	str	r3, [r7, #16]
  while (address > (PageStartAddress + 2))
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	1c9a      	adds	r2, r3, #2
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	429a      	cmp	r2, r3
 8001142:	d3e7      	bcc.n	8001114 <EE_ReadVariable+0x50>
    }
  }

  /* Return readstatus value: (0: variable exist, 1: variable doesn't exist) */
  return readstatus;
 8001144:	8afb      	ldrh	r3, [r7, #22]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	08007800 	.word	0x08007800
 8001154:	080077fe 	.word	0x080077fe

08001158 <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef flashstatus = HAL_OK;
 800115e:	2300      	movs	r3, #0
 8001160:	75fb      	strb	r3, [r7, #23]
  uint32_t page_error = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
  FLASH_EraseInitTypeDef s_eraseinit;

  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001166:	2300      	movs	r3, #0
 8001168:	603b      	str	r3, [r7, #0]
  s_eraseinit.PageAddress = PAGE0_ID;
 800116a:	4b21      	ldr	r3, [pc, #132]	; (80011f0 <EE_Format+0x98>)
 800116c:	60bb      	str	r3, [r7, #8]
  s_eraseinit.NbPages     = 1;
 800116e:	2301      	movs	r3, #1
 8001170:	60fb      	str	r3, [r7, #12]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8001172:	481f      	ldr	r0, [pc, #124]	; (80011f0 <EE_Format+0x98>)
 8001174:	f7ff ff80 	bl	8001078 <EE_VerifyPageFullyErased>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d10d      	bne.n	800119a <EE_Format+0x42>
  {
    flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 800117e:	f107 0210 	add.w	r2, r7, #16
 8001182:	463b      	mov	r3, r7
 8001184:	4611      	mov	r1, r2
 8001186:	4618      	mov	r0, r3
 8001188:	f001 fa9a 	bl	80026c0 <HAL_FLASHEx_Erase>
 800118c:	4603      	mov	r3, r0
 800118e:	75fb      	strb	r3, [r7, #23]
    /* If erase operation was failed, a Flash error code is returned */
    if (flashstatus != HAL_OK)
 8001190:	7dfb      	ldrb	r3, [r7, #23]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <EE_Format+0x42>
    {
      return flashstatus;
 8001196:	7dfb      	ldrb	r3, [r7, #23]
 8001198:	e025      	b.n	80011e6 <EE_Format+0x8e>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 800119a:	f04f 0200 	mov.w	r2, #0
 800119e:	f04f 0300 	mov.w	r3, #0
 80011a2:	4913      	ldr	r1, [pc, #76]	; (80011f0 <EE_Format+0x98>)
 80011a4:	2001      	movs	r0, #1
 80011a6:	f001 f943 	bl	8002430 <HAL_FLASH_Program>
 80011aa:	4603      	mov	r3, r0
 80011ac:	75fb      	strb	r3, [r7, #23]
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 80011ae:	7dfb      	ldrb	r3, [r7, #23]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <EE_Format+0x60>
  {
    return flashstatus;
 80011b4:	7dfb      	ldrb	r3, [r7, #23]
 80011b6:	e016      	b.n	80011e6 <EE_Format+0x8e>
  }

  s_eraseinit.PageAddress = PAGE1_ID;
 80011b8:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <EE_Format+0x9c>)
 80011ba:	60bb      	str	r3, [r7, #8]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80011bc:	480d      	ldr	r0, [pc, #52]	; (80011f4 <EE_Format+0x9c>)
 80011be:	f7ff ff5b 	bl	8001078 <EE_VerifyPageFullyErased>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d10d      	bne.n	80011e4 <EE_Format+0x8c>
  {
    flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80011c8:	f107 0210 	add.w	r2, r7, #16
 80011cc:	463b      	mov	r3, r7
 80011ce:	4611      	mov	r1, r2
 80011d0:	4618      	mov	r0, r3
 80011d2:	f001 fa75 	bl	80026c0 <HAL_FLASHEx_Erase>
 80011d6:	4603      	mov	r3, r0
 80011d8:	75fb      	strb	r3, [r7, #23]
    /* If erase operation was failed, a Flash error code is returned */
    if (flashstatus != HAL_OK)
 80011da:	7dfb      	ldrb	r3, [r7, #23]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <EE_Format+0x8c>
    {
      return flashstatus;
 80011e0:	7dfb      	ldrb	r3, [r7, #23]
 80011e2:	e000      	b.n	80011e6 <EE_Format+0x8e>
    }
  }

  return HAL_OK;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3718      	adds	r7, #24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	08007800 	.word	0x08007800
 80011f4:	08007c00 	.word	0x08007c00

080011f8 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
  uint16_t pagestatus0 = 6, pagestatus1 = 6;
 8001202:	2306      	movs	r3, #6
 8001204:	81fb      	strh	r3, [r7, #14]
 8001206:	2306      	movs	r3, #6
 8001208:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 800120a:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <EE_FindValidPage+0x80>)
 800120c:	881b      	ldrh	r3, [r3, #0]
 800120e:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8001210:	4b1a      	ldr	r3, [pc, #104]	; (800127c <EE_FindValidPage+0x84>)
 8001212:	881b      	ldrh	r3, [r3, #0]
 8001214:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d01b      	beq.n	8001254 <EE_FindValidPage+0x5c>
 800121c:	2b01      	cmp	r3, #1
 800121e:	d125      	bne.n	800126c <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (pagestatus1 == VALID_PAGE)
 8001220:	89bb      	ldrh	r3, [r7, #12]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d108      	bne.n	8001238 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (pagestatus0 == RECEIVE_DATA)
 8001226:	89fb      	ldrh	r3, [r7, #14]
 8001228:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 800122c:	4293      	cmp	r3, r2
 800122e:	d101      	bne.n	8001234 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8001230:	2300      	movs	r3, #0
 8001232:	e01c      	b.n	800126e <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8001234:	2340      	movs	r3, #64	; 0x40
 8001236:	e01a      	b.n	800126e <EE_FindValidPage+0x76>
        }
      }
      else if (pagestatus0 == VALID_PAGE)
 8001238:	89fb      	ldrh	r3, [r7, #14]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d108      	bne.n	8001250 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (pagestatus1 == RECEIVE_DATA)
 800123e:	89bb      	ldrh	r3, [r7, #12]
 8001240:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001244:	4293      	cmp	r3, r2
 8001246:	d101      	bne.n	800124c <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8001248:	2340      	movs	r3, #64	; 0x40
 800124a:	e010      	b.n	800126e <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 800124c:	2300      	movs	r3, #0
 800124e:	e00e      	b.n	800126e <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8001250:	23ab      	movs	r3, #171	; 0xab
 8001252:	e00c      	b.n	800126e <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (pagestatus0 == VALID_PAGE)
 8001254:	89fb      	ldrh	r3, [r7, #14]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 800125a:	2300      	movs	r3, #0
 800125c:	e007      	b.n	800126e <EE_FindValidPage+0x76>
      }
      else if (pagestatus1 == VALID_PAGE)
 800125e:	89bb      	ldrh	r3, [r7, #12]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d101      	bne.n	8001268 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8001264:	2340      	movs	r3, #64	; 0x40
 8001266:	e002      	b.n	800126e <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8001268:	23ab      	movs	r3, #171	; 0xab
 800126a:	e000      	b.n	800126e <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 800126c:	2300      	movs	r3, #0
  }
}
 800126e:	4618      	mov	r0, r3
 8001270:	3714      	adds	r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr
 8001278:	08007800 	.word	0x08007800
 800127c:	08007c00 	.word	0x08007c00

08001280 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8001280:	b590      	push	{r4, r7, lr}
 8001282:	b087      	sub	sp, #28
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	460a      	mov	r2, r1
 800128a:	80fb      	strh	r3, [r7, #6]
 800128c:	4613      	mov	r3, r2
 800128e:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef flashstatus = HAL_OK;
 8001290:	2300      	movs	r3, #0
 8001292:	74fb      	strb	r3, [r7, #19]
  uint16_t validpage = PAGE0;
 8001294:	2300      	movs	r3, #0
 8001296:	823b      	strh	r3, [r7, #16]
  uint32_t address = EEPROM_START_ADDRESS, pageendaddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 8001298:	4b25      	ldr	r3, [pc, #148]	; (8001330 <EE_VerifyPageFullWriteVariable+0xb0>)
 800129a:	617b      	str	r3, [r7, #20]
 800129c:	4b25      	ldr	r3, [pc, #148]	; (8001334 <EE_VerifyPageFullWriteVariable+0xb4>)
 800129e:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  validpage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 80012a0:	2001      	movs	r0, #1
 80012a2:	f7ff ffa9 	bl	80011f8 <EE_FindValidPage>
 80012a6:	4603      	mov	r3, r0
 80012a8:	823b      	strh	r3, [r7, #16]

  /* Check if there is no valid page */
  if (validpage == NO_VALID_PAGE)
 80012aa:	8a3b      	ldrh	r3, [r7, #16]
 80012ac:	2bab      	cmp	r3, #171	; 0xab
 80012ae:	d101      	bne.n	80012b4 <EE_VerifyPageFullWriteVariable+0x34>
  {
    return  NO_VALID_PAGE;
 80012b0:	23ab      	movs	r3, #171	; 0xab
 80012b2:	e039      	b.n	8001328 <EE_VerifyPageFullWriteVariable+0xa8>
  }

  /* Get the valid Page start address */
  address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(validpage * PAGE_SIZE));
 80012b4:	8a3b      	ldrh	r3, [r7, #16]
 80012b6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80012ba:	331e      	adds	r3, #30
 80012bc:	029b      	lsls	r3, r3, #10
 80012be:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end address */
  pageendaddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((validpage + 1) * PAGE_SIZE));
 80012c0:	8a3b      	ldrh	r3, [r7, #16]
 80012c2:	3301      	adds	r3, #1
 80012c4:	029a      	lsls	r2, r3, #10
 80012c6:	4b1c      	ldr	r3, [pc, #112]	; (8001338 <EE_VerifyPageFullWriteVariable+0xb8>)
 80012c8:	4413      	add	r3, r2
 80012ca:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (address < pageendaddress)
 80012cc:	e027      	b.n	800131e <EE_VerifyPageFullWriteVariable+0x9e>
  {
    /* Verify if address and address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)address) == 0xFFFFFFFF)
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d6:	d11f      	bne.n	8001318 <EE_VerifyPageFullWriteVariable+0x98>
    {
      /* Set variable data */
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, Data);
 80012d8:	88bb      	ldrh	r3, [r7, #4]
 80012da:	f04f 0400 	mov.w	r4, #0
 80012de:	461a      	mov	r2, r3
 80012e0:	4623      	mov	r3, r4
 80012e2:	6979      	ldr	r1, [r7, #20]
 80012e4:	2001      	movs	r0, #1
 80012e6:	f001 f8a3 	bl	8002430 <HAL_FLASH_Program>
 80012ea:	4603      	mov	r3, r0
 80012ec:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (flashstatus != HAL_OK)
 80012ee:	7cfb      	ldrb	r3, [r7, #19]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d002      	beq.n	80012fa <EE_VerifyPageFullWriteVariable+0x7a>
      {
        return flashstatus;
 80012f4:	7cfb      	ldrb	r3, [r7, #19]
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	e016      	b.n	8001328 <EE_VerifyPageFullWriteVariable+0xa8>
      }
      /* Set variable virtual address */
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address + 2, VirtAddress);
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	1c99      	adds	r1, r3, #2
 80012fe:	88fb      	ldrh	r3, [r7, #6]
 8001300:	f04f 0400 	mov.w	r4, #0
 8001304:	461a      	mov	r2, r3
 8001306:	4623      	mov	r3, r4
 8001308:	2001      	movs	r0, #1
 800130a:	f001 f891 	bl	8002430 <HAL_FLASH_Program>
 800130e:	4603      	mov	r3, r0
 8001310:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return flashstatus;
 8001312:	7cfb      	ldrb	r3, [r7, #19]
 8001314:	b29b      	uxth	r3, r3
 8001316:	e007      	b.n	8001328 <EE_VerifyPageFullWriteVariable+0xa8>
    }
    else
    {
      /* Next address location */
      address = address + 4;
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	3304      	adds	r3, #4
 800131c:	617b      	str	r3, [r7, #20]
  while (address < pageendaddress)
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	429a      	cmp	r2, r3
 8001324:	d3d3      	bcc.n	80012ce <EE_VerifyPageFullWriteVariable+0x4e>
    }
  }
  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8001326:	2380      	movs	r3, #128	; 0x80
}
 8001328:	4618      	mov	r0, r3
 800132a:	371c      	adds	r7, #28
 800132c:	46bd      	mov	sp, r7
 800132e:	bd90      	pop	{r4, r7, pc}
 8001330:	08007800 	.word	0x08007800
 8001334:	08007c00 	.word	0x08007c00
 8001338:	080077ff 	.word	0x080077ff

0800133c <flashInit>:
static int32_t getPage(uint32_t Address);



void flashInit(void)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
  uint32_t i;


  for (i=0; i<FLASH_MAX_PAGE_COUNT; i++)
 8001342:	2300      	movs	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
 8001346:	e011      	b.n	800136c <flashInit+0x30>
  {
    flash_tbl[i].address = 0x08000000 + ( i * FLASH_PAGE_SIZE ); // Main memory Flash module start at 0x08000000
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800134e:	029a      	lsls	r2, r3, #10
 8001350:	490a      	ldr	r1, [pc, #40]	; (800137c <flashInit+0x40>)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    flash_tbl[i].length  = FLASH_PAGE_SIZE;                      // 0x400U = 1024 -> 1Kbyte = Page Size.
 8001358:	4a08      	ldr	r2, [pc, #32]	; (800137c <flashInit+0x40>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	4413      	add	r3, r2
 8001360:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001364:	605a      	str	r2, [r3, #4]
  for (i=0; i<FLASH_MAX_PAGE_COUNT; i++)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	3301      	adds	r3, #1
 800136a:	607b      	str	r3, [r7, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2b7f      	cmp	r3, #127	; 0x7f
 8001370:	d9ea      	bls.n	8001348 <flashInit+0xc>
  }
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr
 800137c:	20001220 	.word	0x20001220

08001380 <ledInit>:
 */


#include "led.h"

void ledInit(void){ //Setting the GPIO Pin to use the LED
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001386:	2301      	movs	r3, #1
 8001388:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 800138a:	2301      	movs	r3, #1
 800138c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800138e:	2303      	movs	r3, #3
 8001390:	60fb      	str	r3, [r7, #12]

  GPIO_InitStruct.Pin = GPIO_PIN_5; //LED Pin Number 5
 8001392:	2320      	movs	r3, #32
 8001394:	603b      	str	r3, [r7, #0]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001396:	463b      	mov	r3, r7
 8001398:	4619      	mov	r1, r3
 800139a:	4803      	ldr	r0, [pc, #12]	; (80013a8 <ledInit+0x28>)
 800139c:	f001 fa38 	bl	8002810 <HAL_GPIO_Init>
}
 80013a0:	bf00      	nop
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40010800 	.word	0x40010800

080013ac <ledToggle>:
{
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
}

void ledToggle(uint8_t ch)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80013b6:	2120      	movs	r1, #32
 80013b8:	4803      	ldr	r0, [pc, #12]	; (80013c8 <ledToggle+0x1c>)
 80013ba:	f001 fc56 	bl	8002c6a <HAL_GPIO_TogglePin>
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40010800 	.word	0x40010800

080013cc <swtimerInit>:

static volatile uint32_t sw_timer_counter      = 0;     // SW Timer Counter
static volatile uint16_t sw_timer_handle_index = 0;
static swtimer_t swtimer_tbl[_HW_DEF_SW_TIMER_MAX];

bool swtimerInit(void){
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
  uint8_t i;
  static uint8_t execute = 0;

  if(execute == 1){  // if you have already run it,
 80013d2:	4b1f      	ldr	r3, [pc, #124]	; (8001450 <swtimerInit+0x84>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d101      	bne.n	80013de <swtimerInit+0x12>
    return false;    // return false.
 80013da:	2300      	movs	r3, #0
 80013dc:	e033      	b.n	8001446 <swtimerInit+0x7a>
  }

  for(i =0; i<_HW_DEF_SW_TIMER_MAX; i++){   // Initialize the struct of the Timer
 80013de:	2300      	movs	r3, #0
 80013e0:	71fb      	strb	r3, [r7, #7]
 80013e2:	e029      	b.n	8001438 <swtimerInit+0x6c>
    swtimer_tbl[i].Timer_En = OFF;
 80013e4:	79fa      	ldrb	r2, [r7, #7]
 80013e6:	491b      	ldr	r1, [pc, #108]	; (8001454 <swtimerInit+0x88>)
 80013e8:	4613      	mov	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	440b      	add	r3, r1
 80013f2:	2200      	movs	r2, #0
 80013f4:	701a      	strb	r2, [r3, #0]
    swtimer_tbl[i].Timer_Ctn = 0;
 80013f6:	79fa      	ldrb	r2, [r7, #7]
 80013f8:	4916      	ldr	r1, [pc, #88]	; (8001454 <swtimerInit+0x88>)
 80013fa:	4613      	mov	r3, r2
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	4413      	add	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	440b      	add	r3, r1
 8001404:	3304      	adds	r3, #4
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
    swtimer_tbl[i].Timer_Init = 0;
 800140a:	79fa      	ldrb	r2, [r7, #7]
 800140c:	4911      	ldr	r1, [pc, #68]	; (8001454 <swtimerInit+0x88>)
 800140e:	4613      	mov	r3, r2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	4413      	add	r3, r2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	440b      	add	r3, r1
 8001418:	3308      	adds	r3, #8
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
    swtimer_tbl[i].TmrFnct = NULL;
 800141e:	79fa      	ldrb	r2, [r7, #7]
 8001420:	490c      	ldr	r1, [pc, #48]	; (8001454 <swtimerInit+0x88>)
 8001422:	4613      	mov	r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	440b      	add	r3, r1
 800142c:	330c      	adds	r3, #12
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
  for(i =0; i<_HW_DEF_SW_TIMER_MAX; i++){   // Initialize the struct of the Timer
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	3301      	adds	r3, #1
 8001436:	71fb      	strb	r3, [r7, #7]
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	2b07      	cmp	r3, #7
 800143c:	d9d2      	bls.n	80013e4 <swtimerInit+0x18>
  }

  execute = 1;
 800143e:	4b04      	ldr	r3, [pc, #16]	; (8001450 <swtimerInit+0x84>)
 8001440:	2201      	movs	r2, #1
 8001442:	701a      	strb	r2, [r3, #0]
  return true;
 8001444:	2301      	movs	r3, #1
}
 8001446:	4618      	mov	r0, r3
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr
 8001450:	200001f4 	.word	0x200001f4
 8001454:	20000154 	.word	0x20000154

08001458 <swtimerISR>:


void swtimerISR(void){    // = Software Timer Interrupt Service Request = SW Timer Interrupt Handler
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
  uint8_t i;
  sw_timer_counter++;     // count up
 800145e:	4b3d      	ldr	r3, [pc, #244]	; (8001554 <swtimerISR+0xfc>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	3301      	adds	r3, #1
 8001464:	4a3b      	ldr	r2, [pc, #236]	; (8001554 <swtimerISR+0xfc>)
 8001466:	6013      	str	r3, [r2, #0]

  for(i=0; i<_HW_DEF_SW_TIMER_MAX && i<sw_timer_handle_index; i++){    // iterate as the Number of Timer
 8001468:	2300      	movs	r3, #0
 800146a:	71fb      	strb	r3, [r7, #7]
 800146c:	e063      	b.n	8001536 <swtimerISR+0xde>
    if( swtimer_tbl[i].Timer_En == ON ){                               // If the Timer is enable
 800146e:	79fa      	ldrb	r2, [r7, #7]
 8001470:	4939      	ldr	r1, [pc, #228]	; (8001558 <swtimerISR+0x100>)
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	440b      	add	r3, r1
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d156      	bne.n	8001530 <swtimerISR+0xd8>
      swtimer_tbl[i].Timer_Ctn--;                                      // Decount the Timer counter
 8001482:	79fa      	ldrb	r2, [r7, #7]
 8001484:	4934      	ldr	r1, [pc, #208]	; (8001558 <swtimerISR+0x100>)
 8001486:	4613      	mov	r3, r2
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	4413      	add	r3, r2
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	440b      	add	r3, r1
 8001490:	3304      	adds	r3, #4
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	1e59      	subs	r1, r3, #1
 8001496:	4830      	ldr	r0, [pc, #192]	; (8001558 <swtimerISR+0x100>)
 8001498:	4613      	mov	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4403      	add	r3, r0
 80014a2:	3304      	adds	r3, #4
 80014a4:	6019      	str	r1, [r3, #0]

      if(swtimer_tbl[i].Timer_Ctn == 0){                               // If the overflow happens ( because of the short of the timer )
 80014a6:	79fa      	ldrb	r2, [r7, #7]
 80014a8:	492b      	ldr	r1, [pc, #172]	; (8001558 <swtimerISR+0x100>)
 80014aa:	4613      	mov	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4413      	add	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	440b      	add	r3, r1
 80014b4:	3304      	adds	r3, #4
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d139      	bne.n	8001530 <swtimerISR+0xd8>
        if(swtimer_tbl[i].Timer_Mode == ONE_TIME){                     // If the Mode is ONE TIME
 80014bc:	79fa      	ldrb	r2, [r7, #7]
 80014be:	4926      	ldr	r1, [pc, #152]	; (8001558 <swtimerISR+0x100>)
 80014c0:	4613      	mov	r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4413      	add	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	440b      	add	r3, r1
 80014ca:	3301      	adds	r3, #1
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d108      	bne.n	80014e4 <swtimerISR+0x8c>
          swtimer_tbl[i].Timer_En = OFF;                               // Timer is Unable
 80014d2:	79fa      	ldrb	r2, [r7, #7]
 80014d4:	4920      	ldr	r1, [pc, #128]	; (8001558 <swtimerISR+0x100>)
 80014d6:	4613      	mov	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	4413      	add	r3, r2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	440b      	add	r3, r1
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]
        }
        swtimer_tbl[i].Timer_Ctn = swtimer_tbl[i].Timer_Init;          // Initialize the Timer
 80014e4:	79fa      	ldrb	r2, [r7, #7]
 80014e6:	79f9      	ldrb	r1, [r7, #7]
 80014e8:	481b      	ldr	r0, [pc, #108]	; (8001558 <swtimerISR+0x100>)
 80014ea:	460b      	mov	r3, r1
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	440b      	add	r3, r1
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4403      	add	r3, r0
 80014f4:	3308      	adds	r3, #8
 80014f6:	6819      	ldr	r1, [r3, #0]
 80014f8:	4817      	ldr	r0, [pc, #92]	; (8001558 <swtimerISR+0x100>)
 80014fa:	4613      	mov	r3, r2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	4413      	add	r3, r2
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	4403      	add	r3, r0
 8001504:	3304      	adds	r3, #4
 8001506:	6019      	str	r1, [r3, #0]
        (*swtimer_tbl[i].TmrFnct)(swtimer_tbl[i].TmrFnctArg);          // Run the Timer function
 8001508:	79fa      	ldrb	r2, [r7, #7]
 800150a:	4913      	ldr	r1, [pc, #76]	; (8001558 <swtimerISR+0x100>)
 800150c:	4613      	mov	r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	4413      	add	r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	440b      	add	r3, r1
 8001516:	330c      	adds	r3, #12
 8001518:	6819      	ldr	r1, [r3, #0]
 800151a:	79fa      	ldrb	r2, [r7, #7]
 800151c:	480e      	ldr	r0, [pc, #56]	; (8001558 <swtimerISR+0x100>)
 800151e:	4613      	mov	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	4403      	add	r3, r0
 8001528:	3310      	adds	r3, #16
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	4788      	blx	r1
  for(i=0; i<_HW_DEF_SW_TIMER_MAX && i<sw_timer_handle_index; i++){    // iterate as the Number of Timer
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	3301      	adds	r3, #1
 8001534:	71fb      	strb	r3, [r7, #7]
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	2b07      	cmp	r3, #7
 800153a:	d806      	bhi.n	800154a <swtimerISR+0xf2>
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	b29a      	uxth	r2, r3
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <swtimerISR+0x104>)
 8001542:	881b      	ldrh	r3, [r3, #0]
 8001544:	b29b      	uxth	r3, r3
 8001546:	429a      	cmp	r2, r3
 8001548:	d391      	bcc.n	800146e <swtimerISR+0x16>
      }
    }
  }
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	2000014c 	.word	0x2000014c
 8001558:	20000154 	.word	0x20000154
 800155c:	20000150 	.word	0x20000150

08001560 <swtimerSet>:


void swtimerSet(uint8_t TmrNum, uint32_t TmrData, uint8_t TmrMode, void (*Fnct)(void *), void *arg){
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	60b9      	str	r1, [r7, #8]
 8001568:	607b      	str	r3, [r7, #4]
 800156a:	4603      	mov	r3, r0
 800156c:	73fb      	strb	r3, [r7, #15]
 800156e:	4613      	mov	r3, r2
 8001570:	73bb      	strb	r3, [r7, #14]
  swtimer_tbl[TmrNum].Timer_Mode = TmrMode;
 8001572:	7bfa      	ldrb	r2, [r7, #15]
 8001574:	491a      	ldr	r1, [pc, #104]	; (80015e0 <swtimerSet+0x80>)
 8001576:	4613      	mov	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	440b      	add	r3, r1
 8001580:	3301      	adds	r3, #1
 8001582:	7bba      	ldrb	r2, [r7, #14]
 8001584:	701a      	strb	r2, [r3, #0]
  swtimer_tbl[TmrNum].TmrFnct    = Fnct;
 8001586:	7bfa      	ldrb	r2, [r7, #15]
 8001588:	4915      	ldr	r1, [pc, #84]	; (80015e0 <swtimerSet+0x80>)
 800158a:	4613      	mov	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	440b      	add	r3, r1
 8001594:	330c      	adds	r3, #12
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].TmrFnctArg = arg;
 800159a:	7bfa      	ldrb	r2, [r7, #15]
 800159c:	4910      	ldr	r1, [pc, #64]	; (80015e0 <swtimerSet+0x80>)
 800159e:	4613      	mov	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	4413      	add	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	440b      	add	r3, r1
 80015a8:	3310      	adds	r3, #16
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].Timer_Ctn  = TmrData;
 80015ae:	7bfa      	ldrb	r2, [r7, #15]
 80015b0:	490b      	ldr	r1, [pc, #44]	; (80015e0 <swtimerSet+0x80>)
 80015b2:	4613      	mov	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	440b      	add	r3, r1
 80015bc:	3304      	adds	r3, #4
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	601a      	str	r2, [r3, #0]
  swtimer_tbl[TmrNum].Timer_Init = TmrData;
 80015c2:	7bfa      	ldrb	r2, [r7, #15]
 80015c4:	4906      	ldr	r1, [pc, #24]	; (80015e0 <swtimerSet+0x80>)
 80015c6:	4613      	mov	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	4413      	add	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	440b      	add	r3, r1
 80015d0:	3308      	adds	r3, #8
 80015d2:	68ba      	ldr	r2, [r7, #8]
 80015d4:	601a      	str	r2, [r3, #0]
}
 80015d6:	bf00      	nop
 80015d8:	3714      	adds	r7, #20
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr
 80015e0:	20000154 	.word	0x20000154

080015e4 <swtimerStart>:



void swtimerStart(uint8_t TmrNum){
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
  if(TmrNum < _HW_DEF_SW_TIMER_MAX){
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	2b07      	cmp	r3, #7
 80015f2:	d81a      	bhi.n	800162a <swtimerStart+0x46>
    swtimer_tbl[TmrNum].Timer_Ctn = swtimer_tbl[TmrNum].Timer_Init;
 80015f4:	79fa      	ldrb	r2, [r7, #7]
 80015f6:	79f9      	ldrb	r1, [r7, #7]
 80015f8:	480e      	ldr	r0, [pc, #56]	; (8001634 <swtimerStart+0x50>)
 80015fa:	460b      	mov	r3, r1
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	440b      	add	r3, r1
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4403      	add	r3, r0
 8001604:	3308      	adds	r3, #8
 8001606:	6819      	ldr	r1, [r3, #0]
 8001608:	480a      	ldr	r0, [pc, #40]	; (8001634 <swtimerStart+0x50>)
 800160a:	4613      	mov	r3, r2
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4413      	add	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	4403      	add	r3, r0
 8001614:	3304      	adds	r3, #4
 8001616:	6019      	str	r1, [r3, #0]
    swtimer_tbl[TmrNum].Timer_En  = ON;
 8001618:	79fa      	ldrb	r2, [r7, #7]
 800161a:	4906      	ldr	r1, [pc, #24]	; (8001634 <swtimerStart+0x50>)
 800161c:	4613      	mov	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	4413      	add	r3, r2
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	440b      	add	r3, r1
 8001626:	2201      	movs	r2, #1
 8001628:	701a      	strb	r2, [r3, #0]
  }
}
 800162a:	bf00      	nop
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr
 8001634:	20000154 	.word	0x20000154

08001638 <swtimerGetHandle>:
void swtimerReset(uint8_t TmrNum){
  swtimer_tbl[TmrNum].Timer_En  = OFF;
  swtimer_tbl[TmrNum].Timer_Ctn = swtimer_tbl[TmrNum].Timer_Init;
}

swtimer_handle_t swtimerGetHandle(void){
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
  swtimer_handle_t TmrIndex = sw_timer_handle_index;
 800163e:	4b09      	ldr	r3, [pc, #36]	; (8001664 <swtimerGetHandle+0x2c>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	b29b      	uxth	r3, r3
 8001644:	80fb      	strh	r3, [r7, #6]
  sw_timer_handle_index++;
 8001646:	4b07      	ldr	r3, [pc, #28]	; (8001664 <swtimerGetHandle+0x2c>)
 8001648:	881b      	ldrh	r3, [r3, #0]
 800164a:	b29b      	uxth	r3, r3
 800164c:	3301      	adds	r3, #1
 800164e:	b29a      	uxth	r2, r3
 8001650:	4b04      	ldr	r3, [pc, #16]	; (8001664 <swtimerGetHandle+0x2c>)
 8001652:	801a      	strh	r2, [r3, #0]
  return TmrIndex;
 8001654:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001658:	4618      	mov	r0, r3
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	bc80      	pop	{r7}
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	20000150 	.word	0x20000150

08001668 <uartInit>:

static void uartStartRx(uint8_t channel);
static void uartRxHandler(uint8_t channel);

void uartInit(void)                               //Initialize the UART.
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
  uint8_t i;


  for (i=0; i<UART_MAX_CH; i++)
 800166e:	2300      	movs	r3, #0
 8001670:	71fb      	strb	r3, [r7, #7]
 8001672:	e01f      	b.n	80016b4 <uartInit+0x4c>
  {
    uart_tbl[i].is_open = false;
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	4a13      	ldr	r2, [pc, #76]	; (80016c4 <uartInit+0x5c>)
 8001678:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800167c:	fb01 f303 	mul.w	r3, r1, r3
 8001680:	4413      	add	r3, r2
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]
    uart_tbl[i].rx_mode = UART_MODE_POLLING;
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	4a0e      	ldr	r2, [pc, #56]	; (80016c4 <uartInit+0x5c>)
 800168a:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800168e:	fb01 f303 	mul.w	r3, r1, r3
 8001692:	4413      	add	r3, r2
 8001694:	3309      	adds	r3, #9
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
    uart_tbl[i].tx_mode = UART_MODE_POLLING;
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	4a09      	ldr	r2, [pc, #36]	; (80016c4 <uartInit+0x5c>)
 800169e:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 80016a2:	fb01 f303 	mul.w	r3, r1, r3
 80016a6:	4413      	add	r3, r2
 80016a8:	3308      	adds	r3, #8
 80016aa:	2200      	movs	r2, #0
 80016ac:	701a      	strb	r2, [r3, #0]
  for (i=0; i<UART_MAX_CH; i++)
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	3301      	adds	r3, #1
 80016b2:	71fb      	strb	r3, [r7, #7]
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d9dc      	bls.n	8001674 <uartInit+0xc>
  }
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr
 80016c4:	20001620 	.word	0x20001620

080016c8 <uartOpen>:



bool uartOpen(uint8_t channel, uint32_t baud){  // Open the UART of the channel.
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	6039      	str	r1, [r7, #0]
 80016d2:	71fb      	strb	r3, [r7, #7]
  bool ret = true;
 80016d4:	2301      	movs	r3, #1
 80016d6:	73fb      	strb	r3, [r7, #15]
  uart_t *p_uart;
  switch(channel){
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d002      	beq.n	80016e4 <uartOpen+0x1c>
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d054      	beq.n	800178c <uartOpen+0xc4>
 80016e2:	e076      	b.n	80017d2 <uartOpen+0x10a>
    case _DEF_UART1 :
      p_uart = &uart_tbl[channel];
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 80016ea:	fb02 f303 	mul.w	r3, r2, r3
 80016ee:	4a3b      	ldr	r2, [pc, #236]	; (80017dc <uartOpen+0x114>)
 80016f0:	4413      	add	r3, r2
 80016f2:	60bb      	str	r3, [r7, #8]

      p_uart->handle.Instance        = USART2;
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	4a3a      	ldr	r2, [pc, #232]	; (80017e0 <uartOpen+0x118>)
 80016f8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
      p_uart->handle.Init.BaudRate   = baud;
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	683a      	ldr	r2, [r7, #0]
 8001700:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
      p_uart->handle.Init.WordLength = UART_WORDLENGTH_8B;
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	2200      	movs	r2, #0
 8001708:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
      p_uart->handle.Init.StopBits   = UART_STOPBITS_1;
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	2200      	movs	r2, #0
 8001710:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
      p_uart->handle.Init.Parity     = UART_PARITY_NONE;
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	2200      	movs	r2, #0
 8001718:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
      p_uart->handle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	2200      	movs	r2, #0
 8001720:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
      p_uart->handle.Init.Mode       = UART_MODE_TX_RX;
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	220c      	movs	r2, #12
 8001728:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174

      p_uart->rx_mode = UART_MODE_DMA;
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	2202      	movs	r2, #2
 8001730:	725a      	strb	r2, [r3, #9]

      if(HAL_UART_DeInit(&p_uart->handle) != HAL_OK){
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8001738:	4618      	mov	r0, r3
 800173a:	f001 ffb2 	bl	80036a2 <HAL_UART_DeInit>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d002      	beq.n	800174a <uartOpen+0x82>
        ret = false;
 8001744:	2300      	movs	r3, #0
 8001746:	73fb      	strb	r3, [r7, #15]
        break;
 8001748:	e043      	b.n	80017d2 <uartOpen+0x10a>
      }
      if(HAL_UART_Init(&p_uart->handle) != HAL_OK){
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8001750:	4618      	mov	r0, r3
 8001752:	f001 ff59 	bl	8003608 <HAL_UART_Init>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d002      	beq.n	8001762 <uartOpen+0x9a>
        ret = false;
 800175c:	2300      	movs	r3, #0
 800175e:	73fb      	strb	r3, [r7, #15]
        break;
 8001760:	e037      	b.n	80017d2 <uartOpen+0x10a>
      }
      qbufferCreate(&p_uart->qbuffer_rx, p_uart->rx_buf, UART_RX_BUF_LENGTH);
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	f503 7086 	add.w	r0, r3, #268	; 0x10c
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	330a      	adds	r3, #10
 800176c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001770:	4619      	mov	r1, r3
 8001772:	f7ff f88d 	bl	8000890 <qbufferCreate>

     // p_uart->rx_mode = UART_MODE_INTERRUPT;
      p_uart->baud    = baud;
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	2201      	movs	r2, #1
 8001780:	701a      	strb	r2, [r3, #0]

      uartStartRx(channel);
 8001782:	79fb      	ldrb	r3, [r7, #7]
 8001784:	4618      	mov	r0, r3
 8001786:	f000 f82d 	bl	80017e4 <uartStartRx>
      break;
 800178a:	e022      	b.n	80017d2 <uartOpen+0x10a>

    case _DEF_UART2 :
      p_uart = &uart_tbl[channel];
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001792:	fb02 f303 	mul.w	r3, r2, r3
 8001796:	4a11      	ldr	r2, [pc, #68]	; (80017dc <uartOpen+0x114>)
 8001798:	4413      	add	r3, r2
 800179a:	60bb      	str	r3, [r7, #8]
      p_uart->baud = baud;
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	2201      	movs	r2, #1
 80017a6:	701a      	strb	r2, [r3, #0]
      p_uart->rx_mode = UART_MODE_LOOPBACK;
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	2204      	movs	r2, #4
 80017ac:	725a      	strb	r2, [r3, #9]
      p_uart->tx_mode = UART_MODE_LOOPBACK;
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	2204      	movs	r2, #4
 80017b2:	721a      	strb	r2, [r3, #8]

      qbufferCreate(&p_uart->qbuffer_rx, p_uart->rx_buf, UART_RX_BUF_LENGTH);
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	f503 7086 	add.w	r0, r3, #268	; 0x10c
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	330a      	adds	r3, #10
 80017be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017c2:	4619      	mov	r1, r3
 80017c4:	f7ff f864 	bl	8000890 <qbufferCreate>
      uartStartRx(channel);
 80017c8:	79fb      	ldrb	r3, [r7, #7]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f000 f80a 	bl	80017e4 <uartStartRx>
      break;
 80017d0:	bf00      	nop
  }
  return ret;
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20001620 	.word	0x20001620
 80017e0:	40004400 	.word	0x40004400

080017e4 <uartStartRx>:

void uartStartRx(uint8_t channel){
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	71fb      	strb	r3, [r7, #7]

  uart_t *p_uart =  &uart_tbl[channel];     // channel to uart.
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 80017f4:	fb02 f303 	mul.w	r3, r2, r3
 80017f8:	4a12      	ldr	r2, [pc, #72]	; (8001844 <uartStartRx+0x60>)
 80017fa:	4413      	add	r3, r2
 80017fc:	60fb      	str	r3, [r7, #12]

  if(p_uart->rx_mode == UART_MODE_INTERRUPT){
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	7a5b      	ldrb	r3, [r3, #9]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d108      	bne.n	8001818 <uartStartRx+0x34>
    HAL_UART_Receive_IT(&p_uart->handle, p_uart->rx_buf, 1);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	f503 70b0 	add.w	r0, r3, #352	; 0x160
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	330a      	adds	r3, #10
 8001810:	2201      	movs	r2, #1
 8001812:	4619      	mov	r1, r3
 8001814:	f002 f809 	bl	800382a <HAL_UART_Receive_IT>
  }

  if (p_uart->rx_mode == UART_MODE_DMA)
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	7a5b      	ldrb	r3, [r3, #9]
 800181c:	2b02      	cmp	r3, #2
 800181e:	d10c      	bne.n	800183a <uartStartRx+0x56>
    {
      HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t *)p_uart->qbuffer_rx.p_buf, p_uart->qbuffer_rx.length);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f503 70b0 	add.w	r0, r3, #352	; 0x160
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	f8d3 1118 	ldr.w	r1, [r3, #280]	; 0x118
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001832:	b29b      	uxth	r3, r3
 8001834:	461a      	mov	r2, r3
 8001836:	f002 f84d 	bl	80038d4 <HAL_UART_Receive_DMA>
    }
}
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20001620 	.word	0x20001620

08001848 <uartAvailable>:
    }
  }
  return ret;
}

uint32_t uartAvailable(uint8_t channel){
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
  uint32_t ret;
  uart_t *p_uart = &uart_tbl[channel];
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001858:	fb02 f303 	mul.w	r3, r2, r3
 800185c:	4a24      	ldr	r2, [pc, #144]	; (80018f0 <uartAvailable+0xa8>)
 800185e:	4413      	add	r3, r2
 8001860:	60bb      	str	r3, [r7, #8]

  if(channel >= UART_MAX_CH)
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d901      	bls.n	800186c <uartAvailable+0x24>
    return 0;
 8001868:	2300      	movs	r3, #0
 800186a:	e03c      	b.n	80018e6 <uartAvailable+0x9e>

  if (p_uart->rx_mode == UART_MODE_INTERRUPT)
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	7a5b      	ldrb	r3, [r3, #9]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d10e      	bne.n	8001892 <uartAvailable+0x4a>
  {
    ret = qbufferAvailable(&uart_tbl[channel].qbuffer_rx);
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 800187a:	fb02 f303 	mul.w	r3, r2, r3
 800187e:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001882:	4a1b      	ldr	r2, [pc, #108]	; (80018f0 <uartAvailable+0xa8>)
 8001884:	4413      	add	r3, r2
 8001886:	3304      	adds	r3, #4
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff f8a6 	bl	80009da <qbufferAvailable>
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	e028      	b.n	80018e4 <uartAvailable+0x9c>
  }
  else if (p_uart->rx_mode == UART_MODE_DMA)
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	7a5b      	ldrb	r3, [r3, #9]
 8001896:	2b02      	cmp	r3, #2
 8001898:	d112      	bne.n	80018c0 <uartAvailable+0x78>
  {
    p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->CNDTR;
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	1ad2      	subs	r2, r2, r3
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    ret = qbufferAvailable(&p_uart->qbuffer_rx);
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff f88f 	bl	80009da <qbufferAvailable>
 80018bc:	60f8      	str	r0, [r7, #12]
 80018be:	e011      	b.n	80018e4 <uartAvailable+0x9c>

  }
  else if (p_uart->rx_mode == UART_MODE_LOOPBACK)
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	7a5b      	ldrb	r3, [r3, #9]
 80018c4:	2b04      	cmp	r3, #4
 80018c6:	d10d      	bne.n	80018e4 <uartAvailable+0x9c>
  {
    ret = qbufferAvailable(&uart_tbl[channel].qbuffer_rx);
 80018c8:	79fb      	ldrb	r3, [r7, #7]
 80018ca:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 80018ce:	fb02 f303 	mul.w	r3, r2, r3
 80018d2:	f503 7384 	add.w	r3, r3, #264	; 0x108
 80018d6:	4a06      	ldr	r2, [pc, #24]	; (80018f0 <uartAvailable+0xa8>)
 80018d8:	4413      	add	r3, r2
 80018da:	3304      	adds	r3, #4
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff f87c 	bl	80009da <qbufferAvailable>
 80018e2:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80018e4:	68fb      	ldr	r3, [r7, #12]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20001620 	.word	0x20001620

080018f4 <uartFlush>:

void uartFlush(uint8_t channel){
 80018f4:	b590      	push	{r4, r7, lr}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	71fb      	strb	r3, [r7, #7]
  if (uart_tbl[channel].rx_mode == UART_MODE_INTERRUPT)
 80018fe:	79fb      	ldrb	r3, [r7, #7]
 8001900:	4a38      	ldr	r2, [pc, #224]	; (80019e4 <uartFlush+0xf0>)
 8001902:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8001906:	fb01 f303 	mul.w	r3, r1, r3
 800190a:	4413      	add	r3, r2
 800190c:	3309      	adds	r3, #9
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d10c      	bne.n	800192e <uartFlush+0x3a>
  {
      qbufferFlush(&uart_tbl[channel].qbuffer_rx);
 8001914:	79fb      	ldrb	r3, [r7, #7]
 8001916:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 800191a:	fb02 f303 	mul.w	r3, r2, r3
 800191e:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001922:	4a30      	ldr	r2, [pc, #192]	; (80019e4 <uartFlush+0xf0>)
 8001924:	4413      	add	r3, r2
 8001926:	3304      	adds	r3, #4
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff f870 	bl	8000a0e <qbufferFlush>
  }
  if (uart_tbl[channel].rx_mode == UART_MODE_DMA)
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	4a2c      	ldr	r2, [pc, #176]	; (80019e4 <uartFlush+0xf0>)
 8001932:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8001936:	fb01 f303 	mul.w	r3, r1, r3
 800193a:	4413      	add	r3, r2
 800193c:	3309      	adds	r3, #9
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2b02      	cmp	r3, #2
 8001942:	d133      	bne.n	80019ac <uartFlush+0xb8>
  {
      uart_tbl[channel].qbuffer_rx.ptr_in  = uart_tbl[channel].qbuffer_rx.length - uart_tbl[channel].hdma_rx.Instance->CNDTR;
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	79fa      	ldrb	r2, [r7, #7]
 8001948:	4926      	ldr	r1, [pc, #152]	; (80019e4 <uartFlush+0xf0>)
 800194a:	f44f 70d0 	mov.w	r0, #416	; 0x1a0
 800194e:	fb00 f202 	mul.w	r2, r0, r2
 8001952:	440a      	add	r2, r1
 8001954:	f502 728a 	add.w	r2, r2, #276	; 0x114
 8001958:	6811      	ldr	r1, [r2, #0]
 800195a:	79fa      	ldrb	r2, [r7, #7]
 800195c:	4821      	ldr	r0, [pc, #132]	; (80019e4 <uartFlush+0xf0>)
 800195e:	f44f 74d0 	mov.w	r4, #416	; 0x1a0
 8001962:	fb04 f202 	mul.w	r2, r4, r2
 8001966:	4402      	add	r2, r0
 8001968:	f502 728e 	add.w	r2, r2, #284	; 0x11c
 800196c:	6812      	ldr	r2, [r2, #0]
 800196e:	6852      	ldr	r2, [r2, #4]
 8001970:	1a8a      	subs	r2, r1, r2
 8001972:	491c      	ldr	r1, [pc, #112]	; (80019e4 <uartFlush+0xf0>)
 8001974:	f44f 70d0 	mov.w	r0, #416	; 0x1a0
 8001978:	fb00 f303 	mul.w	r3, r0, r3
 800197c:	440b      	add	r3, r1
 800197e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8001982:	601a      	str	r2, [r3, #0]
      uart_tbl[channel].qbuffer_rx.ptr_out = uart_tbl[channel].qbuffer_rx.ptr_in;
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	79fa      	ldrb	r2, [r7, #7]
 8001988:	4916      	ldr	r1, [pc, #88]	; (80019e4 <uartFlush+0xf0>)
 800198a:	f44f 70d0 	mov.w	r0, #416	; 0x1a0
 800198e:	fb00 f202 	mul.w	r2, r0, r2
 8001992:	440a      	add	r2, r1
 8001994:	f502 7286 	add.w	r2, r2, #268	; 0x10c
 8001998:	6812      	ldr	r2, [r2, #0]
 800199a:	4912      	ldr	r1, [pc, #72]	; (80019e4 <uartFlush+0xf0>)
 800199c:	f44f 70d0 	mov.w	r0, #416	; 0x1a0
 80019a0:	fb00 f303 	mul.w	r3, r0, r3
 80019a4:	440b      	add	r3, r1
 80019a6:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80019aa:	601a      	str	r2, [r3, #0]
  }
  if (uart_tbl[channel].rx_mode == UART_MODE_LOOPBACK)
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	4a0d      	ldr	r2, [pc, #52]	; (80019e4 <uartFlush+0xf0>)
 80019b0:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 80019b4:	fb01 f303 	mul.w	r3, r1, r3
 80019b8:	4413      	add	r3, r2
 80019ba:	3309      	adds	r3, #9
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b04      	cmp	r3, #4
 80019c0:	d10c      	bne.n	80019dc <uartFlush+0xe8>
  {
      qbufferFlush(&uart_tbl[channel].qbuffer_rx);
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 80019c8:	fb02 f303 	mul.w	r3, r2, r3
 80019cc:	f503 7384 	add.w	r3, r3, #264	; 0x108
 80019d0:	4a04      	ldr	r2, [pc, #16]	; (80019e4 <uartFlush+0xf0>)
 80019d2:	4413      	add	r3, r2
 80019d4:	3304      	adds	r3, #4
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff f819 	bl	8000a0e <qbufferFlush>
  }
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd90      	pop	{r4, r7, pc}
 80019e4:	20001620 	.word	0x20001620

080019e8 <uartPutch>:


void uartPutch(uint8_t channel, uint8_t ch){
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	460a      	mov	r2, r1
 80019f2:	71fb      	strb	r3, [r7, #7]
 80019f4:	4613      	mov	r3, r2
 80019f6:	71bb      	strb	r3, [r7, #6]
  uartWrite(channel, &ch, 1);
 80019f8:	1db9      	adds	r1, r7, #6
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	2201      	movs	r2, #1
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 f804 	bl	8001a0c <uartWrite>
}
 8001a04:	bf00      	nop
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <uartWrite>:
  }
  return ret;
}


int32_t uartWrite(uint8_t channel, uint8_t *p_data, uint32_t length){
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
 8001a18:	73fb      	strb	r3, [r7, #15]
  int32_t ret = 0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
  uart_t *p_uart = &uart_tbl[channel];
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001a24:	fb02 f303 	mul.w	r3, r2, r3
 8001a28:	4a15      	ldr	r2, [pc, #84]	; (8001a80 <uartWrite+0x74>)
 8001a2a:	4413      	add	r3, r2
 8001a2c:	613b      	str	r3, [r7, #16]
  /*if(p_uart->x_mode == UART_MODE_INTERRUPT){
    if( HAL_UART_Transmit(&p_uart->handle, (uint8_t*)p_data, length, 1000) == HAL_OK ){
      ret = length;
    }
  }*/
  if (p_uart->tx_mode == UART_MODE_POLLING)
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	7a1b      	ldrb	r3, [r3, #8]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d10e      	bne.n	8001a54 <uartWrite+0x48>
    {
      if (HAL_UART_Transmit(&p_uart->handle, (uint8_t*)p_data, length, 1000) == HAL_OK)
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	f503 70b0 	add.w	r0, r3, #352	; 0x160
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a44:	68b9      	ldr	r1, [r7, #8]
 8001a46:	f001 fe58 	bl	80036fa <HAL_UART_Transmit>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d101      	bne.n	8001a54 <uartWrite+0x48>
      {
        ret = length;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	617b      	str	r3, [r7, #20]
      }
    }

  if (p_uart->tx_mode == UART_MODE_LOOPBACK)
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	7a1b      	ldrb	r3, [r3, #8]
 8001a58:	2b04      	cmp	r3, #4
 8001a5a:	d10c      	bne.n	8001a76 <uartWrite+0x6a>
  {
    if (qbufferWrite(&p_uart->qbuffer_rx, p_data, length) == true)
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	68b9      	ldr	r1, [r7, #8]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe ff35 	bl	80008d6 <qbufferWrite>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <uartWrite+0x6a>
    {
      ret = length;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001a76:	697b      	ldr	r3, [r7, #20]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20001620 	.word	0x20001620

08001a84 <uartRead>:

uint8_t uartRead(uint8_t channel){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	72fb      	strb	r3, [r7, #11]
  uart_t *p_uart = &uart_tbl[channel];
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001a98:	fb02 f303 	mul.w	r3, r2, r3
 8001a9c:	4a17      	ldr	r2, [pc, #92]	; (8001afc <uartRead+0x78>)
 8001a9e:	4413      	add	r3, r2
 8001aa0:	60fb      	str	r3, [r7, #12]

  if (p_uart->rx_mode == UART_MODE_INTERRUPT)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	7a5b      	ldrb	r3, [r3, #9]
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d108      	bne.n	8001abc <uartRead+0x38>
  {
    qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8001ab0:	f107 010b 	add.w	r1, r7, #11
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe ff4e 	bl	8000958 <qbufferRead>
  }
  if (p_uart->rx_mode == UART_MODE_DMA)
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	7a5b      	ldrb	r3, [r3, #9]
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d108      	bne.n	8001ad6 <uartRead+0x52>
  {
    qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8001aca:	f107 010b 	add.w	r1, r7, #11
 8001ace:	2201      	movs	r2, #1
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7fe ff41 	bl	8000958 <qbufferRead>
  }
  if (p_uart->rx_mode == UART_MODE_LOOPBACK)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	7a5b      	ldrb	r3, [r3, #9]
 8001ada:	2b04      	cmp	r3, #4
 8001adc:	d108      	bne.n	8001af0 <uartRead+0x6c>
  {
    qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8001ae4:	f107 010b 	add.w	r1, r7, #11
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe ff34 	bl	8000958 <qbufferRead>
  }
  return ret;
 8001af0:	7afb      	ldrb	r3, [r7, #11]
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20001620 	.word	0x20001620

08001b00 <uartRxHandler>:

  return ret;
}

void uartRxHandler(uint8_t channel)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
  uart_t *p_uart = &uart_tbl[channel];
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001b10:	fb02 f303 	mul.w	r3, r2, r3
 8001b14:	4a0d      	ldr	r2, [pc, #52]	; (8001b4c <uartRxHandler+0x4c>)
 8001b16:	4413      	add	r3, r2
 8001b18:	60fb      	str	r3, [r7, #12]


  if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	7a5b      	ldrb	r3, [r3, #9]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d110      	bne.n	8001b44 <uartRxHandler+0x44>
  {
      qbufferWrite(&p_uart->qbuffer_rx, &p_uart->rx_buf[0], 1);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f503 7086 	add.w	r0, r3, #268	; 0x10c
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	330a      	adds	r3, #10
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f7fe fed1 	bl	80008d6 <qbufferWrite>

      __HAL_UNLOCK(&p_uart->handle);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2200      	movs	r2, #0
 8001b38:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
      uartStartRx(channel);
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff fe50 	bl	80017e4 <uartStartRx>
  }
}
 8001b44:	bf00      	nop
 8001b46:	3710      	adds	r7, #16
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	20001620 	.word	0x20001620

08001b50 <uartErrHandler>:

void uartErrHandler(uint8_t channel)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	71fb      	strb	r3, [r7, #7]
  uartFlush(channel);
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff fec9 	bl	80018f4 <uartFlush>
  uartStartRx(channel);
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff fe3d 	bl	80017e4 <uartStartRx>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
	...

08001b74 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  if (UartHandle->Instance == USART2)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a04      	ldr	r2, [pc, #16]	; (8001b94 <HAL_UART_RxCpltCallback+0x20>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d102      	bne.n	8001b8c <HAL_UART_RxCpltCallback+0x18>
  {
    uartRxHandler(_DEF_UART1);
 8001b86:	2000      	movs	r0, #0
 8001b88:	f7ff ffba 	bl	8001b00 <uartRxHandler>
  }
}
 8001b8c:	bf00      	nop
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40004400 	.word	0x40004400

08001b98 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  HAL_UART_DeInit(UartHandle);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f001 fd7e 	bl	80036a2 <HAL_UART_DeInit>
  HAL_UART_Init(UartHandle);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f001 fd2e 	bl	8003608 <HAL_UART_Init>

  if (UartHandle->Instance == USART2)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a04      	ldr	r2, [pc, #16]	; (8001bc4 <HAL_UART_ErrorCallback+0x2c>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d102      	bne.n	8001bbc <HAL_UART_ErrorCallback+0x24>
  {
    uartErrHandler(_DEF_UART1);
 8001bb6:	2000      	movs	r0, #0
 8001bb8:	f7ff ffca 	bl	8001b50 <uartErrHandler>
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40004400 	.word	0x40004400

08001bc8 <USART2_IRQHandler>:

//-- _DEF_UART1 Interrupt
//
void USART2_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&uart_tbl[_DEF_UART1].handle);
 8001bcc:	4802      	ldr	r0, [pc, #8]	; (8001bd8 <USART2_IRQHandler+0x10>)
 8001bce:	f001 ff01 	bl	80039d4 <HAL_UART_IRQHandler>
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20001780 	.word	0x20001780

08001bdc <HAL_UART_MspInit>:



void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	; 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  if (huart->Instance == USART2)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a41      	ldr	r2, [pc, #260]	; (8001cf0 <HAL_UART_MspInit+0x114>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d17c      	bne.n	8001ce8 <HAL_UART_MspInit+0x10c>
  {
    /*##-1- Enable peripherals and GPIO Clocks #################################*/
    /* Enable GPIO TX/RX clock */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bee:	4a41      	ldr	r2, [pc, #260]	; (8001cf4 <HAL_UART_MspInit+0x118>)
 8001bf0:	4b40      	ldr	r3, [pc, #256]	; (8001cf4 <HAL_UART_MspInit+0x118>)
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	f043 0304 	orr.w	r3, r3, #4
 8001bf8:	6193      	str	r3, [r2, #24]
 8001bfa:	4b3e      	ldr	r3, [pc, #248]	; (8001cf4 <HAL_UART_MspInit+0x118>)
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	f003 0304 	and.w	r3, r3, #4
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	693b      	ldr	r3, [r7, #16]


    /* Enable USARTx clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c06:	4a3b      	ldr	r2, [pc, #236]	; (8001cf4 <HAL_UART_MspInit+0x118>)
 8001c08:	4b3a      	ldr	r3, [pc, #232]	; (8001cf4 <HAL_UART_MspInit+0x118>)
 8001c0a:	69db      	ldr	r3, [r3, #28]
 8001c0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c10:	61d3      	str	r3, [r2, #28]
 8001c12:	4b38      	ldr	r3, [pc, #224]	; (8001cf4 <HAL_UART_MspInit+0x118>)
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]

    /*##-2- Configure peripheral GPIO ##########################################*/
    /* UART TX GPIO pin configuration  */
    GPIO_InitStruct.Pin       = GPIO_PIN_2;
 8001c1e:	2304      	movs	r3, #4
 8001c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001c22:	2302      	movs	r3, #2
 8001c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001c26:	2301      	movs	r3, #1
 8001c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	623b      	str	r3, [r7, #32]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2e:	f107 0314 	add.w	r3, r7, #20
 8001c32:	4619      	mov	r1, r3
 8001c34:	4830      	ldr	r0, [pc, #192]	; (8001cf8 <HAL_UART_MspInit+0x11c>)
 8001c36:	f000 fdeb 	bl	8002810 <HAL_GPIO_Init>

    /* UART RX GPIO pin configuration  */
    GPIO_InitStruct.Pin       = GPIO_PIN_3;
 8001c3a:	2308      	movs	r3, #8
 8001c3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61bb      	str	r3, [r7, #24]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c42:	f107 0314 	add.w	r3, r7, #20
 8001c46:	4619      	mov	r1, r3
 8001c48:	482b      	ldr	r0, [pc, #172]	; (8001cf8 <HAL_UART_MspInit+0x11c>)
 8001c4a:	f000 fde1 	bl	8002810 <HAL_GPIO_Init>

    if (uart_tbl[_DEF_UART1].rx_mode == UART_MODE_DMA)
 8001c4e:	4b2b      	ldr	r3, [pc, #172]	; (8001cfc <HAL_UART_MspInit+0x120>)
 8001c50:	7a5b      	ldrb	r3, [r3, #9]
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d140      	bne.n	8001cd8 <HAL_UART_MspInit+0xfc>
    {
      uart_t *p_uart = &uart_tbl[_DEF_UART1];
 8001c56:	4b29      	ldr	r3, [pc, #164]	; (8001cfc <HAL_UART_MspInit+0x120>)
 8001c58:	627b      	str	r3, [r7, #36]	; 0x24


      __HAL_RCC_DMA1_CLK_ENABLE();
 8001c5a:	4a26      	ldr	r2, [pc, #152]	; (8001cf4 <HAL_UART_MspInit+0x118>)
 8001c5c:	4b25      	ldr	r3, [pc, #148]	; (8001cf4 <HAL_UART_MspInit+0x118>)
 8001c5e:	695b      	ldr	r3, [r3, #20]
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	6153      	str	r3, [r2, #20]
 8001c66:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <HAL_UART_MspInit+0x118>)
 8001c68:	695b      	ldr	r3, [r3, #20]
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	60bb      	str	r3, [r7, #8]
 8001c70:	68bb      	ldr	r3, [r7, #8]


      /* Configure the DMA handler for reception process */
      p_uart->hdma_rx.Instance                 = DMA1_Channel6;
 8001c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c74:	4a22      	ldr	r2, [pc, #136]	; (8001d00 <HAL_UART_MspInit+0x124>)
 8001c76:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
      p_uart->hdma_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
      p_uart->hdma_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c84:	2200      	movs	r2, #0
 8001c86:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
      p_uart->hdma_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8c:	2280      	movs	r2, #128	; 0x80
 8001c8e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
      p_uart->hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	2200      	movs	r2, #0
 8001c96:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
      p_uart->hdma_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
      p_uart->hdma_rx.Init.Mode                = DMA_CIRCULAR;
 8001ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca4:	2220      	movs	r2, #32
 8001ca6:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
      p_uart->hdma_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cb0:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138


      HAL_DMA_Init(&p_uart->hdma_rx);
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 fa54 	bl	8002168 <HAL_DMA_Init>

          /* Associate the initialized DMA handle to the the UART handle */
      __HAL_LINKDMA((&p_uart->handle), hdmarx, (p_uart->hdma_rx));
 8001cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc8:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	f503 72b0 	add.w	r2, r3, #352	; 0x160
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd4:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    }

    /*##-3- Configure the NVIC for UART ########################################*/
    /* NVIC for USART */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 8001cd8:	2201      	movs	r2, #1
 8001cda:	2100      	movs	r1, #0
 8001cdc:	2026      	movs	r0, #38	; 0x26
 8001cde:	f000 f9fe 	bl	80020de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ce2:	2026      	movs	r0, #38	; 0x26
 8001ce4:	f000 fa17 	bl	8002116 <HAL_NVIC_EnableIRQ>
  }
}
 8001ce8:	bf00      	nop
 8001cea:	3728      	adds	r7, #40	; 0x28
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40004400 	.word	0x40004400
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	40010800 	.word	0x40010800
 8001cfc:	20001620 	.word	0x20001620
 8001d00:	4002006c 	.word	0x4002006c

08001d04 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0e      	ldr	r2, [pc, #56]	; (8001d4c <HAL_UART_MspDeInit+0x48>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d116      	bne.n	8001d44 <HAL_UART_MspDeInit+0x40>
  {
    /*##-1- Reset peripherals ##################################################*/
    __HAL_RCC_USART2_FORCE_RESET();
 8001d16:	4a0e      	ldr	r2, [pc, #56]	; (8001d50 <HAL_UART_MspDeInit+0x4c>)
 8001d18:	4b0d      	ldr	r3, [pc, #52]	; (8001d50 <HAL_UART_MspDeInit+0x4c>)
 8001d1a:	691b      	ldr	r3, [r3, #16]
 8001d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d20:	6113      	str	r3, [r2, #16]
    __HAL_RCC_USART2_RELEASE_RESET();
 8001d22:	4a0b      	ldr	r2, [pc, #44]	; (8001d50 <HAL_UART_MspDeInit+0x4c>)
 8001d24:	4b0a      	ldr	r3, [pc, #40]	; (8001d50 <HAL_UART_MspDeInit+0x4c>)
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001d2c:	6113      	str	r3, [r2, #16]

    /*##-2- Disable peripherals and GPIO Clocks #################################*/
    /* Configure UART Tx as alternate function  */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
 8001d2e:	2104      	movs	r1, #4
 8001d30:	4808      	ldr	r0, [pc, #32]	; (8001d54 <HAL_UART_MspDeInit+0x50>)
 8001d32:	f000 fec7 	bl	8002ac4 <HAL_GPIO_DeInit>
    /* Configure UART Rx as alternate function  */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3);
 8001d36:	2108      	movs	r1, #8
 8001d38:	4806      	ldr	r0, [pc, #24]	; (8001d54 <HAL_UART_MspDeInit+0x50>)
 8001d3a:	f000 fec3 	bl	8002ac4 <HAL_GPIO_DeInit>

    /*##-3- Disable the NVIC for UART ##########################################*/
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001d3e:	2026      	movs	r0, #38	; 0x26
 8001d40:	f000 f9f7 	bl	8002132 <HAL_NVIC_DisableIRQ>
  }
}
 8001d44:	bf00      	nop
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40004400 	.word	0x40004400
 8001d50:	40021000 	.word	0x40021000
 8001d54:	40010800 	.word	0x40010800

08001d58 <hwInit>:

#include "hw.h"


void hwInit(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  bspInit();
 8001d5c:	f7fe faf0 	bl	8000340 <bspInit>

  swtimerInit();
 8001d60:	f7ff fb34 	bl	80013cc <swtimerInit>
  ledInit();
 8001d64:	f7ff fb0c 	bl	8001380 <ledInit>
  buttonInit();
 8001d68:	f7fe ff12 	bl	8000b90 <buttonInit>
  uartInit();
 8001d6c:	f7ff fc7c 	bl	8001668 <uartInit>
  flashInit();
 8001d70:	f7ff fae4 	bl	800133c <flashInit>
  eepromInit();
 8001d74:	f7fe ff80 	bl	8000c78 <eepromInit>
}
 8001d78:	bf00      	nop
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <delay>:


void delay(uint32_t time_ms)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  HAL_Delay(time_ms);
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 f891 	bl	8001eac <HAL_Delay>
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <millis>:


uint32_t millis(void)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001d96:	f000 f87f 	bl	8001e98 <HAL_GetTick>
 8001d9a:	4603      	mov	r3, r0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001da4:	4a08      	ldr	r2, [pc, #32]	; (8001dc8 <HAL_Init+0x28>)
 8001da6:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <HAL_Init+0x28>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f043 0310 	orr.w	r3, r3, #16
 8001dae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db0:	2003      	movs	r0, #3
 8001db2:	f000 f989 	bl	80020c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001db6:	200f      	movs	r0, #15
 8001db8:	f000 f82c 	bl	8001e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dbc:	f000 f81e 	bl	8001dfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40022000 	.word	0x40022000

08001dcc <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001dd0:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <HAL_DeInit+0x2c>)
 8001dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8001dd6:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001dd8:	4b07      	ldr	r3, [pc, #28]	; (8001df8 <HAL_DeInit+0x2c>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 8001dde:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <HAL_DeInit+0x2c>)
 8001de0:	f04f 32ff 	mov.w	r2, #4294967295
 8001de4:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 8001de6:	4b04      	ldr	r3, [pc, #16]	; (8001df8 <HAL_DeInit+0x2c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	60da      	str	r2, [r3, #12]
  __HAL_RCC_AHB_FORCE_RESET();
  __HAL_RCC_AHB_RELEASE_RESET();
#endif

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001dec:	f000 f80c 	bl	8001e08 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40021000 	.word	0x40021000

08001dfc <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8001e00:	bf00      	nop
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr

08001e08 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e1c:	4b12      	ldr	r3, [pc, #72]	; (8001e68 <HAL_InitTick+0x54>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <HAL_InitTick+0x58>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	4619      	mov	r1, r3
 8001e26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f98b 	bl	800214e <HAL_SYSTICK_Config>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e00e      	b.n	8001e60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2b0f      	cmp	r3, #15
 8001e46:	d80a      	bhi.n	8001e5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	6879      	ldr	r1, [r7, #4]
 8001e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e50:	f000 f945 	bl	80020de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e54:	4a06      	ldr	r2, [pc, #24]	; (8001e70 <HAL_InitTick+0x5c>)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	e000      	b.n	8001e60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	20000000 	.word	0x20000000
 8001e6c:	20000008 	.word	0x20000008
 8001e70:	20000004 	.word	0x20000004

08001e74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e78:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <HAL_IncTick+0x1c>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4b05      	ldr	r3, [pc, #20]	; (8001e94 <HAL_IncTick+0x20>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4413      	add	r3, r2
 8001e84:	4a03      	ldr	r2, [pc, #12]	; (8001e94 <HAL_IncTick+0x20>)
 8001e86:	6013      	str	r3, [r2, #0]
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr
 8001e90:	20000008 	.word	0x20000008
 8001e94:	20001960 	.word	0x20001960

08001e98 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e9c:	4b02      	ldr	r3, [pc, #8]	; (8001ea8 <HAL_GetTick+0x10>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr
 8001ea8:	20001960 	.word	0x20001960

08001eac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eb4:	f7ff fff0 	bl	8001e98 <HAL_GetTick>
 8001eb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec4:	d005      	beq.n	8001ed2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ec6:	4b09      	ldr	r3, [pc, #36]	; (8001eec <HAL_Delay+0x40>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	4413      	add	r3, r2
 8001ed0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ed2:	bf00      	nop
 8001ed4:	f7ff ffe0 	bl	8001e98 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	1ad2      	subs	r2, r2, r3
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d3f7      	bcc.n	8001ed4 <HAL_Delay+0x28>
  {
  }
}
 8001ee4:	bf00      	nop
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20000008 	.word	0x20000008

08001ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <__NVIC_SetPriorityGrouping+0x44>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f22:	4a04      	ldr	r2, [pc, #16]	; (8001f34 <__NVIC_SetPriorityGrouping+0x44>)
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	60d3      	str	r3, [r2, #12]
}
 8001f28:	bf00      	nop
 8001f2a:	3714      	adds	r7, #20
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bc80      	pop	{r7}
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f3c:	4b04      	ldr	r3, [pc, #16]	; (8001f50 <__NVIC_GetPriorityGrouping+0x18>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	0a1b      	lsrs	r3, r3, #8
 8001f42:	f003 0307 	and.w	r3, r3, #7
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bc80      	pop	{r7}
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	db0b      	blt.n	8001f7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f66:	4908      	ldr	r1, [pc, #32]	; (8001f88 <__NVIC_EnableIRQ+0x34>)
 8001f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6c:	095b      	lsrs	r3, r3, #5
 8001f6e:	79fa      	ldrb	r2, [r7, #7]
 8001f70:	f002 021f 	and.w	r2, r2, #31
 8001f74:	2001      	movs	r0, #1
 8001f76:	fa00 f202 	lsl.w	r2, r0, r2
 8001f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr
 8001f88:	e000e100 	.word	0xe000e100

08001f8c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	4603      	mov	r3, r0
 8001f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	db10      	blt.n	8001fc0 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f9e:	490b      	ldr	r1, [pc, #44]	; (8001fcc <__NVIC_DisableIRQ+0x40>)
 8001fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa4:	095b      	lsrs	r3, r3, #5
 8001fa6:	79fa      	ldrb	r2, [r7, #7]
 8001fa8:	f002 021f 	and.w	r2, r2, #31
 8001fac:	2001      	movs	r0, #1
 8001fae:	fa00 f202 	lsl.w	r2, r0, r2
 8001fb2:	3320      	adds	r3, #32
 8001fb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001fb8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001fbc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc80      	pop	{r7}
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	e000e100 	.word	0xe000e100

08001fd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	6039      	str	r1, [r7, #0]
 8001fda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	db0a      	blt.n	8001ffa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe4:	490d      	ldr	r1, [pc, #52]	; (800201c <__NVIC_SetPriority+0x4c>)
 8001fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fea:	683a      	ldr	r2, [r7, #0]
 8001fec:	b2d2      	uxtb	r2, r2
 8001fee:	0112      	lsls	r2, r2, #4
 8001ff0:	b2d2      	uxtb	r2, r2
 8001ff2:	440b      	add	r3, r1
 8001ff4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ff8:	e00a      	b.n	8002010 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ffa:	4909      	ldr	r1, [pc, #36]	; (8002020 <__NVIC_SetPriority+0x50>)
 8001ffc:	79fb      	ldrb	r3, [r7, #7]
 8001ffe:	f003 030f 	and.w	r3, r3, #15
 8002002:	3b04      	subs	r3, #4
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	b2d2      	uxtb	r2, r2
 8002008:	0112      	lsls	r2, r2, #4
 800200a:	b2d2      	uxtb	r2, r2
 800200c:	440b      	add	r3, r1
 800200e:	761a      	strb	r2, [r3, #24]
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	e000e100 	.word	0xe000e100
 8002020:	e000ed00 	.word	0xe000ed00

08002024 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002024:	b480      	push	{r7}
 8002026:	b089      	sub	sp, #36	; 0x24
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	f1c3 0307 	rsb	r3, r3, #7
 800203e:	2b04      	cmp	r3, #4
 8002040:	bf28      	it	cs
 8002042:	2304      	movcs	r3, #4
 8002044:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	3304      	adds	r3, #4
 800204a:	2b06      	cmp	r3, #6
 800204c:	d902      	bls.n	8002054 <NVIC_EncodePriority+0x30>
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	3b03      	subs	r3, #3
 8002052:	e000      	b.n	8002056 <NVIC_EncodePriority+0x32>
 8002054:	2300      	movs	r3, #0
 8002056:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002058:	2201      	movs	r2, #1
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	1e5a      	subs	r2, r3, #1
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	401a      	ands	r2, r3
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800206a:	2101      	movs	r1, #1
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	fa01 f303 	lsl.w	r3, r1, r3
 8002072:	1e59      	subs	r1, r3, #1
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002078:	4313      	orrs	r3, r2
         );
}
 800207a:	4618      	mov	r0, r3
 800207c:	3724      	adds	r7, #36	; 0x24
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr

08002084 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3b01      	subs	r3, #1
 8002090:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002094:	d301      	bcc.n	800209a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002096:	2301      	movs	r3, #1
 8002098:	e00f      	b.n	80020ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800209a:	4a0a      	ldr	r2, [pc, #40]	; (80020c4 <SysTick_Config+0x40>)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	3b01      	subs	r3, #1
 80020a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020a2:	210f      	movs	r1, #15
 80020a4:	f04f 30ff 	mov.w	r0, #4294967295
 80020a8:	f7ff ff92 	bl	8001fd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020ac:	4b05      	ldr	r3, [pc, #20]	; (80020c4 <SysTick_Config+0x40>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020b2:	4b04      	ldr	r3, [pc, #16]	; (80020c4 <SysTick_Config+0x40>)
 80020b4:	2207      	movs	r2, #7
 80020b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	e000e010 	.word	0xe000e010

080020c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f7ff ff0d 	bl	8001ef0 <__NVIC_SetPriorityGrouping>
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020de:	b580      	push	{r7, lr}
 80020e0:	b086      	sub	sp, #24
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	4603      	mov	r3, r0
 80020e6:	60b9      	str	r1, [r7, #8]
 80020e8:	607a      	str	r2, [r7, #4]
 80020ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020f0:	f7ff ff22 	bl	8001f38 <__NVIC_GetPriorityGrouping>
 80020f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	68b9      	ldr	r1, [r7, #8]
 80020fa:	6978      	ldr	r0, [r7, #20]
 80020fc:	f7ff ff92 	bl	8002024 <NVIC_EncodePriority>
 8002100:	4602      	mov	r2, r0
 8002102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002106:	4611      	mov	r1, r2
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff ff61 	bl	8001fd0 <__NVIC_SetPriority>
}
 800210e:	bf00      	nop
 8002110:	3718      	adds	r7, #24
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002116:	b580      	push	{r7, lr}
 8002118:	b082      	sub	sp, #8
 800211a:	af00      	add	r7, sp, #0
 800211c:	4603      	mov	r3, r0
 800211e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff ff15 	bl	8001f54 <__NVIC_EnableIRQ>
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
 8002138:	4603      	mov	r3, r0
 800213a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800213c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff ff23 	bl	8001f8c <__NVIC_DisableIRQ>
}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}

0800214e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b082      	sub	sp, #8
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7ff ff94 	bl	8002084 <SysTick_Config>
 800215c:	4603      	mov	r3, r0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e043      	b.n	8002206 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	461a      	mov	r2, r3
 8002184:	4b22      	ldr	r3, [pc, #136]	; (8002210 <HAL_DMA_Init+0xa8>)
 8002186:	4413      	add	r3, r2
 8002188:	4a22      	ldr	r2, [pc, #136]	; (8002214 <HAL_DMA_Init+0xac>)
 800218a:	fba2 2303 	umull	r2, r3, r2, r3
 800218e:	091b      	lsrs	r3, r3, #4
 8002190:	009a      	lsls	r2, r3, #2
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a1f      	ldr	r2, [pc, #124]	; (8002218 <HAL_DMA_Init+0xb0>)
 800219a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2202      	movs	r2, #2
 80021a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80021b2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80021b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80021c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr
 8002210:	bffdfff8 	.word	0xbffdfff8
 8002214:	cccccccd 	.word	0xcccccccd
 8002218:	40020000 	.word	0x40020000

0800221c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
 8002228:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800222a:	2300      	movs	r3, #0
 800222c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d101      	bne.n	800223c <HAL_DMA_Start_IT+0x20>
 8002238:	2302      	movs	r3, #2
 800223a:	e04a      	b.n	80022d2 <HAL_DMA_Start_IT+0xb6>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800224a:	2b01      	cmp	r3, #1
 800224c:	d13a      	bne.n	80022c4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2202      	movs	r2, #2
 8002252:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2200      	movs	r2, #0
 800225a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68fa      	ldr	r2, [r7, #12]
 8002262:	6812      	ldr	r2, [r2, #0]
 8002264:	6812      	ldr	r2, [r2, #0]
 8002266:	f022 0201 	bic.w	r2, r2, #1
 800226a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	68b9      	ldr	r1, [r7, #8]
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	f000 f8ae 	bl	80023d4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227c:	2b00      	cmp	r3, #0
 800227e:	d008      	beq.n	8002292 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68fa      	ldr	r2, [r7, #12]
 8002286:	6812      	ldr	r2, [r2, #0]
 8002288:	6812      	ldr	r2, [r2, #0]
 800228a:	f042 020e 	orr.w	r2, r2, #14
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	e00f      	b.n	80022b2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	6812      	ldr	r2, [r2, #0]
 800229a:	6812      	ldr	r2, [r2, #0]
 800229c:	f022 0204 	bic.w	r2, r2, #4
 80022a0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	6812      	ldr	r2, [r2, #0]
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	f042 020a 	orr.w	r2, r2, #10
 80022b0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68fa      	ldr	r2, [r7, #12]
 80022b8:	6812      	ldr	r2, [r2, #0]
 80022ba:	6812      	ldr	r2, [r2, #0]
 80022bc:	f042 0201 	orr.w	r2, r2, #1
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	e005      	b.n	80022d0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80022cc:	2302      	movs	r3, #2
 80022ce:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80022d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
	...

080022dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022e4:	2300      	movs	r3, #0
 80022e6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d005      	beq.n	80022fe <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2204      	movs	r2, #4
 80022f6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	73fb      	strb	r3, [r7, #15]
 80022fc:	e057      	b.n	80023ae <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	6812      	ldr	r2, [r2, #0]
 8002308:	f022 020e 	bic.w	r2, r2, #14
 800230c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6812      	ldr	r2, [r2, #0]
 8002316:	6812      	ldr	r2, [r2, #0]
 8002318:	f022 0201 	bic.w	r2, r2, #1
 800231c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800231e:	4a26      	ldr	r2, [pc, #152]	; (80023b8 <HAL_DMA_Abort_IT+0xdc>)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4619      	mov	r1, r3
 8002326:	4b25      	ldr	r3, [pc, #148]	; (80023bc <HAL_DMA_Abort_IT+0xe0>)
 8002328:	4299      	cmp	r1, r3
 800232a:	d02e      	beq.n	800238a <HAL_DMA_Abort_IT+0xae>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4619      	mov	r1, r3
 8002332:	4b23      	ldr	r3, [pc, #140]	; (80023c0 <HAL_DMA_Abort_IT+0xe4>)
 8002334:	4299      	cmp	r1, r3
 8002336:	d026      	beq.n	8002386 <HAL_DMA_Abort_IT+0xaa>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4619      	mov	r1, r3
 800233e:	4b21      	ldr	r3, [pc, #132]	; (80023c4 <HAL_DMA_Abort_IT+0xe8>)
 8002340:	4299      	cmp	r1, r3
 8002342:	d01d      	beq.n	8002380 <HAL_DMA_Abort_IT+0xa4>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4619      	mov	r1, r3
 800234a:	4b1f      	ldr	r3, [pc, #124]	; (80023c8 <HAL_DMA_Abort_IT+0xec>)
 800234c:	4299      	cmp	r1, r3
 800234e:	d014      	beq.n	800237a <HAL_DMA_Abort_IT+0x9e>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4619      	mov	r1, r3
 8002356:	4b1d      	ldr	r3, [pc, #116]	; (80023cc <HAL_DMA_Abort_IT+0xf0>)
 8002358:	4299      	cmp	r1, r3
 800235a:	d00b      	beq.n	8002374 <HAL_DMA_Abort_IT+0x98>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4619      	mov	r1, r3
 8002362:	4b1b      	ldr	r3, [pc, #108]	; (80023d0 <HAL_DMA_Abort_IT+0xf4>)
 8002364:	4299      	cmp	r1, r3
 8002366:	d102      	bne.n	800236e <HAL_DMA_Abort_IT+0x92>
 8002368:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800236c:	e00e      	b.n	800238c <HAL_DMA_Abort_IT+0xb0>
 800236e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002372:	e00b      	b.n	800238c <HAL_DMA_Abort_IT+0xb0>
 8002374:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002378:	e008      	b.n	800238c <HAL_DMA_Abort_IT+0xb0>
 800237a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800237e:	e005      	b.n	800238c <HAL_DMA_Abort_IT+0xb0>
 8002380:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002384:	e002      	b.n	800238c <HAL_DMA_Abort_IT+0xb0>
 8002386:	2310      	movs	r3, #16
 8002388:	e000      	b.n	800238c <HAL_DMA_Abort_IT+0xb0>
 800238a:	2301      	movs	r3, #1
 800238c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2201      	movs	r2, #1
 8002392:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	4798      	blx	r3
    } 
  }
  return status;
 80023ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3710      	adds	r7, #16
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40020000 	.word	0x40020000
 80023bc:	40020008 	.word	0x40020008
 80023c0:	4002001c 	.word	0x4002001c
 80023c4:	40020030 	.word	0x40020030
 80023c8:	40020044 	.word	0x40020044
 80023cc:	40020058 	.word	0x40020058
 80023d0:	4002006c 	.word	0x4002006c

080023d4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
 80023e0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80023ea:	2101      	movs	r1, #1
 80023ec:	fa01 f202 	lsl.w	r2, r1, r2
 80023f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b10      	cmp	r3, #16
 8002400:	d108      	bne.n	8002414 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	68ba      	ldr	r2, [r7, #8]
 8002410:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002412:	e007      	b.n	8002424 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68ba      	ldr	r2, [r7, #8]
 800241a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	60da      	str	r2, [r3, #12]
}
 8002424:	bf00      	nop
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr
	...

08002430 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002432:	b087      	sub	sp, #28
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002442:	2300      	movs	r3, #0
 8002444:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002446:	2300      	movs	r3, #0
 8002448:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800244a:	4b2f      	ldr	r3, [pc, #188]	; (8002508 <HAL_FLASH_Program+0xd8>)
 800244c:	7e1b      	ldrb	r3, [r3, #24]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d101      	bne.n	8002456 <HAL_FLASH_Program+0x26>
 8002452:	2302      	movs	r3, #2
 8002454:	e054      	b.n	8002500 <HAL_FLASH_Program+0xd0>
 8002456:	4b2c      	ldr	r3, [pc, #176]	; (8002508 <HAL_FLASH_Program+0xd8>)
 8002458:	2201      	movs	r2, #1
 800245a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800245c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002460:	f000 f898 	bl	8002594 <FLASH_WaitForLastOperation>
 8002464:	4603      	mov	r3, r0
 8002466:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002468:	7dfb      	ldrb	r3, [r7, #23]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d144      	bne.n	80024f8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d102      	bne.n	800247a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002474:	2301      	movs	r3, #1
 8002476:	757b      	strb	r3, [r7, #21]
 8002478:	e007      	b.n	800248a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2b02      	cmp	r3, #2
 800247e:	d102      	bne.n	8002486 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002480:	2302      	movs	r3, #2
 8002482:	757b      	strb	r3, [r7, #21]
 8002484:	e001      	b.n	800248a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002486:	2304      	movs	r3, #4
 8002488:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800248a:	2300      	movs	r3, #0
 800248c:	75bb      	strb	r3, [r7, #22]
 800248e:	e02d      	b.n	80024ec <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002490:	7dbb      	ldrb	r3, [r7, #22]
 8002492:	005a      	lsls	r2, r3, #1
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	eb02 0e03 	add.w	lr, r2, r3
 800249a:	7dbb      	ldrb	r3, [r7, #22]
 800249c:	0119      	lsls	r1, r3, #4
 800249e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024a2:	f1c1 0620 	rsb	r6, r1, #32
 80024a6:	f1a1 0020 	sub.w	r0, r1, #32
 80024aa:	fa22 f401 	lsr.w	r4, r2, r1
 80024ae:	fa03 f606 	lsl.w	r6, r3, r6
 80024b2:	4334      	orrs	r4, r6
 80024b4:	fa23 f000 	lsr.w	r0, r3, r0
 80024b8:	4304      	orrs	r4, r0
 80024ba:	fa23 f501 	lsr.w	r5, r3, r1
 80024be:	b2a3      	uxth	r3, r4
 80024c0:	4619      	mov	r1, r3
 80024c2:	4670      	mov	r0, lr
 80024c4:	f000 f84a 	bl	800255c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80024c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024cc:	f000 f862 	bl	8002594 <FLASH_WaitForLastOperation>
 80024d0:	4603      	mov	r3, r0
 80024d2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80024d4:	4a0d      	ldr	r2, [pc, #52]	; (800250c <HAL_FLASH_Program+0xdc>)
 80024d6:	4b0d      	ldr	r3, [pc, #52]	; (800250c <HAL_FLASH_Program+0xdc>)
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	f023 0301 	bic.w	r3, r3, #1
 80024de:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80024e0:	7dfb      	ldrb	r3, [r7, #23]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d107      	bne.n	80024f6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80024e6:	7dbb      	ldrb	r3, [r7, #22]
 80024e8:	3301      	adds	r3, #1
 80024ea:	75bb      	strb	r3, [r7, #22]
 80024ec:	7dba      	ldrb	r2, [r7, #22]
 80024ee:	7d7b      	ldrb	r3, [r7, #21]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d3cd      	bcc.n	8002490 <HAL_FLASH_Program+0x60>
 80024f4:	e000      	b.n	80024f8 <HAL_FLASH_Program+0xc8>
      {
        break;
 80024f6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80024f8:	4b03      	ldr	r3, [pc, #12]	; (8002508 <HAL_FLASH_Program+0xd8>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	761a      	strb	r2, [r3, #24]

  return status;
 80024fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002500:	4618      	mov	r0, r3
 8002502:	371c      	adds	r7, #28
 8002504:	46bd      	mov	sp, r7
 8002506:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002508:	20001968 	.word	0x20001968
 800250c:	40022000 	.word	0x40022000

08002510 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800251a:	4b0d      	ldr	r3, [pc, #52]	; (8002550 <HAL_FLASH_Unlock+0x40>)
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00d      	beq.n	8002542 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002526:	4b0a      	ldr	r3, [pc, #40]	; (8002550 <HAL_FLASH_Unlock+0x40>)
 8002528:	4a0a      	ldr	r2, [pc, #40]	; (8002554 <HAL_FLASH_Unlock+0x44>)
 800252a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800252c:	4b08      	ldr	r3, [pc, #32]	; (8002550 <HAL_FLASH_Unlock+0x40>)
 800252e:	4a0a      	ldr	r2, [pc, #40]	; (8002558 <HAL_FLASH_Unlock+0x48>)
 8002530:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002532:	4b07      	ldr	r3, [pc, #28]	; (8002550 <HAL_FLASH_Unlock+0x40>)
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002542:	79fb      	ldrb	r3, [r7, #7]
}
 8002544:	4618      	mov	r0, r3
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	bc80      	pop	{r7}
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	40022000 	.word	0x40022000
 8002554:	45670123 	.word	0x45670123
 8002558:	cdef89ab 	.word	0xcdef89ab

0800255c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002568:	4b08      	ldr	r3, [pc, #32]	; (800258c <FLASH_Program_HalfWord+0x30>)
 800256a:	2200      	movs	r2, #0
 800256c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800256e:	4a08      	ldr	r2, [pc, #32]	; (8002590 <FLASH_Program_HalfWord+0x34>)
 8002570:	4b07      	ldr	r3, [pc, #28]	; (8002590 <FLASH_Program_HalfWord+0x34>)
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	f043 0301 	orr.w	r3, r3, #1
 8002578:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	887a      	ldrh	r2, [r7, #2]
 800257e:	801a      	strh	r2, [r3, #0]
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	bc80      	pop	{r7}
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	20001968 	.word	0x20001968
 8002590:	40022000 	.word	0x40022000

08002594 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800259c:	f7ff fc7c 	bl	8001e98 <HAL_GetTick>
 80025a0:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80025a2:	e010      	b.n	80025c6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025aa:	d00c      	beq.n	80025c6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d007      	beq.n	80025c2 <FLASH_WaitForLastOperation+0x2e>
 80025b2:	f7ff fc71 	bl	8001e98 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	1ad2      	subs	r2, r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d901      	bls.n	80025c6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e025      	b.n	8002612 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80025c6:	4b15      	ldr	r3, [pc, #84]	; (800261c <FLASH_WaitForLastOperation+0x88>)
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1e8      	bne.n	80025a4 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80025d2:	4b12      	ldr	r3, [pc, #72]	; (800261c <FLASH_WaitForLastOperation+0x88>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	f003 0320 	and.w	r3, r3, #32
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d002      	beq.n	80025e4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80025de:	4b0f      	ldr	r3, [pc, #60]	; (800261c <FLASH_WaitForLastOperation+0x88>)
 80025e0:	2220      	movs	r2, #32
 80025e2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80025e4:	4b0d      	ldr	r3, [pc, #52]	; (800261c <FLASH_WaitForLastOperation+0x88>)
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	f003 0310 	and.w	r3, r3, #16
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10b      	bne.n	8002608 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80025f0:	4b0a      	ldr	r3, [pc, #40]	; (800261c <FLASH_WaitForLastOperation+0x88>)
 80025f2:	69db      	ldr	r3, [r3, #28]
 80025f4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d105      	bne.n	8002608 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80025fc:	4b07      	ldr	r3, [pc, #28]	; (800261c <FLASH_WaitForLastOperation+0x88>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002604:	2b00      	cmp	r3, #0
 8002606:	d003      	beq.n	8002610 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002608:	f000 f80a 	bl	8002620 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e000      	b.n	8002612 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	40022000 	.word	0x40022000

08002620 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002626:	2300      	movs	r3, #0
 8002628:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800262a:	4b23      	ldr	r3, [pc, #140]	; (80026b8 <FLASH_SetErrorCode+0x98>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	f003 0310 	and.w	r3, r3, #16
 8002632:	2b00      	cmp	r3, #0
 8002634:	d009      	beq.n	800264a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002636:	4b21      	ldr	r3, [pc, #132]	; (80026bc <FLASH_SetErrorCode+0x9c>)
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	f043 0302 	orr.w	r3, r3, #2
 800263e:	4a1f      	ldr	r2, [pc, #124]	; (80026bc <FLASH_SetErrorCode+0x9c>)
 8002640:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f043 0310 	orr.w	r3, r3, #16
 8002648:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800264a:	4b1b      	ldr	r3, [pc, #108]	; (80026b8 <FLASH_SetErrorCode+0x98>)
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	f003 0304 	and.w	r3, r3, #4
 8002652:	2b00      	cmp	r3, #0
 8002654:	d009      	beq.n	800266a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002656:	4b19      	ldr	r3, [pc, #100]	; (80026bc <FLASH_SetErrorCode+0x9c>)
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	f043 0301 	orr.w	r3, r3, #1
 800265e:	4a17      	ldr	r2, [pc, #92]	; (80026bc <FLASH_SetErrorCode+0x9c>)
 8002660:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f043 0304 	orr.w	r3, r3, #4
 8002668:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800266a:	4b13      	ldr	r3, [pc, #76]	; (80026b8 <FLASH_SetErrorCode+0x98>)
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00b      	beq.n	800268e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002676:	4b11      	ldr	r3, [pc, #68]	; (80026bc <FLASH_SetErrorCode+0x9c>)
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	f043 0304 	orr.w	r3, r3, #4
 800267e:	4a0f      	ldr	r2, [pc, #60]	; (80026bc <FLASH_SetErrorCode+0x9c>)
 8002680:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002682:	4a0d      	ldr	r2, [pc, #52]	; (80026b8 <FLASH_SetErrorCode+0x98>)
 8002684:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <FLASH_SetErrorCode+0x98>)
 8002686:	69db      	ldr	r3, [r3, #28]
 8002688:	f023 0301 	bic.w	r3, r3, #1
 800268c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f240 1201 	movw	r2, #257	; 0x101
 8002694:	4293      	cmp	r3, r2
 8002696:	d106      	bne.n	80026a6 <FLASH_SetErrorCode+0x86>
 8002698:	4a07      	ldr	r2, [pc, #28]	; (80026b8 <FLASH_SetErrorCode+0x98>)
 800269a:	4b07      	ldr	r3, [pc, #28]	; (80026b8 <FLASH_SetErrorCode+0x98>)
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	f023 0301 	bic.w	r3, r3, #1
 80026a2:	61d3      	str	r3, [r2, #28]
}  
 80026a4:	e002      	b.n	80026ac <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80026a6:	4a04      	ldr	r2, [pc, #16]	; (80026b8 <FLASH_SetErrorCode+0x98>)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	60d3      	str	r3, [r2, #12]
}  
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40022000 	.word	0x40022000
 80026bc:	20001968 	.word	0x20001968

080026c0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80026d2:	4b2f      	ldr	r3, [pc, #188]	; (8002790 <HAL_FLASHEx_Erase+0xd0>)
 80026d4:	7e1b      	ldrb	r3, [r3, #24]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d101      	bne.n	80026de <HAL_FLASHEx_Erase+0x1e>
 80026da:	2302      	movs	r3, #2
 80026dc:	e053      	b.n	8002786 <HAL_FLASHEx_Erase+0xc6>
 80026de:	4b2c      	ldr	r3, [pc, #176]	; (8002790 <HAL_FLASHEx_Erase+0xd0>)
 80026e0:	2201      	movs	r2, #1
 80026e2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d116      	bne.n	800271a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80026ec:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026f0:	f7ff ff50 	bl	8002594 <FLASH_WaitForLastOperation>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d141      	bne.n	800277e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80026fa:	2001      	movs	r0, #1
 80026fc:	f000 f84c 	bl	8002798 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002700:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002704:	f7ff ff46 	bl	8002594 <FLASH_WaitForLastOperation>
 8002708:	4603      	mov	r3, r0
 800270a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800270c:	4a21      	ldr	r2, [pc, #132]	; (8002794 <HAL_FLASHEx_Erase+0xd4>)
 800270e:	4b21      	ldr	r3, [pc, #132]	; (8002794 <HAL_FLASHEx_Erase+0xd4>)
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	f023 0304 	bic.w	r3, r3, #4
 8002716:	6113      	str	r3, [r2, #16]
 8002718:	e031      	b.n	800277e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800271a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800271e:	f7ff ff39 	bl	8002594 <FLASH_WaitForLastOperation>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d12a      	bne.n	800277e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	f04f 32ff 	mov.w	r2, #4294967295
 800272e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	60bb      	str	r3, [r7, #8]
 8002736:	e019      	b.n	800276c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002738:	68b8      	ldr	r0, [r7, #8]
 800273a:	f000 f849 	bl	80027d0 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800273e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002742:	f7ff ff27 	bl	8002594 <FLASH_WaitForLastOperation>
 8002746:	4603      	mov	r3, r0
 8002748:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800274a:	4a12      	ldr	r2, [pc, #72]	; (8002794 <HAL_FLASHEx_Erase+0xd4>)
 800274c:	4b11      	ldr	r3, [pc, #68]	; (8002794 <HAL_FLASHEx_Erase+0xd4>)
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	f023 0302 	bic.w	r3, r3, #2
 8002754:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002756:	7bfb      	ldrb	r3, [r7, #15]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d003      	beq.n	8002764 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	601a      	str	r2, [r3, #0]
            break;
 8002762:	e00c      	b.n	800277e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800276a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	029a      	lsls	r2, r3, #10
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	441a      	add	r2, r3
        for(address = pEraseInit->PageAddress;
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	429a      	cmp	r2, r3
 800277c:	d8dc      	bhi.n	8002738 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800277e:	4b04      	ldr	r3, [pc, #16]	; (8002790 <HAL_FLASHEx_Erase+0xd0>)
 8002780:	2200      	movs	r2, #0
 8002782:	761a      	strb	r2, [r3, #24]

  return status;
 8002784:	7bfb      	ldrb	r3, [r7, #15]
}
 8002786:	4618      	mov	r0, r3
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	20001968 	.word	0x20001968
 8002794:	40022000 	.word	0x40022000

08002798 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80027a0:	4b09      	ldr	r3, [pc, #36]	; (80027c8 <FLASH_MassErase+0x30>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80027a6:	4a09      	ldr	r2, [pc, #36]	; (80027cc <FLASH_MassErase+0x34>)
 80027a8:	4b08      	ldr	r3, [pc, #32]	; (80027cc <FLASH_MassErase+0x34>)
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	f043 0304 	orr.w	r3, r3, #4
 80027b0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80027b2:	4a06      	ldr	r2, [pc, #24]	; (80027cc <FLASH_MassErase+0x34>)
 80027b4:	4b05      	ldr	r3, [pc, #20]	; (80027cc <FLASH_MassErase+0x34>)
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027bc:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bc80      	pop	{r7}
 80027c6:	4770      	bx	lr
 80027c8:	20001968 	.word	0x20001968
 80027cc:	40022000 	.word	0x40022000

080027d0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80027d8:	4b0b      	ldr	r3, [pc, #44]	; (8002808 <FLASH_PageErase+0x38>)
 80027da:	2200      	movs	r2, #0
 80027dc:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80027de:	4a0b      	ldr	r2, [pc, #44]	; (800280c <FLASH_PageErase+0x3c>)
 80027e0:	4b0a      	ldr	r3, [pc, #40]	; (800280c <FLASH_PageErase+0x3c>)
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	f043 0302 	orr.w	r3, r3, #2
 80027e8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80027ea:	4a08      	ldr	r2, [pc, #32]	; (800280c <FLASH_PageErase+0x3c>)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80027f0:	4a06      	ldr	r2, [pc, #24]	; (800280c <FLASH_PageErase+0x3c>)
 80027f2:	4b06      	ldr	r3, [pc, #24]	; (800280c <FLASH_PageErase+0x3c>)
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027fa:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	bc80      	pop	{r7}
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	20001968 	.word	0x20001968
 800280c:	40022000 	.word	0x40022000

08002810 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002810:	b480      	push	{r7}
 8002812:	b08b      	sub	sp, #44	; 0x2c
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800281a:	2300      	movs	r3, #0
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800281e:	2300      	movs	r3, #0
 8002820:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002822:	e127      	b.n	8002a74 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002824:	2201      	movs	r2, #1
 8002826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	4013      	ands	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	429a      	cmp	r2, r3
 800283e:	f040 8116 	bne.w	8002a6e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b12      	cmp	r3, #18
 8002848:	d034      	beq.n	80028b4 <HAL_GPIO_Init+0xa4>
 800284a:	2b12      	cmp	r3, #18
 800284c:	d80d      	bhi.n	800286a <HAL_GPIO_Init+0x5a>
 800284e:	2b02      	cmp	r3, #2
 8002850:	d02b      	beq.n	80028aa <HAL_GPIO_Init+0x9a>
 8002852:	2b02      	cmp	r3, #2
 8002854:	d804      	bhi.n	8002860 <HAL_GPIO_Init+0x50>
 8002856:	2b00      	cmp	r3, #0
 8002858:	d031      	beq.n	80028be <HAL_GPIO_Init+0xae>
 800285a:	2b01      	cmp	r3, #1
 800285c:	d01c      	beq.n	8002898 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800285e:	e048      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002860:	2b03      	cmp	r3, #3
 8002862:	d043      	beq.n	80028ec <HAL_GPIO_Init+0xdc>
 8002864:	2b11      	cmp	r3, #17
 8002866:	d01b      	beq.n	80028a0 <HAL_GPIO_Init+0x90>
          break;
 8002868:	e043      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800286a:	4a89      	ldr	r2, [pc, #548]	; (8002a90 <HAL_GPIO_Init+0x280>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d026      	beq.n	80028be <HAL_GPIO_Init+0xae>
 8002870:	4a87      	ldr	r2, [pc, #540]	; (8002a90 <HAL_GPIO_Init+0x280>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d806      	bhi.n	8002884 <HAL_GPIO_Init+0x74>
 8002876:	4a87      	ldr	r2, [pc, #540]	; (8002a94 <HAL_GPIO_Init+0x284>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d020      	beq.n	80028be <HAL_GPIO_Init+0xae>
 800287c:	4a86      	ldr	r2, [pc, #536]	; (8002a98 <HAL_GPIO_Init+0x288>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d01d      	beq.n	80028be <HAL_GPIO_Init+0xae>
          break;
 8002882:	e036      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002884:	4a85      	ldr	r2, [pc, #532]	; (8002a9c <HAL_GPIO_Init+0x28c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d019      	beq.n	80028be <HAL_GPIO_Init+0xae>
 800288a:	4a85      	ldr	r2, [pc, #532]	; (8002aa0 <HAL_GPIO_Init+0x290>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d016      	beq.n	80028be <HAL_GPIO_Init+0xae>
 8002890:	4a84      	ldr	r2, [pc, #528]	; (8002aa4 <HAL_GPIO_Init+0x294>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d013      	beq.n	80028be <HAL_GPIO_Init+0xae>
          break;
 8002896:	e02c      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	623b      	str	r3, [r7, #32]
          break;
 800289e:	e028      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	3304      	adds	r3, #4
 80028a6:	623b      	str	r3, [r7, #32]
          break;
 80028a8:	e023      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	3308      	adds	r3, #8
 80028b0:	623b      	str	r3, [r7, #32]
          break;
 80028b2:	e01e      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	330c      	adds	r3, #12
 80028ba:	623b      	str	r3, [r7, #32]
          break;
 80028bc:	e019      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d102      	bne.n	80028cc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028c6:	2304      	movs	r3, #4
 80028c8:	623b      	str	r3, [r7, #32]
          break;
 80028ca:	e012      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d105      	bne.n	80028e0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028d4:	2308      	movs	r3, #8
 80028d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	69fa      	ldr	r2, [r7, #28]
 80028dc:	611a      	str	r2, [r3, #16]
          break;
 80028de:	e008      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028e0:	2308      	movs	r3, #8
 80028e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	69fa      	ldr	r2, [r7, #28]
 80028e8:	615a      	str	r2, [r3, #20]
          break;
 80028ea:	e002      	b.n	80028f2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028ec:	2300      	movs	r3, #0
 80028ee:	623b      	str	r3, [r7, #32]
          break;
 80028f0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	2bff      	cmp	r3, #255	; 0xff
 80028f6:	d801      	bhi.n	80028fc <HAL_GPIO_Init+0xec>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	e001      	b.n	8002900 <HAL_GPIO_Init+0xf0>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	3304      	adds	r3, #4
 8002900:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	2bff      	cmp	r3, #255	; 0xff
 8002906:	d802      	bhi.n	800290e <HAL_GPIO_Init+0xfe>
 8002908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	e002      	b.n	8002914 <HAL_GPIO_Init+0x104>
 800290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002910:	3b08      	subs	r3, #8
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	210f      	movs	r1, #15
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	fa01 f303 	lsl.w	r3, r1, r3
 8002922:	43db      	mvns	r3, r3
 8002924:	401a      	ands	r2, r3
 8002926:	6a39      	ldr	r1, [r7, #32]
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	fa01 f303 	lsl.w	r3, r1, r3
 800292e:	431a      	orrs	r2, r3
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800293c:	2b00      	cmp	r3, #0
 800293e:	f000 8096 	beq.w	8002a6e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002942:	4a59      	ldr	r2, [pc, #356]	; (8002aa8 <HAL_GPIO_Init+0x298>)
 8002944:	4b58      	ldr	r3, [pc, #352]	; (8002aa8 <HAL_GPIO_Init+0x298>)
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	6193      	str	r3, [r2, #24]
 800294e:	4b56      	ldr	r3, [pc, #344]	; (8002aa8 <HAL_GPIO_Init+0x298>)
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	60bb      	str	r3, [r7, #8]
 8002958:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800295a:	4a54      	ldr	r2, [pc, #336]	; (8002aac <HAL_GPIO_Init+0x29c>)
 800295c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295e:	089b      	lsrs	r3, r3, #2
 8002960:	3302      	adds	r3, #2
 8002962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002966:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	f003 0303 	and.w	r3, r3, #3
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	220f      	movs	r2, #15
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	4013      	ands	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a4b      	ldr	r2, [pc, #300]	; (8002ab0 <HAL_GPIO_Init+0x2a0>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d013      	beq.n	80029ae <HAL_GPIO_Init+0x19e>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a4a      	ldr	r2, [pc, #296]	; (8002ab4 <HAL_GPIO_Init+0x2a4>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d00d      	beq.n	80029aa <HAL_GPIO_Init+0x19a>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a49      	ldr	r2, [pc, #292]	; (8002ab8 <HAL_GPIO_Init+0x2a8>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d007      	beq.n	80029a6 <HAL_GPIO_Init+0x196>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a48      	ldr	r2, [pc, #288]	; (8002abc <HAL_GPIO_Init+0x2ac>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d101      	bne.n	80029a2 <HAL_GPIO_Init+0x192>
 800299e:	2303      	movs	r3, #3
 80029a0:	e006      	b.n	80029b0 <HAL_GPIO_Init+0x1a0>
 80029a2:	2304      	movs	r3, #4
 80029a4:	e004      	b.n	80029b0 <HAL_GPIO_Init+0x1a0>
 80029a6:	2302      	movs	r3, #2
 80029a8:	e002      	b.n	80029b0 <HAL_GPIO_Init+0x1a0>
 80029aa:	2301      	movs	r3, #1
 80029ac:	e000      	b.n	80029b0 <HAL_GPIO_Init+0x1a0>
 80029ae:	2300      	movs	r3, #0
 80029b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029b2:	f002 0203 	and.w	r2, r2, #3
 80029b6:	0092      	lsls	r2, r2, #2
 80029b8:	4093      	lsls	r3, r2
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	4313      	orrs	r3, r2
 80029be:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029c0:	493a      	ldr	r1, [pc, #232]	; (8002aac <HAL_GPIO_Init+0x29c>)
 80029c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c4:	089b      	lsrs	r3, r3, #2
 80029c6:	3302      	adds	r3, #2
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d006      	beq.n	80029e8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029da:	4939      	ldr	r1, [pc, #228]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 80029dc:	4b38      	ldr	r3, [pc, #224]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	600b      	str	r3, [r1, #0]
 80029e6:	e006      	b.n	80029f6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029e8:	4935      	ldr	r1, [pc, #212]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 80029ea:	4b35      	ldr	r3, [pc, #212]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	43db      	mvns	r3, r3
 80029f2:	4013      	ands	r3, r2
 80029f4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d006      	beq.n	8002a10 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a02:	492f      	ldr	r1, [pc, #188]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a04:	4b2e      	ldr	r3, [pc, #184]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	604b      	str	r3, [r1, #4]
 8002a0e:	e006      	b.n	8002a1e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a10:	492b      	ldr	r1, [pc, #172]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a12:	4b2b      	ldr	r3, [pc, #172]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	43db      	mvns	r3, r3
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d006      	beq.n	8002a38 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a2a:	4925      	ldr	r1, [pc, #148]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a2c:	4b24      	ldr	r3, [pc, #144]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	608b      	str	r3, [r1, #8]
 8002a36:	e006      	b.n	8002a46 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a38:	4921      	ldr	r1, [pc, #132]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a3a:	4b21      	ldr	r3, [pc, #132]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	43db      	mvns	r3, r3
 8002a42:	4013      	ands	r3, r2
 8002a44:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d006      	beq.n	8002a60 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a52:	491b      	ldr	r1, [pc, #108]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a54:	4b1a      	ldr	r3, [pc, #104]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	60cb      	str	r3, [r1, #12]
 8002a5e:	e006      	b.n	8002a6e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a60:	4917      	ldr	r1, [pc, #92]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a62:	4b17      	ldr	r3, [pc, #92]	; (8002ac0 <HAL_GPIO_Init+0x2b0>)
 8002a64:	68da      	ldr	r2, [r3, #12]
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a70:	3301      	adds	r3, #1
 8002a72:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f47f aed0 	bne.w	8002824 <HAL_GPIO_Init+0x14>
  }
}
 8002a84:	bf00      	nop
 8002a86:	372c      	adds	r7, #44	; 0x2c
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	10210000 	.word	0x10210000
 8002a94:	10110000 	.word	0x10110000
 8002a98:	10120000 	.word	0x10120000
 8002a9c:	10310000 	.word	0x10310000
 8002aa0:	10320000 	.word	0x10320000
 8002aa4:	10220000 	.word	0x10220000
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	40010000 	.word	0x40010000
 8002ab0:	40010800 	.word	0x40010800
 8002ab4:	40010c00 	.word	0x40010c00
 8002ab8:	40011000 	.word	0x40011000
 8002abc:	40011400 	.word	0x40011400
 8002ac0:	40010400 	.word	0x40010400

08002ac4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b089      	sub	sp, #36	; 0x24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8002ad2:	e09a      	b.n	8002c0a <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	409a      	lsls	r2, r3
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	4013      	ands	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	f000 808e 	beq.w	8002c04 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8002ae8:	4a4e      	ldr	r2, [pc, #312]	; (8002c24 <HAL_GPIO_DeInit+0x160>)
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	089b      	lsrs	r3, r3, #2
 8002aee:	3302      	adds	r3, #2
 8002af0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002af4:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	f003 0303 	and.w	r3, r3, #3
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	220f      	movs	r2, #15
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	697a      	ldr	r2, [r7, #20]
 8002b06:	4013      	ands	r3, r2
 8002b08:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a46      	ldr	r2, [pc, #280]	; (8002c28 <HAL_GPIO_DeInit+0x164>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d013      	beq.n	8002b3a <HAL_GPIO_DeInit+0x76>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a45      	ldr	r2, [pc, #276]	; (8002c2c <HAL_GPIO_DeInit+0x168>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d00d      	beq.n	8002b36 <HAL_GPIO_DeInit+0x72>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a44      	ldr	r2, [pc, #272]	; (8002c30 <HAL_GPIO_DeInit+0x16c>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d007      	beq.n	8002b32 <HAL_GPIO_DeInit+0x6e>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a43      	ldr	r2, [pc, #268]	; (8002c34 <HAL_GPIO_DeInit+0x170>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d101      	bne.n	8002b2e <HAL_GPIO_DeInit+0x6a>
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e006      	b.n	8002b3c <HAL_GPIO_DeInit+0x78>
 8002b2e:	2304      	movs	r3, #4
 8002b30:	e004      	b.n	8002b3c <HAL_GPIO_DeInit+0x78>
 8002b32:	2302      	movs	r3, #2
 8002b34:	e002      	b.n	8002b3c <HAL_GPIO_DeInit+0x78>
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <HAL_GPIO_DeInit+0x78>
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	69fa      	ldr	r2, [r7, #28]
 8002b3e:	f002 0203 	and.w	r2, r2, #3
 8002b42:	0092      	lsls	r2, r2, #2
 8002b44:	fa03 f202 	lsl.w	r2, r3, r2
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d132      	bne.n	8002bb4 <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	220f      	movs	r2, #15
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8002b5e:	4831      	ldr	r0, [pc, #196]	; (8002c24 <HAL_GPIO_DeInit+0x160>)
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	089b      	lsrs	r3, r3, #2
 8002b64:	492f      	ldr	r1, [pc, #188]	; (8002c24 <HAL_GPIO_DeInit+0x160>)
 8002b66:	69fa      	ldr	r2, [r7, #28]
 8002b68:	0892      	lsrs	r2, r2, #2
 8002b6a:	3202      	adds	r2, #2
 8002b6c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002b70:	697a      	ldr	r2, [r7, #20]
 8002b72:	43d2      	mvns	r2, r2
 8002b74:	400a      	ands	r2, r1
 8002b76:	3302      	adds	r3, #2
 8002b78:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002b7c:	492e      	ldr	r1, [pc, #184]	; (8002c38 <HAL_GPIO_DeInit+0x174>)
 8002b7e:	4b2e      	ldr	r3, [pc, #184]	; (8002c38 <HAL_GPIO_DeInit+0x174>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	43db      	mvns	r3, r3
 8002b86:	4013      	ands	r3, r2
 8002b88:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002b8a:	492b      	ldr	r1, [pc, #172]	; (8002c38 <HAL_GPIO_DeInit+0x174>)
 8002b8c:	4b2a      	ldr	r3, [pc, #168]	; (8002c38 <HAL_GPIO_DeInit+0x174>)
 8002b8e:	685a      	ldr	r2, [r3, #4]
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	43db      	mvns	r3, r3
 8002b94:	4013      	ands	r3, r2
 8002b96:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002b98:	4927      	ldr	r1, [pc, #156]	; (8002c38 <HAL_GPIO_DeInit+0x174>)
 8002b9a:	4b27      	ldr	r3, [pc, #156]	; (8002c38 <HAL_GPIO_DeInit+0x174>)
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002ba6:	4924      	ldr	r1, [pc, #144]	; (8002c38 <HAL_GPIO_DeInit+0x174>)
 8002ba8:	4b23      	ldr	r3, [pc, #140]	; (8002c38 <HAL_GPIO_DeInit+0x174>)
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	2bff      	cmp	r3, #255	; 0xff
 8002bb8:	d801      	bhi.n	8002bbe <HAL_GPIO_DeInit+0xfa>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	e001      	b.n	8002bc2 <HAL_GPIO_DeInit+0xfe>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	2bff      	cmp	r3, #255	; 0xff
 8002bc8:	d802      	bhi.n	8002bd0 <HAL_GPIO_DeInit+0x10c>
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	e002      	b.n	8002bd6 <HAL_GPIO_DeInit+0x112>
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	3b08      	subs	r3, #8
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	210f      	movs	r1, #15
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	fa01 f303 	lsl.w	r3, r1, r3
 8002be4:	43db      	mvns	r3, r3
 8002be6:	401a      	ands	r2, r3
 8002be8:	2104      	movs	r1, #4
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	43db      	mvns	r3, r3
 8002bfe:	401a      	ands	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	3301      	adds	r3, #1
 8002c08:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f47f af5e 	bne.w	8002ad4 <HAL_GPIO_DeInit+0x10>
  }
}
 8002c18:	bf00      	nop
 8002c1a:	3724      	adds	r7, #36	; 0x24
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bc80      	pop	{r7}
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	40010000 	.word	0x40010000
 8002c28:	40010800 	.word	0x40010800
 8002c2c:	40010c00 	.word	0x40010c00
 8002c30:	40011000 	.word	0x40011000
 8002c34:	40011400 	.word	0x40011400
 8002c38:	40010400 	.word	0x40010400

08002c3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	460b      	mov	r3, r1
 8002c46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	887b      	ldrh	r3, [r7, #2]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d002      	beq.n	8002c5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c54:	2301      	movs	r3, #1
 8002c56:	73fb      	strb	r3, [r7, #15]
 8002c58:	e001      	b.n	8002c5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	460b      	mov	r3, r1
 8002c74:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	68da      	ldr	r2, [r3, #12]
 8002c7a:	887b      	ldrh	r3, [r7, #2]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c82:	887a      	ldrh	r2, [r7, #2]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002c88:	e002      	b.n	8002c90 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c8a:	887a      	ldrh	r2, [r7, #2]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	611a      	str	r2, [r3, #16]
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bc80      	pop	{r7}
 8002c98:	4770      	bx	lr
	...

08002c9c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002ca2:	f7ff f8f9 	bl	8001e98 <HAL_GetTick>
 8002ca6:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002ca8:	4a45      	ldr	r2, [pc, #276]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002caa:	4b45      	ldr	r3, [pc, #276]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002cb4:	e008      	b.n	8002cc8 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cb6:	f7ff f8ef 	bl	8001e98 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e077      	b.n	8002db8 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002cc8:	4b3d      	ldr	r3, [pc, #244]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0f0      	beq.n	8002cb6 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8002cd4:	4a3a      	ldr	r2, [pc, #232]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002cd6:	4b3a      	ldr	r3, [pc, #232]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002cde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ce2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002ce4:	f7ff f8d8 	bl	8001e98 <HAL_GetTick>
 8002ce8:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8002cea:	4b35      	ldr	r3, [pc, #212]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002cf0:	e00a      	b.n	8002d08 <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf2:	f7ff f8d1 	bl	8001e98 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e057      	b.n	8002db8 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002d08:	4b2d      	ldr	r3, [pc, #180]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 030c 	and.w	r3, r3, #12
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1ee      	bne.n	8002cf2 <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8002d14:	4b2b      	ldr	r3, [pc, #172]	; (8002dc4 <HAL_RCC_DeInit+0x128>)
 8002d16:	4a2c      	ldr	r2, [pc, #176]	; (8002dc8 <HAL_RCC_DeInit+0x12c>)
 8002d18:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d1a:	4b2c      	ldr	r3, [pc, #176]	; (8002dcc <HAL_RCC_DeInit+0x130>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff f878 	bl	8001e14 <HAL_InitTick>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e044      	b.n	8002db8 <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002d2e:	f7ff f8b3 	bl	8001e98 <HAL_GetTick>
 8002d32:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002d34:	4a22      	ldr	r2, [pc, #136]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002d36:	4b22      	ldr	r3, [pc, #136]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d3e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002d40:	e008      	b.n	8002d54 <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d42:	f7ff f8a9 	bl	8001e98 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e031      	b.n	8002db8 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002d54:	4b1a      	ldr	r3, [pc, #104]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1f0      	bne.n	8002d42 <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 8002d60:	4b17      	ldr	r3, [pc, #92]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002d66:	f7ff f897 	bl	8001e98 <HAL_GetTick>
 8002d6a:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8002d6c:	4a14      	ldr	r2, [pc, #80]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002d6e:	4b14      	ldr	r3, [pc, #80]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002d76:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002d78:	e008      	b.n	8002d8c <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d7a:	f7ff f88d 	bl	8001e98 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b64      	cmp	r3, #100	; 0x64
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e015      	b.n	8002db8 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1f0      	bne.n	8002d7a <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8002d98:	4a09      	ldr	r2, [pc, #36]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002d9a:	4b09      	ldr	r3, [pc, #36]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002da2:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8002da4:	4a06      	ldr	r2, [pc, #24]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002da6:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002daa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dae:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 8002db0:	4b03      	ldr	r3, [pc, #12]	; (8002dc0 <HAL_RCC_DeInit+0x124>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3708      	adds	r7, #8
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	40021000 	.word	0x40021000
 8002dc4:	20000000 	.word	0x20000000
 8002dc8:	007a1200 	.word	0x007a1200
 8002dcc:	20000004 	.word	0x20000004

08002dd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d101      	bne.n	8002de2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e26c      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 8087 	beq.w	8002efe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002df0:	4b92      	ldr	r3, [pc, #584]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f003 030c 	and.w	r3, r3, #12
 8002df8:	2b04      	cmp	r3, #4
 8002dfa:	d00c      	beq.n	8002e16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002dfc:	4b8f      	ldr	r3, [pc, #572]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 030c 	and.w	r3, r3, #12
 8002e04:	2b08      	cmp	r3, #8
 8002e06:	d112      	bne.n	8002e2e <HAL_RCC_OscConfig+0x5e>
 8002e08:	4b8c      	ldr	r3, [pc, #560]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e14:	d10b      	bne.n	8002e2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e16:	4b89      	ldr	r3, [pc, #548]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d06c      	beq.n	8002efc <HAL_RCC_OscConfig+0x12c>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d168      	bne.n	8002efc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e246      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e36:	d106      	bne.n	8002e46 <HAL_RCC_OscConfig+0x76>
 8002e38:	4a80      	ldr	r2, [pc, #512]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e3a:	4b80      	ldr	r3, [pc, #512]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e42:	6013      	str	r3, [r2, #0]
 8002e44:	e02e      	b.n	8002ea4 <HAL_RCC_OscConfig+0xd4>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10c      	bne.n	8002e68 <HAL_RCC_OscConfig+0x98>
 8002e4e:	4a7b      	ldr	r2, [pc, #492]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e50:	4b7a      	ldr	r3, [pc, #488]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e58:	6013      	str	r3, [r2, #0]
 8002e5a:	4a78      	ldr	r2, [pc, #480]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e5c:	4b77      	ldr	r3, [pc, #476]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e64:	6013      	str	r3, [r2, #0]
 8002e66:	e01d      	b.n	8002ea4 <HAL_RCC_OscConfig+0xd4>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e70:	d10c      	bne.n	8002e8c <HAL_RCC_OscConfig+0xbc>
 8002e72:	4a72      	ldr	r2, [pc, #456]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e74:	4b71      	ldr	r3, [pc, #452]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e7c:	6013      	str	r3, [r2, #0]
 8002e7e:	4a6f      	ldr	r2, [pc, #444]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e80:	4b6e      	ldr	r3, [pc, #440]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e88:	6013      	str	r3, [r2, #0]
 8002e8a:	e00b      	b.n	8002ea4 <HAL_RCC_OscConfig+0xd4>
 8002e8c:	4a6b      	ldr	r2, [pc, #428]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e8e:	4b6b      	ldr	r3, [pc, #428]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e96:	6013      	str	r3, [r2, #0]
 8002e98:	4a68      	ldr	r2, [pc, #416]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e9a:	4b68      	ldr	r3, [pc, #416]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ea2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d013      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eac:	f7fe fff4 	bl	8001e98 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb4:	f7fe fff0 	bl	8001e98 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b64      	cmp	r3, #100	; 0x64
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e1fa      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec6:	4b5d      	ldr	r3, [pc, #372]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d0f0      	beq.n	8002eb4 <HAL_RCC_OscConfig+0xe4>
 8002ed2:	e014      	b.n	8002efe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed4:	f7fe ffe0 	bl	8001e98 <HAL_GetTick>
 8002ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eda:	e008      	b.n	8002eee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002edc:	f7fe ffdc 	bl	8001e98 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b64      	cmp	r3, #100	; 0x64
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e1e6      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eee:	4b53      	ldr	r3, [pc, #332]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d1f0      	bne.n	8002edc <HAL_RCC_OscConfig+0x10c>
 8002efa:	e000      	b.n	8002efe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002efc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d063      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f0a:	4b4c      	ldr	r3, [pc, #304]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 030c 	and.w	r3, r3, #12
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00b      	beq.n	8002f2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f16:	4b49      	ldr	r3, [pc, #292]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f003 030c 	and.w	r3, r3, #12
 8002f1e:	2b08      	cmp	r3, #8
 8002f20:	d11c      	bne.n	8002f5c <HAL_RCC_OscConfig+0x18c>
 8002f22:	4b46      	ldr	r3, [pc, #280]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d116      	bne.n	8002f5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f2e:	4b43      	ldr	r3, [pc, #268]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d005      	beq.n	8002f46 <HAL_RCC_OscConfig+0x176>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d001      	beq.n	8002f46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e1ba      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f46:	493d      	ldr	r1, [pc, #244]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002f48:	4b3c      	ldr	r3, [pc, #240]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	00db      	lsls	r3, r3, #3
 8002f56:	4313      	orrs	r3, r2
 8002f58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f5a:	e03a      	b.n	8002fd2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d020      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f64:	4b36      	ldr	r3, [pc, #216]	; (8003040 <HAL_RCC_OscConfig+0x270>)
 8002f66:	2201      	movs	r2, #1
 8002f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f6a:	f7fe ff95 	bl	8001e98 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f70:	e008      	b.n	8002f84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f72:	f7fe ff91 	bl	8001e98 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e19b      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f84:	4b2d      	ldr	r3, [pc, #180]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d0f0      	beq.n	8002f72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f90:	492a      	ldr	r1, [pc, #168]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002f92:	4b2a      	ldr	r3, [pc, #168]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	695b      	ldr	r3, [r3, #20]
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	600b      	str	r3, [r1, #0]
 8002fa4:	e015      	b.n	8002fd2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fa6:	4b26      	ldr	r3, [pc, #152]	; (8003040 <HAL_RCC_OscConfig+0x270>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fac:	f7fe ff74 	bl	8001e98 <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fb2:	e008      	b.n	8002fc6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb4:	f7fe ff70 	bl	8001e98 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e17a      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc6:	4b1d      	ldr	r3, [pc, #116]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1f0      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0308 	and.w	r3, r3, #8
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d03a      	beq.n	8003054 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	699b      	ldr	r3, [r3, #24]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d019      	beq.n	800301a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fe6:	4b17      	ldr	r3, [pc, #92]	; (8003044 <HAL_RCC_OscConfig+0x274>)
 8002fe8:	2201      	movs	r2, #1
 8002fea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fec:	f7fe ff54 	bl	8001e98 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ff4:	f7fe ff50 	bl	8001e98 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e15a      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003006:	4b0d      	ldr	r3, [pc, #52]	; (800303c <HAL_RCC_OscConfig+0x26c>)
 8003008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0f0      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003012:	2001      	movs	r0, #1
 8003014:	f000 fada 	bl	80035cc <RCC_Delay>
 8003018:	e01c      	b.n	8003054 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800301a:	4b0a      	ldr	r3, [pc, #40]	; (8003044 <HAL_RCC_OscConfig+0x274>)
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003020:	f7fe ff3a 	bl	8001e98 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003026:	e00f      	b.n	8003048 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003028:	f7fe ff36 	bl	8001e98 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d908      	bls.n	8003048 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e140      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
 800303a:	bf00      	nop
 800303c:	40021000 	.word	0x40021000
 8003040:	42420000 	.word	0x42420000
 8003044:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003048:	4b9e      	ldr	r3, [pc, #632]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 800304a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304c:	f003 0302 	and.w	r3, r3, #2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1e9      	bne.n	8003028 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0304 	and.w	r3, r3, #4
 800305c:	2b00      	cmp	r3, #0
 800305e:	f000 80a6 	beq.w	80031ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003062:	2300      	movs	r3, #0
 8003064:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003066:	4b97      	ldr	r3, [pc, #604]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003068:	69db      	ldr	r3, [r3, #28]
 800306a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d10d      	bne.n	800308e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003072:	4a94      	ldr	r2, [pc, #592]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003074:	4b93      	ldr	r3, [pc, #588]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003076:	69db      	ldr	r3, [r3, #28]
 8003078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800307c:	61d3      	str	r3, [r2, #28]
 800307e:	4b91      	ldr	r3, [pc, #580]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003080:	69db      	ldr	r3, [r3, #28]
 8003082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003086:	60bb      	str	r3, [r7, #8]
 8003088:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800308a:	2301      	movs	r3, #1
 800308c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800308e:	4b8e      	ldr	r3, [pc, #568]	; (80032c8 <HAL_RCC_OscConfig+0x4f8>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003096:	2b00      	cmp	r3, #0
 8003098:	d118      	bne.n	80030cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800309a:	4a8b      	ldr	r2, [pc, #556]	; (80032c8 <HAL_RCC_OscConfig+0x4f8>)
 800309c:	4b8a      	ldr	r3, [pc, #552]	; (80032c8 <HAL_RCC_OscConfig+0x4f8>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030a6:	f7fe fef7 	bl	8001e98 <HAL_GetTick>
 80030aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030ac:	e008      	b.n	80030c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ae:	f7fe fef3 	bl	8001e98 <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	2b64      	cmp	r3, #100	; 0x64
 80030ba:	d901      	bls.n	80030c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e0fd      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c0:	4b81      	ldr	r3, [pc, #516]	; (80032c8 <HAL_RCC_OscConfig+0x4f8>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d0f0      	beq.n	80030ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d106      	bne.n	80030e2 <HAL_RCC_OscConfig+0x312>
 80030d4:	4a7b      	ldr	r2, [pc, #492]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 80030d6:	4b7b      	ldr	r3, [pc, #492]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	f043 0301 	orr.w	r3, r3, #1
 80030de:	6213      	str	r3, [r2, #32]
 80030e0:	e02d      	b.n	800313e <HAL_RCC_OscConfig+0x36e>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d10c      	bne.n	8003104 <HAL_RCC_OscConfig+0x334>
 80030ea:	4a76      	ldr	r2, [pc, #472]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 80030ec:	4b75      	ldr	r3, [pc, #468]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	f023 0301 	bic.w	r3, r3, #1
 80030f4:	6213      	str	r3, [r2, #32]
 80030f6:	4a73      	ldr	r2, [pc, #460]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 80030f8:	4b72      	ldr	r3, [pc, #456]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	f023 0304 	bic.w	r3, r3, #4
 8003100:	6213      	str	r3, [r2, #32]
 8003102:	e01c      	b.n	800313e <HAL_RCC_OscConfig+0x36e>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	2b05      	cmp	r3, #5
 800310a:	d10c      	bne.n	8003126 <HAL_RCC_OscConfig+0x356>
 800310c:	4a6d      	ldr	r2, [pc, #436]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 800310e:	4b6d      	ldr	r3, [pc, #436]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	f043 0304 	orr.w	r3, r3, #4
 8003116:	6213      	str	r3, [r2, #32]
 8003118:	4a6a      	ldr	r2, [pc, #424]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 800311a:	4b6a      	ldr	r3, [pc, #424]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	6213      	str	r3, [r2, #32]
 8003124:	e00b      	b.n	800313e <HAL_RCC_OscConfig+0x36e>
 8003126:	4a67      	ldr	r2, [pc, #412]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003128:	4b66      	ldr	r3, [pc, #408]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 800312a:	6a1b      	ldr	r3, [r3, #32]
 800312c:	f023 0301 	bic.w	r3, r3, #1
 8003130:	6213      	str	r3, [r2, #32]
 8003132:	4a64      	ldr	r2, [pc, #400]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003134:	4b63      	ldr	r3, [pc, #396]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003136:	6a1b      	ldr	r3, [r3, #32]
 8003138:	f023 0304 	bic.w	r3, r3, #4
 800313c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d015      	beq.n	8003172 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003146:	f7fe fea7 	bl	8001e98 <HAL_GetTick>
 800314a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800314c:	e00a      	b.n	8003164 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800314e:	f7fe fea3 	bl	8001e98 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	f241 3288 	movw	r2, #5000	; 0x1388
 800315c:	4293      	cmp	r3, r2
 800315e:	d901      	bls.n	8003164 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e0ab      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003164:	4b57      	ldr	r3, [pc, #348]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003166:	6a1b      	ldr	r3, [r3, #32]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d0ee      	beq.n	800314e <HAL_RCC_OscConfig+0x37e>
 8003170:	e014      	b.n	800319c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003172:	f7fe fe91 	bl	8001e98 <HAL_GetTick>
 8003176:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003178:	e00a      	b.n	8003190 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800317a:	f7fe fe8d 	bl	8001e98 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	f241 3288 	movw	r2, #5000	; 0x1388
 8003188:	4293      	cmp	r3, r2
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e095      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003190:	4b4c      	ldr	r3, [pc, #304]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003192:	6a1b      	ldr	r3, [r3, #32]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1ee      	bne.n	800317a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800319c:	7dfb      	ldrb	r3, [r7, #23]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d105      	bne.n	80031ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a2:	4a48      	ldr	r2, [pc, #288]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 80031a4:	4b47      	ldr	r3, [pc, #284]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f000 8081 	beq.w	80032ba <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031b8:	4b42      	ldr	r3, [pc, #264]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f003 030c 	and.w	r3, r3, #12
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	d061      	beq.n	8003288 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	69db      	ldr	r3, [r3, #28]
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d146      	bne.n	800325a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031cc:	4b3f      	ldr	r3, [pc, #252]	; (80032cc <HAL_RCC_OscConfig+0x4fc>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d2:	f7fe fe61 	bl	8001e98 <HAL_GetTick>
 80031d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031d8:	e008      	b.n	80031ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031da:	f7fe fe5d 	bl	8001e98 <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e067      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031ec:	4b35      	ldr	r3, [pc, #212]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d1f0      	bne.n	80031da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a1b      	ldr	r3, [r3, #32]
 80031fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003200:	d108      	bne.n	8003214 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003202:	4930      	ldr	r1, [pc, #192]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003204:	4b2f      	ldr	r3, [pc, #188]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	4313      	orrs	r3, r2
 8003212:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003214:	482b      	ldr	r0, [pc, #172]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003216:	4b2b      	ldr	r3, [pc, #172]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a19      	ldr	r1, [r3, #32]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	430b      	orrs	r3, r1
 8003228:	4313      	orrs	r3, r2
 800322a:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800322c:	4b27      	ldr	r3, [pc, #156]	; (80032cc <HAL_RCC_OscConfig+0x4fc>)
 800322e:	2201      	movs	r2, #1
 8003230:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003232:	f7fe fe31 	bl	8001e98 <HAL_GetTick>
 8003236:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003238:	e008      	b.n	800324c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800323a:	f7fe fe2d 	bl	8001e98 <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e037      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800324c:	4b1d      	ldr	r3, [pc, #116]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d0f0      	beq.n	800323a <HAL_RCC_OscConfig+0x46a>
 8003258:	e02f      	b.n	80032ba <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800325a:	4b1c      	ldr	r3, [pc, #112]	; (80032cc <HAL_RCC_OscConfig+0x4fc>)
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003260:	f7fe fe1a 	bl	8001e98 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003268:	f7fe fe16 	bl	8001e98 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e020      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800327a:	4b12      	ldr	r3, [pc, #72]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f0      	bne.n	8003268 <HAL_RCC_OscConfig+0x498>
 8003286:	e018      	b.n	80032ba <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	69db      	ldr	r3, [r3, #28]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d101      	bne.n	8003294 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e013      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003294:	4b0b      	ldr	r3, [pc, #44]	; (80032c4 <HAL_RCC_OscConfig+0x4f4>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a1b      	ldr	r3, [r3, #32]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d106      	bne.n	80032b6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d001      	beq.n	80032ba <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e000      	b.n	80032bc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3718      	adds	r7, #24
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40021000 	.word	0x40021000
 80032c8:	40007000 	.word	0x40007000
 80032cc:	42420060 	.word	0x42420060

080032d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e0d0      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032e4:	4b6a      	ldr	r3, [pc, #424]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0207 	and.w	r2, r3, #7
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d210      	bcs.n	8003314 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032f2:	4967      	ldr	r1, [pc, #412]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032f4:	4b66      	ldr	r3, [pc, #408]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f023 0207 	bic.w	r2, r3, #7
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	4313      	orrs	r3, r2
 8003300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003302:	4b63      	ldr	r3, [pc, #396]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0207 	and.w	r2, r3, #7
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	429a      	cmp	r2, r3
 800330e:	d001      	beq.n	8003314 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e0b8      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d020      	beq.n	8003362 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0304 	and.w	r3, r3, #4
 8003328:	2b00      	cmp	r3, #0
 800332a:	d005      	beq.n	8003338 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800332c:	4a59      	ldr	r2, [pc, #356]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800332e:	4b59      	ldr	r3, [pc, #356]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003336:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0308 	and.w	r3, r3, #8
 8003340:	2b00      	cmp	r3, #0
 8003342:	d005      	beq.n	8003350 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003344:	4a53      	ldr	r2, [pc, #332]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003346:	4b53      	ldr	r3, [pc, #332]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800334e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003350:	4950      	ldr	r1, [pc, #320]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003352:	4b50      	ldr	r3, [pc, #320]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	4313      	orrs	r3, r2
 8003360:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d040      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d107      	bne.n	8003386 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003376:	4b47      	ldr	r3, [pc, #284]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d115      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e07f      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d107      	bne.n	800339e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800338e:	4b41      	ldr	r3, [pc, #260]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d109      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e073      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800339e:	4b3d      	ldr	r3, [pc, #244]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e06b      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033ae:	4939      	ldr	r1, [pc, #228]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033b0:	4b38      	ldr	r3, [pc, #224]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f023 0203 	bic.w	r2, r3, #3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	4313      	orrs	r3, r2
 80033be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033c0:	f7fe fd6a 	bl	8001e98 <HAL_GetTick>
 80033c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033c6:	e00a      	b.n	80033de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c8:	f7fe fd66 	bl	8001e98 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e053      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033de:	4b2d      	ldr	r3, [pc, #180]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f003 020c 	and.w	r2, r3, #12
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d1eb      	bne.n	80033c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033f0:	4b27      	ldr	r3, [pc, #156]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0207 	and.w	r2, r3, #7
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d910      	bls.n	8003420 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fe:	4924      	ldr	r1, [pc, #144]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003400:	4b23      	ldr	r3, [pc, #140]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f023 0207 	bic.w	r2, r3, #7
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	4313      	orrs	r3, r2
 800340c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800340e:	4b20      	ldr	r3, [pc, #128]	; (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0207 	and.w	r2, r3, #7
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	429a      	cmp	r2, r3
 800341a:	d001      	beq.n	8003420 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e032      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b00      	cmp	r3, #0
 800342a:	d008      	beq.n	800343e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800342c:	4919      	ldr	r1, [pc, #100]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800342e:	4b19      	ldr	r3, [pc, #100]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	4313      	orrs	r3, r2
 800343c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b00      	cmp	r3, #0
 8003448:	d009      	beq.n	800345e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800344a:	4912      	ldr	r1, [pc, #72]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800344c:	4b11      	ldr	r3, [pc, #68]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	00db      	lsls	r3, r3, #3
 800345a:	4313      	orrs	r3, r2
 800345c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800345e:	f000 f821 	bl	80034a4 <HAL_RCC_GetSysClockFreq>
 8003462:	4601      	mov	r1, r0
 8003464:	4b0b      	ldr	r3, [pc, #44]	; (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	091b      	lsrs	r3, r3, #4
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	4a0a      	ldr	r2, [pc, #40]	; (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003470:	5cd3      	ldrb	r3, [r2, r3]
 8003472:	fa21 f303 	lsr.w	r3, r1, r3
 8003476:	4a09      	ldr	r2, [pc, #36]	; (800349c <HAL_RCC_ClockConfig+0x1cc>)
 8003478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800347a:	4b09      	ldr	r3, [pc, #36]	; (80034a0 <HAL_RCC_ClockConfig+0x1d0>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f7fe fcc8 	bl	8001e14 <HAL_InitTick>

  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	40022000 	.word	0x40022000
 8003494:	40021000 	.word	0x40021000
 8003498:	08004260 	.word	0x08004260
 800349c:	20000000 	.word	0x20000000
 80034a0:	20000004 	.word	0x20000004

080034a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034a4:	b490      	push	{r4, r7}
 80034a6:	b08a      	sub	sp, #40	; 0x28
 80034a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80034aa:	4b2a      	ldr	r3, [pc, #168]	; (8003554 <HAL_RCC_GetSysClockFreq+0xb0>)
 80034ac:	1d3c      	adds	r4, r7, #4
 80034ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80034b4:	4b28      	ldr	r3, [pc, #160]	; (8003558 <HAL_RCC_GetSysClockFreq+0xb4>)
 80034b6:	881b      	ldrh	r3, [r3, #0]
 80034b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	61fb      	str	r3, [r7, #28]
 80034be:	2300      	movs	r3, #0
 80034c0:	61bb      	str	r3, [r7, #24]
 80034c2:	2300      	movs	r3, #0
 80034c4:	627b      	str	r3, [r7, #36]	; 0x24
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034ce:	4b23      	ldr	r3, [pc, #140]	; (800355c <HAL_RCC_GetSysClockFreq+0xb8>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	f003 030c 	and.w	r3, r3, #12
 80034da:	2b04      	cmp	r3, #4
 80034dc:	d002      	beq.n	80034e4 <HAL_RCC_GetSysClockFreq+0x40>
 80034de:	2b08      	cmp	r3, #8
 80034e0:	d003      	beq.n	80034ea <HAL_RCC_GetSysClockFreq+0x46>
 80034e2:	e02d      	b.n	8003540 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034e4:	4b1e      	ldr	r3, [pc, #120]	; (8003560 <HAL_RCC_GetSysClockFreq+0xbc>)
 80034e6:	623b      	str	r3, [r7, #32]
      break;
 80034e8:	e02d      	b.n	8003546 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	0c9b      	lsrs	r3, r3, #18
 80034ee:	f003 030f 	and.w	r3, r3, #15
 80034f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80034f6:	4413      	add	r3, r2
 80034f8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80034fc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d013      	beq.n	8003530 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003508:	4b14      	ldr	r3, [pc, #80]	; (800355c <HAL_RCC_GetSysClockFreq+0xb8>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	0c5b      	lsrs	r3, r3, #17
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003516:	4413      	add	r3, r2
 8003518:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800351c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	4a0f      	ldr	r2, [pc, #60]	; (8003560 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003522:	fb02 f203 	mul.w	r2, r2, r3
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	fbb2 f3f3 	udiv	r3, r2, r3
 800352c:	627b      	str	r3, [r7, #36]	; 0x24
 800352e:	e004      	b.n	800353a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	4a0c      	ldr	r2, [pc, #48]	; (8003564 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003534:	fb02 f303 	mul.w	r3, r2, r3
 8003538:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800353a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353c:	623b      	str	r3, [r7, #32]
      break;
 800353e:	e002      	b.n	8003546 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003540:	4b07      	ldr	r3, [pc, #28]	; (8003560 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003542:	623b      	str	r3, [r7, #32]
      break;
 8003544:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003546:	6a3b      	ldr	r3, [r7, #32]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3728      	adds	r7, #40	; 0x28
 800354c:	46bd      	mov	sp, r7
 800354e:	bc90      	pop	{r4, r7}
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	0800424c 	.word	0x0800424c
 8003558:	0800425c 	.word	0x0800425c
 800355c:	40021000 	.word	0x40021000
 8003560:	007a1200 	.word	0x007a1200
 8003564:	003d0900 	.word	0x003d0900

08003568 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800356c:	4b02      	ldr	r3, [pc, #8]	; (8003578 <HAL_RCC_GetHCLKFreq+0x10>)
 800356e:	681b      	ldr	r3, [r3, #0]
}
 8003570:	4618      	mov	r0, r3
 8003572:	46bd      	mov	sp, r7
 8003574:	bc80      	pop	{r7}
 8003576:	4770      	bx	lr
 8003578:	20000000 	.word	0x20000000

0800357c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003580:	f7ff fff2 	bl	8003568 <HAL_RCC_GetHCLKFreq>
 8003584:	4601      	mov	r1, r0
 8003586:	4b05      	ldr	r3, [pc, #20]	; (800359c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	0a1b      	lsrs	r3, r3, #8
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	4a03      	ldr	r2, [pc, #12]	; (80035a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003592:	5cd3      	ldrb	r3, [r2, r3]
 8003594:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003598:	4618      	mov	r0, r3
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40021000 	.word	0x40021000
 80035a0:	08004270 	.word	0x08004270

080035a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035a8:	f7ff ffde 	bl	8003568 <HAL_RCC_GetHCLKFreq>
 80035ac:	4601      	mov	r1, r0
 80035ae:	4b05      	ldr	r3, [pc, #20]	; (80035c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	0adb      	lsrs	r3, r3, #11
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	4a03      	ldr	r2, [pc, #12]	; (80035c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035ba:	5cd3      	ldrb	r3, [r2, r3]
 80035bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	40021000 	.word	0x40021000
 80035c8:	08004270 	.word	0x08004270

080035cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035d4:	4b0a      	ldr	r3, [pc, #40]	; (8003600 <RCC_Delay+0x34>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a0a      	ldr	r2, [pc, #40]	; (8003604 <RCC_Delay+0x38>)
 80035da:	fba2 2303 	umull	r2, r3, r2, r3
 80035de:	0a5b      	lsrs	r3, r3, #9
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	fb02 f303 	mul.w	r3, r2, r3
 80035e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035e8:	bf00      	nop
  }
  while (Delay --);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	1e5a      	subs	r2, r3, #1
 80035ee:	60fa      	str	r2, [r7, #12]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1f9      	bne.n	80035e8 <RCC_Delay+0x1c>
}
 80035f4:	bf00      	nop
 80035f6:	3714      	adds	r7, #20
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bc80      	pop	{r7}
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	20000000 	.word	0x20000000
 8003604:	10624dd3 	.word	0x10624dd3

08003608 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e03f      	b.n	800369a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b00      	cmp	r3, #0
 8003624:	d106      	bne.n	8003634 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f7fe fad4 	bl	8001bdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2224      	movs	r2, #36	; 0x24
 8003638:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6812      	ldr	r2, [r2, #0]
 8003644:	68d2      	ldr	r2, [r2, #12]
 8003646:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800364a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 fcd9 	bl	8004004 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6812      	ldr	r2, [r2, #0]
 800365a:	6912      	ldr	r2, [r2, #16]
 800365c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003660:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	6812      	ldr	r2, [r2, #0]
 800366a:	6952      	ldr	r2, [r2, #20]
 800366c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003670:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6812      	ldr	r2, [r2, #0]
 800367a:	68d2      	ldr	r2, [r2, #12]
 800367c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003680:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2220      	movs	r2, #32
 800368c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2220      	movs	r2, #32
 8003694:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80036a2:	b580      	push	{r7, lr}
 80036a4:	b082      	sub	sp, #8
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e01e      	b.n	80036f2 <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2224      	movs	r2, #36	; 0x24
 80036b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	6812      	ldr	r2, [r2, #0]
 80036c4:	68d2      	ldr	r2, [r2, #12]
 80036c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036ca:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f7fe fb19 	bl	8001d04 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3708      	adds	r7, #8
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	b088      	sub	sp, #32
 80036fe:	af02      	add	r7, sp, #8
 8003700:	60f8      	str	r0, [r7, #12]
 8003702:	60b9      	str	r1, [r7, #8]
 8003704:	603b      	str	r3, [r7, #0]
 8003706:	4613      	mov	r3, r2
 8003708:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800370a:	2300      	movs	r3, #0
 800370c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b20      	cmp	r3, #32
 8003718:	f040 8082 	bne.w	8003820 <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d002      	beq.n	8003728 <HAL_UART_Transmit+0x2e>
 8003722:	88fb      	ldrh	r3, [r7, #6]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e07a      	b.n	8003822 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003732:	2b01      	cmp	r3, #1
 8003734:	d101      	bne.n	800373a <HAL_UART_Transmit+0x40>
 8003736:	2302      	movs	r3, #2
 8003738:	e073      	b.n	8003822 <HAL_UART_Transmit+0x128>
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2221      	movs	r2, #33	; 0x21
 800374c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003750:	f7fe fba2 	bl	8001e98 <HAL_GetTick>
 8003754:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	88fa      	ldrh	r2, [r7, #6]
 800375a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	88fa      	ldrh	r2, [r7, #6]
 8003760:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003762:	e041      	b.n	80037e8 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800377a:	d121      	bne.n	80037c0 <HAL_UART_Transmit+0xc6>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	2200      	movs	r2, #0
 8003784:	2180      	movs	r1, #128	; 0x80
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 fabe 	bl	8003d08 <UART_WaitOnFlagUntilTimeout>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e045      	b.n	8003822 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	8812      	ldrh	r2, [r2, #0]
 80037a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037a6:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d103      	bne.n	80037b8 <HAL_UART_Transmit+0xbe>
        {
          pData += 2U;
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	3302      	adds	r3, #2
 80037b4:	60bb      	str	r3, [r7, #8]
 80037b6:	e017      	b.n	80037e8 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData += 1U;
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	3301      	adds	r3, #1
 80037bc:	60bb      	str	r3, [r7, #8]
 80037be:	e013      	b.n	80037e8 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	2200      	movs	r2, #0
 80037c8:	2180      	movs	r1, #128	; 0x80
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 fa9c 	bl	8003d08 <UART_WaitOnFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e023      	b.n	8003822 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	1c59      	adds	r1, r3, #1
 80037e2:	60b9      	str	r1, [r7, #8]
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1b8      	bne.n	8003764 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	2200      	movs	r2, #0
 80037fa:	2140      	movs	r1, #64	; 0x40
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f000 fa83 	bl	8003d08 <UART_WaitOnFlagUntilTimeout>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e00a      	b.n	8003822 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2220      	movs	r2, #32
 8003810:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800381c:	2300      	movs	r3, #0
 800381e:	e000      	b.n	8003822 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8003820:	2302      	movs	r3, #2
  }
}
 8003822:	4618      	mov	r0, r3
 8003824:	3718      	adds	r7, #24
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800382a:	b480      	push	{r7}
 800382c:	b085      	sub	sp, #20
 800382e:	af00      	add	r7, sp, #0
 8003830:	60f8      	str	r0, [r7, #12]
 8003832:	60b9      	str	r1, [r7, #8]
 8003834:	4613      	mov	r3, r2
 8003836:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b20      	cmp	r3, #32
 8003842:	d140      	bne.n	80038c6 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d002      	beq.n	8003850 <HAL_UART_Receive_IT+0x26>
 800384a:	88fb      	ldrh	r3, [r7, #6]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e039      	b.n	80038c8 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800385a:	2b01      	cmp	r3, #1
 800385c:	d101      	bne.n	8003862 <HAL_UART_Receive_IT+0x38>
 800385e:	2302      	movs	r3, #2
 8003860:	e032      	b.n	80038c8 <HAL_UART_Receive_IT+0x9e>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2201      	movs	r2, #1
 8003866:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	68ba      	ldr	r2, [r7, #8]
 800386e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	88fa      	ldrh	r2, [r7, #6]
 8003874:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	88fa      	ldrh	r2, [r7, #6]
 800387a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2222      	movs	r2, #34	; 0x22
 8003886:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	68d2      	ldr	r2, [r2, #12]
 800389c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038a0:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	6812      	ldr	r2, [r2, #0]
 80038aa:	6952      	ldr	r2, [r2, #20]
 80038ac:	f042 0201 	orr.w	r2, r2, #1
 80038b0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	6812      	ldr	r2, [r2, #0]
 80038ba:	68d2      	ldr	r2, [r2, #12]
 80038bc:	f042 0220 	orr.w	r2, r2, #32
 80038c0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80038c2:	2300      	movs	r3, #0
 80038c4:	e000      	b.n	80038c8 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80038c6:	2302      	movs	r3, #2
  }
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3714      	adds	r7, #20
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bc80      	pop	{r7}
 80038d0:	4770      	bx	lr
	...

080038d4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	4613      	mov	r3, r2
 80038e0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b20      	cmp	r3, #32
 80038ec:	d166      	bne.n	80039bc <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d002      	beq.n	80038fa <HAL_UART_Receive_DMA+0x26>
 80038f4:	88fb      	ldrh	r3, [r7, #6]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e05f      	b.n	80039be <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <HAL_UART_Receive_DMA+0x38>
 8003908:	2302      	movs	r3, #2
 800390a:	e058      	b.n	80039be <HAL_UART_Receive_DMA+0xea>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	88fa      	ldrh	r2, [r7, #6]
 800391e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2222      	movs	r2, #34	; 0x22
 800392a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003932:	4a25      	ldr	r2, [pc, #148]	; (80039c8 <HAL_UART_Receive_DMA+0xf4>)
 8003934:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800393a:	4a24      	ldr	r2, [pc, #144]	; (80039cc <HAL_UART_Receive_DMA+0xf8>)
 800393c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003942:	4a23      	ldr	r2, [pc, #140]	; (80039d0 <HAL_UART_Receive_DMA+0xfc>)
 8003944:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800394a:	2200      	movs	r2, #0
 800394c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800394e:	f107 0308 	add.w	r3, r7, #8
 8003952:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3304      	adds	r3, #4
 800395e:	4619      	mov	r1, r3
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	88fb      	ldrh	r3, [r7, #6]
 8003966:	f7fe fc59 	bl	800221c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800396a:	2300      	movs	r3, #0
 800396c:	613b      	str	r3, [r7, #16]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	613b      	str	r3, [r7, #16]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	613b      	str	r3, [r7, #16]
 800397e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	6812      	ldr	r2, [r2, #0]
 8003990:	68d2      	ldr	r2, [r2, #12]
 8003992:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003996:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	6812      	ldr	r2, [r2, #0]
 80039a0:	6952      	ldr	r2, [r2, #20]
 80039a2:	f042 0201 	orr.w	r2, r2, #1
 80039a6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	6812      	ldr	r2, [r2, #0]
 80039b0:	6952      	ldr	r2, [r2, #20]
 80039b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039b6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80039b8:	2300      	movs	r3, #0
 80039ba:	e000      	b.n	80039be <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80039bc:	2302      	movs	r3, #2
  }
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3718      	adds	r7, #24
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	08003bf1 	.word	0x08003bf1
 80039cc:	08003c59 	.word	0x08003c59
 80039d0:	08003c75 	.word	0x08003c75

080039d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b088      	sub	sp, #32
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80039f8:	2300      	movs	r3, #0
 80039fa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	f003 030f 	and.w	r3, r3, #15
 8003a02:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10d      	bne.n	8003a26 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	f003 0320 	and.w	r3, r3, #32
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d008      	beq.n	8003a26 <HAL_UART_IRQHandler+0x52>
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	f003 0320 	and.w	r3, r3, #32
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f000 fa6e 	bl	8003f00 <UART_Receive_IT>
      return;
 8003a24:	e0cc      	b.n	8003bc0 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f000 80ab 	beq.w	8003b84 <HAL_UART_IRQHandler+0x1b0>
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	f003 0301 	and.w	r3, r3, #1
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d105      	bne.n	8003a44 <HAL_UART_IRQHandler+0x70>
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	f000 80a0 	beq.w	8003b84 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00a      	beq.n	8003a64 <HAL_UART_IRQHandler+0x90>
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d005      	beq.n	8003a64 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a5c:	f043 0201 	orr.w	r2, r3, #1
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	f003 0304 	and.w	r3, r3, #4
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <HAL_UART_IRQHandler+0xb0>
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d005      	beq.n	8003a84 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a7c:	f043 0202 	orr.w	r2, r3, #2
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00a      	beq.n	8003aa4 <HAL_UART_IRQHandler+0xd0>
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d005      	beq.n	8003aa4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a9c:	f043 0204 	orr.w	r2, r3, #4
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	f003 0308 	and.w	r3, r3, #8
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00a      	beq.n	8003ac4 <HAL_UART_IRQHandler+0xf0>
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d005      	beq.n	8003ac4 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003abc:	f043 0208 	orr.w	r2, r3, #8
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d078      	beq.n	8003bbe <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f003 0320 	and.w	r3, r3, #32
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d007      	beq.n	8003ae6 <HAL_UART_IRQHandler+0x112>
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	f003 0320 	and.w	r3, r3, #32
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d002      	beq.n	8003ae6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 fa0d 	bl	8003f00 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	bf14      	ite	ne
 8003af4:	2301      	movne	r3, #1
 8003af6:	2300      	moveq	r3, #0
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b00:	f003 0308 	and.w	r3, r3, #8
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d102      	bne.n	8003b0e <HAL_UART_IRQHandler+0x13a>
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d031      	beq.n	8003b72 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f959 	bl	8003dc6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d023      	beq.n	8003b6a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6812      	ldr	r2, [r2, #0]
 8003b2a:	6952      	ldr	r2, [r2, #20]
 8003b2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b30:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d013      	beq.n	8003b62 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b3e:	4a22      	ldr	r2, [pc, #136]	; (8003bc8 <HAL_UART_IRQHandler+0x1f4>)
 8003b40:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7fe fbc8 	bl	80022dc <HAL_DMA_Abort_IT>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d016      	beq.n	8003b80 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003b5c:	4610      	mov	r0, r2
 8003b5e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b60:	e00e      	b.n	8003b80 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7fe f818 	bl	8001b98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b68:	e00a      	b.n	8003b80 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f7fe f814 	bl	8001b98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b70:	e006      	b.n	8003b80 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fe f810 	bl	8001b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003b7e:	e01e      	b.n	8003bbe <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b80:	bf00      	nop
    return;
 8003b82:	e01c      	b.n	8003bbe <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d008      	beq.n	8003ba0 <HAL_UART_IRQHandler+0x1cc>
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d003      	beq.n	8003ba0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 f945 	bl	8003e28 <UART_Transmit_IT>
    return;
 8003b9e:	e00f      	b.n	8003bc0 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00a      	beq.n	8003bc0 <HAL_UART_IRQHandler+0x1ec>
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d005      	beq.n	8003bc0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 f98b 	bl	8003ed0 <UART_EndTransmit_IT>
    return;
 8003bba:	bf00      	nop
 8003bbc:	e000      	b.n	8003bc0 <HAL_UART_IRQHandler+0x1ec>
    return;
 8003bbe:	bf00      	nop
  }
}
 8003bc0:	3720      	adds	r7, #32
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	08003e01 	.word	0x08003e01

08003bcc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr

08003bde <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bc80      	pop	{r7}
 8003bee:	4770      	bx	lr

08003bf0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfc:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0320 	and.w	r3, r3, #32
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d11e      	bne.n	8003c4a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	6812      	ldr	r2, [r2, #0]
 8003c1a:	68d2      	ldr	r2, [r2, #12]
 8003c1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c20:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	6952      	ldr	r2, [r2, #20]
 8003c2c:	f022 0201 	bic.w	r2, r2, #1
 8003c30:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	6812      	ldr	r2, [r2, #0]
 8003c3a:	6952      	ldr	r2, [r2, #20]
 8003c3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c40:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2220      	movs	r2, #32
 8003c46:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f7fd ff92 	bl	8001b74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c50:	bf00      	nop
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c64:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f7ff ffb9 	bl	8003bde <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c6c:	bf00      	nop
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c84:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	bf14      	ite	ne
 8003c94:	2301      	movne	r3, #1
 8003c96:	2300      	moveq	r3, #0
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b21      	cmp	r3, #33	; 0x21
 8003ca6:	d108      	bne.n	8003cba <UART_DMAError+0x46>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d005      	beq.n	8003cba <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003cb4:	68b8      	ldr	r0, [r7, #8]
 8003cb6:	f000 f871 	bl	8003d9c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	bf14      	ite	ne
 8003cc8:	2301      	movne	r3, #1
 8003cca:	2300      	moveq	r3, #0
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b22      	cmp	r3, #34	; 0x22
 8003cda:	d108      	bne.n	8003cee <UART_DMAError+0x7a>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d005      	beq.n	8003cee <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003ce8:	68b8      	ldr	r0, [r7, #8]
 8003cea:	f000 f86c 	bl	8003dc6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cf2:	f043 0210 	orr.w	r2, r3, #16
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cfa:	68b8      	ldr	r0, [r7, #8]
 8003cfc:	f7fd ff4c 	bl	8001b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d00:	bf00      	nop
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	603b      	str	r3, [r7, #0]
 8003d14:	4613      	mov	r3, r2
 8003d16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d18:	e02c      	b.n	8003d74 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d20:	d028      	beq.n	8003d74 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d007      	beq.n	8003d38 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d28:	f7fe f8b6 	bl	8001e98 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	1ad2      	subs	r2, r2, r3
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d91d      	bls.n	8003d74 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68fa      	ldr	r2, [r7, #12]
 8003d3e:	6812      	ldr	r2, [r2, #0]
 8003d40:	68d2      	ldr	r2, [r2, #12]
 8003d42:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003d46:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	6812      	ldr	r2, [r2, #0]
 8003d50:	6952      	ldr	r2, [r2, #20]
 8003d52:	f022 0201 	bic.w	r2, r2, #1
 8003d56:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2220      	movs	r2, #32
 8003d5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2220      	movs	r2, #32
 8003d64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e00f      	b.n	8003d94 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	401a      	ands	r2, r3
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	bf0c      	ite	eq
 8003d84:	2301      	moveq	r3, #1
 8003d86:	2300      	movne	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d0c3      	beq.n	8003d1a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3710      	adds	r7, #16
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	6812      	ldr	r2, [r2, #0]
 8003dac:	68d2      	ldr	r2, [r2, #12]
 8003dae:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003db2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2220      	movs	r2, #32
 8003db8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bc80      	pop	{r7}
 8003dc4:	4770      	bx	lr

08003dc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6812      	ldr	r2, [r2, #0]
 8003dd6:	68d2      	ldr	r2, [r2, #12]
 8003dd8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003ddc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6812      	ldr	r2, [r2, #0]
 8003de6:	6952      	ldr	r2, [r2, #20]
 8003de8:	f022 0201 	bic.w	r2, r2, #1
 8003dec:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2220      	movs	r2, #32
 8003df2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003df6:	bf00      	nop
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bc80      	pop	{r7}
 8003dfe:	4770      	bx	lr

08003e00 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f7fd febc 	bl	8001b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e20:	bf00      	nop
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b21      	cmp	r3, #33	; 0x21
 8003e3a:	d143      	bne.n	8003ec4 <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e44:	d119      	bne.n	8003e7a <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a1b      	ldr	r3, [r3, #32]
 8003e4a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	8812      	ldrh	r2, [r2, #0]
 8003e54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e58:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d105      	bne.n	8003e6e <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	1c9a      	adds	r2, r3, #2
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	621a      	str	r2, [r3, #32]
 8003e6c:	e00e      	b.n	8003e8c <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	1c5a      	adds	r2, r3, #1
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	621a      	str	r2, [r3, #32]
 8003e78:	e008      	b.n	8003e8c <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	1c58      	adds	r0, r3, #1
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	6208      	str	r0, [r1, #32]
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	3b01      	subs	r3, #1
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	4619      	mov	r1, r3
 8003e9a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d10f      	bne.n	8003ec0 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	6812      	ldr	r2, [r2, #0]
 8003ea8:	68d2      	ldr	r2, [r2, #12]
 8003eaa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003eae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6812      	ldr	r2, [r2, #0]
 8003eb8:	68d2      	ldr	r2, [r2, #12]
 8003eba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ebe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	e000      	b.n	8003ec6 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003ec4:	2302      	movs	r3, #2
  }
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3714      	adds	r7, #20
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bc80      	pop	{r7}
 8003ece:	4770      	bx	lr

08003ed0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6812      	ldr	r2, [r2, #0]
 8003ee0:	68d2      	ldr	r2, [r2, #12]
 8003ee2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ee6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2220      	movs	r2, #32
 8003eec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f7ff fe6b 	bl	8003bcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3708      	adds	r7, #8
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b22      	cmp	r3, #34	; 0x22
 8003f12:	d171      	bne.n	8003ff8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f1c:	d123      	bne.n	8003f66 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f22:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10e      	bne.n	8003f4a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f42:	1c9a      	adds	r2, r3, #2
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	629a      	str	r2, [r3, #40]	; 0x28
 8003f48:	e029      	b.n	8003f9e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	b29a      	uxth	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5e:	1c5a      	adds	r2, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	629a      	str	r2, [r3, #40]	; 0x28
 8003f64:	e01b      	b.n	8003f9e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d10a      	bne.n	8003f84 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f72:	1c59      	adds	r1, r3, #1
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6291      	str	r1, [r2, #40]	; 0x28
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6812      	ldr	r2, [r2, #0]
 8003f7c:	6852      	ldr	r2, [r2, #4]
 8003f7e:	b2d2      	uxtb	r2, r2
 8003f80:	701a      	strb	r2, [r3, #0]
 8003f82:	e00c      	b.n	8003f9e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f88:	1c59      	adds	r1, r3, #1
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	6291      	str	r1, [r2, #40]	; 0x28
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	6812      	ldr	r2, [r2, #0]
 8003f92:	6852      	ldr	r2, [r2, #4]
 8003f94:	b2d2      	uxtb	r2, r2
 8003f96:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	4619      	mov	r1, r3
 8003fac:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d120      	bne.n	8003ff4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6812      	ldr	r2, [r2, #0]
 8003fba:	68d2      	ldr	r2, [r2, #12]
 8003fbc:	f022 0220 	bic.w	r2, r2, #32
 8003fc0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6812      	ldr	r2, [r2, #0]
 8003fca:	68d2      	ldr	r2, [r2, #12]
 8003fcc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fd0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	6812      	ldr	r2, [r2, #0]
 8003fda:	6952      	ldr	r2, [r2, #20]
 8003fdc:	f022 0201 	bic.w	r2, r2, #1
 8003fe0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7fd fdc2 	bl	8001b74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	e002      	b.n	8003ffa <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	e000      	b.n	8003ffa <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003ff8:	2302      	movs	r3, #2
  }
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
	...

08004004 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004004:	b590      	push	{r4, r7, lr}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	6812      	ldr	r2, [r2, #0]
 8004014:	6912      	ldr	r2, [r2, #16]
 8004016:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	68d2      	ldr	r2, [r2, #12]
 800401e:	430a      	orrs	r2, r1
 8004020:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	689a      	ldr	r2, [r3, #8]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	431a      	orrs	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	695b      	ldr	r3, [r3, #20]
 8004030:	4313      	orrs	r3, r2
 8004032:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004042:	f023 030c 	bic.w	r3, r3, #12
 8004046:	68f9      	ldr	r1, [r7, #12]
 8004048:	430b      	orrs	r3, r1
 800404a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	6812      	ldr	r2, [r2, #0]
 8004054:	6952      	ldr	r2, [r2, #20]
 8004056:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	6992      	ldr	r2, [r2, #24]
 800405e:	430a      	orrs	r2, r1
 8004060:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a52      	ldr	r2, [pc, #328]	; (80041b0 <UART_SetConfig+0x1ac>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d14e      	bne.n	800410a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800406c:	f7ff fa9a 	bl	80035a4 <HAL_RCC_GetPCLK2Freq>
 8004070:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6819      	ldr	r1, [r3, #0]
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	4613      	mov	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	009a      	lsls	r2, r3, #2
 8004080:	441a      	add	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	fbb2 f3f3 	udiv	r3, r2, r3
 800408c:	4a49      	ldr	r2, [pc, #292]	; (80041b4 <UART_SetConfig+0x1b0>)
 800408e:	fba2 2303 	umull	r2, r3, r2, r3
 8004092:	095b      	lsrs	r3, r3, #5
 8004094:	0118      	lsls	r0, r3, #4
 8004096:	68ba      	ldr	r2, [r7, #8]
 8004098:	4613      	mov	r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	4413      	add	r3, r2
 800409e:	009a      	lsls	r2, r3, #2
 80040a0:	441a      	add	r2, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80040ac:	4b41      	ldr	r3, [pc, #260]	; (80041b4 <UART_SetConfig+0x1b0>)
 80040ae:	fba3 4302 	umull	r4, r3, r3, r2
 80040b2:	095b      	lsrs	r3, r3, #5
 80040b4:	2464      	movs	r4, #100	; 0x64
 80040b6:	fb04 f303 	mul.w	r3, r4, r3
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	3332      	adds	r3, #50	; 0x32
 80040c0:	4a3c      	ldr	r2, [pc, #240]	; (80041b4 <UART_SetConfig+0x1b0>)
 80040c2:	fba2 2303 	umull	r2, r3, r2, r3
 80040c6:	095b      	lsrs	r3, r3, #5
 80040c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040cc:	4418      	add	r0, r3
 80040ce:	68ba      	ldr	r2, [r7, #8]
 80040d0:	4613      	mov	r3, r2
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	4413      	add	r3, r2
 80040d6:	009a      	lsls	r2, r3, #2
 80040d8:	441a      	add	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040e4:	4b33      	ldr	r3, [pc, #204]	; (80041b4 <UART_SetConfig+0x1b0>)
 80040e6:	fba3 4302 	umull	r4, r3, r3, r2
 80040ea:	095b      	lsrs	r3, r3, #5
 80040ec:	2464      	movs	r4, #100	; 0x64
 80040ee:	fb04 f303 	mul.w	r3, r4, r3
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	3332      	adds	r3, #50	; 0x32
 80040f8:	4a2e      	ldr	r2, [pc, #184]	; (80041b4 <UART_SetConfig+0x1b0>)
 80040fa:	fba2 2303 	umull	r2, r3, r2, r3
 80040fe:	095b      	lsrs	r3, r3, #5
 8004100:	f003 030f 	and.w	r3, r3, #15
 8004104:	4403      	add	r3, r0
 8004106:	608b      	str	r3, [r1, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004108:	e04d      	b.n	80041a6 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800410a:	f7ff fa37 	bl	800357c <HAL_RCC_GetPCLK1Freq>
 800410e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6819      	ldr	r1, [r3, #0]
 8004114:	68ba      	ldr	r2, [r7, #8]
 8004116:	4613      	mov	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	4413      	add	r3, r2
 800411c:	009a      	lsls	r2, r3, #2
 800411e:	441a      	add	r2, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	fbb2 f3f3 	udiv	r3, r2, r3
 800412a:	4a22      	ldr	r2, [pc, #136]	; (80041b4 <UART_SetConfig+0x1b0>)
 800412c:	fba2 2303 	umull	r2, r3, r2, r3
 8004130:	095b      	lsrs	r3, r3, #5
 8004132:	0118      	lsls	r0, r3, #4
 8004134:	68ba      	ldr	r2, [r7, #8]
 8004136:	4613      	mov	r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	4413      	add	r3, r2
 800413c:	009a      	lsls	r2, r3, #2
 800413e:	441a      	add	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	fbb2 f2f3 	udiv	r2, r2, r3
 800414a:	4b1a      	ldr	r3, [pc, #104]	; (80041b4 <UART_SetConfig+0x1b0>)
 800414c:	fba3 4302 	umull	r4, r3, r3, r2
 8004150:	095b      	lsrs	r3, r3, #5
 8004152:	2464      	movs	r4, #100	; 0x64
 8004154:	fb04 f303 	mul.w	r3, r4, r3
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	011b      	lsls	r3, r3, #4
 800415c:	3332      	adds	r3, #50	; 0x32
 800415e:	4a15      	ldr	r2, [pc, #84]	; (80041b4 <UART_SetConfig+0x1b0>)
 8004160:	fba2 2303 	umull	r2, r3, r2, r3
 8004164:	095b      	lsrs	r3, r3, #5
 8004166:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800416a:	4418      	add	r0, r3
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	4613      	mov	r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	4413      	add	r3, r2
 8004174:	009a      	lsls	r2, r3, #2
 8004176:	441a      	add	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004182:	4b0c      	ldr	r3, [pc, #48]	; (80041b4 <UART_SetConfig+0x1b0>)
 8004184:	fba3 4302 	umull	r4, r3, r3, r2
 8004188:	095b      	lsrs	r3, r3, #5
 800418a:	2464      	movs	r4, #100	; 0x64
 800418c:	fb04 f303 	mul.w	r3, r4, r3
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	3332      	adds	r3, #50	; 0x32
 8004196:	4a07      	ldr	r2, [pc, #28]	; (80041b4 <UART_SetConfig+0x1b0>)
 8004198:	fba2 2303 	umull	r2, r3, r2, r3
 800419c:	095b      	lsrs	r3, r3, #5
 800419e:	f003 030f 	and.w	r3, r3, #15
 80041a2:	4403      	add	r3, r0
 80041a4:	608b      	str	r3, [r1, #8]
}
 80041a6:	bf00      	nop
 80041a8:	3714      	adds	r7, #20
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd90      	pop	{r4, r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40013800 	.word	0x40013800
 80041b4:	51eb851f 	.word	0x51eb851f

080041b8 <main>:



#include "main.h"

int main(void){
 80041b8:	b580      	push	{r7, lr}
 80041ba:	af00      	add	r7, sp, #0
  hwInit();
 80041bc:	f7fd fdcc 	bl	8001d58 <hwInit>
  apInit();
 80041c0:	f7fb ffc4 	bl	800014c <apInit>

  apMain();
 80041c4:	f7fb ffd2 	bl	800016c <apMain>
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	bd80      	pop	{r7, pc}
	...

080041d0 <__libc_init_array>:
 80041d0:	b570      	push	{r4, r5, r6, lr}
 80041d2:	2500      	movs	r5, #0
 80041d4:	4e0c      	ldr	r6, [pc, #48]	; (8004208 <__libc_init_array+0x38>)
 80041d6:	4c0d      	ldr	r4, [pc, #52]	; (800420c <__libc_init_array+0x3c>)
 80041d8:	1ba4      	subs	r4, r4, r6
 80041da:	10a4      	asrs	r4, r4, #2
 80041dc:	42a5      	cmp	r5, r4
 80041de:	d109      	bne.n	80041f4 <__libc_init_array+0x24>
 80041e0:	f000 f822 	bl	8004228 <_init>
 80041e4:	2500      	movs	r5, #0
 80041e6:	4e0a      	ldr	r6, [pc, #40]	; (8004210 <__libc_init_array+0x40>)
 80041e8:	4c0a      	ldr	r4, [pc, #40]	; (8004214 <__libc_init_array+0x44>)
 80041ea:	1ba4      	subs	r4, r4, r6
 80041ec:	10a4      	asrs	r4, r4, #2
 80041ee:	42a5      	cmp	r5, r4
 80041f0:	d105      	bne.n	80041fe <__libc_init_array+0x2e>
 80041f2:	bd70      	pop	{r4, r5, r6, pc}
 80041f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041f8:	4798      	blx	r3
 80041fa:	3501      	adds	r5, #1
 80041fc:	e7ee      	b.n	80041dc <__libc_init_array+0xc>
 80041fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004202:	4798      	blx	r3
 8004204:	3501      	adds	r5, #1
 8004206:	e7f2      	b.n	80041ee <__libc_init_array+0x1e>
 8004208:	08004278 	.word	0x08004278
 800420c:	08004278 	.word	0x08004278
 8004210:	08004278 	.word	0x08004278
 8004214:	0800427c 	.word	0x0800427c

08004218 <memset>:
 8004218:	4603      	mov	r3, r0
 800421a:	4402      	add	r2, r0
 800421c:	4293      	cmp	r3, r2
 800421e:	d100      	bne.n	8004222 <memset+0xa>
 8004220:	4770      	bx	lr
 8004222:	f803 1b01 	strb.w	r1, [r3], #1
 8004226:	e7f9      	b.n	800421c <memset+0x4>

08004228 <_init>:
 8004228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800422a:	bf00      	nop
 800422c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800422e:	bc08      	pop	{r3}
 8004230:	469e      	mov	lr, r3
 8004232:	4770      	bx	lr

08004234 <_fini>:
 8004234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004236:	bf00      	nop
 8004238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800423a:	bc08      	pop	{r3}
 800423c:	469e      	mov	lr, r3
 800423e:	4770      	bx	lr
