{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 16:25:28 2018 " "Info: Processing started: Sat Dec 01 16:25:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off myalu -c myalu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myalu -c myalu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "r1_out\[0\]\$latch " "Warning: Node \"r1_out\[0\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "r1_out\[1\]\$latch " "Warning: Node \"r1_out\[1\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "r1_out\[2\]\$latch " "Warning: Node \"r1_out\[2\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "r1_out\[3\]\$latch " "Warning: Node \"r1_out\[3\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[7\] " "Info: Assuming node \"s\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[5\] " "Info: Assuming node \"s\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[6\] " "Info: Assuming node \"s\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[4\] " "Info: Assuming node \"s\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "r1_out\[3\]~24 " "Info: Detected gated clock \"r1_out\[3\]~24\" as buffer" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "r1_out\[3\]~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r1_out\[3\]\$latch s\[7\] s\[0\] 6.028 ns register " "Info: tsu for register \"r1_out\[3\]\$latch\" (data pin = \"s\[7\]\", clock pin = \"s\[0\]\") is 6.028 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.872 ns + Longest pin register " "Info: + Longest pin to register delay is 9.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns s\[7\] 1 CLK PIN_B6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 8; CLK Node = 's\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[7] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.792 ns) + CELL(0.366 ns) 6.015 ns Equal0~0 2 COMB LCCOMB_X31_Y3_N18 12 " "Info: 2: + IC(4.792 ns) + CELL(0.366 ns) = 6.015 ns; Loc. = LCCOMB_X31_Y3_N18; Fanout = 12; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { s[7] Equal0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.516 ns) 7.152 ns Add0~3 3 COMB LCCOMB_X31_Y2_N16 2 " "Info: 3: + IC(0.621 ns) + CELL(0.516 ns) = 7.152 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { Equal0~0 Add0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.187 ns Add0~7 4 COMB LCCOMB_X31_Y2_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 7.187 ns; Loc. = LCCOMB_X31_Y2_N18; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~3 Add0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.222 ns Add0~11 5 COMB LCCOMB_X31_Y2_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.222 ns; Loc. = LCCOMB_X31_Y2_N20; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~7 Add0~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.257 ns Add0~15 6 COMB LCCOMB_X31_Y2_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.257 ns; Loc. = LCCOMB_X31_Y2_N22; Fanout = 1; COMB Node = 'Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~11 Add0~15 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.382 ns Add0~18 7 COMB LCCOMB_X31_Y2_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 7.382 ns; Loc. = LCCOMB_X31_Y2_N24; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~15 Add0~18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.225 ns) 8.194 ns r1_out\[3\]~38 8 COMB LCCOMB_X31_Y3_N6 1 " "Info: 8: + IC(0.587 ns) + CELL(0.225 ns) = 8.194 ns; Loc. = LCCOMB_X31_Y3_N6; Fanout = 1; COMB Node = 'r1_out\[3\]~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { Add0~18 r1_out[3]~38 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.357 ns) 9.872 ns r1_out\[3\]\$latch 9 REG LCCOMB_X38_Y9_N16 1 " "Info: 9: + IC(1.321 ns) + CELL(0.357 ns) = 9.872 ns; Loc. = LCCOMB_X38_Y9_N16; Fanout = 1; REG Node = 'r1_out\[3\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { r1_out[3]~38 r1_out[3]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.551 ns ( 25.84 % ) " "Info: Total cell delay = 2.551 ns ( 25.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.321 ns ( 74.16 % ) " "Info: Total interconnect delay = 7.321 ns ( 74.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.872 ns" { s[7] Equal0~0 Add0~3 Add0~7 Add0~11 Add0~15 Add0~18 r1_out[3]~38 r1_out[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.872 ns" { s[7] {} s[7]~combout {} Equal0~0 {} Add0~3 {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~18 {} r1_out[3]~38 {} r1_out[3]$latch {} } { 0.000ns 0.000ns 4.792ns 0.621ns 0.000ns 0.000ns 0.000ns 0.000ns 0.587ns 1.321ns } { 0.000ns 0.857ns 0.366ns 0.516ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.501 ns + " "Info: + Micro setup delay of destination is 0.501 ns" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] destination 4.345 ns - Shortest register " "Info: - Shortest clock path from clock \"s\[0\]\" to destination register is 4.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns s\[0\] 1 CLK PIN_V2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V2; Fanout = 3; CLK Node = 's\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.053 ns) 1.912 ns r1_out\[3\]~24 2 COMB LCCOMB_X31_Y3_N0 1 " "Info: 2: + IC(1.029 ns) + CELL(0.053 ns) = 1.912 ns; Loc. = LCCOMB_X31_Y3_N0; Fanout = 1; COMB Node = 'r1_out\[3\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { s[0] r1_out[3]~24 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.000 ns) 3.392 ns r1_out\[3\]~24clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.480 ns) + CELL(0.000 ns) = 3.392 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'r1_out\[3\]~24clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { r1_out[3]~24 r1_out[3]~24clkctrl } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.053 ns) 4.345 ns r1_out\[3\]\$latch 4 REG LCCOMB_X38_Y9_N16 1 " "Info: 4: + IC(0.900 ns) + CELL(0.053 ns) = 4.345 ns; Loc. = LCCOMB_X38_Y9_N16; Fanout = 1; REG Node = 'r1_out\[3\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { r1_out[3]~24clkctrl r1_out[3]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 21.54 % ) " "Info: Total cell delay = 0.936 ns ( 21.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.409 ns ( 78.46 % ) " "Info: Total interconnect delay = 3.409 ns ( 78.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.345 ns" { s[0] r1_out[3]~24 r1_out[3]~24clkctrl r1_out[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.345 ns" { s[0] {} s[0]~combout {} r1_out[3]~24 {} r1_out[3]~24clkctrl {} r1_out[3]$latch {} } { 0.000ns 0.000ns 1.029ns 1.480ns 0.900ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.872 ns" { s[7] Equal0~0 Add0~3 Add0~7 Add0~11 Add0~15 Add0~18 r1_out[3]~38 r1_out[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.872 ns" { s[7] {} s[7]~combout {} Equal0~0 {} Add0~3 {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~18 {} r1_out[3]~38 {} r1_out[3]$latch {} } { 0.000ns 0.000ns 4.792ns 0.621ns 0.000ns 0.000ns 0.000ns 0.000ns 0.587ns 1.321ns } { 0.000ns 0.857ns 0.366ns 0.516ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.357ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.345 ns" { s[0] r1_out[3]~24 r1_out[3]~24clkctrl r1_out[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.345 ns" { s[0] {} s[0]~combout {} r1_out[3]~24 {} r1_out[3]~24clkctrl {} r1_out[3]$latch {} } { 0.000ns 0.000ns 1.029ns 1.480ns 0.900ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[7\] r1_out\[2\] r1_out\[2\]\$latch 9.765 ns register " "Info: tco from clock \"s\[7\]\" to destination pin \"r1_out\[2\]\" through register \"r1_out\[2\]\$latch\" is 9.765 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[7\] source 5.123 ns + Longest register " "Info: + Longest clock path from clock \"s\[7\]\" to source register is 5.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns s\[7\] 1 CLK PIN_B6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 8; CLK Node = 's\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[7] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.154 ns) 2.685 ns r1_out\[3\]~24 2 COMB LCCOMB_X31_Y3_N0 1 " "Info: 2: + IC(1.674 ns) + CELL(0.154 ns) = 2.685 ns; Loc. = LCCOMB_X31_Y3_N0; Fanout = 1; COMB Node = 'r1_out\[3\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { s[7] r1_out[3]~24 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.000 ns) 4.165 ns r1_out\[3\]~24clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.480 ns) + CELL(0.000 ns) = 4.165 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'r1_out\[3\]~24clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { r1_out[3]~24 r1_out[3]~24clkctrl } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.053 ns) 5.123 ns r1_out\[2\]\$latch 4 REG LCCOMB_X31_Y2_N14 1 " "Info: 4: + IC(0.905 ns) + CELL(0.053 ns) = 5.123 ns; Loc. = LCCOMB_X31_Y2_N14; Fanout = 1; REG Node = 'r1_out\[2\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { r1_out[3]~24clkctrl r1_out[2]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.064 ns ( 20.77 % ) " "Info: Total cell delay = 1.064 ns ( 20.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.059 ns ( 79.23 % ) " "Info: Total interconnect delay = 4.059 ns ( 79.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { s[7] r1_out[3]~24 r1_out[3]~24clkctrl r1_out[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.123 ns" { s[7] {} s[7]~combout {} r1_out[3]~24 {} r1_out[3]~24clkctrl {} r1_out[2]$latch {} } { 0.000ns 0.000ns 1.674ns 1.480ns 0.905ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.642 ns + Longest register pin " "Info: + Longest register to pin delay is 4.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r1_out\[2\]\$latch 1 REG LCCOMB_X31_Y2_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y2_N14; Fanout = 1; REG Node = 'r1_out\[2\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1_out[2]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(2.046 ns) 4.642 ns r1_out\[2\] 2 PIN PIN_B9 0 " "Info: 2: + IC(2.596 ns) + CELL(2.046 ns) = 4.642 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'r1_out\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { r1_out[2]$latch r1_out[2] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 44.08 % ) " "Info: Total cell delay = 2.046 ns ( 44.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.596 ns ( 55.92 % ) " "Info: Total interconnect delay = 2.596 ns ( 55.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { r1_out[2]$latch r1_out[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.642 ns" { r1_out[2]$latch {} r1_out[2] {} } { 0.000ns 2.596ns } { 0.000ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { s[7] r1_out[3]~24 r1_out[3]~24clkctrl r1_out[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.123 ns" { s[7] {} s[7]~combout {} r1_out[3]~24 {} r1_out[3]~24clkctrl {} r1_out[2]$latch {} } { 0.000ns 0.000ns 1.674ns 1.480ns 0.905ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { r1_out[2]$latch r1_out[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.642 ns" { r1_out[2]$latch {} r1_out[2] {} } { 0.000ns 2.596ns } { 0.000ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r1_out\[1\]\$latch r2_in\[1\] s\[7\] -0.610 ns register " "Info: th for register \"r1_out\[1\]\$latch\" (data pin = \"r2_in\[1\]\", clock pin = \"s\[7\]\") is -0.610 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[7\] destination 5.122 ns + Longest register " "Info: + Longest clock path from clock \"s\[7\]\" to destination register is 5.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns s\[7\] 1 CLK PIN_B6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 8; CLK Node = 's\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[7] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.154 ns) 2.685 ns r1_out\[3\]~24 2 COMB LCCOMB_X31_Y3_N0 1 " "Info: 2: + IC(1.674 ns) + CELL(0.154 ns) = 2.685 ns; Loc. = LCCOMB_X31_Y3_N0; Fanout = 1; COMB Node = 'r1_out\[3\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { s[7] r1_out[3]~24 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.000 ns) 4.165 ns r1_out\[3\]~24clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.480 ns) + CELL(0.000 ns) = 4.165 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'r1_out\[3\]~24clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { r1_out[3]~24 r1_out[3]~24clkctrl } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.053 ns) 5.122 ns r1_out\[1\]\$latch 4 REG LCCOMB_X31_Y2_N28 1 " "Info: 4: + IC(0.904 ns) + CELL(0.053 ns) = 5.122 ns; Loc. = LCCOMB_X31_Y2_N28; Fanout = 1; REG Node = 'r1_out\[1\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { r1_out[3]~24clkctrl r1_out[1]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.064 ns ( 20.77 % ) " "Info: Total cell delay = 1.064 ns ( 20.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.058 ns ( 79.23 % ) " "Info: Total interconnect delay = 4.058 ns ( 79.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { s[7] r1_out[3]~24 r1_out[3]~24clkctrl r1_out[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.122 ns" { s[7] {} s[7]~combout {} r1_out[3]~24 {} r1_out[3]~24clkctrl {} r1_out[1]$latch {} } { 0.000ns 0.000ns 1.674ns 1.480ns 0.904ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.732 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns r2_in\[1\] 1 PIN PIN_T4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T4; Fanout = 3; PIN Node = 'r2_in\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2_in[1] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.103 ns) + CELL(0.053 ns) 4.966 ns r1_out\[1\]~33 2 COMB LCCOMB_X31_Y2_N4 1 " "Info: 2: + IC(4.103 ns) + CELL(0.053 ns) = 4.966 ns; Loc. = LCCOMB_X31_Y2_N4; Fanout = 1; COMB Node = 'r1_out\[1\]~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.156 ns" { r2_in[1] r1_out[1]~33 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 5.220 ns r1_out\[1\]~34 3 COMB LCCOMB_X31_Y2_N26 1 " "Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 5.220 ns; Loc. = LCCOMB_X31_Y2_N26; Fanout = 1; COMB Node = 'r1_out\[1\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { r1_out[1]~33 r1_out[1]~34 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 5.732 ns r1_out\[1\]\$latch 4 REG LCCOMB_X31_Y2_N28 1 " "Info: 4: + IC(0.240 ns) + CELL(0.272 ns) = 5.732 ns; Loc. = LCCOMB_X31_Y2_N28; Fanout = 1; REG Node = 'r1_out\[1\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { r1_out[1]~34 r1_out[1]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.188 ns ( 20.73 % ) " "Info: Total cell delay = 1.188 ns ( 20.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.544 ns ( 79.27 % ) " "Info: Total interconnect delay = 4.544 ns ( 79.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.732 ns" { r2_in[1] r1_out[1]~33 r1_out[1]~34 r1_out[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.732 ns" { r2_in[1] {} r2_in[1]~combout {} r1_out[1]~33 {} r1_out[1]~34 {} r1_out[1]$latch {} } { 0.000ns 0.000ns 4.103ns 0.201ns 0.240ns } { 0.000ns 0.810ns 0.053ns 0.053ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.122 ns" { s[7] r1_out[3]~24 r1_out[3]~24clkctrl r1_out[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.122 ns" { s[7] {} s[7]~combout {} r1_out[3]~24 {} r1_out[3]~24clkctrl {} r1_out[1]$latch {} } { 0.000ns 0.000ns 1.674ns 1.480ns 0.904ns } { 0.000ns 0.857ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.732 ns" { r2_in[1] r1_out[1]~33 r1_out[1]~34 r1_out[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.732 ns" { r2_in[1] {} r2_in[1]~combout {} r1_out[1]~33 {} r1_out[1]~34 {} r1_out[1]$latch {} } { 0.000ns 0.000ns 4.103ns 0.201ns 0.240ns } { 0.000ns 0.810ns 0.053ns 0.053ns 0.272ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 16:25:28 2018 " "Info: Processing ended: Sat Dec 01 16:25:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
