<def f='llvm/llvm/utils/TableGen/CodeGenTarget.h' l='121' ll='124' type='const std::vector&lt;Record *&gt; &amp; llvm::CodeGenTarget::getRegAltNameIndices() const'/>
<use f='llvm/llvm/utils/TableGen/AsmWriterEmitter.cpp' l='607' u='c' c='_ZN12_GLOBAL__N_116AsmWriterEmitter19EmitGetRegisterNameERN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='154' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter8runEnumsERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
