---
title: 优雅的方式来定义位的范围
author: 神秘人
tags:
  - UVM
  - SystemVerilog
categories:
  - 验证
mathjax: false
date: 2021-12-14 09:30:29
---



### QA

Looking for an elegant way I can define range of bits I am accessing in a vector, in some common place, which I can modify it and it will be waterfalled to all files in code using it, for example:
expected_txn.raw_data[rgb_pos-:5] = data_range_bus[28:24];
expected_txn.raw_data[rgb_pos+6-:6] = data_range_bus[17:12];

Will be happy if it could look like next:
..... FIRST_RANGE 28:24
..... SECOND_RANGE 17:12

expected_txn.raw_data[rgb_pos-:5] = data_range_bus[FIRST_RANGE];
expected_txn.raw_data[rgb_pos+6-:6] = data_range_bus[SECOND_RANGE];

### ANS

```verilog
package common_place;
 
  let FIRST_RANGE(v) = {v}[28:24];
  let SECOND_RANGE(v) = {v}[17:12];
 
endpackage 
 
 
import common_place::*;
...
expected_txn.raw_data[rgb_pos-:5] = FIRST_RANGE(data_range_bus);
expected_txn.raw_data[rgb_pos+6-:6] = SECOND_RANGE(data_range_bus);
```

