

================================================================
== Vitis HLS Report for 'run_test_Pipeline_VITIS_LOOP_55_2'
================================================================
* Date:           Thu Oct 20 12:05:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  10.273 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       46|  0.198 us|  0.828 us|   11|   46|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_55_2  |        9|       44|         5|          5|          1|  1 ~ 8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_AOV_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_7"   --->   Operation 9 'read' 'in_AOV_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_AOV_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_6"   --->   Operation 10 'read' 'in_AOV_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_AOV_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_5"   --->   Operation 11 'read' 'in_AOV_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_AOV_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_4"   --->   Operation 12 'read' 'in_AOV_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_AOV_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_3"   --->   Operation 13 'read' 'in_AOV_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_AOV_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_2"   --->   Operation 14 'read' 'in_AOV_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_AOV_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV_1"   --->   Operation 15 'read' 'in_AOV_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_AOV_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %in_AOV"   --->   Operation 16 'read' 'in_AOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln1"   --->   Operation 17 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_16_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_16"   --->   Operation 18 'read' 'tmp_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %j"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i.split"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.80>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_1 = load i64 %j" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 21 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i64 %j_1" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 22 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%add_ln59 = add i12 %tmp_16_read, i12 %trunc_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 23 'add' 'add_ln59' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i12 %add_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 24 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%regions_addr = getelementptr i32 %regions, i64 0, i64 %zext_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 25 'getelementptr' 'regions_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%regions_1_addr = getelementptr i32 %regions_1, i64 0, i64 %zext_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 26 'getelementptr' 'regions_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%regions_2_addr = getelementptr i32 %regions_2, i64 0, i64 %zext_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 27 'getelementptr' 'regions_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%regions_3_addr = getelementptr i32 %regions_3, i64 0, i64 %zext_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 28 'getelementptr' 'regions_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%regions_load = load i12 %regions_addr" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 29 'load' 'regions_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%regions_1_load = load i12 %regions_1_addr" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 30 'load' 'regions_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 31 [1/1] (2.30ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i64, i32 %in_AOV_read, i32 %in_AOV_1_read, i32 %in_AOV_2_read, i32 %in_AOV_3_read, i32 %in_AOV_4_read, i32 %in_AOV_5_read, i32 %in_AOV_6_read, i32 %in_AOV_7_read, i64 %j_1" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 31 'mux' 'tmp_2' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 10.2>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%regions_load = load i12 %regions_addr" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 32 'load' 'regions_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%regions_1_load = load i12 %regions_1_addr" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 33 'load' 'regions_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load, i32 %regions_1_load, i1 %trunc_ln1_read" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 34 'mux' 'tmp_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 35 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i32 %bitcast_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 37 'trunc' 'trunc_ln59_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln59 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 38 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.44ns)   --->   "%icmp_ln59_1 = icmp_eq  i23 %trunc_ln59_1, i23 0" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 39 'icmp' 'icmp_ln59_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ole  i32 %tmp_1, i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 40 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.11>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 43 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln59_1 = bitcast i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 44 'bitcast' 'bitcast_ln59_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 45 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln59_2 = trunc i32 %bitcast_ln59_1" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 46 'trunc' 'trunc_ln59_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_1)   --->   "%or_ln59 = or i1 %icmp_ln59_1, i1 %icmp_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 47 'or' 'or_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.55ns)   --->   "%icmp_ln59_2 = icmp_ne  i8 %tmp_8, i8 255" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 48 'icmp' 'icmp_ln59_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (2.44ns)   --->   "%icmp_ln59_3 = icmp_eq  i23 %trunc_ln59_2, i23 0" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 49 'icmp' 'icmp_ln59_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_1)   --->   "%or_ln59_1 = or i1 %icmp_ln59_3, i1 %icmp_ln59_2" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 50 'or' 'or_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ole  i32 %tmp_1, i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 51 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_1)   --->   "%and_ln59 = and i1 %or_ln59, i1 %or_ln59_1" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 52 'and' 'and_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_1 = and i1 %and_ln59, i1 %tmp_9" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 53 'and' 'and_ln59_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (3.52ns)   --->   "%add_ln55 = add i64 %j_1, i64 1" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 54 'add' 'add_ln55' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.70ns)   --->   "%br_ln59 = br i1 %and_ln59_1, void %for.body3.i.split.for.inc19.i_crit_edge.exitStub, void %land.lhs.true.i" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 55 'br' 'br_ln59' <Predicate = true> <Delay = 1.70>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%regions_2_load = load i12 %regions_2_addr" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 56 'load' 'regions_2_load' <Predicate = (and_ln59_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%regions_3_load = load i12 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 57 'load' 'regions_3_load' <Predicate = (and_ln59_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 10.2>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%regions_2_load = load i12 %regions_2_addr" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 58 'load' 'regions_2_load' <Predicate = (and_ln59_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 59 [1/2] (3.25ns)   --->   "%regions_3_load = load i12 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 59 'load' 'regions_3_load' <Predicate = (and_ln59_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 60 [1/1] (1.58ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load, i32 %regions_3_load, i1 %trunc_ln1_read" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 60 'mux' 'tmp_3' <Predicate = (and_ln59_1)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln59_2 = bitcast i32 %tmp_3" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 61 'bitcast' 'bitcast_ln59_2' <Predicate = (and_ln59_1)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 62 'partselect' 'tmp_s' <Predicate = (and_ln59_1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln59_3 = trunc i32 %bitcast_ln59_2" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 63 'trunc' 'trunc_ln59_3' <Predicate = (and_ln59_1)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.55ns)   --->   "%icmp_ln59_4 = icmp_ne  i8 %tmp_s, i8 255" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 64 'icmp' 'icmp_ln59_4' <Predicate = (and_ln59_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.44ns)   --->   "%icmp_ln59_5 = icmp_eq  i23 %trunc_ln59_3, i23 0" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 65 'icmp' 'icmp_ln59_5' <Predicate = (and_ln59_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_oge  i32 %tmp_3, i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 66 'fcmp' 'tmp_4' <Predicate = (and_ln59_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.11>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_2)   --->   "%or_ln59_2 = or i1 %icmp_ln59_5, i1 %icmp_ln59_4" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 67 'or' 'or_ln59_2' <Predicate = (and_ln59_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_oge  i32 %tmp_3, i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 68 'fcmp' 'tmp_4' <Predicate = (and_ln59_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln59_2 = and i1 %or_ln59_2, i1 %tmp_4" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 69 'and' 'and_ln59_2' <Predicate = (and_ln59_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.70ns)   --->   "%br_ln59 = br i1 %and_ln59_2, void %for.body3.i.split.for.inc19.i_crit_edge.exitStub, void %if.then.i" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 70 'br' 'br_ln59' <Predicate = (and_ln59_1)> <Delay = 1.70>
ST_6 : Operation 71 [1/1] (2.77ns)   --->   "%icmp_ln60 = icmp_eq  i64 %j_1, i64 7" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 71 'icmp' 'icmp_ln60' <Predicate = (and_ln59_1 & and_ln59_2)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.70ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc.i5, void %for.body3.i.split.for.inc19.i_crit_edge.exitStub" [detector_solid/abs_solid_detector.cpp:60]   --->   Operation 72 'br' 'br_ln60' <Predicate = (and_ln59_1 & and_ln59_2)> <Delay = 1.70>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln55 = store i64 %add_ln55, i64 %j" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 73 'store' 'store_ln55' <Predicate = (and_ln59_1 & and_ln59_2 & !icmp_ln60)> <Delay = 1.58>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.body3.i.split" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 74 'br' 'br_ln55' <Predicate = (and_ln59_1 & and_ln59_2 & !icmp_ln60)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%merge = phi i2 0, void %for.body3.i.split, i2 1, void %if.then.i, i2 2, void %land.lhs.true.i"   --->   Operation 75 'phi' 'merge' <Predicate = (icmp_ln60) | (!and_ln59_2) | (!and_ln59_1)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i2 %merge"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln60) | (!and_ln59_2) | (!and_ln59_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_AOV]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_AOV_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_AOV_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_AOV_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_AOV_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_AOV_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_AOV_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_AOV_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ regions_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ regions_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ regions_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0111111]
in_AOV_7_read          (read             ) [ 0010000]
in_AOV_6_read          (read             ) [ 0010000]
in_AOV_5_read          (read             ) [ 0010000]
in_AOV_4_read          (read             ) [ 0010000]
in_AOV_3_read          (read             ) [ 0010000]
in_AOV_2_read          (read             ) [ 0010000]
in_AOV_1_read          (read             ) [ 0010000]
in_AOV_read            (read             ) [ 0010000]
trunc_ln1_read         (read             ) [ 0011110]
tmp_16_read            (read             ) [ 0010000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
j_1                    (load             ) [ 0101111]
trunc_ln59             (trunc            ) [ 0000000]
add_ln59               (add              ) [ 0000000]
zext_ln59              (zext             ) [ 0000000]
regions_addr           (getelementptr    ) [ 0001000]
regions_1_addr         (getelementptr    ) [ 0001000]
regions_2_addr         (getelementptr    ) [ 0001110]
regions_3_addr         (getelementptr    ) [ 0001110]
tmp_2                  (mux              ) [ 0101111]
regions_load           (load             ) [ 0000000]
regions_1_load         (load             ) [ 0000000]
tmp_1                  (mux              ) [ 0000100]
bitcast_ln59           (bitcast          ) [ 0000000]
tmp                    (partselect       ) [ 0000000]
trunc_ln59_1           (trunc            ) [ 0000000]
icmp_ln59              (icmp             ) [ 0000100]
icmp_ln59_1            (icmp             ) [ 0000100]
specpipeline_ln0       (specpipeline     ) [ 0000000]
speclooptripcount_ln57 (speclooptripcount) [ 0000000]
specloopname_ln55      (specloopname     ) [ 0000000]
bitcast_ln59_1         (bitcast          ) [ 0000000]
tmp_8                  (partselect       ) [ 0000000]
trunc_ln59_2           (trunc            ) [ 0000000]
or_ln59                (or               ) [ 0000000]
icmp_ln59_2            (icmp             ) [ 0000000]
icmp_ln59_3            (icmp             ) [ 0000000]
or_ln59_1              (or               ) [ 0000000]
tmp_9                  (fcmp             ) [ 0000000]
and_ln59               (and              ) [ 0000000]
and_ln59_1             (and              ) [ 0100111]
add_ln55               (add              ) [ 0100011]
br_ln59                (br               ) [ 0100111]
regions_2_load         (load             ) [ 0000000]
regions_3_load         (load             ) [ 0000000]
tmp_3                  (mux              ) [ 0100001]
bitcast_ln59_2         (bitcast          ) [ 0000000]
tmp_s                  (partselect       ) [ 0000000]
trunc_ln59_3           (trunc            ) [ 0000000]
icmp_ln59_4            (icmp             ) [ 0100001]
icmp_ln59_5            (icmp             ) [ 0100001]
or_ln59_2              (or               ) [ 0000000]
tmp_4                  (fcmp             ) [ 0000000]
and_ln59_2             (and              ) [ 0100001]
br_ln59                (br               ) [ 0000000]
icmp_ln60              (icmp             ) [ 0100001]
br_ln60                (br               ) [ 0000000]
store_ln55             (store            ) [ 0000000]
br_ln55                (br               ) [ 0000000]
merge                  (phi              ) [ 0100011]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_16">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_16"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_AOV">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_AOV"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_AOV_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_AOV_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_AOV_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_AOV_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_AOV_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_AOV_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_AOV_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_AOV_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_AOV_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_AOV_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_AOV_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_AOV_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_AOV_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_AOV_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="regions">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="regions_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="regions_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="regions_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="in_AOV_7_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_AOV_7_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="in_AOV_6_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_AOV_6_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_AOV_5_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_AOV_5_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_AOV_4_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_AOV_4_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_AOV_3_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_AOV_3_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_AOV_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_AOV_2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_AOV_1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_AOV_1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in_AOV_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_AOV_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln1_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_16_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_16_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="regions_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="regions_1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_1_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="regions_2_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_2_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="regions_3_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_3_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regions_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regions_1_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="2"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regions_2_load/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="2"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regions_3_load/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="merge_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="2"/>
<pin id="196" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="merge_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="2" slack="0"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="6" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/3 tmp_4/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_1_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln59_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln59_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="1"/>
<pin id="227" dir="0" index="1" bw="12" slack="0"/>
<pin id="228" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln59_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="0" index="3" bw="32" slack="1"/>
<pin id="243" dir="0" index="4" bw="32" slack="1"/>
<pin id="244" dir="0" index="5" bw="32" slack="1"/>
<pin id="245" dir="0" index="6" bw="32" slack="1"/>
<pin id="246" dir="0" index="7" bw="32" slack="1"/>
<pin id="247" dir="0" index="8" bw="32" slack="1"/>
<pin id="248" dir="0" index="9" bw="64" slack="0"/>
<pin id="249" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="1" slack="2"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bitcast_ln59_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln59_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln59_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln59_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="23" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="bitcast_ln59_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_1/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln59_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_2/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln59_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="1" slack="1"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln59_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_2/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln59_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="23" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_3/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln59_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="and_ln59_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="and_ln59_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_1/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln55_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="2"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="0" index="3" bw="1" slack="4"/>
<pin id="353" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="bitcast_ln59_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_2/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_s_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="6" slack="0"/>
<pin id="367" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln59_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_3/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln59_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_4/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln59_5_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="23" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_5/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln59_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="1" slack="1"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_2/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="and_ln59_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_2/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln60_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="4"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln55_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="2"/>
<pin id="405" dir="0" index="1" bw="64" slack="5"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/6 "/>
</bind>
</comp>

<comp id="407" class="1005" name="j_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="414" class="1005" name="in_AOV_7_read_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_AOV_7_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="in_AOV_6_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_AOV_6_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="in_AOV_5_read_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_AOV_5_read "/>
</bind>
</comp>

<comp id="429" class="1005" name="in_AOV_4_read_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_AOV_4_read "/>
</bind>
</comp>

<comp id="434" class="1005" name="in_AOV_3_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_AOV_3_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="in_AOV_2_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_AOV_2_read "/>
</bind>
</comp>

<comp id="444" class="1005" name="in_AOV_1_read_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_AOV_1_read "/>
</bind>
</comp>

<comp id="449" class="1005" name="in_AOV_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_AOV_read "/>
</bind>
</comp>

<comp id="454" class="1005" name="trunc_ln1_read_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="2"/>
<pin id="456" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1_read "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_16_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="1"/>
<pin id="462" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="j_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="2"/>
<pin id="467" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="regions_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="1"/>
<pin id="473" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="regions_1_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="1"/>
<pin id="478" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_1_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="regions_2_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="12" slack="2"/>
<pin id="483" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="regions_2_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="regions_3_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="2"/>
<pin id="488" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="regions_3_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_2_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="icmp_ln59_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="507" class="1005" name="icmp_ln59_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln59_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="and_ln59_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln59_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="add_ln55_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="2"/>
<pin id="518" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_3_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln59_4_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln59_4 "/>
</bind>
</comp>

<comp id="531" class="1005" name="icmp_ln59_5_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln59_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="144" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="151" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="197"><net_src comp="74" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="76" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="78" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="251"><net_src comp="218" pin="1"/><net_sink comp="238" pin=9"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="172" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="178" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="252" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="265"><net_src comp="252" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="262" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="266" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="276" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="308"><net_src comp="292" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="295" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="305" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="313" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="309" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="209" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="184" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="189" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="348" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="361"><net_src comp="348" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="42" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="358" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="362" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="372" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="209" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="72" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="80" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="417"><net_src comp="84" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="238" pin=8"/></net>

<net id="422"><net_src comp="90" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="238" pin=7"/></net>

<net id="427"><net_src comp="96" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="238" pin=6"/></net>

<net id="432"><net_src comp="102" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="437"><net_src comp="108" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="442"><net_src comp="114" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="238" pin=3"/></net>

<net id="447"><net_src comp="120" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="452"><net_src comp="126" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="457"><net_src comp="132" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="348" pin=3"/></net>

<net id="463"><net_src comp="138" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="468"><net_src comp="218" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="474"><net_src comp="144" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="479"><net_src comp="151" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="484"><net_src comp="158" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="489"><net_src comp="165" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="494"><net_src comp="238" pin="10"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="500"><net_src comp="252" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="505"><net_src comp="280" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="510"><net_src comp="286" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="515"><net_src comp="337" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="343" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="524"><net_src comp="348" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="529"><net_src comp="376" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="534"><net_src comp="382" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="388" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : tmp_16 | {1 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : trunc_ln1 | {1 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : in_AOV | {1 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : in_AOV_1 | {1 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : in_AOV_2 | {1 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : in_AOV_3 | {1 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : in_AOV_4 | {1 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : in_AOV_5 | {1 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : in_AOV_6 | {1 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : in_AOV_7 | {1 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : regions | {2 3 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : regions_1 | {2 3 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : regions_2 | {4 5 }
	Port: run_test_Pipeline_VITIS_LOOP_55_2 : regions_3 | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln59 : 1
		add_ln59 : 2
		zext_ln59 : 3
		regions_addr : 4
		regions_1_addr : 4
		regions_2_addr : 4
		regions_3_addr : 4
		regions_load : 5
		regions_1_load : 5
		tmp_2 : 1
	State 3
		tmp_1 : 1
		bitcast_ln59 : 2
		tmp : 3
		trunc_ln59_1 : 3
		icmp_ln59 : 4
		icmp_ln59_1 : 4
		tmp_9 : 2
	State 4
		tmp_8 : 1
		trunc_ln59_2 : 1
		icmp_ln59_2 : 2
		icmp_ln59_3 : 2
		or_ln59_1 : 3
		and_ln59 : 3
		and_ln59_1 : 3
		br_ln59 : 3
	State 5
		tmp_3 : 1
		bitcast_ln59_2 : 2
		tmp_s : 3
		trunc_ln59_3 : 3
		icmp_ln59_4 : 4
		icmp_ln59_5 : 4
		tmp_4 : 2
	State 6
		and_ln59_2 : 1
		br_ln59 : 1
		br_ln60 : 1
		merge : 2
		ret_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln59_fu_280      |    0    |    11   |
|          |     icmp_ln59_1_fu_286     |    0    |    15   |
|          |     icmp_ln59_2_fu_313     |    0    |    11   |
|   icmp   |     icmp_ln59_3_fu_319     |    0    |    15   |
|          |     icmp_ln59_4_fu_376     |    0    |    11   |
|          |     icmp_ln59_5_fu_382     |    0    |    15   |
|          |      icmp_ln60_fu_398      |    0    |    29   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln59_fu_225      |    0    |    12   |
|          |       add_ln55_fu_343      |    0    |    71   |
|----------|----------------------------|---------|---------|
|          |        tmp_2_fu_238        |    0    |    42   |
|    mux   |        tmp_1_fu_252        |    0    |    9    |
|          |        tmp_3_fu_348        |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |       or_ln59_fu_309       |    0    |    2    |
|    or    |      or_ln59_1_fu_325      |    0    |    2    |
|          |      or_ln59_2_fu_388      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       and_ln59_fu_331      |    0    |    2    |
|    and   |      and_ln59_1_fu_337     |    0    |    2    |
|          |      and_ln59_2_fu_392     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |  in_AOV_7_read_read_fu_84  |    0    |    0    |
|          |  in_AOV_6_read_read_fu_90  |    0    |    0    |
|          |  in_AOV_5_read_read_fu_96  |    0    |    0    |
|          |  in_AOV_4_read_read_fu_102 |    0    |    0    |
|   read   |  in_AOV_3_read_read_fu_108 |    0    |    0    |
|          |  in_AOV_2_read_read_fu_114 |    0    |    0    |
|          |  in_AOV_1_read_read_fu_120 |    0    |    0    |
|          |   in_AOV_read_read_fu_126  |    0    |    0    |
|          | trunc_ln1_read_read_fu_132 |    0    |    0    |
|          |   tmp_16_read_read_fu_138  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fcmp   |         grp_fu_209         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln59_fu_221     |    0    |    0    |
|   trunc  |     trunc_ln59_1_fu_276    |    0    |    0    |
|          |     trunc_ln59_2_fu_305    |    0    |    0    |
|          |     trunc_ln59_3_fu_372    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln59_fu_230      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_266         |    0    |    0    |
|partselect|        tmp_8_fu_295        |    0    |    0    |
|          |        tmp_s_fu_362        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   262   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln55_reg_516   |   64   |
|  and_ln59_1_reg_512  |    1   |
|  icmp_ln59_1_reg_507 |    1   |
|  icmp_ln59_4_reg_526 |    1   |
|  icmp_ln59_5_reg_531 |    1   |
|   icmp_ln59_reg_502  |    1   |
| in_AOV_1_read_reg_444|   32   |
| in_AOV_2_read_reg_439|   32   |
| in_AOV_3_read_reg_434|   32   |
| in_AOV_4_read_reg_429|   32   |
| in_AOV_5_read_reg_424|   32   |
| in_AOV_6_read_reg_419|   32   |
| in_AOV_7_read_reg_414|   32   |
|  in_AOV_read_reg_449 |   32   |
|      j_1_reg_465     |   64   |
|       j_reg_407      |   64   |
|     merge_reg_194    |    2   |
|regions_1_addr_reg_476|   12   |
|regions_2_addr_reg_481|   12   |
|regions_3_addr_reg_486|   12   |
| regions_addr_reg_471 |   12   |
|  tmp_16_read_reg_460 |   12   |
|     tmp_1_reg_497    |   32   |
|     tmp_2_reg_491    |   32   |
|     tmp_3_reg_521    |   32   |
|trunc_ln1_read_reg_454|    1   |
+----------------------+--------+
|         Total        |   612  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_172 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_178 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_209    |  p0  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  5.0026 ||    38   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   262  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   38   |
|  Register |    -   |   612  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   612  |   300  |
+-----------+--------+--------+--------+
