$date
	Sat Oct 22 20:07:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#884876
b100 !
1"
#884878
b100 &
b100 %
1$
#884879
0"
#884882
b10 &
b10 %
#884886
b1 &
1#
b1 %
#884890
b0 &
b0 %
0#
0$
#1862407
b10010 !
1"
#1862410
b10010 &
b10010 %
1$
#1862411
0"
#1862414
b1001 &
b1001 %
#1862418
b11100 &
b11100 %
#1862422
b1110 &
b1110 %
#1862426
b111 &
b111 %
#1862430
b10110 &
b10110 %
#1862434
b1011 &
b1011 %
#1862438
b100010 &
b100010 %
#1862442
b10001 &
b10001 %
#1862446
b110100 &
b110100 %
#1862450
b11010 &
b11010 %
#1862454
b1101 &
b1101 %
#1862458
b101000 &
b101000 %
#1862462
b10100 &
b10100 %
#1862466
b1010 &
b1010 %
#1862470
b101 &
b101 %
#1862474
b10000 &
b10000 %
#1862478
b1000 &
b1000 %
#1862482
b100 &
b100 %
#1862486
b10 &
b10 %
#1862490
b1 &
b1 %
1#
#1862494
b0 &
0#
b0 %
0$
#2896955
b10 !
1"
#2896958
b10 &
b10 %
1$
#2896959
0"
#2896962
b1 &
b1 %
1#
#2896966
b0 &
0#
b0 %
0$
#4500012
