// Seed: 3869552671
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  logic id_2,
    input  logic id_3
);
  reg id_5;
  always @(posedge id_2 or negedge id_2) begin : LABEL_0
    id_5 <= id_2.id_3;
    logic [7:0] id_6;
    if (id_3) begin : LABEL_0
      id_0 <= id_6[1];
    end
  end
  assign id_5 = id_2 == 1 + 1;
  supply1 id_7, id_8;
  assign id_5 = id_5;
  initial begin : LABEL_0
    #1 id_8 = 1;
    id_1 <= 1 + 1;
  end
  module_0 modCall_1 (id_8);
endmodule
