

================================================================
== Vivado HLS Report for 'split_ip'
================================================================
* Date:           Tue Jan 07 22:24:13 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sobelx_or_y
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2089107|  2089107|  2087184|  2087184| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: direction_channel [1/1] 0.00ns
:1  %direction_channel = alloca i8, align 1

ST_1: img_0_data_stream_0_V [1/1] 0.00ns
:19  %img_0_data_stream_0_V = alloca i8, align 1

ST_1: img_0_data_stream_1_V [1/1] 0.00ns
:22  %img_0_data_stream_1_V = alloca i8, align 1

ST_1: img_0_data_stream_2_V [1/1] 0.00ns
:25  %img_0_data_stream_2_V = alloca i8, align 1

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
:28  %img_1_data_stream_0_V = alloca i8, align 1

ST_1: img_1_data_stream_1_V [1/1] 0.00ns
:31  %img_1_data_stream_1_V = alloca i8, align 1

ST_1: img_1_data_stream_2_V [1/1] 0.00ns
:34  %img_1_data_stream_2_V = alloca i8, align 1

ST_1: img_2_data_stream_0_V [1/1] 0.00ns
:37  %img_2_data_stream_0_V = alloca i8, align 1

ST_1: img_2_data_stream_1_V [1/1] 0.00ns
:40  %img_2_data_stream_1_V = alloca i8, align 1

ST_1: img_2_data_stream_2_V [1/1] 0.00ns
:43  %img_2_data_stream_2_V = alloca i8, align 1


 <State 2>: 5.38ns
ST_2: direction_read [1/1] 1.00ns
:0  %direction_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %direction)

ST_2: stg_22 [2/2] 4.38ns
:52  call fastcc void @split_ip_AXIvideo2Mat103(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8 %direction_read, i8* %direction_channel)


 <State 3>: 0.00ns
ST_3: stg_23 [1/2] 0.00ns
:52  call fastcc void @split_ip_AXIvideo2Mat103(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8 %direction_read, i8* %direction_channel)


 <State 4>: 0.00ns
ST_4: stg_24 [2/2] 0.00ns
:53  call fastcc void @split_ip_RGB2Gray(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 5>: 0.00ns
ST_5: stg_25 [1/2] 0.00ns
:53  call fastcc void @split_ip_RGB2Gray(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 6>: 0.00ns
ST_6: stg_26 [2/2] 0.00ns
:54  call fastcc void @split_ip_sobel(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i8* nocapture %direction_channel)


 <State 7>: 0.00ns
ST_7: stg_27 [1/2] 0.00ns
:54  call fastcc void @split_ip_sobel(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i8* nocapture %direction_channel)


 <State 8>: 0.00ns
ST_8: stg_28 [2/2] 0.00ns
:55  call fastcc void @split_ip_Mat2AXIvideo(i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)


 <State 9>: 0.00ns
ST_9: stg_29 [1/2] 0.00ns
:55  call fastcc void @split_ip_Mat2AXIvideo(i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)


 <State 10>: 0.00ns
ST_10: stg_30 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1809) nounwind

ST_10: stg_31 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_data_V_data_V), !map !7

ST_10: stg_32 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_keep_V), !map !11

ST_10: stg_33 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_strb_V), !map !15

ST_10: stg_34 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_user_V), !map !19

ST_10: stg_35 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_last_V), !map !23

ST_10: stg_36 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_id_V), !map !27

ST_10: stg_37 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_dest_V), !map !31

ST_10: stg_38 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_V_data_V), !map !35

ST_10: stg_39 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_keep_V), !map !39

ST_10: stg_40 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_strb_V), !map !43

ST_10: stg_41 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_user_V), !map !47

ST_10: stg_42 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_last_V), !map !51

ST_10: stg_43 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_id_V), !map !55

ST_10: stg_44 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_dest_V), !map !59

ST_10: stg_45 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i8 %direction), !map !63

ST_10: stg_46 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @split_ip_str) nounwind

ST_10: empty [1/1] 0.00ns
:20  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)

ST_10: stg_48 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_12 [1/1] 0.00ns
:23  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V)

ST_10: stg_50 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_13 [1/1] 0.00ns
:26  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V)

ST_10: stg_52 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_14 [1/1] 0.00ns
:29  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)

ST_10: stg_54 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_15 [1/1] 0.00ns
:32  %empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V)

ST_10: stg_56 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_16 [1/1] 0.00ns
:35  %empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V)

ST_10: stg_58 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_17 [1/1] 0.00ns
:38  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_2_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_0_V)

ST_10: stg_60 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_18 [1/1] 0.00ns
:41  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_2_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_1_V)

ST_10: stg_62 [1/1] 0.00ns
:42  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: empty_19 [1/1] 0.00ns
:44  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_2_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_2_data_stream_2_V, i8* %img_2_data_stream_2_V)

ST_10: stg_64 [1/1] 0.00ns
:45  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: stg_65 [1/1] 0.00ns
:46  call void (...)* @_ssdm_op_SpecInterface(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_10: stg_66 [1/1] 0.00ns
:47  call void (...)* @_ssdm_op_SpecInterface(i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_10: stg_67 [1/1] 0.00ns
:48  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1812, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_10: stg_68 [1/1] 0.00ns
:49  call void (...)* @_ssdm_op_SpecInterface(i8 %direction, [10 x i8]* @p_str1813, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_10: empty_20 [1/1] 0.00ns
:50  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @direction_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i8* %direction_channel, i8* %direction_channel)

ST_10: stg_70 [1/1] 0.00ns
:51  call void (...)* @_ssdm_op_SpecInterface(i8* %direction_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_10: stg_71 [1/1] 0.00ns
:56  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ direction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
direction_channel     (alloca              ) [ 00111111111]
img_0_data_stream_0_V (alloca              ) [ 00111111111]
img_0_data_stream_1_V (alloca              ) [ 00111111111]
img_0_data_stream_2_V (alloca              ) [ 00111111111]
img_1_data_stream_0_V (alloca              ) [ 00111111111]
img_1_data_stream_1_V (alloca              ) [ 00111111111]
img_1_data_stream_2_V (alloca              ) [ 00111111111]
img_2_data_stream_0_V (alloca              ) [ 00111111111]
img_2_data_stream_1_V (alloca              ) [ 00111111111]
img_2_data_stream_2_V (alloca              ) [ 00111111111]
direction_read        (read                ) [ 00010000000]
stg_23                (call                ) [ 00000000000]
stg_25                (call                ) [ 00000000000]
stg_27                (call                ) [ 00000000000]
stg_29                (call                ) [ 00000000000]
stg_30                (specdataflowpipeline) [ 00000000000]
stg_31                (specbitsmap         ) [ 00000000000]
stg_32                (specbitsmap         ) [ 00000000000]
stg_33                (specbitsmap         ) [ 00000000000]
stg_34                (specbitsmap         ) [ 00000000000]
stg_35                (specbitsmap         ) [ 00000000000]
stg_36                (specbitsmap         ) [ 00000000000]
stg_37                (specbitsmap         ) [ 00000000000]
stg_38                (specbitsmap         ) [ 00000000000]
stg_39                (specbitsmap         ) [ 00000000000]
stg_40                (specbitsmap         ) [ 00000000000]
stg_41                (specbitsmap         ) [ 00000000000]
stg_42                (specbitsmap         ) [ 00000000000]
stg_43                (specbitsmap         ) [ 00000000000]
stg_44                (specbitsmap         ) [ 00000000000]
stg_45                (specbitsmap         ) [ 00000000000]
stg_46                (spectopmodule       ) [ 00000000000]
empty                 (specchannel         ) [ 00000000000]
stg_48                (specinterface       ) [ 00000000000]
empty_12              (specchannel         ) [ 00000000000]
stg_50                (specinterface       ) [ 00000000000]
empty_13              (specchannel         ) [ 00000000000]
stg_52                (specinterface       ) [ 00000000000]
empty_14              (specchannel         ) [ 00000000000]
stg_54                (specinterface       ) [ 00000000000]
empty_15              (specchannel         ) [ 00000000000]
stg_56                (specinterface       ) [ 00000000000]
empty_16              (specchannel         ) [ 00000000000]
stg_58                (specinterface       ) [ 00000000000]
empty_17              (specchannel         ) [ 00000000000]
stg_60                (specinterface       ) [ 00000000000]
empty_18              (specchannel         ) [ 00000000000]
stg_62                (specinterface       ) [ 00000000000]
empty_19              (specchannel         ) [ 00000000000]
stg_64                (specinterface       ) [ 00000000000]
stg_65                (specinterface       ) [ 00000000000]
stg_66                (specinterface       ) [ 00000000000]
stg_67                (specinterface       ) [ 00000000000]
stg_68                (specinterface       ) [ 00000000000]
empty_20              (specchannel         ) [ 00000000000]
stg_70                (specinterface       ) [ 00000000000]
stg_71                (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="direction">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="direction"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_ip_AXIvideo2Mat103"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_ip_RGB2Gray"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_ip_sobel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_ip_Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="split_ip_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_1_NF_s"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_2_NF_s"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_1_NF_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_2_NF_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_2_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_2_OC_data_stream_LF_1_NF_s"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_2_OC_data_stream_LF_2_NF_s"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="direction_channel_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="direction_channel_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="direction_channel/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="img_0_data_stream_0_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="img_0_data_stream_1_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="img_0_data_stream_2_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="img_1_data_stream_0_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_1_data_stream_1_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="img_1_data_stream_2_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="img_2_data_stream_0_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="img_2_data_stream_1_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="img_2_data_stream_2_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="direction_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="direction_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_split_ip_sobel_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="5"/>
<pin id="145" dir="0" index="2" bw="8" slack="5"/>
<pin id="146" dir="0" index="3" bw="8" slack="5"/>
<pin id="147" dir="0" index="4" bw="8" slack="5"/>
<pin id="148" dir="0" index="5" bw="8" slack="5"/>
<pin id="149" dir="0" index="6" bw="8" slack="5"/>
<pin id="150" dir="0" index="7" bw="8" slack="5"/>
<pin id="151" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_26/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_split_ip_AXIvideo2Mat103_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="24" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="0" index="3" bw="3" slack="0"/>
<pin id="158" dir="0" index="4" bw="1" slack="0"/>
<pin id="159" dir="0" index="5" bw="1" slack="0"/>
<pin id="160" dir="0" index="6" bw="1" slack="0"/>
<pin id="161" dir="0" index="7" bw="1" slack="0"/>
<pin id="162" dir="0" index="8" bw="8" slack="1"/>
<pin id="163" dir="0" index="9" bw="8" slack="1"/>
<pin id="164" dir="0" index="10" bw="8" slack="1"/>
<pin id="165" dir="0" index="11" bw="8" slack="0"/>
<pin id="166" dir="0" index="12" bw="8" slack="1"/>
<pin id="167" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_22/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_split_ip_RGB2Gray_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="3"/>
<pin id="180" dir="0" index="2" bw="8" slack="3"/>
<pin id="181" dir="0" index="3" bw="8" slack="3"/>
<pin id="182" dir="0" index="4" bw="8" slack="3"/>
<pin id="183" dir="0" index="5" bw="8" slack="3"/>
<pin id="184" dir="0" index="6" bw="8" slack="3"/>
<pin id="185" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_24/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_split_ip_Mat2AXIvideo_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="7"/>
<pin id="190" dir="0" index="2" bw="8" slack="7"/>
<pin id="191" dir="0" index="3" bw="8" slack="7"/>
<pin id="192" dir="0" index="4" bw="24" slack="0"/>
<pin id="193" dir="0" index="5" bw="3" slack="0"/>
<pin id="194" dir="0" index="6" bw="3" slack="0"/>
<pin id="195" dir="0" index="7" bw="1" slack="0"/>
<pin id="196" dir="0" index="8" bw="1" slack="0"/>
<pin id="197" dir="0" index="9" bw="1" slack="0"/>
<pin id="198" dir="0" index="10" bw="1" slack="0"/>
<pin id="199" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_28/8 "/>
</bind>
</comp>

<comp id="208" class="1005" name="direction_channel_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="direction_channel "/>
</bind>
</comp>

<comp id="214" class="1005" name="img_0_data_stream_0_V_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0_V "/>
</bind>
</comp>

<comp id="220" class="1005" name="img_0_data_stream_1_V_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_1_V "/>
</bind>
</comp>

<comp id="226" class="1005" name="img_0_data_stream_2_V_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="1"/>
<pin id="228" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_2_V "/>
</bind>
</comp>

<comp id="232" class="1005" name="img_1_data_stream_0_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="3"/>
<pin id="234" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0_V "/>
</bind>
</comp>

<comp id="238" class="1005" name="img_1_data_stream_1_V_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="3"/>
<pin id="240" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_1_V "/>
</bind>
</comp>

<comp id="244" class="1005" name="img_1_data_stream_2_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="3"/>
<pin id="246" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_2_V "/>
</bind>
</comp>

<comp id="250" class="1005" name="img_2_data_stream_0_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="5"/>
<pin id="252" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img_2_data_stream_0_V "/>
</bind>
</comp>

<comp id="256" class="1005" name="img_2_data_stream_1_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="5"/>
<pin id="258" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img_2_data_stream_1_V "/>
</bind>
</comp>

<comp id="262" class="1005" name="img_2_data_stream_2_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="5"/>
<pin id="264" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img_2_data_stream_2_V "/>
</bind>
</comp>

<comp id="268" class="1005" name="direction_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="direction_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="153" pin=5"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="153" pin=6"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="153" pin=7"/></net>

<net id="176"><net_src comp="136" pin="2"/><net_sink comp="153" pin=11"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="187" pin=5"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="187" pin=6"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="187" pin=7"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="187" pin=8"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="187" pin=9"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="187" pin=10"/></net>

<net id="211"><net_src comp="96" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="153" pin=12"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="142" pin=7"/></net>

<net id="217"><net_src comp="100" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="153" pin=8"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="223"><net_src comp="104" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="153" pin=9"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="229"><net_src comp="108" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="153" pin=10"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="235"><net_src comp="112" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="241"><net_src comp="116" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="177" pin=5"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="247"><net_src comp="120" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="177" pin=6"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="142" pin=3"/></net>

<net id="253"><net_src comp="124" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="259"><net_src comp="128" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="265"><net_src comp="132" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="187" pin=3"/></net>

<net id="271"><net_src comp="136" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="153" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V_data_V | {8 9 }
	Port: out_data_V_keep_V | {8 9 }
	Port: out_data_V_strb_V | {8 9 }
	Port: out_data_V_user_V | {8 9 }
	Port: out_data_V_last_V | {8 9 }
	Port: out_data_V_id_V | {8 9 }
	Port: out_data_V_dest_V | {8 9 }
 - Input state : 
	Port: split_ip : in_data_V_data_V | {2 3 }
	Port: split_ip : in_data_V_keep_V | {2 3 }
	Port: split_ip : in_data_V_strb_V | {2 3 }
	Port: split_ip : in_data_V_user_V | {2 3 }
	Port: split_ip : in_data_V_last_V | {2 3 }
	Port: split_ip : in_data_V_id_V | {2 3 }
	Port: split_ip : in_data_V_dest_V | {2 3 }
	Port: split_ip : direction | {2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |      grp_split_ip_sobel_fu_142      |    9    |    18   |  37.704 |   756   |   828   |
|   call   | grp_split_ip_AXIvideo2Mat103_fu_153 |    0    |    0    |  1.571  |   234   |    32   |
|          |     grp_split_ip_RGB2Gray_fu_177    |    0    |    3    |  1.571  |    94   |    38   |
|          |   grp_split_ip_Mat2AXIvideo_fu_187  |    0    |    0    |  3.142  |    73   |    59   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   read   |      direction_read_read_fu_136     |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |    9    |    21   |  43.988 |   1157  |   957   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  direction_channel_reg_208  |    8   |
|    direction_read_reg_268   |    8   |
|img_0_data_stream_0_V_reg_214|    8   |
|img_0_data_stream_1_V_reg_220|    8   |
|img_0_data_stream_2_V_reg_226|    8   |
|img_1_data_stream_0_V_reg_232|    8   |
|img_1_data_stream_1_V_reg_238|    8   |
|img_1_data_stream_2_V_reg_244|    8   |
|img_2_data_stream_0_V_reg_250|    8   |
|img_2_data_stream_1_V_reg_256|    8   |
|img_2_data_stream_2_V_reg_262|    8   |
+-----------------------------+--------+
|            Total            |   88   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------|------|------|------|--------||---------||---------|
| grp_split_ip_AXIvideo2Mat103_fu_153 |  p11 |   2  |   8  |   16   ||    8    |
|-------------------------------------|------|------|------|--------||---------||---------|
|                Total                |      |      |      |   16   ||  1.571  ||    8    |
|-------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    9   |   21   |   43   |  1157  |   957  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    8   |
|  Register |    -   |    -   |    -   |   88   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |   21   |   45   |  1245  |   965  |
+-----------+--------+--------+--------+--------+--------+
