= Verification Status

[cols="2,2,2", options="header"]
|===
| Design | Status | Date

| br_delay
|
|

| br_delay_nr
a| Verified using ChipStack-generated FPV monitor:

* BitWidth = 1, NumStages = 0 (default params)
* BitWidth = 2, NumStages = 0
* BitWidth = 2, NumStages = 1
* BitWidth = 2, NumStages = 2

| 2024-11-01

| br_delay_valid
a| Verified using ChipStack-generated FPV monitor:

* BitWidth = 1, NumStages = 0 (default params)
* BitWidth = 2, NumStages = 0
* BitWidth = 2, NumStages = 1
* BitWidth = 2, NumStages = 2

| 2024-11-01

| br_delay_valid_next
|
|

| br_delay_valid_next_nr
|
|

|===
