;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-26
	JMP @242, #200
	JMP 4, #-449
	SUB -207, <-120
	SLT 18, @0
	SUB #-24, <-20
	SUB -207, <-120
	ADD #130, 9
	ADD #130, 9
	SUB @124, <150
	SLT 18, 0
	JMP <121, 103
	SUB @-127, 100
	SUB @0, @2
	JMZ 800, 0
	ADD 210, 60
	JMZ 800, 0
	SUB 0, <-40
	SUB -207, <-120
	SUB -10, 1
	SUB @124, <150
	SPL @114, 5
	SUB -10, 1
	SUB -10, 1
	SPL 0, <-52
	SLT 700, <180
	SUB @0, @2
	SUB @124, <150
	JMP 0, #2
	SUB @0, @2
	ADD 210, 60
	DAT #210, #60
	ADD 210, 60
	SLT 0, @100
	SUB @0, @2
	SUB #-24, <-20
	SUB -80, -1
	SUB -207, <-120
	SUB @0, @2
	SUB @0, @2
	SLT 0, @100
	MOV 0, @100
	ADD 8, @520
	ADD #130, <9
	CMP -207, <-120
	ADD 3, @520
	ADD #270, <1
