var classram =
[
    [ "RTL", "classram_1_1RTL.html", "classram_1_1RTL" ],
    [ "ADDR_WIDTH", "group__ram.html#ga084d6643cdaab6298a43e330e5d94b44", null ],
    [ "CLK", "group__ram.html#gab5d0ea9e968d49d94da9db07a979d402", null ],
    [ "DATA_WIDTH", "group__ram.html#ga6f9ecd0cfe033ad07b9d0345ae5f94a4", null ],
    [ "DIN", "group__ram.html#gab25b4fdc69cf9c2cd5cd56e18e1f205e", null ],
    [ "DOUT", "group__ram.html#ga66b384e5c43f3ddfead2f91ce19c276f", null ],
    [ "IEEE", "group__ram.html#gae4f03c286607f3181e16b9aa12d0c6d4", null ],
    [ "NUMERIC_STD", "group__ram.html#gae00f3f04545af57582ff10609eee23e2", null ],
    [ "RD_ADDR", "group__ram.html#ga90d612eab789ccf2ae6f15f4f2d00727", null ],
    [ "STD_LOGIC_1164", "group__ram.html#gaa4b2b25246a821511120e3149b003563", null ],
    [ "WR_ADDR", "group__ram.html#ga516977f85a1d07529a8c21820d5d10a2", null ],
    [ "WR_EN", "group__ram.html#gac4d00ee495fe9aa19b9e97d71dec1330", null ]
];