=====
SETUP
0.211
18.079
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
18.079
=====
SETUP
0.223
18.066
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
18.066
=====
SETUP
0.379
17.910
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
17.910
=====
SETUP
0.382
17.907
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
17.907
=====
SETUP
0.382
17.907
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
17.907
=====
SETUP
0.522
17.767
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
17.767
=====
SETUP
0.525
17.765
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
17.765
=====
SETUP
0.525
17.765
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
17.765
=====
SETUP
0.550
17.739
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
17.739
=====
SETUP
0.550
17.739
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
17.739
=====
SETUP
0.550
17.739
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_3_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.532
9.049
u_v9958/u_v9958_core/u_vdp_command/n190_s2
9.827
10.280
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.840
11.357
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.608
12.157
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.157
12.192
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.192
12.228
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.228
12.263
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.263
12.298
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.298
12.333
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
13.592
14.045
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
14.738
15.109
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.114
15.567
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
15.980
16.550
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.725
17.187
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
17.739
=====
SETUP
0.883
17.406
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6
8.063
8.618
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.587
10.142
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.645
11.107
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.282
11.735
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
12.351
12.868
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
12.868
12.971
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7
13.932
14.303
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
14.716
15.178
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s6
15.355
15.925
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s3
15.926
16.379
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0
17.035
17.406
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0
17.406
=====
SETUP
1.037
17.252
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6
8.063
8.618
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.587
10.142
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.645
11.107
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.282
11.735
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
12.351
12.868
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
12.868
12.971
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7
13.932
14.303
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
14.716
15.178
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s9
15.355
15.910
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s3
16.162
16.533
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0
16.703
17.252
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
17.252
=====
SETUP
1.383
16.906
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6
8.063
8.618
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.587
10.142
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.645
11.107
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.282
11.735
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
12.351
12.868
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
12.868
12.971
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7
13.932
14.303
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
14.716
15.169
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s13
15.426
15.888
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s4
15.890
16.439
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s2
16.444
16.906
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0
16.906
=====
SETUP
1.383
16.906
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6
8.063
8.618
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.587
10.142
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.645
11.107
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.282
11.735
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
12.351
12.868
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
12.868
12.971
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s7
13.932
14.303
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
14.716
15.169
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s13
15.426
15.888
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s4
15.890
16.439
u_v9958/u_v9958_core/u_vdp_color_decoder/n216_s2
16.444
16.906
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0
16.906
=====
SETUP
2.113
16.176
18.290
u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
10.041
10.412
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3
11.209
11.726
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4
12.270
12.819
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.821
13.192
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0
14.136
14.589
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s
16.176
=====
SETUP
2.126
16.164
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.462
8.833
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s2
10.081
10.452
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_address_16_s9
11.113
11.575
u_v9958/u_v9958_core/u_vdp_color_bus/n774_s6
11.749
12.266
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_13_s2
13.924
14.479
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s2
15.153
15.480
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0
16.164
=====
SETUP
2.186
16.104
18.290
u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
10.041
10.412
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3
11.209
11.726
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4
12.270
12.819
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.821
13.192
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0
14.136
14.589
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s
16.104
=====
SETUP
2.209
16.081
18.290
u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
10.041
10.412
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3
11.209
11.726
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4
12.270
12.819
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.821
13.192
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0
14.136
14.589
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_2_s
16.081
=====
SETUP
2.253
16.037
18.290
u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
10.041
10.412
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3
11.209
11.726
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4
12.270
12.819
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.821
13.192
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_6_s0
14.005
14.522
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s
16.037
=====
SETUP
2.262
16.028
18.290
u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
10.041
10.412
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3
11.209
11.726
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4
12.270
12.819
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.821
13.192
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_4_s0
14.005
14.522
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s
16.028
=====
SETUP
2.370
15.919
18.290
u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
10.041
10.412
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3
11.209
11.726
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4
12.270
12.819
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.821
13.192
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_5_s0
13.961
14.332
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s
15.919
=====
SETUP
2.418
15.872
18.290
u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
10.041
10.412
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3
11.209
11.726
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4
12.270
12.819
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.821
13.192
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_4_s0
14.005
14.522
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s
15.872
=====
SETUP
2.419
15.871
18.290
u_v9958/u_v9958_core/u_vdp_register/vdp_cmd_reg_wr_req_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
10.041
10.412
u_v9958/u_v9958_core/u_vdp_command/ff_vram_wr_req_s3
11.209
11.726
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s4
12.270
12.819
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.821
13.192
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_6_s0
14.005
14.522
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s
15.871
=====
SETUP
2.436
15.853
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/n135_s1
8.462
8.833
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s2
10.081
10.452
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_address_16_s9
11.113
11.575
u_v9958/u_v9958_core/u_vdp_color_bus/n774_s6
11.749
12.266
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_13_s2
13.924
14.479
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s2
15.153
15.480
u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_14_s0
15.853
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.080
6.497
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.497
=====
HOLD
0.202
6.619
6.417
u_v9958/u_v9958_core/u_palette_ram/ff_d_b_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.619
=====
HOLD
0.202
6.619
6.417
u_v9958/u_v9958_core/u_palette_ram/ff_d_b_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.619
=====
HOLD
0.203
6.621
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.621
=====
HOLD
0.203
6.621
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.621
=====
HOLD
0.203
6.621
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_10_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.621
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_palette_ram/ff_d_g_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_palette_ram/ff_d_r_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_palette_ram/ff_d_b_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.215
6.632
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.632
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.643
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_d_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.643
=====
HOLD
0.225
6.643
6.417
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.643
=====
HOLD
0.227
6.644
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.644
