Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr  1 00:34:00 2024
| Host         : DESKTOP-OKU8BN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mealy_sequence_detector_1101_timing_summary_routed.rpt -pb mealy_sequence_detector_1101_timing_summary_routed.pb -rpx mealy_sequence_detector_1101_timing_summary_routed.rpx -warn_on_violation
| Design       : mealy_sequence_detector_1101
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.387ns  (logic 3.301ns (61.265%)  route 2.087ns (38.735%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  in_IBUF_inst/O
                         net (fo=3, routed)           0.851     1.652    in_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.053     1.705 r  y_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.236     2.941    y_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     5.387 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     5.387    y
    R18                                                               r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            FSM_sequential_pstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.982ns  (logic 0.865ns (43.622%)  route 1.117ns (56.378%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  in_IBUF_inst/O
                         net (fo=3, routed)           1.117     1.919    in_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.063     1.982 r  FSM_sequential_pstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    FSM_sequential_pstate[1]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            FSM_sequential_pstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.972ns  (logic 0.855ns (43.336%)  route 1.117ns (56.664%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  in_IBUF_inst/O
                         net (fo=3, routed)           1.117     1.919    in_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.053     1.972 r  FSM_sequential_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.972    FSM_sequential_pstate[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_pstate_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_pstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.220%)  route 0.149ns (53.780%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_sequential_pstate_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  FSM_sequential_pstate_reg[0]/Q
                         net (fo=3, routed)           0.149     0.249    pstate[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.028     0.277 r  FSM_sequential_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.277    FSM_sequential_pstate[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_pstate_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_pstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.129ns (46.413%)  route 0.149ns (53.587%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_sequential_pstate_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  FSM_sequential_pstate_reg[0]/Q
                         net (fo=3, routed)           0.149     0.249    pstate[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.029     0.278 r  FSM_sequential_pstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.278    FSM_sequential_pstate[1]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.432ns (79.423%)  route 0.371ns (20.577%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_sequential_pstate_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.091     0.091 r  FSM_sequential_pstate_reg[1]/Q
                         net (fo=3, routed)           0.066     0.157    pstate[1]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.066     0.223 r  y_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.305     0.528    y_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.275     1.803 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     1.803    y
    R18                                                               r  y (OUT)
  -------------------------------------------------------------------    -------------------





