#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Feb 22 10:39:11 2018
# Process ID: 1796
# Log file: C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2/vivado.log
# Journal file: C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 850.258 ; gain = 259.215
save_project_as Midterm1LabTestVerisonA C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA -force
save_project_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 853.133 ; gain = 0.000
open_bd_design {C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/system.bd>
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 22 10:40:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.runs/impl_1/runme.log
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets switches_GPIO] [get_bd_cells switches]
delete_bd_objs [get_bd_intf_ports sws_4bits]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_intf_nets buttons_GPIO] [get_bd_cells buttons]
delete_bd_objs [get_bd_intf_ports btns_4bits]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name pushButton_midterm1_version1 [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells pushButton_midterm1_version1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name led_midterm1_verisonA [get_bd_cells axi_gpio_0]
set_property name pushButton_midterm1_versionA [get_bd_cells pushButton_midterm1_version1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins pushButton_midterm1_versionA/S_AXI]
</pushButton_midterm1_versionA/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins pushButton_midterm1_versionA/GPIO]
INFO: [board_rule:/pushButton_midterm1_versionA-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /pushButton_midterm1_versionA]
INFO: [board_rule:/pushButton_midterm1_versionA-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /pushButton_midterm1_versionA]
INFO: [board_rule:/pushButton_midterm1_versionA-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule:/pushButton_midterm1_versionA-100] connect_bd_intf_net /btns_4bits /pushButton_midterm1_versionA/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins led_midterm1_verisonA/S_AXI]
</led_midterm1_verisonA/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits" }  [get_bd_intf_pins led_midterm1_verisonA/GPIO]
INFO: [board_rule:/led_midterm1_verisonA-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /led_midterm1_verisonA]
INFO: [board_rule:/led_midterm1_verisonA-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /led_midterm1_verisonA]
INFO: [board_rule:/led_midterm1_verisonA-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits_0
INFO: [board_rule:/led_midterm1_verisonA-100] connect_bd_intf_net /btns_4bits_0 /led_midterm1_verisonA/GPIO
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets led_midterm1_verisonA_GPIO] [get_bd_intf_ports btns_4bits_0]
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_INPUTS {0}] [get_bd_cells led_midterm1_verisonA]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_4bits" }  [get_bd_intf_pins led_midterm1_verisonA/GPIO]
INFO: [board_rule:/led_midterm1_verisonA-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_4bits [get_bd_cells /led_midterm1_verisonA]
INFO: [board_rule:/led_midterm1_verisonA-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_4bits
INFO: [board_rule:/led_midterm1_verisonA-100] connect_bd_intf_net /leds_4bits /led_midterm1_verisonA/GPIO
generate_target all [get_files  C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/system.bd]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
VHDL Output written to : C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block pushButton_midterm1_versionA .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_midterm1_verisonA .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1021.375 ; gain = 84.871
save_bd_design
Wrote  : <C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 22 10:45:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.runs/synth_1/runme.log
[Thu Feb 22 10:45:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.runs/impl_1/runme.log
file copy -force C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.runs/impl_1/system_wrapper.sysdef C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.runs/impl_1/system_wrapper.sysdef C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk -hwspec C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/system.bd> 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 22 11:22:36 2018] Launched impl_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.runs/impl_1/runme.log
open_hw
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/hdl/system_wrapper.vhd" into library xil_defaultlib [C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/hdl/system.vhd" into library xil_defaultlib [C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/hdl/system.vhd:1]
[Thu Feb 22 11:26:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/pushButton_midterm1_versionA/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/pushButton_midterm1_versionA/U0'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/pushButton_midterm1_versionA/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/pushButton_midterm1_versionA/U0'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/led_midterm1_verisonA/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/led_midterm1_verisonA/U0'
Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/led_midterm1_verisonA/U0'
Finished Parsing XDC File [c:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/led_midterm1_verisonA/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1377.297 ; gain = 243.316
open_bd_design {C:/Users/Lauro/Desktop/CECS-461/Midterm1LabTestVerisonA/Midterm1LabTestVerisonA.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 13:15:02 2018...
