// Seed: 1983131720
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_2 = 0;
  input wire id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wor   id_2,
    input  uwire id_3
);
  logic id_5 = -1'b0;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout tri0 id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_9;
  assign id_7 = id_5;
  assign id_1 = id_3[-1 : 1];
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign id_6 = 1;
endmodule
