verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/86fe/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/f0b6/hdl/verilog" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/0127/hdl/verilog" \
"../../../bd/mac_udp_design/ip/mac_udp_design_processing_system7_0_0/sim/mac_udp_design_processing_system7_0_0.v" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/sim/bd_b326.v" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_0/sim/bd_b326_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/86fe/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/f0b6/hdl/verilog" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/0127/hdl/verilog" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_2/sim/bd_b326_s00mmu_0.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_3/sim/bd_b326_s00tr_0.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_4/sim/bd_b326_s00sic_0.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_5/sim/bd_b326_s00a2s_0.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_6/sim/bd_b326_sarn_0.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_7/sim/bd_b326_srn_0.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_8/sim/bd_b326_sawn_0.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_9/sim/bd_b326_swn_0.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_10/sim/bd_b326_sbn_0.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_11/sim/bd_b326_m00s2a_0.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/bd_0/ip/ip_12/sim/bd_b326_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/86fe/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/f0b6/hdl/verilog" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/0127/hdl/verilog" \
"../../../bd/mac_udp_design/ip/mac_udp_design_axi_smc_0/sim/mac_udp_design_axi_smc_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/86fe/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/f0b6/hdl/verilog" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/0127/hdl/verilog" \
"../../../bd/mac_udp_design/ipshared/7968/39fb/mac_filter.sv" \
"../../../bd/mac_udp_design/ipshared/7968/39fb/mac_top.sv" \
"../../../bd/mac_udp_design/ip/mac_udp_design_mac_filter_0_1/sim/mac_udp_design_mac_filter_0_1.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/86fe/hdl" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/f0b6/hdl/verilog" --include "../../../../vivado.gen/sources_1/bd/mac_udp_design/ipshared/0127/hdl/verilog" \
"../../../bd/mac_udp_design/sim/mac_udp_design.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
