// Seed: 1451917625
module module_0 (
    input  wand  id_0,
    input  wire  id_1,
    output wand  id_2,
    output tri   id_3,
    output uwire id_4,
    output uwire id_5,
    inout  tri0  id_6,
    input  wire  id_7,
    input  tri1  id_8,
    input  tri0  id_9,
    input  wor   id_10,
    input  tri0  id_11,
    input  tri0  id_12,
    input  uwire id_13#(.id_17(1 < 1 - 1)),
    input  uwire id_14,
    output tri0  id_15
);
endmodule
module module_1 (
    output tri id_0,
    inout wire id_1,
    input wor id_2,
    input wand id_3,
    output tri0 id_4,
    output tri id_5,
    output tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    input wor id_9,
    output tri1 id_10,
    input wire id_11,
    input wand id_12,
    input supply0 id_13,
    output tri0 id_14,
    input wire id_15,
    output uwire id_16
    , id_23,
    output wire id_17,
    output tri id_18,
    input supply1 id_19,
    output uwire id_20,
    input tri1 id_21
);
  logic id_24;
  ;
  logic id_25;
  ;
  module_0 modCall_1 (
      id_19,
      id_9,
      id_18,
      id_6,
      id_10,
      id_18,
      id_1,
      id_15,
      id_9,
      id_9,
      id_3,
      id_13,
      id_1,
      id_7,
      id_21,
      id_17
  );
  assign modCall_1.id_4 = 0;
endmodule
