===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.2648 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.0586 ( 20.3%)    4.0586 ( 25.0%)  FIR Parser
    7.3098 ( 36.6%)    5.2283 ( 32.1%)  'firrtl.circuit' Pipeline
    1.4060 (  7.0%)    0.7034 (  4.3%)    'firrtl.module' Pipeline
    1.2254 (  6.1%)    0.6194 (  3.8%)      CSE
    0.0010 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1768 (  0.9%)    0.0939 (  0.6%)      LowerCHIRRTL
    0.1620 (  0.8%)    0.1620 (  1.0%)    InferWidths
    0.5424 (  2.7%)    0.5424 (  3.3%)    InferResets
    0.0543 (  0.3%)    0.0543 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0554 (  0.3%)    0.0554 (  0.3%)    PrefixModules
    0.3971 (  2.0%)    0.3971 (  2.4%)    LowerFIRRTLTypes
    1.8861 (  9.4%)    0.9434 (  5.8%)    'firrtl.module' Pipeline
    0.6384 (  3.2%)    0.3306 (  2.0%)      ExpandWhens
    1.2438 (  6.2%)    0.6340 (  3.9%)      Canonicalizer
    0.2422 (  1.2%)    0.2422 (  1.5%)    Inliner
    1.3994 (  7.0%)    1.3994 (  8.6%)    IMConstProp
    0.0510 (  0.3%)    0.0510 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.8697 (  4.4%)    0.4351 (  2.7%)    'firrtl.module' Pipeline
    0.8675 (  4.3%)    0.4341 (  2.7%)      Canonicalizer
    0.1921 (  1.0%)    0.1921 (  1.2%)    CreateSiFiveMetadata
    0.1504 (  0.8%)    0.1504 (  0.9%)    EmitOMIR
    0.0512 (  0.3%)    0.0512 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.2854 (  6.4%)    1.2854 (  7.9%)  LowerFIRRTLToHW
    0.2818 (  1.4%)    0.2818 (  1.7%)  HWMemSimImpl
    3.2507 ( 16.3%)    1.6256 ( 10.0%)  'hw.module' Pipeline
    0.3754 (  1.9%)    0.2011 (  1.2%)    HWCleanup
    0.8038 (  4.0%)    0.4088 (  2.5%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.6379 (  8.2%)    0.8250 (  5.1%)    Canonicalizer
    0.0187 (  0.1%)    0.0113 (  0.1%)    HWLegalizeModules
    0.4047 (  2.0%)    0.2141 (  1.3%)    PrettifyVerilog
    3.7768 ( 18.9%)    3.7768 ( 23.2%)  ExportVerilog
    0.0051 (  0.0%)    0.0051 (  0.0%)  Rest
   19.9713 (100.0%)   16.2648 (100.0%)  Total

{
  totalTime: 16.296,
  maxMemory: 796848128
}
