0.6
2019.2
Nov  6 2019
21:57:16
E:/code/diycpu/pipelinemips/pipelinemips.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/ip/irom/sim/irom.v,1617367317,verilog,,E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/21_4_pipeline_simple_cpu.v,,irom,,,,,,,,
E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/21_4_pipeline_simple_cpu.v,1617443149,verilog,,E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/Top.v,,pipeline_simple_cpu,,,,,,,,
E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/Top.v,1617444343,verilog,,E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/alu.v,,Top,,,,,,,,
E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/alu.v,1617369183,verilog,,E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/confreg.v,,alu,,,,,,,,
E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/confreg.v,1617371003,verilog,,E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/decoder.v,,confreg,,,,,,,,
E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/decoder.v,1533248656,verilog,,E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/regfile.v,,decoder_5_32;decoder_6_64,,,,,,,,
E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/mycpu_top.v,1617280746,verilog,,E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/regfile.v,,mycpu_top,,,,,,,,
E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/new/regfile.v,1586331614,verilog,,E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/sim/simu.v,,regfile,,,,,,,,
E:/code/diycpu/pipelinemips/pipelinemips.srcs/sources_1/sim/simu.v,1617370297,verilog,,,,simu,,,,,,,,
