$date
	Wed Aug 15 11:36:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module_tb $end
$var reg 1 ! a $end
$upscope $end
$scope module top_module_tb $end
$var reg 1 " b $end
$upscope $end
$scope module top_module_tb $end
$var reg 1 # c $end
$upscope $end
$scope module top_module_tb $end
$var reg 1 $ d $end
$upscope $end
$scope module top_module_tb $end
$var wire 1 % out $end
$upscope $end
$scope module top_module_tb $end
$var wire 1 & out_n $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
0#
0"
0!
$end
#10
0&
1%
1"
1!
#20
1#
#30
