

================================================================
== Synthesis Summary Report of 'edgedetect'
================================================================
+ General Information: 
    * Date:           Fri Sep 20 21:20:09 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        EdgedetectBaseline_cluster
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+---------+----------+-----------+------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |         |          |           |            |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+---------+----------+-----------+------------+-----+
    |+ edgedetect                        |    II|  0.00|   921776|  6.145e+06|         -|   921600|       -|    rewind|  60 (3%)|  14 (~0%)|  7454 (1%)|  13520 (4%)|    -|
    | o VITIS_LOOP_10_1_VITIS_LOOP_13_2  |    II|  4.87|   921774|  6.145e+06|       178|        3|  307200|       yes|        -|         -|          -|           -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+---------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 8 -> 512   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=58           |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register       | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL           | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER           | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER         | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR         | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | input_image_1  | 0x10   | 32    | W      | Data signal of input_image       |                                                                                    |
| s_axi_control | input_image_2  | 0x14   | 32    | W      | Data signal of input_image       |                                                                                    |
| s_axi_control | output_image_1 | 0x1c   | 32    | W      | Data signal of output_image      |                                                                                    |
| s_axi_control | output_image_2 | 0x20   | 32    | W      | Data signal of output_image      |                                                                                    |
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------------+
| Argument     | Direction | Datatype       |
+--------------+-----------+----------------+
| input_image  | inout     | unsigned char* |
| output_image | inout     | unsigned char* |
+--------------+-----------+----------------+

* SW-to-HW Mapping
+--------------+---------------+-----------+----------+------------------------------------------+
| Argument     | HW Interface  | HW Type   | HW Usage | HW Info                                  |
+--------------+---------------+-----------+----------+------------------------------------------+
| input_image  | m_axi_gmem    | interface |          | channel=0                                |
| input_image  | s_axi_control | register  | offset   | name=input_image_1 offset=0x10 range=32  |
| input_image  | s_axi_control | register  | offset   | name=input_image_2 offset=0x14 range=32  |
| output_image | m_axi_gmem    | interface |          | channel=0                                |
| output_image | s_axi_control | register  | offset   | name=output_image_1 offset=0x1c range=32 |
| output_image | s_axi_control | register  | offset   | name=output_image_2 offset=0x20 range=32 |
+--------------+---------------+-----------+----------+------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | write     | 4800   | 512   |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+--------------+-----------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------+
| HW Interface | Variable     | Access Location                                     | Direction | Burst Status | Length | Loop            | Loop Location                                       |
+--------------+--------------+-----------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------+
| m_axi_gmem   | input_image  | ../EdgedetectBaseline_host/src/edgedetect.cpp:15:31 | read      | Inferred     | 921600 | VITIS_LOOP_10_1 | ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22 |
| m_axi_gmem   | input_image  | ../EdgedetectBaseline_host/src/edgedetect.cpp:16:31 | read      | Inferred     | 921600 | VITIS_LOOP_10_1 | ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22 |
| m_axi_gmem   | input_image  | ../EdgedetectBaseline_host/src/edgedetect.cpp:17:31 | read      | Inferred     | 921600 | VITIS_LOOP_10_1 | ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22 |
| m_axi_gmem   | output_image | ../EdgedetectBaseline_host/src/edgedetect.cpp:21:39 | write     | Widened      | 4800   | VITIS_LOOP_13_2 | ../EdgedetectBaseline_host/src/edgedetect.cpp:13:26 |
| m_axi_gmem   | output_image | ../EdgedetectBaseline_host/src/edgedetect.cpp:21:39 | write     | Inferred     | 307200 | VITIS_LOOP_10_1 | ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22 |
+--------------+--------------+-----------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+---------------+-----------+-----------+---------+
| Name                                | DSP | Pragma | Variable      | Op        | Impl      | Latency |
+-------------------------------------+-----+--------+---------------+-----------+-----------+---------+
| + edgedetect                        | 14  |        |               |           |           |         |
|   select_ln10_fu_390_p3             |     |        | select_ln10   | select    | auto_sel  | 0       |
|   select_ln10_1_fu_589_p3           |     |        | select_ln10_1 | select    | auto_sel  | 0       |
|   select_ln10_2_fu_991_p3           |     |        | select_ln10_2 | select    | auto_sel  | 0       |
|   i_fu_398_p3                       |     |        | i             | select    | auto_sel  | 0       |
|   empty_22_fu_426_p2                |     |        | empty_22      | sub       | fabric    | 0       |
|   add_ln15_fu_460_p2                |     |        | add_ln15      | add       | fabric    | 0       |
|   add_ln15_1_fu_466_p2              |     |        | add_ln15_1    | add       | fabric    | 0       |
|   lshr_ln15_fu_675_p2               |     |        | lshr_ln15     | lshr      | auto_pipe | 0       |
|   add_ln15_2_fu_545_p2              |     |        | add_ln15_2    | add       | fabric    | 0       |
|   lshr_ln15_1_fu_695_p2             |     |        | lshr_ln15_1   | lshr      | auto_pipe | 0       |
|   add_ln15_3_fu_564_p2              |     |        | add_ln15_3    | add       | fabric    | 0       |
|   lshr_ln15_2_fu_719_p2             |     |        | lshr_ln15_2   | lshr      | auto_pipe | 0       |
|   jj_fu_486_p2                      |     |        | jj            | add       | fabric    | 0       |
|   sitodp_32ns_64_5_no_dsp_1_U5      |     |        | conv          | sitodp    | auto      | 4       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U4  | 11  |        | mul           | dmul      | maxdsp    | 6       |
|   sitodp_32ns_64_5_no_dsp_1_U5      |     |        | conv1         | sitodp    | auto      | 4       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U4  | 11  |        | mul1          | dmul      | maxdsp    | 6       |
|   dadd_64ns_64ns_64_8_full_dsp_1_U3 | 3   |        | add           | dadd      | fulldsp   | 7       |
|   sitodp_32ns_64_5_no_dsp_1_U5      |     |        | conv2         | sitodp    | auto      | 4       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U4  | 11  |        | mul2          | dmul      | maxdsp    | 6       |
|   dadd_64ns_64ns_64_8_full_dsp_1_U3 | 3   |        | add1          | dadd      | fulldsp   | 7       |
|   fptrunc_64ns_32_2_no_dsp_1_U1     |     |        | gray          | fptrunc   | auto      | 1       |
|   fpext_32ns_64_2_no_dsp_1_U2       |     |        | dc            | fpext     | auto      | 1       |
|   icmp_ln18_fu_781_p2               |     |        | icmp_ln18     | setlt     | auto      | 0       |
|   icmp_ln24_fu_786_p2               |     |        | icmp_ln24     | setgt     | auto      | 0       |
|   add_ln36_fu_813_p2                |     |        | add_ln36      | add       | fabric    | 0       |
|   xs_sign_2_fu_841_p2               |     |        | xs_sign_2     | and       | auto      | 0       |
|   xs_exp_2_fu_846_p3                |     |        | xs_exp_2      | select    | auto_sel  | 0       |
|   xs_sig_2_fu_852_p3                |     |        | xs_sig_2      | select    | auto_sel  | 0       |
|   xor_ln39_fu_858_p2                |     |        | xor_ln39      | xor       | auto      | 0       |
|   xs_sig_3_fu_864_p2                |     |        | xs_sig_3      | and       | auto      | 0       |
|   xor_ln18_fu_884_p2                |     |        | xor_ln18      | xor       | auto      | 0       |
|   and_ln24_fu_890_p2                |     |        | and_ln24      | and       | auto      | 0       |
|   or_ln24_fu_896_p2                 |     |        | or_ln24       | or        | auto      | 0       |
|   xor_ln24_fu_902_p2                |     |        | xor_ln24      | xor       | auto      | 0       |
|   icmp_ln19_fu_908_p2               |     |        | icmp_ln19     | setne     | auto      | 0       |
|   icmp_ln19_1_fu_913_p2             |     |        | icmp_ln19_1   | setne     | auto      | 0       |
|   or_ln19_fu_918_p2                 |     |        | or_ln19       | or        | auto      | 0       |
|   and_ln19_fu_924_p2                |     |        | and_ln19      | and       | auto      | 0       |
|   and_ln19_1_fu_929_p2              |     |        | and_ln19_1    | and       | auto      | 0       |
|   sparsemux_9_3_64_1_1_U6           |     |        | dc_1          | sparsemux | auto      | 0       |
|   add_ln486_fu_1034_p2              |     |        | add_ln486     | add       | fabric    | 0       |
|   sub_ln71_fu_1048_p2               |     |        | sub_ln71      | sub       | fabric    | 0       |
|   select_ln71_fu_1058_p3            |     |        | select_ln71   | select    | auto_sel  | 0       |
|   lshr_ln71_fu_1074_p2              |     |        | lshr_ln71     | lshr      | auto_pipe | 0       |
|   shl_ln71_fu_1080_p2               |     |        | shl_ln71      | shl       | auto_pipe | 0       |
|   icmp_ln21_fu_611_p2               |     |        | icmp_ln21     | seteq     | auto      | 0       |
|   select_ln71_1_fu_1106_p3          |     |        | select_ln71_1 | select    | auto_sel  | 0       |
|   add_ln10_1_fu_617_p2              |     |        | add_ln10_1    | add       | fabric    | 0       |
|   j_fu_626_p2                       |     |        | j             | add       | fabric    | 0       |
|   select_ln21_fu_1140_p3            |     |        | select_ln21   | select    | auto_sel  | 0       |
|   icmp_ln13_fu_632_p2               |     |        | icmp_ln13     | seteq     | auto      | 0       |
|   add_ln10_fu_492_p2                |     |        | add_ln10      | add       | fabric    | 0       |
|   icmp_ln10_fu_638_p2               |     |        | icmp_ln10     | seteq     | auto      | 0       |
+-------------------------------------+-----+--------+---------------+-----------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable   | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |            |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+
| + edgedetect      |           |           | 60   | 0    |        |            |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |            |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 58   |      |        |            |      |         |                  |
|   mask_table_U    | rom_1p    |           | 2    |      |        | mask_table | auto | 1       | 52, 64, 1        |
+-------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

