Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan  2 16:54:14 2022
| Host         : XeonE3 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file xsdr_design_1_wrapper_control_sets_placed.rpt
| Design       : xsdr_design_1_wrapper
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      4 |            4 |
|      5 |            4 |
|      8 |            2 |
|     12 |            1 |
|     14 |           20 |
|    16+ |           37 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             306 |           79 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            2359 |          524 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              86 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                               Enable Signal                                                                                              |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xsdr_design_1_i/clk_wiz_1/inst/clk_out1 | xsdr_design_1_i/CyFX3_0/inst/r_fx3_a                                                                                                                                                                     |                                                                                                                                           |                1 |              1 |
|  xsdr_design_1_i/clk_wiz_1/inst/clk_out1 | xsdr_design_1_i/CyFX3_0/inst/r_fx3_sloe                                                                                                                                                                  | xsdr_design_1_i/CyFX3_0/inst/r_fx3_slcs0                                                                                                  |                1 |              1 |
|  xsdr_design_1_i/clk_wiz_1/inst/clk_out1 | xsdr_design_1_i/CyFX3_0/inst/r_fx3_slrd                                                                                                                                                                  | xsdr_design_1_i/CyFX3_0/inst/r_fx3_slcs0                                                                                                  |                1 |              1 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/op_rate_cnt                                                                                                                        | xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/__6/i__n_0                                                          |                1 |              4 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr                                                                                                    | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_cnt                                          |                1 |              4 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/op_rate_cnt                                                                                                                        | xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/__6/i__n_0                                                          |                1 |              4 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr                                                                                                    | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/base_cnt                                          |                1 |              4 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_nd_out_dly/E[0]                                                                  | xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/__2/i__n_0                                                          |                1 |              5 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_nd_out_dly/E[0]                                                                  | xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/__2/i__n_0                                                          |                1 |              5 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr                                                                                                    | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr[4]_i_1_n_0 |                1 |              5 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr                                                                                                    | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr[4]_i_1_n_0 |                2 |              5 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr                                                                                                    | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/__4/i__n_0                                        |                3 |              8 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr                                                                                                    | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/__4/i__n_0                                        |                2 |              8 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                            |                                                                                                                                           |                3 |             12 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out                    |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_mem_allign/mem_out_reg |                                                                                                                                           |                2 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_mem_allign/mem_out_reg |                                                                                                                                           |                2 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.i_mem_a/p_1_out                            |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out                    |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/p_1_out                            |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out                    |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.i_mem_a/p_1_out                            |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out                    |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/p_1_out                            |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out                    |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out                            |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out                            |                                                                                                                                           |                5 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out                    |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_mem_allign/mem_out_reg |                                                                                                                                           |                2 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out                            |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_mem_allign/mem_out_reg |                                                                                                                                           |                3 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out                    |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out                    |                                                                                                                                           |                4 |             14 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out                            |                                                                                                                                           |                5 |             14 |
|  xsdr_design_1_i/clk_wiz_1/inst/clk_out1 | xsdr_design_1_i/CyFX3_0/inst/r_rd_count                                                                                                                                                                  | xsdr_design_1_i/CyFX3_0/inst/r_rd_count[15]_i_1_n_0                                                                                       |                5 |             16 |
|  xsdr_design_1_i/clk_wiz_1/inst/clk_out1 | xsdr_design_1_i/CyFX3_0/inst/r_wr_count                                                                                                                                                                  | xsdr_design_1_i/CyFX3_0/inst/r_wr_count[15]_i_1_n_0                                                                                       |                5 |             16 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/xsdr_ctrl_0/inst/r_rd_count[15]_i_1_n_0                                                                                                                                                  |                                                                                                                                           |                3 |             16 |
|  xsdr_design_1_i/clk_wiz_1/inst/clk_out1 | xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            |                                                                                                                                           |                3 |             18 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/data_in_3                                                                                                                          |                                                                                                                                           |               10 |             24 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/data_in_3                                                                                                                          |                                                                                                                                           |               11 |             24 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in[23]_i_1_n_0                                                                                              |                                                                                                                                           |                6 |             24 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/xsdr_ctrl_0/inst/r_phi_inc[23]_i_1_n_0                                                                                                                                                   |                                                                                                                                           |                4 |             24 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/we_ce        |                                                                                                                                           |                4 |             28 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                  |                                                                                                                                           |                4 |             28 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/we_ce        |                                                                                                                                           |                4 |             28 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_0                            |                                                                                                                                           |                6 |             28 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_0                            |                                                                                                                                           |                8 |             28 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                 |                                                                                                                                           |                4 |             28 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/we_ce        |                                                                                                                                           |                4 |             28 |
|  xsdr_design_1_i/clk_wiz_1/inst/clk_out1 | xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_7_out                                                                                         |                                                                                                                                           |                6 |             28 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                 |                                                                                                                                           |                4 |             28 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                  |                                                                                                                                           |                4 |             28 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[1].g_wrap_buff.i_data_wrap_buff/i_phase_mem/we_ce        |                                                                                                                                           |                4 |             28 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/m_axis_data_tdata_int                                                        |                                                                                                                                           |                5 |             32 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/m_axis_data_tdata_int                                                        |                                                                                                                                           |                6 |             32 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/xsdr_ctrl_0/inst/r_ctrl_fifo_data[31]_i_1_n_0                                                                                                                                            |                                                                                                                                           |                4 |             32 |
|  xsdr_design_1_i/clk_wiz_1/inst/clk_out1 | xsdr_design_1_i/CyFX3_0/inst/r_rd_data                                                                                                                                                                   |                                                                                                                                           |                9 |             32 |
|  xsdr_design_1_i/clk_wiz_1/inst/clk_out1 | xsdr_design_1_i/CyFX3_0/inst/r_wr_data                                                                                                                                                                   |                                                                                                                                           |               14 |             32 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/m_axis_data_tvalid                                                                                               |                                                                                                                                           |                5 |             32 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/iq32_to_fifo32_0/inst/r_iq_data[31]_i_1_n_0                                                                                                                                              |                                                                                                                                           |               10 |             32 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/iq32_to_fifo32_0/inst/r_q_data[31]_i_1_n_0                                                                                                                                               |                                                                                                                                           |                6 |             32 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/mem_reg_ce                                  |                                                                                                                                           |                5 |             34 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/mem_reg_ce                                  |                                                                                                                                           |                5 |             34 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_18_out                                                                                        |                                                                                                                                           |               10 |             42 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0              |                                                                                                                                           |                4 |             56 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].g_others.i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0              |                                                                                                                                           |                4 |             56 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_1/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_split_accum[0].gen_sum_struct.addsub_reg               |                                                                                                                                           |               15 |             68 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/cic_compiler_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_split_accum[0].gen_sum_struct.addsub_reg               |                                                                                                                                           |               13 |             68 |
|  xsdr_design_1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                          |                                                                                                                                           |               29 |            108 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                          |                                                                                                                                           |               50 |            198 |
|  xsdr_design_1_i/clk_wiz_0/inst/clk_out2 | xsdr_design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                    |                                                                                                                                           |              341 |           1622 |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


