#Build: Fabric Compiler 2021.4-SP1.2, Build 96435, May 30 04:40 2022
#Install: J:\PDS_2021.4\pango\PDS_2021.4-SP1.2\bin
#Application name: pds_shell.exe
#OS: Windows 7sp1 6.1.7601
#Hostname: USER-20180123QP
Generated by Fabric Compiler (version 2021.4-SP1.2 build 96435) at Wed Jul  6 13:52:38 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file J:/pds/ip_1port_ram/prj/testparam.txt cannot open.
Building architecture floorplan logic view.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf
Constraint check start.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -BUS_KEEPER NONE
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -BUS_KEEPER NONE successfully.
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS15 -BUS_KEEPER NONE
Executing : def_port sys_rst_n -LOC F2 -VCCIO 1.5 -IOSTANDARD LVCMOS15 -BUS_KEEPER NONE successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Executing : apply_constraint -f J:/pds/ip_1port_ram/prj/device_map/ip_1port_ram.pcf successfully.
I: Column Clock Check close.

Placement started.
Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Wirelength after clock region placement is 3352.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_106.
Pre global placement takes 4.40 sec.

Global placement started.
Run super clustering :
	Initial slack 13999.
	3 iterations finished.
	Final slack 15945.
Super clustering done.
Design Utilization : 4%.
Wirelength after global placement is 4310.
Global placement takes 0.58 sec.

Post global placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_237.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_104.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 5647.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 13999.
	3 iterations finished.
	Final slack 15945.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 4779.
Post global placement takes 0.67 sec.

Legalization started.
Wirelength after legalization is 5377.
Legalization takes 0.06 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 17080.
Wirelength after replication placement is 5377.
Legalized cost 17080.000000.
The detailed placement ends at 0th iteration.
Wirelength after detailed placement is 5377.
Timing-driven detailed placement takes 0.17 sec.

Worst slack is 17080, TNS after placement is 0.
Placement done.
Total placement takes 6.32 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Building routing graph takes 1.03 sec.
Worst slack is 17080, TNS before global route is 0.
Processing design graph takes 0.22 sec.
Total memory for routing:
	47.394939 M.
Total nets for routing : 950.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 132 nets, it takes 0.02 sec.
Unrouted nets 274 at the end of iteration 0.
Unrouted nets 115 at the end of iteration 1.
Unrouted nets 64 at the end of iteration 2.
Unrouted nets 40 at the end of iteration 3.
Unrouted nets 16 at the end of iteration 4.
Unrouted nets 9 at the end of iteration 5.
Unrouted nets 3 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 0 at the end of iteration 28.
Global Routing step 2 processed 359 nets, it takes 2.36 sec.
Unrouted nets 1 at the end of iteration 0.
Unrouted nets 1 at the end of iteration 1.
Unrouted nets 1 at the end of iteration 2.
Unrouted nets 1 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 3 processed 18 nets, it takes 0.03 sec.
Global routing takes 2.42 sec.
Total 977 subnets.
    forward max bucket size 18521 , backward 49.
        Unrouted nets 420 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.390002 sec.
    forward max bucket size 18513 , backward 101.
        Unrouted nets 301 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.390003 sec.
    forward max bucket size 79 , backward 63.
        Unrouted nets 220 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.093601 sec.
    forward max bucket size 41 , backward 58.
        Unrouted nets 197 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.062400 sec.
    forward max bucket size 45 , backward 114.
        Unrouted nets 135 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046800 sec.
    forward max bucket size 22 , backward 156.
        Unrouted nets 114 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031200 sec.
    forward max bucket size 29 , backward 144.
        Unrouted nets 92 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031200 sec.
    forward max bucket size 24 , backward 41.
        Unrouted nets 59 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015600 sec.
    forward max bucket size 30 , backward 19.
        Unrouted nets 44 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015600 sec.
    forward max bucket size 25 , backward 25.
        Unrouted nets 22 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015600 sec.
    forward max bucket size 16 , backward 19.
        Unrouted nets 10 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 26.
        Unrouted nets 8 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015600 sec.
    forward max bucket size 14 , backward 17.
        Unrouted nets 6 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 25.
        Unrouted nets 7 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 42.
        Unrouted nets 6 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 41.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 45.
        Unrouted nets 3 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015600 sec.
    forward max bucket size 8 , backward 10.
        Unrouted nets 3 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 15.
        Unrouted nets 2 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 10.
        Unrouted nets 2 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 12.
        Unrouted nets 0 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015600 sec.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_3/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 1.15 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.12 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 651.
Incremental timing analysis takes 0.09 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.50 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.30 sec.
Used srb routing arc is 7615.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 5.93 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 2        | 6             | 34                  
| Use of CLMA              | 165      | 3274          | 6                   
|   FF                     | 423      | 19644         | 3                   
|   LUT                    | 433      | 13096         | 4                   
|   LUT-FF pairs           | 255      | 13096         | 2                   
| Use of CLMS              | 57       | 1110          | 6                   
|   FF                     | 158      | 6660          | 3                   
|   LUT                    | 157      | 4440          | 4                   
|   LUT-FF pairs           | 103      | 4440          | 3                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 3.5      | 48            | 8                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 25       | 240           | 11                  
|   IOBD                   | 15       | 120           | 13                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 9        | 114           | 8                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 25       | 240           | 11                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 1        | 4             | 25                  
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:05s)
Design 'ip_1port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:17s)
Action pnr: Real time elapsed is 21.000 sec
Action pnr: CPU time elapsed is 19.001 sec
Action pnr: Process CPU time elapsed is 19.001 sec
Current time: Wed Jul  6 13:52:57 2022
Action pnr: Peak memory pool usage is 485,597,184 bytes
