// Seed: 1052607574
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  inout id_1;
  assign id_3 = id_1[1'd0];
  type_0 id_3 (
      .id_0(id_2),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_4 || id_4),
      .id_4(id_1),
      .id_5(id_1)
  );
  genvar id_5;
  assign id_1 = id_2;
  logic id_6;
  assign id_3 = ~1'b0;
  assign id_5 = 1;
endmodule
