M_input_inc
{
  STRUCT inc_spec_USCM_input
  {
      int tx_uscm;
      int ty_uscm;
      string port_name_uscm;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };

  STRUCT inc_spec_USCM_input inc_USCM_input_spec[] = 
  {
   //tx_uscm   ty      port_name_uscm           port_name_con              device_name_con      tx_con  ty_con
      {16,    26,    "CLK_INA[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    18,    42},
      {16,    26,    "CLK_INA[1]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    18,    42},
      {16,    26,    "CLK_INA[2]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    18,    42},
      {16,    26,    "CLK_INA[3]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    18,    42},
      {16,    26,    "CLK_INA[4]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    18,    42},
      {16,    26,    "CLK_INA[5]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    18,    42},
      {16,    26,    "CLK_INA[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    18,    42},
      {16,    26,    "CLK_INA[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    18,    42},
      {16,    26,    "CLK_INA[8]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    18,    47},
      {16,    26,    "CLK_INA[9]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    18,    47},
      {16,    26,    "CLK_INA[10]",   "CLK_PREGM_OUT[2]",    "PLL_TILE",    18,    47},
      {16,    26,    "CLK_INA[11]",   "CLK_PREGM_OUT[3]",    "PLL_TILE",    18,    47},
      {16,    26,    "CLK_INA[12]",   "CLK_PREGM_OUT[4]",    "PLL_TILE",    18,    47},
      {16,    26,    "CLK_INA[13]",   "CLK_PREGM_OUT[5]",    "PLL_TILE",    18,    47},
      {16,    26,    "CLK_INA[14]",   "CLK_PREGM_OUT[6]",    "PLL_TILE",    18,    47},
      {16,    26,    "CLK_INA[15]",   "CLK_PREGM_OUT[7]",    "PLL_TILE",    18,    47},
      {16,    26,    "CLK_INB[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    18,    11},
      {16,    26,    "CLK_INB[1]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    18,    11},
      {16,    26,    "CLK_INB[2]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    18,    11},
      {16,    26,    "CLK_INB[3]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    18,    11},
      {16,    26,    "CLK_INB[4]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    18,    11},
      {16,    26,    "CLK_INB[5]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    18,    11},
      {16,    26,    "CLK_INB[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    18,    11},
      {16,    26,    "CLK_INB[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    18,    11},
      {16,    26,    "CLK_INB[8]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    18,    16},
      {16,    26,    "CLK_INB[9]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    18,    16},
      {16,    26,    "CLK_INB[10]",   "CLK_PREGM_OUT[2]",    "PLL_TILE",    18,    16},
      {16,    26,    "CLK_INB[11]",   "CLK_PREGM_OUT[3]",    "PLL_TILE",    18,    16},
      {16,    26,    "CLK_INB[12]",   "CLK_PREGM_OUT[4]",    "PLL_TILE",    18,    16},
      {16,    26,    "CLK_INB[13]",   "CLK_PREGM_OUT[5]",    "PLL_TILE",    18,    16},
      {16,    26,    "CLK_INB[14]",   "CLK_PREGM_OUT[6]",    "PLL_TILE",    18,    16},
      {16,    26,    "CLK_INB[15]",   "CLK_PREGM_OUT[7]",    "PLL_TILE",    18,    16},
      {16,    31,    "CLK_INA[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    18,    42},
      {16,    31,    "CLK_INA[1]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    18,    42},
      {16,    31,    "CLK_INA[2]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    18,    42},
      {16,    31,    "CLK_INA[3]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    18,    42},
      {16,    31,    "CLK_INA[4]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    18,    42},
      {16,    31,    "CLK_INA[5]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    18,    42},
      {16,    31,    "CLK_INA[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    18,    42},
      {16,    31,    "CLK_INA[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    18,    42},
      {16,    31,    "CLK_INA[8]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    18,    47},
      {16,    31,    "CLK_INA[9]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    18,    47},
      {16,    31,    "CLK_INA[10]",   "CLK_PREGM_OUT[2]",    "PLL_TILE",    18,    47},
      {16,    31,    "CLK_INA[11]",   "CLK_PREGM_OUT[3]",    "PLL_TILE",    18,    47},
      {16,    31,    "CLK_INA[12]",   "CLK_PREGM_OUT[4]",    "PLL_TILE",    18,    47},
      {16,    31,    "CLK_INA[13]",   "CLK_PREGM_OUT[5]",    "PLL_TILE",    18,    47},
      {16,    31,    "CLK_INA[14]",   "CLK_PREGM_OUT[6]",    "PLL_TILE",    18,    47},
      {16,    31,    "CLK_INA[15]",   "CLK_PREGM_OUT[7]",    "PLL_TILE",    18,    47},
      {16,    31,    "CLK_INB[0]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    18,    11},
      {16,    31,    "CLK_INB[1]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    18,    11},
      {16,    31,    "CLK_INB[2]",    "CLK_PREGM_OUT[2]",    "PLL_TILE",    18,    11},
      {16,    31,    "CLK_INB[3]",    "CLK_PREGM_OUT[3]",    "PLL_TILE",    18,    11},
      {16,    31,    "CLK_INB[4]",    "CLK_PREGM_OUT[4]",    "PLL_TILE",    18,    11},
      {16,    31,    "CLK_INB[5]",    "CLK_PREGM_OUT[5]",    "PLL_TILE",    18,    11},
      {16,    31,    "CLK_INB[6]",    "CLK_PREGM_OUT[6]",    "PLL_TILE",    18,    11},
      {16,    31,    "CLK_INB[7]",    "CLK_PREGM_OUT[7]",    "PLL_TILE",    18,    11},
      {16,    31,    "CLK_INB[8]",    "CLK_PREGM_OUT[0]",    "PLL_TILE",    18,    16},
      {16,    31,    "CLK_INB[9]",    "CLK_PREGM_OUT[1]",    "PLL_TILE",    18,    16},
      {16,    31,    "CLK_INB[10]",   "CLK_PREGM_OUT[2]",    "PLL_TILE",    18,    16},
      {16,    31,    "CLK_INB[11]",   "CLK_PREGM_OUT[3]",    "PLL_TILE",    18,    16},
      {16,    31,    "CLK_INB[12]",   "CLK_PREGM_OUT[4]",    "PLL_TILE",    18,    16},
      {16,    31,    "CLK_INB[13]",   "CLK_PREGM_OUT[5]",    "PLL_TILE",    18,    16},
      {16,    31,    "CLK_INB[14]",   "CLK_PREGM_OUT[6]",    "PLL_TILE",    18,    16},
      {16,    31,    "CLK_INB[15]",   "CLK_PREGM_OUT[7]",    "PLL_TILE",    18,    16},

      {16,    26,    "CLK_9_A",          "CLK_USCM_0",    "USCM_TILE",    16,    26},
      {16,    26,    "CLK_0_B",          "CLK_USCM_9",    "USCM_TILE",    16,    26},
      {16,    31,    "CLK_9_A",          "CLK_USCM_0",    "USCM_TILE",    16,    31},
      {16,    31,    "CLK_0_B",          "CLK_USCM_9",    "USCM_TILE",    16,    31},

      {16,    26,    "CLK_OSC",          "CLK_USER_OUT",  "BLSR_TILE",    16,    31},
      {16,    31,    "CLK_OSC",          "CLK_USER_OUT",  "BLSR_TILE",    16,    31},
      
      {16,    26,    "DCI_INIT_IN",      "TIEHI",    "USCM_TILE",    16,    26},
      {16,    26,    "CLK_OSC_IN[1]",    "TIEHI",    "USCM_TILE",    16,    26},
      {16,    26,    "CLK_OSC_IN[0]",    "TIEHI",    "USCM_TILE",    16,    26},
      {16,    26,    "CLK_14_A",         "TIEHI",    "USCM_TILE",    16,    26},
      {16,    31,    "DCI_INIT_IN",      "TIEHI",    "USCM_TILE",    16,    31},
      {16,    31,    "CLK_OSC_IN[1]",    "TIEHI",    "USCM_TILE",    16,    31},
      {16,    31,    "CLK_OSC_IN[0]",    "TIEHI",    "USCM_TILE",    16,    31},
      {16,    31,    "CLK_14_A",         "TIEHI",    "USCM_TILE",    16,    31}
  };
}
