<h1 align="center">Hi ğŸ‘‹, I'm Revanth Kumar Vattikula</h1>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=revanthbz&label=Profile%20views&color=0e75b6&style=flat" alt="revanthbz" />
</p>

- ğŸ“ Graduate from **VNR Vignana Jyothi Institute of Engineering and Technology**, ECE Department  
- â¤ï¸ VLSI Enthusiast with a strong interest in **Physical Design (PD)**
- ğŸ“š Trained in PD tools and flow from **Sumedha IT**
- ğŸ”¬ Currently working on a **Systolic Array Matrix Multiplier Design**
- ğŸ§  Iâ€™m learning and building with **EDA tools, OpenROAD, and Sky130 PDK**
- ğŸ’¬ Ask me about **ASIC Design, RTL to GDSII Flow, Physical Design concepts, or Linux Scripting**
- ğŸ’¼ Portfolio: [Coming Soon]
- ğŸ”— LinkedIn: [vattikula-revanth-kumar](https://www.linkedin.com/in/vattikula-revanth-kumar)
- ğŸ“« Reach me at: revanth@example.com

---

<h3 align="center">ğŸ› ï¸ Languages and Tools</h3>

<p align="center">
  <!-- Programming Languages -->
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/c/c-original.svg" width="40" title="C"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" width="40" title="C++"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" width="40" title="Python"/>
  <img src="https://upload.wikimedia.org/wikipedia/commons/2/21/Matlab_Logo.png" width="40" title="MATLAB"/>
  <img src="https://upload.wikimedia.org/wikipedia/commons/1/19/Verilog_logo.png" width="40" title="Verilog"/>
  <img src="https://upload.wikimedia.org/wikipedia/commons/3/3b/Systemverilog_logo.png" width="40" title="SystemVerilog"/>

  <!-- Scripting -->
  <img src="https://upload.wikimedia.org/wikipedia/commons/2/20/Tcllogo.png" width="40" title="TCL"/>
  <img src="https://upload.wikimedia.org/wikipedia/commons/8/82/Unix_tcl_tcsh_shell_logo.png" width="40" title="tcsh"/>
  <img src="https://upload.wikimedia.org/wikipedia/commons/9/98/Gnu-bash-logo.svg" width="40" title="Shell Scripting"/>

  <!-- Version Control & OS -->
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/git/git-original.svg" width="40" title="Git"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linux/linux-original.svg" width="40" title="Linux"/>

  <!-- EDA Tools -->
  <img src="https://avatars.githubusercontent.com/u/66391811?s=200&v=4" width="40" title="OpenLane"/> <!-- OpenLane -->
  <img src="https://avatars.githubusercontent.com/u/34455048?s=200&v=4" width="40" title="OpenROAD"/> <!-- OpenROAD -->
  <img src="https://cdn.worldvectorlogo.com/logos/cadence.svg" width="40" title="Cadence Genus & Innovus"/>
  <img src="https://static.wikia.nocookie.net/logopedia/images/4/49/Synopsys_logo.png" width="60" title="Synopsys Custom Compiler"/>
</p>

---

<p align="center">
  âš¡ Passionate about building efficient VLSI circuits and accelerating ASIC design flows.
</p>

