/* Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os) */

/* keep =  1  */
/* top =  1  */
/* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:4" */
module main(clk, prop_neg, ctl_1, ctl_2, a, b, c, \im.reset );
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:22" */
  wire _00_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:22" */
  wire _01_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:22" */
  wire _02_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:23" */
  wire _03_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:30" */
  wire _04_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:30" */
  wire _05_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:30" */
  wire _06_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:30" */
  wire _07_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:30" */
  wire _08_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:30" */
  wire _09_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:30" */
  wire _10_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:30" */
  wire _11_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:30" */
  wire _12_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:48" */
  wire _13_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:50" */
  wire _14_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */
  wire _15_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:48" */
  wire _16_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:50" */
  wire _17_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:48" */
  wire _18_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:50" */
  wire _19_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:8" */
  wire _20_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:9" */
  wire _21_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:8" */
  wire _22_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:9" */
  wire _23_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:9" */
  input a;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:9" */
  input b;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:9" */
  input c;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:6" */
  input clk;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:8" */
  input ctl_1;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:8" */
  input ctl_2;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:9" */
  reg \im.p1_a  = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:9" */
  reg \im.p1_b  = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:9" */
  reg \im.p1_c  = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:8" */
  reg \im.p1_ctl_1  = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:8" */
  reg \im.p1_ctl_2  = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:12" */
  reg \im.p2_c  = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:11" */
  reg \im.p2_ctl_2  = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:12" */
  reg \im.p2_m  = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:14" */
  reg \im.p3_n  = 1'h0;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:4" */
  input \im.reset ;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:35" */
  wire prop;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:36" */
  output prop_neg;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:11" */
  reg s1 = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:11" */
  reg s2 = 1'h0;
  /* init = 1'h0 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:11" */
  reg s3 = 1'h0;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:10" */
  wire s_out;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:8" */
  wire \sp.m ;
  always @* if (1'h1) assert(prop);
  assign _03_ = \im.reset  == /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:23" */ 1'h1;
  assign prop = s3 == /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:35" */ \im.p3_n ;
  assign prop_neg = ! /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:36" */ prop;
  always @(posedge clk)
      s1 <= _00_;
  always @(posedge clk)
      s2 <= _01_;
  always @(posedge clk)
      s3 <= _02_;
  assign _02_ = _03_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:23" */ 1'h0 : s2;
  assign _01_ = _03_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:23" */ 1'h0 : s1;
  assign _00_ = _03_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:23" */ 1'h0 : s_out;
  assign _13_ = \im.p1_a  + /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:48" */ \im.p1_b ;
  assign _14_ = \im.p2_m  + /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:50" */ \im.p2_c ;
  assign _15_ = \im.reset  == /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */ 1'h1;
  always @(posedge clk)
      \im.p1_ctl_1  <= _07_;
  always @(posedge clk)
      \im.p1_ctl_2  <= _08_;
  always @(posedge clk)
      \im.p1_a  <= _04_;
  always @(posedge clk)
      \im.p1_b  <= _05_;
  always @(posedge clk)
      \im.p1_c  <= _06_;
  always @(posedge clk)
      \im.p2_ctl_2  <= _10_;
  always @(posedge clk)
      \im.p2_m  <= _11_;
  always @(posedge clk)
      \im.p2_c  <= _09_;
  always @(posedge clk)
      \im.p3_n  <= _12_;
  assign _12_ = _15_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */ 1'h0 : _19_;
  assign _09_ = _15_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */ 1'h0 : \im.p1_c ;
  assign _11_ = _15_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */ 1'h0 : _18_;
  assign _10_ = _15_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */ 1'h0 : \im.p1_ctl_2 ;
  assign _06_ = _15_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */ 1'h0 : c;
  assign _05_ = _15_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */ 1'h0 : b;
  assign _04_ = _15_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */ 1'h0 : a;
  assign _08_ = _15_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */ 1'h0 : ctl_2;
  assign _07_ = _15_ ? /* full_case = 32'd1 */ /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:31" */ 1'h0 : ctl_1;
  assign _16_ = \im.p1_a  - /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:48" */ \im.p1_b ;
  assign _17_ = \im.p2_m  - /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:50" */ \im.p2_c ;
  assign _18_ = \im.p1_ctl_1  ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:48" */ _13_ : _16_;
  assign _19_ = \im.p2_ctl_2  ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/impl.v:50" */ _14_ : _17_;
  assign _20_ = a + /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:8" */ b;
  assign _21_ = \sp.m  + /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:9" */ c;
  assign _22_ = a - /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:8" */ b;
  assign _23_ = \sp.m  - /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:9" */ c;
  assign \sp.m  = ctl_1 ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:8" */ _20_ : _22_;
  assign s_out = ctl_2 ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v2_eq_sdp_v2/eq_sdp_v2.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v2/spec.v:9" */ _21_ : _23_;
endmodule
