Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 12 00:41:26 2023
| Host         : james-surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.391        0.000                      0                  336        0.130        0.000                      0                  336        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.391        0.000                      0                  336        0.130        0.000                      0                  336        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/DEBOUNCE_LEFT_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.138ns (22.656%)  route 3.885ns (77.344%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.626     5.147    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  nolabel_line38/DEBOUNCE_LEFT_reg[14]/Q
                         net (fo=2, routed)           0.818     6.482    nolabel_line38/DEBOUNCE_LEFT_reg[14]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.606 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_15/O
                         net (fo=1, routed)           0.777     7.383    nolabel_line38/DEBOUNCE_LEFT[0]_i_15_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.507 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_14/O
                         net (fo=1, routed)           0.401     7.908    nolabel_line38/DEBOUNCE_LEFT[0]_i_14_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.032 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_10/O
                         net (fo=1, routed)           0.405     8.438    nolabel_line38/DEBOUNCE_LEFT[0]_i_10_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.562 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_4/O
                         net (fo=2, routed)           0.313     8.875    nolabel_line38/DEBOUNCE_LEFT[0]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.999 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_1/O
                         net (fo=36, routed)          1.171    10.170    nolabel_line38/DEBOUNCE_LEFT[0]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.507    14.848    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[32]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y60          FDRE (Setup_fdre_C_R)       -0.524    14.561    nolabel_line38/DEBOUNCE_LEFT_reg[32]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/DEBOUNCE_LEFT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.138ns (23.314%)  route 3.743ns (76.686%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.626     5.147    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  nolabel_line38/DEBOUNCE_LEFT_reg[14]/Q
                         net (fo=2, routed)           0.818     6.482    nolabel_line38/DEBOUNCE_LEFT_reg[14]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.606 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_15/O
                         net (fo=1, routed)           0.777     7.383    nolabel_line38/DEBOUNCE_LEFT[0]_i_15_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.507 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_14/O
                         net (fo=1, routed)           0.401     7.908    nolabel_line38/DEBOUNCE_LEFT[0]_i_14_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.032 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_10/O
                         net (fo=1, routed)           0.405     8.438    nolabel_line38/DEBOUNCE_LEFT[0]_i_10_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.562 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_4/O
                         net (fo=2, routed)           0.313     8.875    nolabel_line38/DEBOUNCE_LEFT[0]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.999 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_1/O
                         net (fo=36, routed)          1.029    10.028    nolabel_line38/DEBOUNCE_LEFT[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.507    14.848    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[28]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.561    nolabel_line38/DEBOUNCE_LEFT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/DEBOUNCE_LEFT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.138ns (23.314%)  route 3.743ns (76.686%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.626     5.147    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  nolabel_line38/DEBOUNCE_LEFT_reg[14]/Q
                         net (fo=2, routed)           0.818     6.482    nolabel_line38/DEBOUNCE_LEFT_reg[14]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.606 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_15/O
                         net (fo=1, routed)           0.777     7.383    nolabel_line38/DEBOUNCE_LEFT[0]_i_15_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.507 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_14/O
                         net (fo=1, routed)           0.401     7.908    nolabel_line38/DEBOUNCE_LEFT[0]_i_14_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.032 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_10/O
                         net (fo=1, routed)           0.405     8.438    nolabel_line38/DEBOUNCE_LEFT[0]_i_10_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.562 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_4/O
                         net (fo=2, routed)           0.313     8.875    nolabel_line38/DEBOUNCE_LEFT[0]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.999 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_1/O
                         net (fo=36, routed)          1.029    10.028    nolabel_line38/DEBOUNCE_LEFT[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.507    14.848    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[29]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.561    nolabel_line38/DEBOUNCE_LEFT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/DEBOUNCE_LEFT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.138ns (23.314%)  route 3.743ns (76.686%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.626     5.147    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  nolabel_line38/DEBOUNCE_LEFT_reg[14]/Q
                         net (fo=2, routed)           0.818     6.482    nolabel_line38/DEBOUNCE_LEFT_reg[14]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.606 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_15/O
                         net (fo=1, routed)           0.777     7.383    nolabel_line38/DEBOUNCE_LEFT[0]_i_15_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.507 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_14/O
                         net (fo=1, routed)           0.401     7.908    nolabel_line38/DEBOUNCE_LEFT[0]_i_14_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.032 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_10/O
                         net (fo=1, routed)           0.405     8.438    nolabel_line38/DEBOUNCE_LEFT[0]_i_10_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.562 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_4/O
                         net (fo=2, routed)           0.313     8.875    nolabel_line38/DEBOUNCE_LEFT[0]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.999 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_1/O
                         net (fo=36, routed)          1.029    10.028    nolabel_line38/DEBOUNCE_LEFT[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.507    14.848    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[30]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.561    nolabel_line38/DEBOUNCE_LEFT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/DEBOUNCE_LEFT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.138ns (23.314%)  route 3.743ns (76.686%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.626     5.147    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  nolabel_line38/DEBOUNCE_LEFT_reg[14]/Q
                         net (fo=2, routed)           0.818     6.482    nolabel_line38/DEBOUNCE_LEFT_reg[14]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.606 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_15/O
                         net (fo=1, routed)           0.777     7.383    nolabel_line38/DEBOUNCE_LEFT[0]_i_15_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.507 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_14/O
                         net (fo=1, routed)           0.401     7.908    nolabel_line38/DEBOUNCE_LEFT[0]_i_14_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.032 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_10/O
                         net (fo=1, routed)           0.405     8.438    nolabel_line38/DEBOUNCE_LEFT[0]_i_10_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.562 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_4/O
                         net (fo=2, routed)           0.313     8.875    nolabel_line38/DEBOUNCE_LEFT[0]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.999 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_1/O
                         net (fo=36, routed)          1.029    10.028    nolabel_line38/DEBOUNCE_LEFT[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.507    14.848    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[31]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.561    nolabel_line38/DEBOUNCE_LEFT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 nolabel_line38/DEBOUNCE_RIGHT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/DEBOUNCE_RIGHT_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.200ns (24.787%)  route 3.641ns (75.213%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.626     5.147    nolabel_line38/clock_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line38/DEBOUNCE_RIGHT_reg[4]/Q
                         net (fo=2, routed)           0.651     6.254    nolabel_line38/DEBOUNCE_RIGHT_reg[4]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_15/O
                         net (fo=1, routed)           0.444     6.822    nolabel_line38/DEBOUNCE_RIGHT[0]_i_15_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     6.946 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_14/O
                         net (fo=1, routed)           0.417     7.363    nolabel_line38/DEBOUNCE_RIGHT[0]_i_14_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.487 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_10/O
                         net (fo=1, routed)           0.279     7.766    nolabel_line38/DEBOUNCE_RIGHT[0]_i_10_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.890 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_4/O
                         net (fo=2, routed)           0.596     8.487    nolabel_line38/DEBOUNCE_RIGHT[0]_i_4_n_0
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.124     8.611 f  nolabel_line38/counter[2]_i_2/O
                         net (fo=4, routed)           0.428     9.038    nolabel_line38/counter[2]_i_2_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.124     9.162 r  nolabel_line38/DEBOUNCE_RIGHT[0]_i_1/O
                         net (fo=33, routed)          0.826     9.988    nolabel_line38/DEBOUNCE_RIGHT[0]_i_1_n_0
    SLICE_X1Y60          FDSE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.507    14.848    nolabel_line38/clock_IBUF_BUFG
    SLICE_X1Y60          FDSE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[20]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDSE (Setup_fdse_C_S)       -0.429    14.656    nolabel_line38/DEBOUNCE_RIGHT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 nolabel_line38/DEBOUNCE_RIGHT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/DEBOUNCE_RIGHT_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.200ns (24.787%)  route 3.641ns (75.213%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.626     5.147    nolabel_line38/clock_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line38/DEBOUNCE_RIGHT_reg[4]/Q
                         net (fo=2, routed)           0.651     6.254    nolabel_line38/DEBOUNCE_RIGHT_reg[4]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_15/O
                         net (fo=1, routed)           0.444     6.822    nolabel_line38/DEBOUNCE_RIGHT[0]_i_15_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     6.946 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_14/O
                         net (fo=1, routed)           0.417     7.363    nolabel_line38/DEBOUNCE_RIGHT[0]_i_14_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.487 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_10/O
                         net (fo=1, routed)           0.279     7.766    nolabel_line38/DEBOUNCE_RIGHT[0]_i_10_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.890 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_4/O
                         net (fo=2, routed)           0.596     8.487    nolabel_line38/DEBOUNCE_RIGHT[0]_i_4_n_0
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.124     8.611 f  nolabel_line38/counter[2]_i_2/O
                         net (fo=4, routed)           0.428     9.038    nolabel_line38/counter[2]_i_2_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.124     9.162 r  nolabel_line38/DEBOUNCE_RIGHT[0]_i_1/O
                         net (fo=33, routed)          0.826     9.988    nolabel_line38/DEBOUNCE_RIGHT[0]_i_1_n_0
    SLICE_X1Y60          FDSE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.507    14.848    nolabel_line38/clock_IBUF_BUFG
    SLICE_X1Y60          FDSE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[21]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDSE (Setup_fdse_C_S)       -0.429    14.656    nolabel_line38/DEBOUNCE_RIGHT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 nolabel_line38/DEBOUNCE_RIGHT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/DEBOUNCE_RIGHT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.200ns (24.787%)  route 3.641ns (75.213%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.626     5.147    nolabel_line38/clock_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line38/DEBOUNCE_RIGHT_reg[4]/Q
                         net (fo=2, routed)           0.651     6.254    nolabel_line38/DEBOUNCE_RIGHT_reg[4]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_15/O
                         net (fo=1, routed)           0.444     6.822    nolabel_line38/DEBOUNCE_RIGHT[0]_i_15_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     6.946 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_14/O
                         net (fo=1, routed)           0.417     7.363    nolabel_line38/DEBOUNCE_RIGHT[0]_i_14_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.487 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_10/O
                         net (fo=1, routed)           0.279     7.766    nolabel_line38/DEBOUNCE_RIGHT[0]_i_10_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.890 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_4/O
                         net (fo=2, routed)           0.596     8.487    nolabel_line38/DEBOUNCE_RIGHT[0]_i_4_n_0
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.124     8.611 f  nolabel_line38/counter[2]_i_2/O
                         net (fo=4, routed)           0.428     9.038    nolabel_line38/counter[2]_i_2_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.124     9.162 r  nolabel_line38/DEBOUNCE_RIGHT[0]_i_1/O
                         net (fo=33, routed)          0.826     9.988    nolabel_line38/DEBOUNCE_RIGHT[0]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.507    14.848    nolabel_line38/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[22]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line38/DEBOUNCE_RIGHT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 nolabel_line38/DEBOUNCE_RIGHT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/DEBOUNCE_RIGHT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.200ns (24.787%)  route 3.641ns (75.213%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.626     5.147    nolabel_line38/clock_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  nolabel_line38/DEBOUNCE_RIGHT_reg[4]/Q
                         net (fo=2, routed)           0.651     6.254    nolabel_line38/DEBOUNCE_RIGHT_reg[4]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.124     6.378 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_15/O
                         net (fo=1, routed)           0.444     6.822    nolabel_line38/DEBOUNCE_RIGHT[0]_i_15_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.124     6.946 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_14/O
                         net (fo=1, routed)           0.417     7.363    nolabel_line38/DEBOUNCE_RIGHT[0]_i_14_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.487 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_10/O
                         net (fo=1, routed)           0.279     7.766    nolabel_line38/DEBOUNCE_RIGHT[0]_i_10_n_0
    SLICE_X0Y58          LUT6 (Prop_lut6_I4_O)        0.124     7.890 f  nolabel_line38/DEBOUNCE_RIGHT[0]_i_4/O
                         net (fo=2, routed)           0.596     8.487    nolabel_line38/DEBOUNCE_RIGHT[0]_i_4_n_0
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.124     8.611 f  nolabel_line38/counter[2]_i_2/O
                         net (fo=4, routed)           0.428     9.038    nolabel_line38/counter[2]_i_2_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.124     9.162 r  nolabel_line38/DEBOUNCE_RIGHT[0]_i_1/O
                         net (fo=33, routed)          0.826     9.988    nolabel_line38/DEBOUNCE_RIGHT[0]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.507    14.848    nolabel_line38/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  nolabel_line38/DEBOUNCE_RIGHT_reg[23]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    nolabel_line38/DEBOUNCE_RIGHT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/DEBOUNCE_LEFT_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.138ns (24.062%)  route 3.591ns (75.938%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.626     5.147    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y55          FDRE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  nolabel_line38/DEBOUNCE_LEFT_reg[14]/Q
                         net (fo=2, routed)           0.818     6.482    nolabel_line38/DEBOUNCE_LEFT_reg[14]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.124     6.606 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_15/O
                         net (fo=1, routed)           0.777     7.383    nolabel_line38/DEBOUNCE_LEFT[0]_i_15_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.507 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_14/O
                         net (fo=1, routed)           0.401     7.908    nolabel_line38/DEBOUNCE_LEFT[0]_i_14_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.032 f  nolabel_line38/DEBOUNCE_LEFT[0]_i_10/O
                         net (fo=1, routed)           0.405     8.438    nolabel_line38/DEBOUNCE_LEFT[0]_i_10_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.562 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_4/O
                         net (fo=2, routed)           0.313     8.875    nolabel_line38/DEBOUNCE_LEFT[0]_i_4_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124     8.999 r  nolabel_line38/DEBOUNCE_LEFT[0]_i_1/O
                         net (fo=36, routed)          0.878     9.876    nolabel_line38/DEBOUNCE_LEFT[0]_i_1_n_0
    SLICE_X2Y58          FDSE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    nolabel_line38/clock_IBUF_BUFG
    SLICE_X2Y58          FDSE                                         r  nolabel_line38/DEBOUNCE_LEFT_reg[24]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y58          FDSE (Setup_fdse_C_S)       -0.524    14.562    nolabel_line38/DEBOUNCE_LEFT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  4.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.355ns (70.781%)  route 0.147ns (29.219%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk6p25m/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.146     1.734    clk6p25m/COUNT_reg[22]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  clk6p25m/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clk6p25m/COUNT_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.949 r  clk6p25m/COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    clk6p25m/COUNT_reg[24]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  clk6p25m/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk6p25m/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.366ns (71.408%)  route 0.147ns (28.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk6p25m/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.146     1.734    clk6p25m/COUNT_reg[22]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  clk6p25m/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clk6p25m/COUNT_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.960 r  clk6p25m/COUNT_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    clk6p25m/COUNT_reg[24]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  clk6p25m/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk6p25m/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.391ns (72.738%)  route 0.147ns (27.262%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk6p25m/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.146     1.734    clk6p25m/COUNT_reg[22]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  clk6p25m/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clk6p25m/COUNT_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.985 r  clk6p25m/COUNT_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    clk6p25m/COUNT_reg[24]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  clk6p25m/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk6p25m/COUNT_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.391ns (72.738%)  route 0.147ns (27.262%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk6p25m/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.146     1.734    clk6p25m/COUNT_reg[22]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  clk6p25m/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clk6p25m/COUNT_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.985 r  clk6p25m/COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    clk6p25m/COUNT_reg[24]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  clk6p25m/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.394ns (72.889%)  route 0.147ns (27.111%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk6p25m/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.146     1.734    clk6p25m/COUNT_reg[22]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  clk6p25m/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clk6p25m/COUNT_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clk6p25m/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clk6p25m/COUNT_reg[24]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  clk6p25m/COUNT_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    clk6p25m/COUNT_reg[28]_i_1_n_7
    SLICE_X36Y51         FDRE                                         r  clk6p25m/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk6p25m/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.405ns (73.430%)  route 0.147ns (26.570%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk6p25m/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.146     1.734    clk6p25m/COUNT_reg[22]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  clk6p25m/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clk6p25m/COUNT_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clk6p25m/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clk6p25m/COUNT_reg[24]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  clk6p25m/COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    clk6p25m/COUNT_reg[28]_i_1_n_5
    SLICE_X36Y51         FDRE                                         r  clk6p25m/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk6p25m/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line38/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/delay_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.596     1.479    nolabel_line38/clock_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  nolabel_line38/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  nolabel_line38/delay_counter_reg[0]/Q
                         net (fo=2, routed)           0.185     1.805    nolabel_line38/delay_counter_reg[0]
    SLICE_X0Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  nolabel_line38/delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.850    nolabel_line38/delay_counter[0]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.002 r  nolabel_line38/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.003    nolabel_line38/delay_counter_reg[0]_i_2_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.057 r  nolabel_line38/delay_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.057    nolabel_line38/delay_counter_reg[4]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  nolabel_line38/delay_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     1.992    nolabel_line38/clock_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  nolabel_line38/delay_counter_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    nolabel_line38/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.430ns (74.582%)  route 0.147ns (25.418%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk6p25m/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.146     1.734    clk6p25m/COUNT_reg[22]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  clk6p25m/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clk6p25m/COUNT_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clk6p25m/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clk6p25m/COUNT_reg[24]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  clk6p25m/COUNT_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    clk6p25m/COUNT_reg[28]_i_1_n_6
    SLICE_X36Y51         FDRE                                         r  clk6p25m/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.430ns (74.582%)  route 0.147ns (25.418%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk6p25m/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.146     1.734    clk6p25m/COUNT_reg[22]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  clk6p25m/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clk6p25m/COUNT_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clk6p25m/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clk6p25m/COUNT_reg[24]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  clk6p25m/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    clk6p25m/COUNT_reg[28]_i_1_n_4
    SLICE_X36Y51         FDRE                                         r  clk6p25m/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  clk6p25m/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.433ns (74.714%)  route 0.147ns (25.286%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk6p25m/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.146     1.734    clk6p25m/COUNT_reg[22]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.894 r  clk6p25m/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    clk6p25m/COUNT_reg[20]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  clk6p25m/COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    clk6p25m/COUNT_reg[24]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  clk6p25m/COUNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    clk6p25m/COUNT_reg[28]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  clk6p25m/COUNT_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    clk6p25m/COUNT_reg[32]_i_1_n_7
    SLICE_X36Y52         FDRE                                         r  clk6p25m/COUNT_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  clk6p25m/COUNT_reg[32]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk6p25m/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk6p25m/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clk6p25m/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clk6p25m/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   clk6p25m/COUNT_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   clk6p25m/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   clk6p25m/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   clk6p25m/COUNT_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   clk6p25m/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk6p25m/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk6p25m/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk6p25m/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk6p25m/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk6p25m/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk6p25m/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk6p25m/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   clk6p25m/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk6p25m/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk6p25m/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk6p25m/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk6p25m/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk6p25m/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk6p25m/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   clk6p25m/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    nolabel_line38/DEBOUNCE_LEFT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    nolabel_line38/DEBOUNCE_LEFT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    nolabel_line38/DEBOUNCE_LEFT_reg[19]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    nolabel_line38/DEBOUNCE_LEFT_reg[20]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    nolabel_line38/DEBOUNCE_LEFT_reg[21]/C



