0.6
2018.3
Dec  7 2018
00:33:28
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_alu.v,1680139232,verilog,,,,tb_alu,,,,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_alu_mux.v,1679823235,verilog,,,,tb_alu_mux,,,,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_data_path.v,1679899538,verilog,,,,tb_data_path,,,../../../../project_cpu_lab.srcs/sources_1/new,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_reg_group.v,1679822005,verilog,,,,tb_reg_group,,,,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_state_transiation.v,1680576408,verilog,,,,tb_state_transition,,,,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/alu.v,1680141424,verilog,,D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_alu.v,D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/define.v,alu,,,,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/alu_mux.v,1679822993,verilog,,D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/data_path.v,,alu_mux,,,../../../../project_cpu_lab.srcs/sources_1/new,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/data_path.v,1679829825,verilog,,D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/pc.v,,data_path,,,../../../../project_cpu_lab.srcs/sources_1/new,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/define.v,1679826274,verilog,,,,,,,,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/pc.v,1679827515,verilog,,D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/reg_group.v,,pc,,,../../../../project_cpu_lab.srcs/sources_1/new,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/reg_group.v,1679821290,verilog,,D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/register.v,,reg_group,,,../../../../project_cpu_lab.srcs/sources_1/new,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/register.v,1679818893,verilog,,D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_data_path.v,,register,,,../../../../project_cpu_lab.srcs/sources_1/new,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/state_transition.v,1680578519,verilog,,D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_state_transiation.v,,state_transition,,,,,,,,
