{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# **Introduction to NVIDIA Toolkit**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "NVIDIA's CUDA Toolkit offers a suite of command-line tools essential for developing, debugging, and optimizing GPU-accelerated applications. Below is an overview of key tools and their basic usage:"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "Add CUDA to path in Jupyter Notebook even though nvcc compiler is detected in terminal, as it is not directly detected by ipykernel."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "os.environ[\"PATH\"] += \":/usr/local/cuda/bin\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "----\n",
    "## **01 - NVIDIA CUDA Compiler (nvcc)**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Compiles CUDA source files (.cu) into executable programs or object files."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "!nvcc -o my_program my_program.cu"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "----\n",
    "## **02 - NVIDIA System Management Interface (nvidia-smi)**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Monitors and manages NVIDIA GPU devices, providing information on usage, temperature, and running processes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Tue Nov 19 13:06:17 2024       \n",
      "+-----------------------------------------------------------------------------------------+\n",
      "| NVIDIA-SMI 555.59                 Driver Version: 556.13         CUDA Version: 12.5     |\n",
      "|-----------------------------------------+------------------------+----------------------+\n",
      "| GPU  Name                 Persistence-M | Bus-Id          Disp.A | Volatile Uncorr. ECC |\n",
      "| Fan  Temp   Perf          Pwr:Usage/Cap |           Memory-Usage | GPU-Util  Compute M. |\n",
      "|                                         |                        |               MIG M. |\n",
      "|=========================================+========================+======================|\n",
      "|   0  NVIDIA GeForce RTX 3060 ...    On  |   00000000:01:00.0  On |                  N/A |\n",
      "| N/A   54C    P3             22W /   80W |     385MiB /   6144MiB |     28%      Default |\n",
      "|                                         |                        |                  N/A |\n",
      "+-----------------------------------------+------------------------+----------------------+\n",
      "                                                                                         \n",
      "+-----------------------------------------------------------------------------------------+\n",
      "| Processes:                                                                              |\n",
      "|  GPU   GI   CI        PID   Type   Process name                              GPU Memory |\n",
      "|        ID   ID                                                               Usage      |\n",
      "|=========================================================================================|\n",
      "|  No running processes found                                                             |\n",
      "+-----------------------------------------------------------------------------------------+\n"
     ]
    }
   ],
   "source": [
    "!nvidia-smi"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "----\n",
    "## **03 - CUDA Object Dump (cuobjdump)**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Purpose: Disassembles CUDA binaries to provide a human-readable representation of the machine code.\n",
    "\n",
    "Necessity: Essential for analyzing the low-level assembly code generated by the CUDA compiler, aiding in performance optimization and debugging."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Fatbin elf code:\n",
      "================\n",
      "arch = sm_52\n",
      "code version = [1,7]\n",
      "host = linux\n",
      "compile_size = 64bit\n",
      "\n",
      "Fatbin elf code:\n",
      "================\n",
      "arch = sm_52\n",
      "code version = [1,7]\n",
      "host = linux\n",
      "compile_size = 64bit\n",
      "\n",
      "Fatbin ptx code:\n",
      "================\n",
      "arch = sm_52\n",
      "code version = [8,5]\n",
      "host = linux\n",
      "compile_size = 64bit\n",
      "compressed\n",
      "ptxasOptions = \n",
      "\n",
      "//\n",
      "//\n",
      "//\n",
      "//\n",
      "//\n",
      "//\n",
      "\n",
      ".version 8.5\n",
      ".target sm_52\n",
      ".address_size 64\n",
      "\n",
      "//\n",
      "\n",
      ".visible .entry _Z9vectorAddPKfS0_Pfi(\n",
      ".param .u64 _Z9vectorAddPKfS0_Pfi_param_0,\n",
      ".param .u64 _Z9vectorAddPKfS0_Pfi_param_1,\n",
      ".param .u64 _Z9vectorAddPKfS0_Pfi_param_2,\n",
      ".param .u32 _Z9vectorAddPKfS0_Pfi_param_3\n",
      ")\n",
      "{\n",
      ".reg .pred %p<2>;\n",
      ".reg .f32 %f<4>;\n",
      ".reg .b32 %r<6>;\n",
      ".reg .b64 %rd<11>;\n",
      "\n",
      "\n",
      "ld.param.u64 %rd1, [_Z9vectorAddPKfS0_Pfi_param_0];\n",
      "ld.param.u64 %rd2, [_Z9vectorAddPKfS0_Pfi_param_1];\n",
      "ld.param.u64 %rd3, [_Z9vectorAddPKfS0_Pfi_param_2];\n",
      "ld.param.u32 %r2, [_Z9vectorAddPKfS0_Pfi_param_3];\n",
      "mov.u32 %r3, %ntid.x;\n",
      "mov.u32 %r4, %ctaid.x;\n",
      "mov.u32 %r5, %tid.x;\n",
      "mad.lo.s32 %r1, %r3, %r4, %r5;\n",
      "setp.ge.s32 %p1, %r1, %r2;\n",
      "@%p1 bra $L__BB0_2;\n",
      "\n",
      "cvta.to.global.u64 %rd4, %rd1;\n",
      "mul.wide.s32 %rd5, %r1, 4;\n",
      "add.s64 %rd6, %rd4, %rd5;\n",
      "cvta.to.global.u64 %rd7, %rd2;\n",
      "add.s64 %rd8, %rd7, %rd5;\n",
      "ld.global.f32 %f1, [%rd8];\n",
      "ld.global.f32 %f2, [%rd6];\n",
      "add.f32 %f3, %f2, %f1;\n",
      "cvta.to.global.u64 %rd9, %rd3;\n",
      "add.s64 %rd10, %rd9, %rd5;\n",
      "st.global.f32 [%rd10], %f3;\n",
      "\n",
      "$L__BB0_2:\n",
      "ret;\n",
      "\n",
      "}\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!cuobjdump --dump-ptx my_program"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "----\n",
    "## **04 - Disassemble CUDA binaries (nvdisasm)**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Purpose: Disassembles CUDA binaries to provide a human-readable representation of the machine code.\n",
    "\n",
    "Necessity: Essential for analyzing the low-level assembly code generated by the CUDA compiler, aiding in performance optimization and debugging."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\t.headerflags\t@\"EF_CUDA_TEXMODE_UNIFIED EF_CUDA_64BIT_ADDRESS EF_CUDA_SM52 EF_CUDA_VIRTUAL_SM(EF_CUDA_SM52)\"\n",
      "\t.elftype\t@\"ET_EXEC\"\n",
      "\n",
      "\n",
      "//--------------------- .nv.info                  --------------------------\n",
      "\t.section\t.nv.info,\"\",@\"SHT_CUDA_INFO\"\n",
      "\t.align\t4\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_REGCOUNT\n",
      "\t.align\t\t4\n",
      "        /*0000*/ \t.byte\t0x04, 0x2f\n",
      "        /*0002*/ \t.short\t(.L_1 - .L_0)\n",
      "\t.align\t\t4\n",
      ".L_0:\n",
      "        /*0004*/ \t.word\tindex@(_Z9vectorAddPKfS0_Pfi)\n",
      "        /*0008*/ \t.word\t0x00000008\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_FRAME_SIZE\n",
      "\t.align\t\t4\n",
      ".L_1:\n",
      "        /*000c*/ \t.byte\t0x04, 0x11\n",
      "        /*000e*/ \t.short\t(.L_3 - .L_2)\n",
      "\t.align\t\t4\n",
      ".L_2:\n",
      "        /*0010*/ \t.word\tindex@(_Z9vectorAddPKfS0_Pfi)\n",
      "        /*0014*/ \t.word\t0x00000000\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_MIN_STACK_SIZE\n",
      "\t.align\t\t4\n",
      ".L_3:\n",
      "        /*0018*/ \t.byte\t0x04, 0x12\n",
      "        /*001a*/ \t.short\t(.L_5 - .L_4)\n",
      "\t.align\t\t4\n",
      ".L_4:\n",
      "        /*001c*/ \t.word\tindex@(_Z9vectorAddPKfS0_Pfi)\n",
      "        /*0020*/ \t.word\t0x00000000\n",
      ".L_5:\n",
      "\n",
      "\n",
      "//--------------------- .nv.info._Z9vectorAddPKfS0_Pfi --------------------------\n",
      "\t.section\t.nv.info._Z9vectorAddPKfS0_Pfi,\"\",@\"SHT_CUDA_INFO\"\n",
      "\t.sectionflags\t@\"\"\n",
      "\t.align\t4\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_CUDA_API_VERSION\n",
      "\t.align\t\t4\n",
      "        /*0000*/ \t.byte\t0x04, 0x37\n",
      "        /*0002*/ \t.short\t(.L_7 - .L_6)\n",
      ".L_6:\n",
      "        /*0004*/ \t.word\t0x0000007e\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_SW2393858_WAR\n",
      "\t.align\t\t4\n",
      ".L_7:\n",
      "        /*0008*/ \t.byte\t0x01, 0x30\n",
      "\t.zero\t\t2\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_SW1850030_WAR\n",
      "\t.align\t\t4\n",
      "        /*000c*/ \t.byte\t0x01, 0x2a\n",
      "\t.zero\t\t2\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_PARAM_CBANK\n",
      "\t.align\t\t4\n",
      "        /*0010*/ \t.byte\t0x04, 0x0a\n",
      "        /*0012*/ \t.short\t(.L_9 - .L_8)\n",
      "\t.align\t\t4\n",
      ".L_8:\n",
      "        /*0014*/ \t.word\tindex@(.nv.constant0._Z9vectorAddPKfS0_Pfi)\n",
      "        /*0018*/ \t.short\t0x0140\n",
      "        /*001a*/ \t.short\t0x001c\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_CBANK_PARAM_SIZE\n",
      "\t.align\t\t4\n",
      ".L_9:\n",
      "        /*001c*/ \t.byte\t0x03, 0x19\n",
      "        /*001e*/ \t.short\t0x001c\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_KPARAM_INFO\n",
      "\t.align\t\t4\n",
      "        /*0020*/ \t.byte\t0x04, 0x17\n",
      "        /*0022*/ \t.short\t(.L_11 - .L_10)\n",
      ".L_10:\n",
      "        /*0024*/ \t.word\t0x00000000\n",
      "        /*0028*/ \t.short\t0x0003\n",
      "        /*002a*/ \t.short\t0x0018\n",
      "        /*002c*/ \t.byte\t0x00, 0xf0, 0x11, 0x00\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_KPARAM_INFO\n",
      "\t.align\t\t4\n",
      ".L_11:\n",
      "        /*0030*/ \t.byte\t0x04, 0x17\n",
      "        /*0032*/ \t.short\t(.L_13 - .L_12)\n",
      ".L_12:\n",
      "        /*0034*/ \t.word\t0x00000000\n",
      "        /*0038*/ \t.short\t0x0002\n",
      "        /*003a*/ \t.short\t0x0010\n",
      "        /*003c*/ \t.byte\t0x00, 0xf0, 0x21, 0x00\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_KPARAM_INFO\n",
      "\t.align\t\t4\n",
      ".L_13:\n",
      "        /*0040*/ \t.byte\t0x04, 0x17\n",
      "        /*0042*/ \t.short\t(.L_15 - .L_14)\n",
      ".L_14:\n",
      "        /*0044*/ \t.word\t0x00000000\n",
      "        /*0048*/ \t.short\t0x0001\n",
      "        /*004a*/ \t.short\t0x0008\n",
      "        /*004c*/ \t.byte\t0x00, 0xf0, 0x21, 0x00\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_KPARAM_INFO\n",
      "\t.align\t\t4\n",
      ".L_15:\n",
      "        /*0050*/ \t.byte\t0x04, 0x17\n",
      "        /*0052*/ \t.short\t(.L_17 - .L_16)\n",
      ".L_16:\n",
      "        /*0054*/ \t.word\t0x00000000\n",
      "        /*0058*/ \t.short\t0x0000\n",
      "        /*005a*/ \t.short\t0x0000\n",
      "        /*005c*/ \t.byte\t0x00, 0xf0, 0x21, 0x00\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_MAXREG_COUNT\n",
      "\t.align\t\t4\n",
      ".L_17:\n",
      "        /*0060*/ \t.byte\t0x03, 0x1b\n",
      "        /*0062*/ \t.short\t0x00ff\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_S2RCTAID_INSTR_OFFSETS\n",
      "\t.align\t\t4\n",
      "        /*0064*/ \t.byte\t0x04, 0x1d\n",
      "        /*0066*/ \t.short\t(.L_19 - .L_18)\n",
      "\n",
      "\n",
      "\t//   ....[0]....\n",
      ".L_18:\n",
      "        /*0068*/ \t.word\t0x00000010\n",
      "\n",
      "\n",
      "\t//----- nvinfo : EIATTR_EXIT_INSTR_OFFSETS\n",
      "\t.align\t\t4\n",
      ".L_19:\n",
      "        /*006c*/ \t.byte\t0x04, 0x1c\n",
      "        /*006e*/ \t.short\t(.L_21 - .L_20)\n",
      "\n",
      "\n",
      "\t//   ....[0]....\n",
      ".L_20:\n",
      "        /*0070*/ \t.word\t0x00000058\n",
      "\n",
      "\n",
      "\t//   ....[1]....\n",
      "        /*0074*/ \t.word\t0x000000f0\n",
      ".L_21:\n",
      "\n",
      "\n",
      "//--------------------- .nv.callgraph             --------------------------\n",
      "\t.section\t.nv.callgraph,\"\",@\"SHT_CUDA_CALLGRAPH\"\n",
      "\t.align\t4\n",
      "\t.sectionentsize\t8\n",
      "\t.align\t\t4\n",
      "        /*0000*/ \t.word\t0x00000000\n",
      "\t.align\t\t4\n",
      "        /*0004*/ \t.word\t0xffffffff\n",
      "\t.align\t\t4\n",
      "        /*0008*/ \t.word\t0x00000000\n",
      "\t.align\t\t4\n",
      "        /*000c*/ \t.word\t0xfffffffe\n",
      "\t.align\t\t4\n",
      "        /*0010*/ \t.word\t0x00000000\n",
      "\t.align\t\t4\n",
      "        /*0014*/ \t.word\t0xfffffffd\n",
      "\t.align\t\t4\n",
      "        /*0018*/ \t.word\t0x00000000\n",
      "\t.align\t\t4\n",
      "        /*001c*/ \t.word\t0xfffffffc\n",
      "\n",
      "\n",
      "//--------------------- .nv.rel.action            --------------------------\n",
      "\t.section\t.nv.rel.action,\"\",@\"SHT_CUDA_RELOCINFO\"\n",
      "\t.align\t8\n",
      "\t.sectionentsize\t8\n",
      "        /*0000*/ \t.byte\t0x73, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x11, 0x25, 0x00, 0x05, 0x36\n",
      "\n",
      "\n",
      "//--------------------- .nv.constant0._Z9vectorAddPKfS0_Pfi --------------------------\n",
      "\t.section\t.nv.constant0._Z9vectorAddPKfS0_Pfi,\"a\",@progbits\n",
      "\t.sectionflags\t@\"\"\n",
      "\t.align\t4\n",
      ".nv.constant0._Z9vectorAddPKfS0_Pfi:\n",
      "\t.zero\t\t348\n",
      "\n",
      "\n",
      "//--------------------- .text._Z9vectorAddPKfS0_Pfi --------------------------\n",
      "\t.section\t.text._Z9vectorAddPKfS0_Pfi,\"ax\",@progbits\n",
      "\t.sectioninfo\t@\"SHI_REGISTERS=8\"\n",
      "\t.align\t32\n",
      "        .global         _Z9vectorAddPKfS0_Pfi\n",
      "        .type           _Z9vectorAddPKfS0_Pfi,@function\n",
      "        .size           _Z9vectorAddPKfS0_Pfi,(.L_x_1 - _Z9vectorAddPKfS0_Pfi)\n",
      "        .other          _Z9vectorAddPKfS0_Pfi,@\"STO_CUDA_ENTRY STV_DEFAULT\"\n",
      "_Z9vectorAddPKfS0_Pfi:\n",
      ".text._Z9vectorAddPKfS0_Pfi:\n",
      "        /*0008*/                   MOV R1, c[0x0][0x20] ;\n",
      "        /*0010*/                   S2R R0, SR_CTAID.X ;\n",
      "        /*0018*/                   S2R R2, SR_TID.X ;\n",
      "        /*0028*/                   XMAD.MRG R3, R0.reuse, c[0x0] [0x8].H1, RZ ;\n",
      "        /*0030*/                   XMAD R2, R0.reuse, c[0x0] [0x8], R2 ;\n",
      "        /*0038*/                   XMAD.PSL.CBCC R0, R0.H1, R3.H1, R2 ;\n",
      "        /*0048*/                   ISETP.GE.AND P0, PT, R0, c[0x0][0x158], PT ;\n",
      "        /*0050*/                   NOP ;\n",
      "        /*0058*/               @P0 EXIT ;\n",
      "        /*0068*/                   SHL R6, R0.reuse, 0x2 ;\n",
      "        /*0070*/                   SHR R0, R0, 0x1e ;\n",
      "        /*0078*/                   IADD R4.CC, R6.reuse, c[0x0][0x140] ;\n",
      "        /*0088*/                   IADD.X R5, R0.reuse, c[0x0][0x144] ;\n",
      "        /*0090*/         {         IADD R2.CC, R6, c[0x0][0x148] ;\n",
      "        /*0098*/                   LDG.E R4, [R4]         }\n",
      "        /*00a8*/                   IADD.X R3, R0, c[0x0][0x14c] ;\n",
      "        /*00b0*/                   LDG.E R2, [R2] ;\n",
      "        /*00b8*/                   IADD R6.CC, R6, c[0x0][0x150] ;\n",
      "        /*00c8*/                   IADD.X R7, R0, c[0x0][0x154] ;\n",
      "        /*00d0*/                   FADD R0, R2, R4 ;\n",
      "        /*00d8*/                   STG.E [R6], R0 ;\n",
      "        /*00e8*/                   NOP ;\n",
      "        /*00f0*/                   EXIT ;\n",
      ".L_x_0:\n",
      "        /*00f8*/                   BRA `(.L_x_0) ;\n",
      ".L_x_1:\n"
     ]
    }
   ],
   "source": [
    "!nvcc -cubin -o my_program.cubin my_program.cu\n",
    "!nvdisasm my_program.cubin"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "----\n",
    "## **05 - NVIDIA Nsight Systems (nsys)**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Collects and visualizes system-wide performance data, aiding in the optimization of CUDA applications."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Collecting data...\n",
      "Test PASSED\n",
      "Generating '/tmp/nsys-report-e057.qdstrm'\n",
      "[1/1] [========================100%] report1.nsys-rep\n",
      "Generated:\n",
      "    /home/darshith2000/learn-cuda/01_introduction/report1.nsys-rep\n"
     ]
    }
   ],
   "source": [
    "!nsys profile ./my_program"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "----\n",
    "## **06 - NVIDIA Visual Profiler**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Provides a graphical interface for profiling CUDA applications, offering detailed performance insights."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "# \"!nvvp\" # Not executed here because ipykernel cannot open GUI."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This launches the NVIDIA Visual Profiler GUI."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "----\n",
    "## **07 - NVIDIA Nsight Compute**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "A performance analysis tool for CUDA kernels, providing detailed metrics and guidance for optimization."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "==PROF== Connected to process 27802 (/home/darshith2000/learn-cuda/01_introduction/my_program)\n",
      "==PROF== Profiling \"vectorAdd\" - 0: 0%....50%....100% - 8 passes\n",
      "Test PASSED\n",
      "==PROF== Disconnected from process 27802\n",
      "[27802] my_program@127.0.0.1\n",
      "  vectorAdd(const float *, const float *, float *, int) (4, 1, 1)x(256, 1, 1), Context 1, Stream 7, Device 0, CC 8.6\n",
      "    Section: GPU Speed Of Light Throughput\n",
      "    ----------------------- ----------- ------------\n",
      "    Metric Name             Metric Unit Metric Value\n",
      "    ----------------------- ----------- ------------\n",
      "    DRAM Frequency                  Ghz         6.77\n",
      "    SM Frequency                    Mhz       882.11\n",
      "    Elapsed Cycles                cycle         2936\n",
      "    Memory Throughput                 %         1.36\n",
      "    DRAM Throughput                   %         1.02\n",
      "    Duration                         us         3.33\n",
      "    L1/TEX Cache Throughput           %         7.12\n",
      "    L2 Cache Throughput               %         1.36\n",
      "    SM Active Cycles              cycle       168.43\n",
      "    Compute (SM) Throughput           %         0.29\n",
      "    ----------------------- ----------- ------------\n",
      "\n",
      "    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full      \n",
      "          waves across all SMs. Look at Launch Statistics for more details.                                             \n",
      "\n",
      "    Section: Launch Statistics\n",
      "    -------------------------------- --------------- ---------------\n",
      "    Metric Name                          Metric Unit    Metric Value\n",
      "    -------------------------------- --------------- ---------------\n",
      "    Block Size                                                   256\n",
      "    Function Cache Configuration                     CachePreferNone\n",
      "    Grid Size                                                      4\n",
      "    Registers Per Thread             register/thread              16\n",
      "    Shared Memory Configuration Size           Kbyte            8.19\n",
      "    Driver Shared Memory Per Block       Kbyte/block            1.02\n",
      "    Dynamic Shared Memory Per Block       byte/block               0\n",
      "    Static Shared Memory Per Block        byte/block               0\n",
      "    # SMs                                         SM              30\n",
      "    Threads                                   thread            1024\n",
      "    Uses Green Context                                             0\n",
      "    Waves Per SM                                                0.02\n",
      "    -------------------------------- --------------- ---------------\n",
      "\n",
      "    OPT   Est. Speedup: 86.67%                                                                                          \n",
      "          The grid for this launch is configured to execute only 4 blocks, which is less than the GPU's 30              \n",
      "          multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel      \n",
      "          concurrently with other workloads, consider reducing the block size to have at least one block per            \n",
      "          multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the    \n",
      "          Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model)            \n",
      "          description for more details on launch configurations.                                                        \n",
      "\n",
      "    Section: Occupancy\n",
      "    ------------------------------- ----------- ------------\n",
      "    Metric Name                     Metric Unit Metric Value\n",
      "    ------------------------------- ----------- ------------\n",
      "    Block Limit SM                        block           16\n",
      "    Block Limit Registers                 block           16\n",
      "    Block Limit Shared Mem                block            8\n",
      "    Block Limit Warps                     block            6\n",
      "    Theoretical Active Warps per SM        warp           48\n",
      "    Theoretical Occupancy                     %          100\n",
      "    Achieved Occupancy                        %        16.40\n",
      "    Achieved Active Warps Per SM           warp         7.87\n",
      "    ------------------------------- ----------- ------------\n",
      "\n",
      "    OPT   Est. Local Speedup: 83.6%                                                                                     \n",
      "          The difference between calculated theoretical (100.0%) and measured achieved occupancy (16.4%) can be the     \n",
      "          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   \n",
      "          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   \n",
      "          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     \n",
      "          optimizing occupancy.                                                                                         \n",
      "\n",
      "    Section: GPU and Memory Workload Distribution\n",
      "    -------------------------- ----------- ------------\n",
      "    Metric Name                Metric Unit Metric Value\n",
      "    -------------------------- ----------- ------------\n",
      "    Average DRAM Active Cycles       cycle       229.33\n",
      "    Total DRAM Elapsed Cycles        cycle       135168\n",
      "    Average L1 Active Cycles         cycle       168.43\n",
      "    Total L1 Elapsed Cycles          cycle        87320\n",
      "    Average L2 Active Cycles         cycle       279.92\n",
      "    Total L2 Elapsed Cycles          cycle        68064\n",
      "    Average SM Active Cycles         cycle       168.43\n",
      "    Total SM Elapsed Cycles          cycle        87320\n",
      "    Average SMSP Active Cycles       cycle       168.42\n",
      "    Total SMSP Elapsed Cycles        cycle       349280\n",
      "    -------------------------- ----------- ------------\n",
      "\n",
      "    OPT   Est. Speedup: 5.029%                                                                                          \n",
      "          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   \n",
      "          instance value is 86.91% above the average, while the minimum instance value is 100.00% below the average.    \n",
      "    ----- --------------------------------------------------------------------------------------------------------------\n",
      "    OPT   Est. Speedup: 5.036%                                                                                          \n",
      "          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum \n",
      "          instance value is 87.03% above the average, while the minimum instance value is 100.00% below the average.    \n",
      "    ----- --------------------------------------------------------------------------------------------------------------\n",
      "    OPT   Est. Speedup: 5.029%                                                                                          \n",
      "          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     \n",
      "          Maximum instance value is 86.91% above the average, while the minimum instance value is 100.00% below the     \n",
      "          average.                                                                                                      \n",
      "    ----- --------------------------------------------------------------------------------------------------------------\n",
      "    OPT   Est. Speedup: 5.015%                                                                                          \n",
      "          One or more L2 Slices have a much lower number of active cycles than the average number of active cycles.     \n",
      "          Maximum instance value is 50.81% above the average, while the minimum instance value is 86.78% below the      \n",
      "          average.                                                                                                      \n",
      "\n"
     ]
    }
   ],
   "source": [
    "!ncu ./my_program"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
