// Seed: 1546584492
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  wire id_4 = id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43
);
  output wire id_43;
  output wire id_42;
  output wire id_41;
  output wire id_40;
  output wire id_39;
  input wire id_38;
  inout wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_44;
  module_0 modCall_1 (
      id_40,
      id_28,
      id_24
  );
  wand id_45 = $realtime;
  logic [7:0] id_46;
  always @(negedge $realtime) begin : LABEL_0
    if (id_46[$realtime]) begin : LABEL_0
      id_32 <= id_34;
    end else begin : LABEL_0
      id_21 <= (id_35);
    end
  end
endmodule
