<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='371' type='void llvm::TargetPassConfig::addOptimizedRegAlloc()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='369'>/// addOptimizedRegAlloc - Add passes related to register allocation.
  /// LLVMTargetMachine provides standard regalloc passes for most targets.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='901' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1138' ll='1184' type='void llvm::TargetPassConfig::addOptimizedRegAlloc()'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1135'>/// Add standard target-independent passes that are tightly coupled with
/// optimized register allocation, including coalescing, machine instruction
/// scheduling, and register allocation itself.</doc>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='917' c='_ZN12_GLOBAL__N_113GCNPassConfig20addOptimizedRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='936' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig20addOptimizedRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='339' c='_ZN12_GLOBAL__N_115NVPTXPassConfig20addOptimizedRegAllocEv'/>
