[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/eg2000/src/T80/T80_MCode.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/eg2000/newrtl/t80_mcode.v
%3Cclass%3E=100
%3Cbasename%3E=T80_MCode
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=mode, flag_c, flag_n, flag_p, flag_x, flag_h, flag_y, flag_z, flag_s
%3CportOrder%3E=ir, iset, mcycle, f, nmicycle, intcycle, xy_state, mcycles, tstates, prefix, inc_pc, inc_wz, incdec_16, read_to_reg, read_to_acc, set_busa_to, set_busb_to, alu_op, save_alu, preservec, arith16, set_addr_to, iorq, jump, jumpe, jumpxy, call, rstp, ldz, ldw, ldsphl, special_ld, exchangedh, exchangerp, exchangeaf, exchangers, i_djnz, i_cpl, i_ccf, i_scf, i_retn, i_bt, i_bc, i_btr, i_rld, i_rrd, i_inrc, setwz, setdi, setei, imode, halt, noread, write, xybit_undoc
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
alu_op\category=117
alu_op\port=2
alu_op\alias=ALU_Op
alu_op\type\Subtype\mark1=ieee::std_logic_vector
alu_op\type\Subtype\mark2=ieee::std_logic_vector
alu_op\type\Subtype\constraint\0\Range\dir=false
alu_op\type\Subtype\constraint\0\Range\left\Constant\value=3
alu_op\type\Subtype\constraint\0\Range\left\Constant\units=
alu_op\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
alu_op\type\Subtype\constraint\0\Range\right\Constant\value=0
alu_op\type\Subtype\constraint\0\Range\right\Constant\units=
alu_op\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
arith16\category=117
arith16\port=2
arith16\alias=Arith16
arith16\type\Subtype\mark1=ieee::std_logic
arith16\type\Subtype\mark2=ieee::std_logic
call\category=117
call\port=2
call\alias=Call
call\type\Subtype\mark1=ieee::std_logic
call\type\Subtype\mark2=ieee::std_logic
exchangeaf\category=117
exchangeaf\port=2
exchangeaf\alias=ExchangeAF
exchangeaf\type\Subtype\mark1=ieee::std_logic
exchangeaf\type\Subtype\mark2=ieee::std_logic
exchangedh\category=117
exchangedh\port=2
exchangedh\alias=ExchangeDH
exchangedh\type\Subtype\mark1=ieee::std_logic
exchangedh\type\Subtype\mark2=ieee::std_logic
exchangerp\category=117
exchangerp\port=2
exchangerp\alias=ExchangeRp
exchangerp\type\Subtype\mark1=ieee::std_logic
exchangerp\type\Subtype\mark2=ieee::std_logic
exchangers\category=117
exchangers\port=2
exchangers\alias=ExchangeRS
exchangers\type\Subtype\mark1=ieee::std_logic
exchangers\type\Subtype\mark2=ieee::std_logic
f\category=117
f\port=1
f\alias=F
f\type\Subtype\mark1=ieee::std_logic_vector
f\type\Subtype\mark2=ieee::std_logic_vector
f\type\Subtype\constraint\0\Range\dir=false
f\type\Subtype\constraint\0\Range\left\Constant\value=7
f\type\Subtype\constraint\0\Range\left\Constant\units=
f\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
f\type\Subtype\constraint\0\Range\right\Constant\value=0
f\type\Subtype\constraint\0\Range\right\Constant\units=
f\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
flag_c\category=111
flag_c\port=0
flag_c\alias=Flag_C
flag_c\type\Subtype\mark1=ieee::integer
flag_c\type\Subtype\mark2=ieee::integer
flag_c\init\Constant\value=0
flag_c\init\Constant\units=
flag_c\init\Constant\typeClass=304
flag_h\category=111
flag_h\port=0
flag_h\alias=Flag_H
flag_h\type\Subtype\mark1=ieee::integer
flag_h\type\Subtype\mark2=ieee::integer
flag_h\init\Constant\value=4
flag_h\init\Constant\units=
flag_h\init\Constant\typeClass=304
flag_n\category=111
flag_n\port=0
flag_n\alias=Flag_N
flag_n\type\Subtype\mark1=ieee::integer
flag_n\type\Subtype\mark2=ieee::integer
flag_n\init\Constant\value=1
flag_n\init\Constant\units=
flag_n\init\Constant\typeClass=304
flag_p\category=111
flag_p\port=0
flag_p\alias=Flag_P
flag_p\type\Subtype\mark1=ieee::integer
flag_p\type\Subtype\mark2=ieee::integer
flag_p\init\Constant\value=2
flag_p\init\Constant\units=
flag_p\init\Constant\typeClass=304
flag_s\category=111
flag_s\port=0
flag_s\alias=Flag_S
flag_s\type\Subtype\mark1=ieee::integer
flag_s\type\Subtype\mark2=ieee::integer
flag_s\init\Constant\value=7
flag_s\init\Constant\units=
flag_s\init\Constant\typeClass=304
flag_x\category=111
flag_x\port=0
flag_x\alias=Flag_X
flag_x\type\Subtype\mark1=ieee::integer
flag_x\type\Subtype\mark2=ieee::integer
flag_x\init\Constant\value=3
flag_x\init\Constant\units=
flag_x\init\Constant\typeClass=304
flag_y\category=111
flag_y\port=0
flag_y\alias=Flag_Y
flag_y\type\Subtype\mark1=ieee::integer
flag_y\type\Subtype\mark2=ieee::integer
flag_y\init\Constant\value=5
flag_y\init\Constant\units=
flag_y\init\Constant\typeClass=304
flag_z\category=111
flag_z\port=0
flag_z\alias=Flag_Z
flag_z\type\Subtype\mark1=ieee::integer
flag_z\type\Subtype\mark2=ieee::integer
flag_z\init\Constant\value=6
flag_z\init\Constant\units=
flag_z\init\Constant\typeClass=304
halt\category=117
halt\port=2
halt\alias=Halt
halt\type\Subtype\mark1=ieee::std_logic
halt\type\Subtype\mark2=ieee::std_logic
i_bc\category=117
i_bc\port=2
i_bc\alias=I_BC
i_bc\type\Subtype\mark1=ieee::std_logic
i_bc\type\Subtype\mark2=ieee::std_logic
i_bt\category=117
i_bt\port=2
i_bt\alias=I_BT
i_bt\type\Subtype\mark1=ieee::std_logic
i_bt\type\Subtype\mark2=ieee::std_logic
i_btr\category=117
i_btr\port=2
i_btr\alias=I_BTR
i_btr\type\Subtype\mark1=ieee::std_logic
i_btr\type\Subtype\mark2=ieee::std_logic
i_ccf\category=117
i_ccf\port=2
i_ccf\alias=I_CCF
i_ccf\type\Subtype\mark1=ieee::std_logic
i_ccf\type\Subtype\mark2=ieee::std_logic
i_cpl\category=117
i_cpl\port=2
i_cpl\alias=I_CPL
i_cpl\type\Subtype\mark1=ieee::std_logic
i_cpl\type\Subtype\mark2=ieee::std_logic
i_djnz\category=117
i_djnz\port=2
i_djnz\alias=I_DJNZ
i_djnz\type\Subtype\mark1=ieee::std_logic
i_djnz\type\Subtype\mark2=ieee::std_logic
i_inrc\category=117
i_inrc\port=2
i_inrc\alias=I_INRC
i_inrc\type\Subtype\mark1=ieee::std_logic
i_inrc\type\Subtype\mark2=ieee::std_logic
i_retn\category=117
i_retn\port=2
i_retn\alias=I_RETN
i_retn\type\Subtype\mark1=ieee::std_logic
i_retn\type\Subtype\mark2=ieee::std_logic
i_rld\category=117
i_rld\port=2
i_rld\alias=I_RLD
i_rld\type\Subtype\mark1=ieee::std_logic
i_rld\type\Subtype\mark2=ieee::std_logic
i_rrd\category=117
i_rrd\port=2
i_rrd\alias=I_RRD
i_rrd\type\Subtype\mark1=ieee::std_logic
i_rrd\type\Subtype\mark2=ieee::std_logic
i_scf\category=117
i_scf\port=2
i_scf\alias=I_SCF
i_scf\type\Subtype\mark1=ieee::std_logic
i_scf\type\Subtype\mark2=ieee::std_logic
imode\category=117
imode\port=2
imode\alias=IMode
imode\type\Subtype\mark1=ieee::std_logic_vector
imode\type\Subtype\mark2=ieee::std_logic_vector
imode\type\Subtype\constraint\0\Range\dir=false
imode\type\Subtype\constraint\0\Range\left\Constant\value=1
imode\type\Subtype\constraint\0\Range\left\Constant\units=
imode\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
imode\type\Subtype\constraint\0\Range\right\Constant\value=0
imode\type\Subtype\constraint\0\Range\right\Constant\units=
imode\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
inc_pc\category=117
inc_pc\port=2
inc_pc\alias=Inc_PC
inc_pc\type\Subtype\mark1=ieee::std_logic
inc_pc\type\Subtype\mark2=ieee::std_logic
inc_wz\category=117
inc_wz\port=2
inc_wz\alias=Inc_WZ
inc_wz\type\Subtype\mark1=ieee::std_logic
inc_wz\type\Subtype\mark2=ieee::std_logic
incdec_16\category=117
incdec_16\port=2
incdec_16\alias=IncDec_16
incdec_16\type\Subtype\mark1=ieee::std_logic_vector
incdec_16\type\Subtype\mark2=ieee::std_logic_vector
incdec_16\type\Subtype\constraint\0\Range\dir=false
incdec_16\type\Subtype\constraint\0\Range\left\Constant\value=3
incdec_16\type\Subtype\constraint\0\Range\left\Constant\units=
incdec_16\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
incdec_16\type\Subtype\constraint\0\Range\right\Constant\value=0
incdec_16\type\Subtype\constraint\0\Range\right\Constant\units=
incdec_16\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
intcycle\category=117
intcycle\port=1
intcycle\alias=IntCycle
intcycle\type\Subtype\mark1=ieee::std_logic
intcycle\type\Subtype\mark2=ieee::std_logic
iorq\category=117
iorq\port=2
iorq\alias=IORQ
iorq\type\Subtype\mark1=ieee::std_logic
iorq\type\Subtype\mark2=ieee::std_logic
ir\category=117
ir\port=1
ir\alias=IR
ir\type\Subtype\mark1=ieee::std_logic_vector
ir\type\Subtype\mark2=ieee::std_logic_vector
ir\type\Subtype\constraint\0\Range\dir=false
ir\type\Subtype\constraint\0\Range\left\Constant\value=7
ir\type\Subtype\constraint\0\Range\left\Constant\units=
ir\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ir\type\Subtype\constraint\0\Range\right\Constant\value=0
ir\type\Subtype\constraint\0\Range\right\Constant\units=
ir\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
is_cc_true\category=109
is_cc_true\port=0
is_cc_true\alias=is_cc_true
is_cc_true\%3CportOrder-0%3E=f, cc
is_cc_true\Ports-0\f\category=117
is_cc_true\Ports-0\f\port=1
is_cc_true\Ports-0\f\alias=F
is_cc_true\Ports-0\f\type\Subtype\mark1=ieee::std_logic_vector
is_cc_true\Ports-0\f\type\Subtype\mark2=ieee::std_logic_vector
is_cc_true\Ports-0\f\type\Subtype\constraint\0\Range\dir=false
is_cc_true\Ports-0\f\type\Subtype\constraint\0\Range\left\Constant\value=7
is_cc_true\Ports-0\f\type\Subtype\constraint\0\Range\left\Constant\units=
is_cc_true\Ports-0\f\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
is_cc_true\Ports-0\f\type\Subtype\constraint\0\Range\right\Constant\value=0
is_cc_true\Ports-0\f\type\Subtype\constraint\0\Range\right\Constant\units=
is_cc_true\Ports-0\f\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
is_cc_true\Ports-0\cc\category=117
is_cc_true\Ports-0\cc\port=1
is_cc_true\Ports-0\cc\alias=cc
is_cc_true\Ports-0\cc\type\Subtype\mark1=ieee::bit_vector
is_cc_true\Ports-0\cc\type\Subtype\mark2=ieee::bit_vector
is_cc_true\Ports-0\cc\type\Subtype\constraint\0\Range\dir=false
is_cc_true\Ports-0\cc\type\Subtype\constraint\0\Range\left\Constant\value=2
is_cc_true\Ports-0\cc\type\Subtype\constraint\0\Range\left\Constant\units=
is_cc_true\Ports-0\cc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
is_cc_true\Ports-0\cc\type\Subtype\constraint\0\Range\right\Constant\value=0
is_cc_true\Ports-0\cc\type\Subtype\constraint\0\Range\right\Constant\units=
is_cc_true\Ports-0\cc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
is_cc_true\Ports-0\%3Creturn%3E\category=118
is_cc_true\Ports-0\%3Creturn%3E\port=0
is_cc_true\Ports-0\%3Creturn%3E\alias=<return>
is_cc_true\Ports-0\%3Creturn%3E\type\Subtype\mark1=boolean
iset\category=117
iset\port=1
iset\alias=ISet
iset\type\Subtype\mark1=ieee::std_logic_vector
iset\type\Subtype\mark2=ieee::std_logic_vector
iset\type\Subtype\constraint\0\Range\dir=false
iset\type\Subtype\constraint\0\Range\left\Constant\value=1
iset\type\Subtype\constraint\0\Range\left\Constant\units=
iset\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
iset\type\Subtype\constraint\0\Range\right\Constant\value=0
iset\type\Subtype\constraint\0\Range\right\Constant\units=
iset\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
jump\category=117
jump\port=2
jump\alias=Jump
jump\type\Subtype\mark1=ieee::std_logic
jump\type\Subtype\mark2=ieee::std_logic
jumpe\category=117
jumpe\port=2
jumpe\alias=JumpE
jumpe\type\Subtype\mark1=ieee::std_logic
jumpe\type\Subtype\mark2=ieee::std_logic
jumpxy\category=117
jumpxy\port=2
jumpxy\alias=JumpXY
jumpxy\type\Subtype\mark1=ieee::std_logic
jumpxy\type\Subtype\mark2=ieee::std_logic
ldsphl\category=117
ldsphl\port=2
ldsphl\alias=LDSPHL
ldsphl\type\Subtype\mark1=ieee::std_logic
ldsphl\type\Subtype\mark2=ieee::std_logic
ldw\category=117
ldw\port=2
ldw\alias=LDW
ldw\type\Subtype\mark1=ieee::std_logic
ldw\type\Subtype\mark2=ieee::std_logic
ldz\category=117
ldz\port=2
ldz\alias=LDZ
ldz\type\Subtype\mark1=ieee::std_logic
ldz\type\Subtype\mark2=ieee::std_logic
mcycle\category=117
mcycle\port=1
mcycle\alias=MCycle
mcycle\type\Subtype\mark1=ieee::std_logic_vector
mcycle\type\Subtype\mark2=ieee::std_logic_vector
mcycle\type\Subtype\constraint\0\Range\dir=false
mcycle\type\Subtype\constraint\0\Range\left\Constant\value=2
mcycle\type\Subtype\constraint\0\Range\left\Constant\units=
mcycle\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mcycle\type\Subtype\constraint\0\Range\right\Constant\value=0
mcycle\type\Subtype\constraint\0\Range\right\Constant\units=
mcycle\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mcycles\category=117
mcycles\port=2
mcycles\alias=MCycles
mcycles\type\Subtype\mark1=ieee::std_logic_vector
mcycles\type\Subtype\mark2=ieee::std_logic_vector
mcycles\type\Subtype\constraint\0\Range\dir=false
mcycles\type\Subtype\constraint\0\Range\left\Constant\value=2
mcycles\type\Subtype\constraint\0\Range\left\Constant\units=
mcycles\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mcycles\type\Subtype\constraint\0\Range\right\Constant\value=0
mcycles\type\Subtype\constraint\0\Range\right\Constant\units=
mcycles\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mode\category=111
mode\port=0
mode\alias=Mode
mode\type\Subtype\mark1=ieee::integer
mode\type\Subtype\mark2=ieee::integer
mode\init\Constant\value=0
mode\init\Constant\units=
mode\init\Constant\typeClass=304
nmicycle\category=117
nmicycle\port=1
nmicycle\alias=NMICycle
nmicycle\type\Subtype\mark1=ieee::std_logic
nmicycle\type\Subtype\mark2=ieee::std_logic
noread\category=117
noread\port=2
noread\alias=NoRead
noread\type\Subtype\mark1=ieee::std_logic
noread\type\Subtype\mark2=ieee::std_logic
prefix\category=117
prefix\port=2
prefix\alias=Prefix
prefix\type\Subtype\mark1=ieee::std_logic_vector
prefix\type\Subtype\mark2=ieee::std_logic_vector
prefix\type\Subtype\constraint\0\Range\dir=false
prefix\type\Subtype\constraint\0\Range\left\Constant\value=1
prefix\type\Subtype\constraint\0\Range\left\Constant\units=
prefix\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
prefix\type\Subtype\constraint\0\Range\right\Constant\value=0
prefix\type\Subtype\constraint\0\Range\right\Constant\units=
prefix\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
preservec\category=117
preservec\port=2
preservec\alias=PreserveC
preservec\type\Subtype\mark1=ieee::std_logic
preservec\type\Subtype\mark2=ieee::std_logic
read_to_acc\category=117
read_to_acc\port=2
read_to_acc\alias=Read_To_Acc
read_to_acc\type\Subtype\mark1=ieee::std_logic
read_to_acc\type\Subtype\mark2=ieee::std_logic
read_to_reg\category=117
read_to_reg\port=2
read_to_reg\alias=Read_To_Reg
read_to_reg\type\Subtype\mark1=ieee::std_logic
read_to_reg\type\Subtype\mark2=ieee::std_logic
rstp\category=117
rstp\port=2
rstp\alias=RstP
rstp\type\Subtype\mark1=ieee::std_logic
rstp\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=rtl
save_alu\category=117
save_alu\port=2
save_alu\alias=Save_ALU
save_alu\type\Subtype\mark1=ieee::std_logic
save_alu\type\Subtype\mark2=ieee::std_logic
set_addr_to\category=117
set_addr_to\port=2
set_addr_to\alias=Set_Addr_To
set_addr_to\type\Subtype\mark1=ieee::std_logic_vector
set_addr_to\type\Subtype\mark2=ieee::std_logic_vector
set_addr_to\type\Subtype\constraint\0\Range\dir=false
set_addr_to\type\Subtype\constraint\0\Range\left\Constant\value=2
set_addr_to\type\Subtype\constraint\0\Range\left\Constant\units=
set_addr_to\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
set_addr_to\type\Subtype\constraint\0\Range\right\Constant\value=0
set_addr_to\type\Subtype\constraint\0\Range\right\Constant\units=
set_addr_to\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
set_busa_to\category=117
set_busa_to\port=2
set_busa_to\alias=Set_BusA_To
set_busa_to\type\Subtype\mark1=ieee::std_logic_vector
set_busa_to\type\Subtype\mark2=ieee::std_logic_vector
set_busa_to\type\Subtype\constraint\0\Range\dir=false
set_busa_to\type\Subtype\constraint\0\Range\left\Constant\value=3
set_busa_to\type\Subtype\constraint\0\Range\left\Constant\units=
set_busa_to\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
set_busa_to\type\Subtype\constraint\0\Range\right\Constant\value=0
set_busa_to\type\Subtype\constraint\0\Range\right\Constant\units=
set_busa_to\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
set_busb_to\category=117
set_busb_to\port=2
set_busb_to\alias=Set_BusB_To
set_busb_to\type\Subtype\mark1=ieee::std_logic_vector
set_busb_to\type\Subtype\mark2=ieee::std_logic_vector
set_busb_to\type\Subtype\constraint\0\Range\dir=false
set_busb_to\type\Subtype\constraint\0\Range\left\Constant\value=3
set_busb_to\type\Subtype\constraint\0\Range\left\Constant\units=
set_busb_to\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
set_busb_to\type\Subtype\constraint\0\Range\right\Constant\value=0
set_busb_to\type\Subtype\constraint\0\Range\right\Constant\units=
set_busb_to\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
setdi\category=117
setdi\port=2
setdi\alias=SetDI
setdi\type\Subtype\mark1=ieee::std_logic
setdi\type\Subtype\mark2=ieee::std_logic
setei\category=117
setei\port=2
setei\alias=SetEI
setei\type\Subtype\mark1=ieee::std_logic
setei\type\Subtype\mark2=ieee::std_logic
setwz\category=117
setwz\port=2
setwz\alias=SetWZ
setwz\type\Subtype\mark1=ieee::std_logic_vector
setwz\type\Subtype\mark2=ieee::std_logic_vector
setwz\type\Subtype\constraint\0\Range\dir=false
setwz\type\Subtype\constraint\0\Range\left\Constant\value=1
setwz\type\Subtype\constraint\0\Range\left\Constant\units=
setwz\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
setwz\type\Subtype\constraint\0\Range\right\Constant\value=0
setwz\type\Subtype\constraint\0\Range\right\Constant\units=
setwz\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
special_ld\category=117
special_ld\port=2
special_ld\alias=Special_LD
special_ld\type\Subtype\mark1=ieee::std_logic_vector
special_ld\type\Subtype\mark2=ieee::std_logic_vector
special_ld\type\Subtype\constraint\0\Range\dir=false
special_ld\type\Subtype\constraint\0\Range\left\Constant\value=2
special_ld\type\Subtype\constraint\0\Range\left\Constant\units=
special_ld\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
special_ld\type\Subtype\constraint\0\Range\right\Constant\value=0
special_ld\type\Subtype\constraint\0\Range\right\Constant\units=
special_ld\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
t80_mcode\category=100
t80_mcode\port=0
t80_mcode\alias=T80_MCode
tstates\category=117
tstates\port=2
tstates\alias=TStates
tstates\type\Subtype\mark1=ieee::std_logic_vector
tstates\type\Subtype\mark2=ieee::std_logic_vector
tstates\type\Subtype\constraint\0\Range\dir=false
tstates\type\Subtype\constraint\0\Range\left\Constant\value=2
tstates\type\Subtype\constraint\0\Range\left\Constant\units=
tstates\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
tstates\type\Subtype\constraint\0\Range\right\Constant\value=0
tstates\type\Subtype\constraint\0\Range\right\Constant\units=
tstates\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
write\category=117
write\port=2
write\alias=Write
write\type\Subtype\mark1=ieee::std_logic
write\type\Subtype\mark2=ieee::std_logic
xy_state\category=117
xy_state\port=1
xy_state\alias=XY_State
xy_state\type\Subtype\mark1=ieee::std_logic_vector
xy_state\type\Subtype\mark2=ieee::std_logic_vector
xy_state\type\Subtype\constraint\0\Range\dir=false
xy_state\type\Subtype\constraint\0\Range\left\Constant\value=1
xy_state\type\Subtype\constraint\0\Range\left\Constant\units=
xy_state\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xy_state\type\Subtype\constraint\0\Range\right\Constant\value=0
xy_state\type\Subtype\constraint\0\Range\right\Constant\units=
xy_state\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xybit_undoc\category=117
xybit_undoc\port=2
xybit_undoc\alias=XYbit_undoc
xybit_undoc\type\Subtype\mark1=ieee::std_logic
xybit_undoc\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
