INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.ip_user_files/sim_scripts/fifo/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
