\doxysection{stm32g4xx\+\_\+ll\+\_\+system.\+h}
\hypertarget{stm32g4xx__ll__system_8h_source}{}\label{stm32g4xx__ll__system_8h_source}\index{C:/Users/eugen/Documents/3A/SystAcq/2425\_MSC\_SystAcq\_MORAIS\_TCHEGANG/NUCLEO-\/G474RET6-\/Inverter\_Pinout/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_system.h@{C:/Users/eugen/Documents/3A/SystAcq/2425\_MSC\_SystAcq\_MORAIS\_TCHEGANG/NUCLEO-\/G474RET6-\/Inverter\_Pinout/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_system.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00033\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32G4xx\_LL\_SYSTEM\_H}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#define\ \_\_STM32G4xx\_LL\_SYSTEM\_H}}
\DoxyCodeLine{00036\ }
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00038\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00040\ }
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#include\ "{}stm32g4xx.h"{}}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#if\ defined\ (FLASH)\ ||\ defined\ (SYSCFG)\ ||\ defined\ (DBGMCU)\ ||\ defined\ (VREFBUF)}}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00054\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00055\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00056\ }
\DoxyCodeLine{00057\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00062\ \textcolor{comment}{/*\ Defines\ used\ for\ position\ in\ the\ register\ */}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ DBGMCU\_REVID\_POSITION\ \ \ \ \ \ \ \ \ (uint32\_t)POSITION\_VAL(DBGMCU\_IDCODE\_REV\_ID)}}
\DoxyCodeLine{00064\ }
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ FLASH\_PDKEY1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x04152637U\ }}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ FLASH\_PDKEY2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xFAFBFCFDU\ }}
\DoxyCodeLine{00076\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00077\ }
\DoxyCodeLine{00078\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00079\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_SYSTEMFLASH\ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_SRAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_MEMRMP\_MEM\_MODE\_1\ |\ SYSCFG\_MEMRMP\_MEM\_MODE\_0)\ }}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1\_R)}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_FMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\_R\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_QUADSPI\ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_MEMRMP\_MEM\_MODE\_2\ |\ SYSCFG\_MEMRMP\_MEM\_MODE\_1)\ }}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_MEMRMP\_FB\_MODE)}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_BANKMODE\_BANK1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_BANKMODE\_BANK2\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_FB\_MODE\ \ \ \ \ }}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_MEMRMP\_FB\_MODE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB6\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\ \ }}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB7\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\ \ }}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CFGR1\_I2C\_PB8\_FMP)}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB8\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\ \ }}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CFGR1\_I2C\_PB9\_FMP)}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB9\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\ \ }}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C1\ \ \ \ SYSCFG\_CFGR1\_I2C1\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C2\ \ \ \ SYSCFG\_CFGR1\_I2C2\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C3\ \ \ \ SYSCFG\_CFGR1\_I2C3\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C4\ \ \ \ SYSCFG\_CFGR1\_I2C4\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ 16U)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ 16U)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ 16U)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ 16U)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_ECCL\ \ }}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_PVD\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PVDL\ \ }}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_SRAM\_PARITY\ \ \ \ \ SYSCFG\_CFGR2\_SPL\ \ \ }}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_LOCKUP\ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_CLL\ \ \ }}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#if\ defined(CCMSRAM\_BASE)}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE0\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE0\ \ }}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE1\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE1\ \ }}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE2\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE2\ \ }}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE3\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE3\ \ }}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE4\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE4\ \ }}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE5\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE5\ \ }}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE6\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE6\ \ }}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE7\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE7\ \ }}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE8\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE8\ \ }}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE9\ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE9\ \ }}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CCMSRAM\_BASE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_SWPR\_PAGE10)}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE10\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE10\ }}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE11\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE11\ }}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE12\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE12\ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE13\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE13\ }}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE14\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE14\ }}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE15\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE15\ }}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE16\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE16\ }}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE17\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE17\ }}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE18\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE18\ }}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE19\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE19\ }}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE20\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE20\ }}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE21\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE21\ }}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE22\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE22\ }}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE23\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE23\ }}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE24\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE24\ }}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE25\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE25\ }}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE26\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE26\ }}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE27\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE27\ }}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE28\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE28\ }}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE29\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE29\ }}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE30\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE30\ }}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_CCMSRAMWRP\_PAGE31\ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE31\ }}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_SWPR\_PAGE10\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_ASYNCH\ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_IOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE1\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE\_0)\ }}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE2\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE\_1)\ }}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE4\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE)\ \ \ }}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM2\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\ \ \ }}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM3\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\ \ \ }}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM4\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\ \ \ }}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM5\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\ \ \ }}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM6\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\ \ \ }}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM7\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\ \ \ }}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_RTC\_STOP\ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\ \ \ \ }}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_WWDG\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\ \ \ }}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_IWDG\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\ \ \ }}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C1\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\ \ \ }}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C2\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\ \ \ }}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C3\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\ \ \ }}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_LPTIM1\_STOP\ \ \ \ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\ }}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP2\_I2C4\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\ \ \ }}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM1\_STOP\ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\ \ \ \ \ }}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM8\_STOP\ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\ \ \ \ \ }}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM15\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\ \ \ \ }}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM16\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\ \ \ \ }}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM17\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\ \ \ \ }}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#if\ defined(TIM20)}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM20\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM20\_STOP\ \ \ \ }}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM20\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_HRTIM1\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_HRTIM1\_STOP\ \ \ \ }}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#if\ defined(VREFBUF)}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ LL\_VREFBUF\_VOLTAGE\_SCALE0\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ }}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ LL\_VREFBUF\_VOLTAGE\_SCALE1\ \ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRS\_0\ \ \ \ \ \ }}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ LL\_VREFBUF\_VOLTAGE\_SCALE2\ \ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRS\_1\ \ \ \ \ \ }}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ VREFBUF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00317\ }
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_0WS\ \ \ }}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_1WS\ \ \ }}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_2WS\ \ \ }}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_3WS\ \ \ }}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_4WS\ \ \ }}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#if\ defined(FLASH\_ACR\_LATENCY\_5WS)}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_5WS\ \ \ }}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_6WS\ \ \ }}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_7WS\ \ \ }}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_8WS\ \ \ }}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_9WS\ \ \ }}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_10WS\ \ }}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_11WS\ \ }}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_12WS\ \ }}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_13WS\ \ }}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_14WS\ \ }}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_15WS\ \ }}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FLASH\_ACR\_LATENCY\_5WS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00347\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00348\ }
\DoxyCodeLine{00349\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00371\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetRemapMemory(uint32\_t\ Memory)}
\DoxyCodeLine{00372\ \{}
\DoxyCodeLine{00373\ \ \ MODIFY\_REG(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\_MEMRMP\_MEM\_MODE}},\ Memory);}
\DoxyCodeLine{00374\ \}}
\DoxyCodeLine{00375\ }
\DoxyCodeLine{00388\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetRemapMemory(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00389\ \{}
\DoxyCodeLine{00390\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\_MEMRMP\_MEM\_MODE}}));}
\DoxyCodeLine{00391\ \}}
\DoxyCodeLine{00392\ }
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_MEMRMP\_FB\_MODE)}}
\DoxyCodeLine{00402\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetFlashBankMode(uint32\_t\ Bank)}
\DoxyCodeLine{00403\ \{}
\DoxyCodeLine{00404\ \ \ MODIFY\_REG(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7765535faf23de1a7038d97d44f014}{SYSCFG\_MEMRMP\_FB\_MODE}},\ Bank);}
\DoxyCodeLine{00405\ \}}
\DoxyCodeLine{00406\ }
\DoxyCodeLine{00414\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashBankMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00415\ \{}
\DoxyCodeLine{00416\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7765535faf23de1a7038d97d44f014}{SYSCFG\_MEMRMP\_FB\_MODE}}));}
\DoxyCodeLine{00417\ \}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_MEMRMP\_FB\_MODE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00419\ }
\DoxyCodeLine{00434\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableAnalogBooster(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00435\ \{}
\DoxyCodeLine{00436\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948471b86a4c7bf56000670b10b203ab}{SYSCFG\_CFGR1\_BOOSTEN}});}
\DoxyCodeLine{00437\ \}}
\DoxyCodeLine{00438\ }
\DoxyCodeLine{00453\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableAnalogBooster(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00454\ \{}
\DoxyCodeLine{00455\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948471b86a4c7bf56000670b10b203ab}{SYSCFG\_CFGR1\_BOOSTEN}});}
\DoxyCodeLine{00456\ \}}
\DoxyCodeLine{00457\ }
\DoxyCodeLine{00475\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableFastModePlus(uint32\_t\ ConfigFastModePlus)}
\DoxyCodeLine{00476\ \{}
\DoxyCodeLine{00477\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ ConfigFastModePlus);}
\DoxyCodeLine{00478\ \}}
\DoxyCodeLine{00479\ }
\DoxyCodeLine{00497\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableFastModePlus(uint32\_t\ ConfigFastModePlus)}
\DoxyCodeLine{00498\ \{}
\DoxyCodeLine{00499\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ ConfigFastModePlus);}
\DoxyCodeLine{00500\ \}}
\DoxyCodeLine{00501\ }
\DoxyCodeLine{00507\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_IOC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00508\ \{}
\DoxyCodeLine{00509\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}});}
\DoxyCodeLine{00510\ \}}
\DoxyCodeLine{00511\ }
\DoxyCodeLine{00517\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_DZC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00518\ \{}
\DoxyCodeLine{00519\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}});}
\DoxyCodeLine{00520\ \}}
\DoxyCodeLine{00521\ }
\DoxyCodeLine{00527\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_UFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00528\ \{}
\DoxyCodeLine{00529\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}});}
\DoxyCodeLine{00530\ \}}
\DoxyCodeLine{00531\ }
\DoxyCodeLine{00537\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_OFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00538\ \{}
\DoxyCodeLine{00539\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}});}
\DoxyCodeLine{00540\ \}}
\DoxyCodeLine{00541\ }
\DoxyCodeLine{00547\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_IDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00548\ \{}
\DoxyCodeLine{00549\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}});}
\DoxyCodeLine{00550\ \}}
\DoxyCodeLine{00551\ }
\DoxyCodeLine{00557\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_IXC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00558\ \{}
\DoxyCodeLine{00559\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}});}
\DoxyCodeLine{00560\ \}}
\DoxyCodeLine{00561\ }
\DoxyCodeLine{00567\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_IOC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00568\ \{}
\DoxyCodeLine{00569\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}});}
\DoxyCodeLine{00570\ \}}
\DoxyCodeLine{00571\ }
\DoxyCodeLine{00577\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_DZC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00578\ \{}
\DoxyCodeLine{00579\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}});}
\DoxyCodeLine{00580\ \}}
\DoxyCodeLine{00581\ }
\DoxyCodeLine{00587\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_UFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00588\ \{}
\DoxyCodeLine{00589\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}});}
\DoxyCodeLine{00590\ \}}
\DoxyCodeLine{00591\ }
\DoxyCodeLine{00597\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_OFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00598\ \{}
\DoxyCodeLine{00599\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}});}
\DoxyCodeLine{00600\ \}}
\DoxyCodeLine{00601\ }
\DoxyCodeLine{00607\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_IDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00608\ \{}
\DoxyCodeLine{00609\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}});}
\DoxyCodeLine{00610\ \}}
\DoxyCodeLine{00611\ }
\DoxyCodeLine{00617\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_IXC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00618\ \{}
\DoxyCodeLine{00619\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}});}
\DoxyCodeLine{00620\ \}}
\DoxyCodeLine{00621\ }
\DoxyCodeLine{00627\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_IOC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00628\ \{}
\DoxyCodeLine{00629\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00630\ \}}
\DoxyCodeLine{00631\ }
\DoxyCodeLine{00637\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_DZC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00638\ \{}
\DoxyCodeLine{00639\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00640\ \}}
\DoxyCodeLine{00641\ }
\DoxyCodeLine{00647\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_UFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00648\ \{}
\DoxyCodeLine{00649\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00650\ \}}
\DoxyCodeLine{00651\ }
\DoxyCodeLine{00657\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_OFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00658\ \{}
\DoxyCodeLine{00659\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00660\ \}}
\DoxyCodeLine{00661\ }
\DoxyCodeLine{00667\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_IDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00668\ \{}
\DoxyCodeLine{00669\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00670\ \}}
\DoxyCodeLine{00671\ }
\DoxyCodeLine{00677\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_IXC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00678\ \{}
\DoxyCodeLine{00679\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00680\ \}}
\DoxyCodeLine{00681\ }
\DoxyCodeLine{00717\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetEXTISource(uint32\_t\ Port,\ uint32\_t\ Line)}
\DoxyCodeLine{00718\ \{}
\DoxyCodeLine{00719\ \ \ MODIFY\_REG(SYSCFG-\/>EXTICR[Line\ \&\ 0x3U],\ (Line\ >>\ 16U),\ Port\ <<\ (POSITION\_VAL((Line\ >>\ 16U))\ \&\ 0x1FU)\ );}
\DoxyCodeLine{00720\ \}}
\DoxyCodeLine{00721\ }
\DoxyCodeLine{00756\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetEXTISource(uint32\_t\ Line)}
\DoxyCodeLine{00757\ \{}
\DoxyCodeLine{00758\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>EXTICR[Line\ \&\ 0x3U],\ (Line\ >>\ 16U))\ >>\ (POSITION\_VAL(Line\ >>\ 16U)\ \&\ 0x1FU));}
\DoxyCodeLine{00759\ \}}
\DoxyCodeLine{00760\ }
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#if\ defined\ (CCMSRAM\_BASE)}}
\DoxyCodeLine{00771\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableCCMSRAMErase(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00772\ \{}
\DoxyCodeLine{00773\ \ \ \textcolor{comment}{/*\ Starts\ a\ hardware\ CCMSRAM\ erase\ operation*/}}
\DoxyCodeLine{00774\ \ \ SET\_BIT(SYSCFG-\/>SCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03ce77d50b0a70c5436ccdaac83a75d}{SYSCFG\_SCSR\_CCMER}});}
\DoxyCodeLine{00775\ \}}
\DoxyCodeLine{00776\ }
\DoxyCodeLine{00782\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsCCMSRAMEraseOngoing(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00783\ \{}
\DoxyCodeLine{00784\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>SCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbcb571cb43923c7237d3bceb4043d9}{SYSCFG\_SCSR\_CCMBSY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbcb571cb43923c7237d3bceb4043d9}{SYSCFG\_SCSR\_CCMBSY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00785\ \}}
\DoxyCodeLine{00786\ }
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CCMSRAM\_BASE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00801\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetTIMBreakInputs(uint32\_t\ Break)}
\DoxyCodeLine{00802\ \{}
\DoxyCodeLine{00803\ \ \ MODIFY\_REG(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\_CFGR2\_CLL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\_CFGR2\_SPL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\_CFGR2\_PVDL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\_CFGR2\_ECCL}},\ Break);}
\DoxyCodeLine{00804\ \}}
\DoxyCodeLine{00805\ }
\DoxyCodeLine{00818\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetTIMBreakInputs(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00819\ \{}
\DoxyCodeLine{00820\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\_CFGR2\_CLL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\_CFGR2\_SPL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\_CFGR2\_PVDL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\_CFGR2\_ECCL}}));}
\DoxyCodeLine{00821\ \}}
\DoxyCodeLine{00822\ }
\DoxyCodeLine{00828\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsActiveFlag\_SP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00829\ \{}
\DoxyCodeLine{00830\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\_CFGR2\_SPF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\_CFGR2\_SPF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00831\ \}}
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00838\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_ClearFlag\_SP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00839\ \{}
\DoxyCodeLine{00840\ \ \ SET\_BIT(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\_CFGR2\_SPF}});}
\DoxyCodeLine{00841\ \}}
\DoxyCodeLine{00842\ }
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#if\ defined(CCMSRAM\_BASE)}}
\DoxyCodeLine{00885\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableCCMSRAMPageWRP(uint32\_t\ CCMSRAMWRP)}
\DoxyCodeLine{00886\ \{}
\DoxyCodeLine{00887\ \ \ SET\_BIT(SYSCFG-\/>SWPR,\ CCMSRAMWRP);}
\DoxyCodeLine{00888\ \}}
\DoxyCodeLine{00889\ }
\DoxyCodeLine{00895\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_LockCCMSRAMWRP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00896\ \{}
\DoxyCodeLine{00897\ \ \ \textcolor{comment}{/*\ Writing\ a\ wrong\ key\ reactivates\ the\ write\ protection\ */}}
\DoxyCodeLine{00898\ \ \ WRITE\_REG(SYSCFG-\/>SKR,\ 0x00);}
\DoxyCodeLine{00899\ \}}
\DoxyCodeLine{00900\ }
\DoxyCodeLine{00906\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_UnlockCCMSRAMWRP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00907\ \{}
\DoxyCodeLine{00908\ \ \ \textcolor{comment}{/*\ unlock\ the\ write\ protection\ of\ the\ CCMER\ bit\ */}}
\DoxyCodeLine{00909\ \ \ WRITE\_REG(SYSCFG-\/>SKR,\ 0xCA);}
\DoxyCodeLine{00910\ \ \ WRITE\_REG(SYSCFG-\/>SKR,\ 0x53);}
\DoxyCodeLine{00911\ \}}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CCMSRAM\_BASE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00927\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetDeviceID(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00928\ \{}
\DoxyCodeLine{00929\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>IDCODE,\ DBGMCU\_IDCODE\_DEV\_ID));}
\DoxyCodeLine{00930\ \}}
\DoxyCodeLine{00931\ }
\DoxyCodeLine{00938\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetRevisionID(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00939\ \{}
\DoxyCodeLine{00940\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>IDCODE,\ DBGMCU\_IDCODE\_REV\_ID)\ >>\ (DBGMCU\_REVID\_POSITION\ \&\ 0x1FU));}
\DoxyCodeLine{00941\ \}}
\DoxyCodeLine{00942\ }
\DoxyCodeLine{00948\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableDBGSleepMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00949\ \{}
\DoxyCodeLine{00950\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_SLEEP);}
\DoxyCodeLine{00951\ \}}
\DoxyCodeLine{00952\ }
\DoxyCodeLine{00958\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableDBGSleepMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00959\ \{}
\DoxyCodeLine{00960\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_SLEEP);}
\DoxyCodeLine{00961\ \}}
\DoxyCodeLine{00962\ }
\DoxyCodeLine{00968\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableDBGStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00969\ \{}
\DoxyCodeLine{00970\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOP);}
\DoxyCodeLine{00971\ \}}
\DoxyCodeLine{00972\ }
\DoxyCodeLine{00978\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableDBGStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00979\ \{}
\DoxyCodeLine{00980\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOP);}
\DoxyCodeLine{00981\ \}}
\DoxyCodeLine{00982\ }
\DoxyCodeLine{00988\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableDBGStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00989\ \{}
\DoxyCodeLine{00990\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBY);}
\DoxyCodeLine{00991\ \}}
\DoxyCodeLine{00992\ }
\DoxyCodeLine{00998\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableDBGStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00999\ \{}
\DoxyCodeLine{01000\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBY);}
\DoxyCodeLine{01001\ \}}
\DoxyCodeLine{01002\ }
\DoxyCodeLine{01015\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_SetTracePinAssignment(uint32\_t\ PinAssignment)}
\DoxyCodeLine{01016\ \{}
\DoxyCodeLine{01017\ \ \ MODIFY\_REG(DBGMCU-\/>CR,\ DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE,\ PinAssignment);}
\DoxyCodeLine{01018\ \}}
\DoxyCodeLine{01019\ }
\DoxyCodeLine{01031\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetTracePinAssignment(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01032\ \{}
\DoxyCodeLine{01033\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE));}
\DoxyCodeLine{01034\ \}}
\DoxyCodeLine{01035\ }
\DoxyCodeLine{01057\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP1\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01058\ \{}
\DoxyCodeLine{01059\ \ \ SET\_BIT(DBGMCU-\/>APB1FZR1,\ Periphs);}
\DoxyCodeLine{01060\ \}}
\DoxyCodeLine{01061\ }
\DoxyCodeLine{01071\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP2\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01072\ \{}
\DoxyCodeLine{01073\ \ \ SET\_BIT(DBGMCU-\/>APB1FZR2,\ Periphs);}
\DoxyCodeLine{01074\ \}}
\DoxyCodeLine{01075\ }
\DoxyCodeLine{01097\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP1\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01098\ \{}
\DoxyCodeLine{01099\ \ \ CLEAR\_BIT(DBGMCU-\/>APB1FZR1,\ Periphs);}
\DoxyCodeLine{01100\ \}}
\DoxyCodeLine{01101\ }
\DoxyCodeLine{01111\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP2\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01112\ \{}
\DoxyCodeLine{01113\ \ \ CLEAR\_BIT(DBGMCU-\/>APB1FZR2,\ Periphs);}
\DoxyCodeLine{01114\ \}}
\DoxyCodeLine{01115\ }
\DoxyCodeLine{01131\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB2\_GRP1\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01132\ \{}
\DoxyCodeLine{01133\ \ \ SET\_BIT(DBGMCU-\/>APB2FZ,\ Periphs);}
\DoxyCodeLine{01134\ \}}
\DoxyCodeLine{01135\ }
\DoxyCodeLine{01151\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB2\_GRP1\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01152\ \{}
\DoxyCodeLine{01153\ \ \ CLEAR\_BIT(DBGMCU-\/>APB2FZ,\ Periphs);}
\DoxyCodeLine{01154\ \}}
\DoxyCodeLine{01155\ }
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#if\ defined(VREFBUF)}}
\DoxyCodeLine{01170\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01171\ \{}
\DoxyCodeLine{01172\ \ \ SET\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bab4e4f333ddecff9bf922c7d93a02}{VREFBUF\_CSR\_ENVR}});}
\DoxyCodeLine{01173\ \}}
\DoxyCodeLine{01174\ }
\DoxyCodeLine{01180\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01181\ \{}
\DoxyCodeLine{01182\ \ \ CLEAR\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bab4e4f333ddecff9bf922c7d93a02}{VREFBUF\_CSR\_ENVR}});}
\DoxyCodeLine{01183\ \}}
\DoxyCodeLine{01184\ }
\DoxyCodeLine{01190\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_EnableHIZ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01191\ \{}
\DoxyCodeLine{01192\ \ \ SET\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d4cf5943c63ae8ff694e1446266bcc}{VREFBUF\_CSR\_HIZ}});}
\DoxyCodeLine{01193\ \}}
\DoxyCodeLine{01194\ }
\DoxyCodeLine{01200\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_DisableHIZ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01201\ \{}
\DoxyCodeLine{01202\ \ \ CLEAR\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d4cf5943c63ae8ff694e1446266bcc}{VREFBUF\_CSR\_HIZ}});}
\DoxyCodeLine{01203\ \}}
\DoxyCodeLine{01204\ }
\DoxyCodeLine{01214\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_SetVoltageScaling(uint32\_t\ Scale)}
\DoxyCodeLine{01215\ \{}
\DoxyCodeLine{01216\ \ \ MODIFY\_REG(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4670ed4900a7abf116f8f13378ea6a8}{VREFBUF\_CSR\_VRS}},\ Scale);}
\DoxyCodeLine{01217\ \}}
\DoxyCodeLine{01218\ }
\DoxyCodeLine{01227\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_VREFBUF\_GetVoltageScaling(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01228\ \{}
\DoxyCodeLine{01229\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4670ed4900a7abf116f8f13378ea6a8}{VREFBUF\_CSR\_VRS}}));}
\DoxyCodeLine{01230\ \}}
\DoxyCodeLine{01231\ }
\DoxyCodeLine{01237\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_VREFBUF\_IsVREFReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01238\ \{}
\DoxyCodeLine{01239\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{VREFBUF\_CSR\_VRR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{VREFBUF\_CSR\_VRR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01240\ \}}
\DoxyCodeLine{01241\ }
\DoxyCodeLine{01247\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_VREFBUF\_GetTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01248\ \{}
\DoxyCodeLine{01249\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(VREFBUF-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352e19b53b9986eb54de8fd79b27d052}{VREFBUF\_CCR\_TRIM}}));}
\DoxyCodeLine{01250\ \}}
\DoxyCodeLine{01251\ }
\DoxyCodeLine{01258\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_SetTrimming(uint32\_t\ Value)}
\DoxyCodeLine{01259\ \{}
\DoxyCodeLine{01260\ \ \ WRITE\_REG(VREFBUF-\/>CCR,\ Value);}
\DoxyCodeLine{01261\ \}}
\DoxyCodeLine{01262\ }
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ VREFBUF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01267\ }
\DoxyCodeLine{01296\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_SetLatency(uint32\_t\ Latency)}
\DoxyCodeLine{01297\ \{}
\DoxyCodeLine{01298\ \ \ MODIFY\_REG(FLASH-\/>ACR,\ FLASH\_ACR\_LATENCY,\ Latency);}
\DoxyCodeLine{01299\ \}}
\DoxyCodeLine{01300\ }
\DoxyCodeLine{01324\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_FLASH\_GetLatency(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01325\ \{}
\DoxyCodeLine{01326\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_LATENCY));}
\DoxyCodeLine{01327\ \}}
\DoxyCodeLine{01328\ }
\DoxyCodeLine{01334\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnablePrefetch(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01335\ \{}
\DoxyCodeLine{01336\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_PRFTEN);}
\DoxyCodeLine{01337\ \}}
\DoxyCodeLine{01338\ }
\DoxyCodeLine{01344\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisablePrefetch(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01345\ \{}
\DoxyCodeLine{01346\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_PRFTEN);}
\DoxyCodeLine{01347\ \}}
\DoxyCodeLine{01348\ }
\DoxyCodeLine{01354\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_FLASH\_IsPrefetchEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01355\ \{}
\DoxyCodeLine{01356\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_PRFTEN)\ ==\ (FLASH\_ACR\_PRFTEN))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01357\ \}}
\DoxyCodeLine{01358\ }
\DoxyCodeLine{01364\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableInstCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01365\ \{}
\DoxyCodeLine{01366\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICEN);}
\DoxyCodeLine{01367\ \}}
\DoxyCodeLine{01368\ }
\DoxyCodeLine{01374\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableInstCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01375\ \{}
\DoxyCodeLine{01376\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICEN);}
\DoxyCodeLine{01377\ \}}
\DoxyCodeLine{01378\ }
\DoxyCodeLine{01384\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableDataCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01385\ \{}
\DoxyCodeLine{01386\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCEN);}
\DoxyCodeLine{01387\ \}}
\DoxyCodeLine{01388\ }
\DoxyCodeLine{01394\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableDataCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01395\ \{}
\DoxyCodeLine{01396\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCEN);}
\DoxyCodeLine{01397\ \}}
\DoxyCodeLine{01398\ }
\DoxyCodeLine{01405\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableInstCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01406\ \{}
\DoxyCodeLine{01407\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICRST);}
\DoxyCodeLine{01408\ \}}
\DoxyCodeLine{01409\ }
\DoxyCodeLine{01415\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableInstCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01416\ \{}
\DoxyCodeLine{01417\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICRST);}
\DoxyCodeLine{01418\ \}}
\DoxyCodeLine{01419\ }
\DoxyCodeLine{01426\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableDataCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01427\ \{}
\DoxyCodeLine{01428\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCRST);}
\DoxyCodeLine{01429\ \}}
\DoxyCodeLine{01430\ }
\DoxyCodeLine{01436\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableDataCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01437\ \{}
\DoxyCodeLine{01438\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCRST);}
\DoxyCodeLine{01439\ \}}
\DoxyCodeLine{01440\ }
\DoxyCodeLine{01453\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableRunPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01454\ \{}
\DoxyCodeLine{01455\ \ \ \textcolor{comment}{/*\ Following\ values\ must\ be\ written\ consecutively\ to\ unlock\ the\ RUN\_PD\ bit\ in}}
\DoxyCodeLine{01456\ \textcolor{comment}{\ \ \ \ \ FLASH\_ACR\ */}}
\DoxyCodeLine{01457\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga75e165b072d1c66e15bab68f4b5bb969}{FLASH\_PDKEY1}});}
\DoxyCodeLine{01458\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga4fac68eedf8c34c59d1953525819748d}{FLASH\_PDKEY2}});}
\DoxyCodeLine{01459\ \ \ SET\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e344e1a7d1c78c8c9b22e83cb96cda}{FLASH\_ACR\_RUN\_PD}});}
\DoxyCodeLine{01460\ \}}
\DoxyCodeLine{01461\ }
\DoxyCodeLine{01469\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableRunPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01470\ \{}
\DoxyCodeLine{01471\ \ \ \textcolor{comment}{/*\ Following\ values\ must\ be\ written\ consecutively\ to\ unlock\ the\ RUN\_PD\ bit\ in}}
\DoxyCodeLine{01472\ \textcolor{comment}{\ \ \ \ \ FLASH\_ACR\ */}}
\DoxyCodeLine{01473\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga75e165b072d1c66e15bab68f4b5bb969}{FLASH\_PDKEY1}});}
\DoxyCodeLine{01474\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga4fac68eedf8c34c59d1953525819748d}{FLASH\_PDKEY2}});}
\DoxyCodeLine{01475\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e344e1a7d1c78c8c9b22e83cb96cda}{FLASH\_ACR\_RUN\_PD}});}
\DoxyCodeLine{01476\ \}}
\DoxyCodeLine{01477\ }
\DoxyCodeLine{01485\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableSleepPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01486\ \{}
\DoxyCodeLine{01487\ \ \ SET\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe351b40c2a8d34733c07234d3bcba4}{FLASH\_ACR\_SLEEP\_PD}});}
\DoxyCodeLine{01488\ \}}
\DoxyCodeLine{01489\ }
\DoxyCodeLine{01495\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableSleepPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01496\ \{}
\DoxyCodeLine{01497\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe351b40c2a8d34733c07234d3bcba4}{FLASH\_ACR\_SLEEP\_PD}});}
\DoxyCodeLine{01498\ \}}
\DoxyCodeLine{01499\ }
\DoxyCodeLine{01512\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (FLASH)\ ||\ defined\ (SYSCFG)\ ||\ defined\ (DBGMCU)\ ||\ defined\ (VREFBUF)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01513\ }
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01519\ \}}
\DoxyCodeLine{01520\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01521\ }
\DoxyCodeLine{01522\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32G4xx\_LL\_SYSTEM\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01523\ }

\end{DoxyCode}
