verilog xil_defaultlib --include "../../../../fpga_2048.srcs/sources_1/ip/clk_wiz_0" \
"../../../../fpga_2048.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
