	component nios_system is
		port (
			clk_clk                            : in  std_logic                    := 'X'; -- clk
			lda_hw_interface_0_ledr_export     : out std_logic_vector(9 downto 0);        -- export
			lda_hw_interface_0_vgab_export     : out std_logic_vector(9 downto 0);        -- export
			lda_hw_interface_0_vgablank_export : out std_logic;                           -- export
			lda_hw_interface_0_vgaclk_export   : out std_logic;                           -- export
			lda_hw_interface_0_vgag_export     : out std_logic_vector(9 downto 0);        -- export
			lda_hw_interface_0_vgahs_export    : out std_logic;                           -- export
			lda_hw_interface_0_vgar_export     : out std_logic_vector(9 downto 0);        -- export
			lda_hw_interface_0_vgasync_export  : out std_logic;                           -- export
			lda_hw_interface_0_vgavs_export    : out std_logic;                           -- export
			reset_reset_n                      : in  std_logic                    := 'X'  -- reset_n
		);
	end component nios_system;

