<stg><name>pe</name>


<trans_list>

<trans id="440" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
bb164:0 %input_registers_0_3_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
bb164:1 %input_registers_1_0_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
bb164:2 %input_registers_1_3_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
bb164:3 %input_registers_2_0_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_2_0_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
bb164:4 %input_registers_2_1_V = alloca i32

]]></Node>
<StgValue><ssdm name="input_registers_2_1_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb164:23 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_buffers, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_buffers

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_stream_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb164:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_weight_stream_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="64">
<![CDATA[
bb164:30 %weight_registers_V = alloca i64

]]></Node>
<StgValue><ssdm name="weight_registers_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="64">
<![CDATA[
bb164:31 %inner_fifos_0_0_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_0_0_V_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb164:32 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="64">
<![CDATA[
bb164:34 %inner_fifos_0_1_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_0_1_V_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb164:35 %empty_8 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
bb164:37 %inner_fifos_0_2_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_0_2_V_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb164:38 %empty_9 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
bb164:40 %inner_fifos_1_0_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_1_0_V_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb164:41 %empty_10 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
bb164:43 %inner_fifos_1_1_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_1_1_V_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb164:44 %empty_11 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64">
<![CDATA[
bb164:46 %inner_fifos_1_2_V_V = alloca i64

]]></Node>
<StgValue><ssdm name="inner_fifos_1_2_V_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
bb164:47 %empty_12 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb164:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
bb164:49 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten26 = phi i4, void %bb164, i4 %add_ln25, void %bb157.2.2.2

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %output_x = phi i2, void %bb164, i2 %select_ln25_3, void %bb157.2.2.2

]]></Node>
<StgValue><ssdm name="output_x"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i4, void %bb164, i4 %select_ln27_4, void %bb157.2.2.2

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %output_y = phi i2, void %bb164, i2 %select_ln27_3, void %bb157.2.2.2

]]></Node>
<StgValue><ssdm name="output_y"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4 %kernel_y = phi i2, void %bb164, i2 %add_ln30, void %bb157.2.2.2

]]></Node>
<StgValue><ssdm name="kernel_y"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %input_num_index = phi i32, void %bb164, i32 %input_num_index_2, void %bb157.2.2.2

]]></Node>
<StgValue><ssdm name="input_num_index"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="2">
<![CDATA[
:6 %trunc_ln25 = trunc i2 %output_x

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="2">
<![CDATA[
:7 %trunc_ln27 = trunc i2 %output_y

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %empty_13 = or i1 %trunc_ln27, i1 %trunc_ln25

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9 %icmp_ln25 = icmp_eq  i4 %indvar_flatten26, i4

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10 %add_ln25 = add i4, i4 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln25 = br i1 %icmp_ln25, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:2 %icmp_ln27 = icmp_eq  i4 %indvar_flatten, i4

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:3 %select_ln25 = select i1 %icmp_ln27, i2, i2 %output_y

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:4 %add_ln25_1 = add i2, i2 %output_x

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="2">
<![CDATA[
.split10:5 %trunc_ln25_1 = trunc i2 %add_ln25_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:6 %select_ln25_1 = select i1 %icmp_ln27, i1 %trunc_ln25_1, i1 %trunc_ln25

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:7 %select_ln25_2 = select i1 %icmp_ln27, i1 %trunc_ln25_1, i1 %empty_13

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:8 %xor_ln25 = xor i1 %icmp_ln27, i1

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:9 %icmp_ln30 = icmp_eq  i2 %kernel_y, i2

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:10 %and_ln25 = and i1 %icmp_ln30, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:11 %select_ln25_3 = select i1 %icmp_ln27, i2 %add_ln25_1, i2 %output_x

]]></Node>
<StgValue><ssdm name="select_ln25_3"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:12 %output_y_2 = add i2, i2 %select_ln25

]]></Node>
<StgValue><ssdm name="output_y_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:14 %or_ln27 = or i1 %and_ln25, i1 %icmp_ln27

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:15 %select_ln27 = select i1 %or_ln27, i2, i2 %kernel_y

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split10:16 %select_ln27_1 = select i1 %or_ln27, i32, i32 %input_num_index

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="2">
<![CDATA[
.split10:17 %trunc_ln27_1 = trunc i2 %output_y_2

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:18 %p_mid1 = or i1 %trunc_ln27_1, i1 %select_ln25_1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:19 %select_ln27_2 = select i1 %and_ln25, i1 %p_mid1, i1 %select_ln25_2

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:20 %select_ln27_3 = select i1 %and_ln25, i2 %output_y_2, i2 %select_ln25

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="2">
<![CDATA[
.split10:27 %kernel_y_cast6 = zext i2 %select_ln27

]]></Node>
<StgValue><ssdm name="kernel_y_cast6"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:28 %empty_27 = add i3, i3 %kernel_y_cast6

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="3">
<![CDATA[
.split10:29 %p_cast40 = zext i3 %empty_27

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split10:30 %mul = mul i7, i7 %p_cast40

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
.split10:31 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:34 %cmp50 = icmp_eq  i2 %select_ln27, i2

]]></Node>
<StgValue><ssdm name="cmp50"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:35 %notrhs = icmp_ne  i2 %select_ln27, i2

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split10:36 %br_ln37 = br i1 %select_ln27_2, void %bb163.0, void %.split4._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32">
<![CDATA[
.split4._crit_edge.0:0 %empty_18 = trunc i32 %select_ln27_1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split4._crit_edge.0:1 %p_shl18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_18, i1

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4._crit_edge.0:2 %br_ln70 = br i1 %cmp50, void %bb162.0.0.0, void %bb157.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="32">
<![CDATA[
bb157.0.0.0:2 %trunc_ln55 = trunc i32 %select_ln27_1

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="2" op_3_bw="1" op_4_bw="1">
<![CDATA[
bb157.0.0.0:3 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i1.i1, i2 %trunc_ln55, i2, i1 %tmp_1, i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.0.0:4 %add_ln55 = add i6 %tmp, i6 %p_shl18

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.0.0.0:5 %br_ln72 = br i1 %cmp50, void %bb162.0.0.1, void %bb160.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="6">
<![CDATA[
bb160.0.0.1:0 %zext_ln74 = zext i6 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb160.0.0.1:1 %input_buffers_addr = getelementptr i8 %input_buffers, i64, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="input_buffers_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="6">
<![CDATA[
bb160.0.0.1:2 %input_buffers_load = load i6 %input_buffers_addr

]]></Node>
<StgValue><ssdm name="input_buffers_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.0.1:3 %add_ln55_1 = add i6 %add_ln55, i6

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.0.0.1:4 %br_ln72 = br i1 %cmp50, void %bb162.0.0.2, void %bb160.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
bb160.0.0.2:0 %zext_ln74_1 = zext i6 %add_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb160.0.0.2:1 %input_buffers_addr_1 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="input_buffers_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="6">
<![CDATA[
bb160.0.0.2:2 %input_buffers_load_1 = load i6 %input_buffers_addr_1

]]></Node>
<StgValue><ssdm name="input_buffers_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.0.0.2_ifconv:9 %icmp_ln121 = icmp_eq  i32 %select_ln27_1, i32

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.0.0.2_ifconv:10 %add_ln124 = add i32, i32 %select_ln27_1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.0.0.2_ifconv:16 %br_ln70 = br i1 %cmp50, void %bb162.0.1.0, void %._crit_edge4.0.1.0

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.0.1.0:1 %br_ln106 = br i1 %notrhs, void %bb157.0.1.0, void %.thread.0.1.0

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.0.1.1:1 %br_ln106 = br i1 %notrhs, void %bb157.0.1.1, void %.thread.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.0.1.2:1 %br_ln106 = br i1 %notrhs, void %bb157.0.1.2_ifconv, void %.thread.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.0.1.2_ifconv:15 %br_ln106 = br i1 %notrhs, void %bb157.0.2.0, void %.thread.0.2.0

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.0.2.0:6 %br_ln106 = br i1 %notrhs, void %bb157.0.2.1, void %.thread.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.0.2.1:6 %br_ln106 = br i1 %notrhs, void %bb157.0.2.2, void %.thread.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.0.2.2:12 %br_ln37 = br i1 %select_ln27_2, void %bb163.1, void %.split4._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.1.1.0:1 %br_ln106 = br i1 %notrhs, void %bb157.1.1.0, void %.thread.1.1.0

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.1.1.1:1 %br_ln106 = br i1 %notrhs, void %bb157.1.1.1, void %.thread.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.1.1.2:1 %br_ln106 = br i1 %notrhs, void %bb157.1.1.2_ifconv, void %.thread.1.1.2

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.1.1.2_ifconv:16 %br_ln106 = br i1 %notrhs, void %bb157.1.2.1.critedge, void %.thread.1.2.0

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.1.2.1:1 %br_ln106 = br i1 %notrhs, void %bb157.1.2.2, void %.thread.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.1.2.2:14 %br_ln37 = br i1 %select_ln27_2, void %bb163.2, void %.split4._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4._crit_edge.2:0 %br_ln82 = br i1 %cmp50, void %bb162.2.0.0, void %bb161.2.0.1.critedge

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.2.1.0:2 %br_ln106 = br i1 %notrhs, void %bb157.2.1.0, void %.thread.2.1.0

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.2.1.1:1 %br_ln106 = br i1 %notrhs, void %bb157.2.1.1, void %.thread.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.2.1.2:1 %br_ln106 = br i1 %notrhs, void %bb157.2.1.2, void %.thread.2.1.2

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.2.1.2:4 %br_ln106 = br i1 %notrhs, void %bb157.2.2.1.critedge, void %.thread.2.2.0

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.2.2.1:1 %br_ln106 = br i1 %notrhs, void %bb157.2.2.2, void %.thread.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb157.2.2.2:13 %add_ln27_1 = add i4 %indvar_flatten, i4

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb157.2.2.2:14 %select_ln27_4 = select i1 %icmp_ln27, i4, i4 %add_ln27_1

]]></Node>
<StgValue><ssdm name="select_ln27_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split10:1 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_30_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="2">
<![CDATA[
.split10:21 %zext_ln30 = zext i2 %select_ln27

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:22 %specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln30"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:23 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split10:24 %p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln27, i2

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:25 %empty_26 = sub i4 %p_shl, i4 %zext_ln30

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
.split10:26 %p_cast = zext i4 %empty_26

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10:32 %mul1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_1, i1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="2">
<![CDATA[
.split10:33 %mul34_cast = zext i2 %mul1

]]></Node>
<StgValue><ssdm name="mul34_cast"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb163.0:0 %weight_stream_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V

]]></Node>
<StgValue><ssdm name="weight_stream_V_read"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb163.0:1 %weight_registers_V_addr = getelementptr i8 %weight_registers_V, i64, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_registers_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
bb163.0:2 %store_ln182 = store i8 %weight_stream_V_read, i4 %weight_registers_V_addr

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
bb163.0:3 %br_ln38 = br void %.split4._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb162.0.0.0:0 %inner_fifos_0_0_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V

]]></Node>
<StgValue><ssdm name="inner_fifos_0_0_V_V_read"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
bb162.0.0.0:1 %br_ln87 = br void %bb157.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb162.0.0.1:0 %inner_fifos_0_1_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V

]]></Node>
<StgValue><ssdm name="inner_fifos_0_1_V_V_read"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
bb162.0.0.1:1 %br_ln87 = br void %bb157.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="6">
<![CDATA[
bb160.0.0.1:2 %input_buffers_load = load i6 %input_buffers_addr

]]></Node>
<StgValue><ssdm name="input_buffers_load"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
bb160.0.0.1:3 %br_ln79 = br void %bb157.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
bb157.0.0.1:1 %input_registers_1_0_V_3_load = load i8 %input_registers_1_0_V_3

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_3_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.0.1:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_3_load

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb162.0.0.2:0 %inner_fifos_0_2_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V

]]></Node>
<StgValue><ssdm name="inner_fifos_0_2_V_V_read"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
bb162.0.0.2:1 %br_ln87 = br void %bb157.0.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="6">
<![CDATA[
bb160.0.0.2:2 %input_buffers_load_1 = load i6 %input_buffers_addr_1

]]></Node>
<StgValue><ssdm name="input_buffers_load_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
bb160.0.0.2:3 %br_ln79 = br void %bb157.0.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
bb157.0.0.2_ifconv:2 %input_registers_2_0_V_load = load i8 %input_registers_2_0_V

]]></Node>
<StgValue><ssdm name="input_registers_2_0_V_load"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.0.2_ifconv:3 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_2_0_V_load

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb157.0.0.2_ifconv:11 %select_ln121 = select i1 %icmp_ln121, i32, i32 %add_ln124

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="32">
<![CDATA[
bb157.0.0.2_ifconv:12 %empty_14 = trunc i32 %select_ln121

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
bb157.0.0.2_ifconv:13 %p_shl17_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_14, i4

]]></Node>
<StgValue><ssdm name="p_shl17_0_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="32">
<![CDATA[
bb157.0.0.2_ifconv:14 %empty_15 = trunc i32 %select_ln121

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
bb157.0.0.2_ifconv:15 %p_shl18_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_15, i1

]]></Node>
<StgValue><ssdm name="p_shl18_0_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb162.0.1.0:0 %inner_fifos_1_0_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V

]]></Node>
<StgValue><ssdm name="inner_fifos_1_0_V_V_read"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
bb162.0.1.0:1 %br_ln87 = br void %._crit_edge4.0.1.0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.1.0:1 %add_ln55_12 = add i6 %p_shl18_0_1, i6 %mul34_cast

]]></Node>
<StgValue><ssdm name="add_ln55_12"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.1.0:2 %add_ln55_3 = add i6 %add_ln55_12, i6 %p_shl17_0_1

]]></Node>
<StgValue><ssdm name="add_ln55_3"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.0.1.0:3 %br_ln72 = br i1 %cmp50, void %bb162.0.1.1, void %bb160.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="6">
<![CDATA[
bb160.0.1.1:0 %zext_ln74_3 = zext i6 %add_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln74_3"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb160.0.1.1:1 %input_buffers_addr_3 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="input_buffers_addr_3"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="6">
<![CDATA[
bb160.0.1.1:2 %input_buffers_load_3 = load i6 %input_buffers_addr_3

]]></Node>
<StgValue><ssdm name="input_buffers_load_3"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.1.1:1 %add_ln55_4 = add i6 %add_ln55_3, i6

]]></Node>
<StgValue><ssdm name="add_ln55_4"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.0.1.1:2 %br_ln72 = br i1 %cmp50, void %bb162.0.1.2, void %bb160.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="6">
<![CDATA[
bb160.0.1.2:0 %zext_ln74_4 = zext i6 %add_ln55_4

]]></Node>
<StgValue><ssdm name="zext_ln74_4"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb160.0.1.2:1 %input_buffers_addr_4 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_4

]]></Node>
<StgValue><ssdm name="input_buffers_addr_4"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="6">
<![CDATA[
bb160.0.1.2:2 %input_buffers_load_4 = load i6 %input_buffers_addr_4

]]></Node>
<StgValue><ssdm name="input_buffers_load_4"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8">
<![CDATA[
bb157.0.1.2_ifconv:1 %input_registers_2_1_V_load = load i8 %input_registers_2_1_V

]]></Node>
<StgValue><ssdm name="input_registers_2_1_V_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.1.2_ifconv:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_1_V_load

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.0.1.2_ifconv:8 %icmp_ln121_1 = icmp_eq  i32 %select_ln121, i32

]]></Node>
<StgValue><ssdm name="icmp_ln121_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.0.1.2_ifconv:9 %add_ln124_1 = add i32, i32 %select_ln121

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb157.0.1.2_ifconv:10 %select_ln121_1 = select i1 %icmp_ln121_1, i32, i32 %add_ln124_1

]]></Node>
<StgValue><ssdm name="select_ln121_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="32">
<![CDATA[
bb157.0.1.2_ifconv:11 %empty_16 = trunc i32 %select_ln121_1

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
bb157.0.1.2_ifconv:12 %p_shl17_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_16, i4

]]></Node>
<StgValue><ssdm name="p_shl17_0_2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="32">
<![CDATA[
bb157.0.1.2_ifconv:13 %empty_17 = trunc i32 %select_ln121_1

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
bb157.0.1.2_ifconv:14 %p_shl18_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_17, i1

]]></Node>
<StgValue><ssdm name="p_shl18_0_2"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
.thread.0.2.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8, i8 %inner_fifos_1_0_V_V_read

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
.thread.0.2.0:1 %br_ln109 = br void %bb157.0.2.0

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.2.0:1 %add_ln55_13 = add i6 %p_shl18_0_2, i6 %mul34_cast

]]></Node>
<StgValue><ssdm name="add_ln55_13"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.2.0:2 %add_ln55_6 = add i6 %add_ln55_13, i6 %p_shl17_0_2

]]></Node>
<StgValue><ssdm name="add_ln55_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.0.0.0:0 %storemerge = phi i8 %inner_fifos_0_0_V_V_read, void %bb162.0.0.0, i8, void %.split4._crit_edge.0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.0.0:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %storemerge

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.0.0.1:0 %input_registers_0_1_V = phi i8 %input_buffers_load, void %bb160.0.0.1, i8 %inner_fifos_0_1_V_V_read, void %bb162.0.0.1

]]></Node>
<StgValue><ssdm name="input_registers_0_1_V"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.0.0.2_ifconv:0 %input_registers_0_2_V = phi i8 %input_buffers_load_1, void %bb160.0.0.2, i8 %inner_fifos_0_2_V_V_read, void %bb162.0.0.2

]]></Node>
<StgValue><ssdm name="input_registers_0_2_V"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge4.0.1.0:0 %input_registers_1_0_V = phi i8 %inner_fifos_1_0_V_V_read, void %bb162.0.1.0, i8, void %bb157.0.0.2_ifconv

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
.thread.0.1.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V, i8 %inner_fifos_0_0_V_V_read

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.thread.0.1.0:1 %br_ln109 = br void %bb157.0.1.0

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.1.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb162.0.1.1:0 %inner_fifos_1_1_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V

]]></Node>
<StgValue><ssdm name="inner_fifos_1_1_V_V_read"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
bb162.0.1.1:1 %br_ln87 = br void %._crit_edge4.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="6">
<![CDATA[
bb160.0.1.1:2 %input_buffers_load_3 = load i6 %input_buffers_addr_3

]]></Node>
<StgValue><ssdm name="input_buffers_load_3"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
bb160.0.1.1:3 %br_ln79 = br void %._crit_edge4.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb162.0.1.2:0 %inner_fifos_1_2_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V

]]></Node>
<StgValue><ssdm name="inner_fifos_1_2_V_V_read"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
bb162.0.1.2:1 %br_ln87 = br void %._crit_edge4.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="6">
<![CDATA[
bb160.0.1.2:2 %input_buffers_load_4 = load i6 %input_buffers_addr_4

]]></Node>
<StgValue><ssdm name="input_buffers_load_4"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
bb160.0.1.2:3 %br_ln79 = br void %._crit_edge4.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.2.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="6">
<![CDATA[
bb157.0.2.0:3 %zext_ln74_6 = zext i6 %add_ln55_6

]]></Node>
<StgValue><ssdm name="zext_ln74_6"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.0.2.0:4 %input_buffers_addr_6 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_6

]]></Node>
<StgValue><ssdm name="input_buffers_addr_6"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="6">
<![CDATA[
bb157.0.2.0:5 %input_registers_2_1_V_4 = load i6 %input_buffers_addr_6

]]></Node>
<StgValue><ssdm name="input_registers_2_1_V_4"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.2.1:1 %add_ln55_7 = add i6 %add_ln55_6, i6

]]></Node>
<StgValue><ssdm name="add_ln55_7"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="6">
<![CDATA[
bb157.0.2.1:2 %zext_ln74_7 = zext i6 %add_ln55_7

]]></Node>
<StgValue><ssdm name="zext_ln74_7"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.0.2.1:3 %input_buffers_addr_7 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_7

]]></Node>
<StgValue><ssdm name="input_buffers_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="6">
<![CDATA[
bb157.0.2.1:4 %input_registers_2_2_V_1 = load i6 %input_buffers_addr_7

]]></Node>
<StgValue><ssdm name="input_registers_2_2_V_1"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.0.2.2:5 %icmp_ln121_2 = icmp_eq  i32 %select_ln121_1, i32

]]></Node>
<StgValue><ssdm name="icmp_ln121_2"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.0.2.2:6 %add_ln124_2 = add i32 %select_ln121_1, i32

]]></Node>
<StgValue><ssdm name="add_ln124_2"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb157.0.2.2:7 %select_ln121_2 = select i1 %icmp_ln121_2, i32, i32 %add_ln124_2

]]></Node>
<StgValue><ssdm name="select_ln121_2"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.0.2.2:8 %weight_registers_V_addr_1 = getelementptr i8 %weight_registers_V, i64, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_registers_V_addr_1"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
bb157.0.2.2:9 %weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182

]]></Node>
<StgValue><ssdm name="weight_registers_V_load"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb163.1:0 %weight_stream_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V, i8 %weight_stream_V_read

]]></Node>
<StgValue><ssdm name="weight_stream_V_read_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb163.1:1 %add_ln38 = add i4 %empty_26, i4

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="4">
<![CDATA[
bb163.1:2 %zext_ln38 = zext i4 %add_ln38

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb163.1:3 %weight_registers_V_addr_3 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="weight_registers_V_addr_3"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
bb163.1:4 %store_ln182 = store i8 %weight_stream_V_read_1, i4 %weight_registers_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
bb163.1:5 %br_ln38 = br void %.split4._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="32">
<![CDATA[
.split4._crit_edge.1:2 %empty_23 = trunc i32 %select_ln121_2

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="32">
<![CDATA[
.split4._crit_edge.1:4 %empty_24 = trunc i32 %select_ln121_2

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4._crit_edge.1:6 %br_ln82 = br i1 %cmp50, void %bb162.1.0.0, void %bb161.1.0.1.critedge

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.0.1:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.0.2_ifconv:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.1.0.2_ifconv:9 %icmp_ln121_3 = icmp_eq  i32 %select_ln121_2, i32

]]></Node>
<StgValue><ssdm name="icmp_ln121_3"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.1.0.2_ifconv:10 %add_ln124_3 = add i32, i32 %select_ln121_2

]]></Node>
<StgValue><ssdm name="add_ln124_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="239" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.0.2_ifconv:4 %add_ln55_2 = add i6, i6 %add_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="6">
<![CDATA[
bb157.0.0.2_ifconv:5 %zext_ln74_2 = zext i6 %add_ln55_2

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.0.0.2_ifconv:6 %input_buffers_addr_2 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="input_buffers_addr_2"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="6">
<![CDATA[
bb157.0.0.2_ifconv:7 %input_registers_0_3_V = load i6 %input_buffers_addr_2

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge4.0.1.1:0 %input_registers_1_1_V = phi i8 %input_buffers_load_3, void %bb160.0.1.1, i8 %inner_fifos_1_1_V_V_read, void %bb162.0.1.1

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
.thread.0.1.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V, i8 %inner_fifos_0_1_V_V_read

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
.thread.0.1.1:1 %br_ln109 = br void %bb157.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.1.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge4.0.1.2:0 %input_registers_1_2_V = phi i8 %input_buffers_load_4, void %bb160.0.1.2, i8 %inner_fifos_1_2_V_V_read, void %bb162.0.1.2

]]></Node>
<StgValue><ssdm name="input_registers_1_2_V"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
.thread.0.1.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V, i8 %inner_fifos_0_2_V_V_read

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
.thread.0.1.2:1 %br_ln109 = br void %bb157.0.1.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.1.2_ifconv:3 %add_ln55_5 = add i6, i6 %add_ln55_3

]]></Node>
<StgValue><ssdm name="add_ln55_5"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="6">
<![CDATA[
bb157.0.1.2_ifconv:4 %zext_ln74_5 = zext i6 %add_ln55_5

]]></Node>
<StgValue><ssdm name="zext_ln74_5"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.0.1.2_ifconv:5 %input_buffers_addr_5 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_5

]]></Node>
<StgValue><ssdm name="input_buffers_addr_5"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="6">
<![CDATA[
bb157.0.1.2_ifconv:6 %input_registers_1_3_V = load i6 %input_buffers_addr_5

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="6">
<![CDATA[
bb157.0.2.0:5 %input_registers_2_1_V_4 = load i6 %input_buffers_addr_6

]]></Node>
<StgValue><ssdm name="input_registers_2_1_V_4"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
.thread.0.2.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_1_V_4, i8 %inner_fifos_1_1_V_V_read

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
.thread.0.2.1:1 %br_ln109 = br void %bb157.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.2.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="6">
<![CDATA[
bb157.0.2.1:4 %input_registers_2_2_V_1 = load i6 %input_buffers_addr_7

]]></Node>
<StgValue><ssdm name="input_registers_2_2_V_1"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb157.0.2.1:5 %store_ln106 = store i8 %input_registers_2_2_V_1, i8 %input_registers_2_0_V, i8 %input_registers_2_0_V_load

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
.thread.0.2.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_2_V_V_read

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.thread.0.2.2:1 %br_ln109 = br void %bb157.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.2.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_2_V_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
bb157.0.2.2:9 %weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182

]]></Node>
<StgValue><ssdm name="weight_registers_V_load"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.2.2:10 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4._crit_edge.1:0 %input_depth_index_142 = or i2 %mul1, i2

]]></Node>
<StgValue><ssdm name="input_depth_index_142"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="2">
<![CDATA[
.split4._crit_edge.1:1 %input_depth_index_142_cast = zext i2 %input_depth_index_142

]]></Node>
<StgValue><ssdm name="input_depth_index_142_cast"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.split4._crit_edge.1:3 %p_shl17_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_23, i4

]]></Node>
<StgValue><ssdm name="p_shl17_1"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split4._crit_edge.1:5 %p_shl18_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_24, i1

]]></Node>
<StgValue><ssdm name="p_shl18_1"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb161.1.0.1.critedge:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_1_V, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
bb161.1.0.1.critedge:1 %br_ln83 = br void %bb157.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.1.0.2_ifconv:3 %add_ln55_14 = add i6 %p_shl18_1, i6 %input_depth_index_142_cast

]]></Node>
<StgValue><ssdm name="add_ln55_14"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.1.0.2_ifconv:4 %add_ln55_9 = add i6 %add_ln55_14, i6 %p_shl17_1

]]></Node>
<StgValue><ssdm name="add_ln55_9"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb157.1.0.2_ifconv:11 %select_ln121_3 = select i1 %icmp_ln121_3, i32, i32 %add_ln124_3

]]></Node>
<StgValue><ssdm name="select_ln121_3"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="32">
<![CDATA[
bb157.1.0.2_ifconv:12 %empty_19 = trunc i32 %select_ln121_3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
bb157.1.0.2_ifconv:13 %p_shl17_1_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_19, i4

]]></Node>
<StgValue><ssdm name="p_shl17_1_1"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="32">
<![CDATA[
bb157.1.0.2_ifconv:14 %empty_20 = trunc i32 %select_ln121_3

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
bb157.1.0.2_ifconv:15 %p_shl18_1_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_20, i1

]]></Node>
<StgValue><ssdm name="p_shl18_1_1"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.1.0.2_ifconv:17 %br_ln82 = br i1 %cmp50, void %bb162.1.1.0, void %._crit_edge4.1.1.0

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb162.1.1.0:0 %inner_fifos_1_0_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V_read, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_1_0_V_V_read_1"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
bb162.1.1.0:1 %br_ln87 = br void %._crit_edge4.1.1.0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.1.2_ifconv:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_1_V_4, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.1.1.2_ifconv:2 %add_ln55_15 = add i6 %p_shl18_1_1, i6 %input_depth_index_142_cast

]]></Node>
<StgValue><ssdm name="add_ln55_15"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.1.1.2_ifconv:3 %add_ln55_10 = add i6 %add_ln55_15, i6 %p_shl17_1_1

]]></Node>
<StgValue><ssdm name="add_ln55_10"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.1.1.2_ifconv:8 %icmp_ln121_4 = icmp_eq  i32 %select_ln121_3, i32

]]></Node>
<StgValue><ssdm name="icmp_ln121_4"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.1.1.2_ifconv:9 %add_ln124_4 = add i32, i32 %select_ln121_3

]]></Node>
<StgValue><ssdm name="add_ln124_4"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb157.1.1.2_ifconv:10 %select_ln121_4 = select i1 %icmp_ln121_4, i32, i32 %add_ln124_4

]]></Node>
<StgValue><ssdm name="select_ln121_4"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="2" op_0_bw="32">
<![CDATA[
bb157.1.1.2_ifconv:11 %empty_21 = trunc i32 %select_ln121_4

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
bb157.1.1.2_ifconv:12 %p_shl17_1_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_21, i4

]]></Node>
<StgValue><ssdm name="p_shl17_1_2"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="32">
<![CDATA[
bb157.1.1.2_ifconv:13 %empty_22 = trunc i32 %select_ln121_4

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
bb157.1.1.2_ifconv:14 %p_shl18_1_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_22, i1

]]></Node>
<StgValue><ssdm name="p_shl18_1_2"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.1.2.2:1 %add_ln55_16 = add i6 %p_shl18_1_2, i6 %input_depth_index_142_cast

]]></Node>
<StgValue><ssdm name="add_ln55_16"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.1.2.2:2 %add_ln55_11 = add i6 %add_ln55_16, i6 %p_shl17_1_2

]]></Node>
<StgValue><ssdm name="add_ln55_11"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb157.1.2.2:9 %add_ln127 = add i4 %empty_26, i4

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="4">
<![CDATA[
bb157.1.2.2:10 %zext_ln127 = zext i4 %add_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.1.2.2:11 %weight_registers_V_addr_4 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="weight_registers_V_addr_4"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
bb157.1.2.2:12 %weight_registers_V_load_1 = load i4 %weight_registers_V_addr_4, void %store_ln182

]]></Node>
<StgValue><ssdm name="weight_registers_V_load_1"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb163.2:0 %weight_stream_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V, i8 %weight_stream_V_read, i8 %weight_stream_V_read_1

]]></Node>
<StgValue><ssdm name="weight_stream_V_read_2"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb163.2:1 %add_ln38_1 = add i4 %empty_26, i4

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="4">
<![CDATA[
bb163.2:2 %zext_ln38_1 = zext i4 %add_ln38_1

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb163.2:3 %weight_registers_V_addr_2 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln38_1

]]></Node>
<StgValue><ssdm name="weight_registers_V_addr_2"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
bb163.2:4 %store_ln182 = store i8 %weight_stream_V_read_2, i4 %weight_registers_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="select_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
bb163.2:5 %br_ln38 = br void %.split4._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
bb157.2.0.2:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_2_1_V_4, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
bb157.0.0.2_ifconv:1 %input_registers_0_3_V_4_load = load i8 %input_registers_0_3_V_4

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V_4_load"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="6">
<![CDATA[
bb157.0.0.2_ifconv:7 %input_registers_0_3_V = load i6 %input_buffers_addr_2

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.0.2_ifconv:8 %input_registers_0_3_V_1 = select i1 %cmp50, i8 %input_registers_0_3_V, i8 %input_registers_0_3_V_4_load

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V_1"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8">
<![CDATA[
bb157.0.1.2_ifconv:0 %input_registers_1_3_V_4_load = load i8 %input_registers_1_3_V_4

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V_4_load"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="6">
<![CDATA[
bb157.0.1.2_ifconv:6 %input_registers_1_3_V = load i6 %input_buffers_addr_5

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.0.1.2_ifconv:7 %input_registers_1_3_V_1 = select i1 %cmp50, i8 %input_registers_1_3_V, i8 %input_registers_1_3_V_4_load

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V_1"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb157.0.2.2:1 %add_ln55_8 = add i6 %add_ln55_6, i6

]]></Node>
<StgValue><ssdm name="add_ln55_8"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="6">
<![CDATA[
bb157.0.2.2:2 %zext_ln74_8 = zext i6 %add_ln55_8

]]></Node>
<StgValue><ssdm name="zext_ln74_8"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.0.2.2:3 %input_buffers_addr_8 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_8

]]></Node>
<StgValue><ssdm name="input_buffers_addr_8"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="6">
<![CDATA[
bb157.0.2.2:4 %input_registers_2_3_V = load i6 %input_buffers_addr_8

]]></Node>
<StgValue><ssdm name="input_registers_2_3_V"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb162.1.0.0:0 %inner_fifos_0_0_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V_read, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_0_0_V_V_read_1"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb162.1.0.0:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb162.1.0.0:2 %inner_fifos_0_1_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V_read, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_0_1_V_V_read_1"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
bb162.1.0.0:3 %br_ln87 = br void %bb157.1.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.1.0.1:2 %br_ln82 = br i1 %cmp50, void %bb162.1.0.2, void %bb157.1.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb162.1.0.2:0 %inner_fifos_0_2_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V_read, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_0_2_V_V_read_1"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
bb162.1.0.2:1 %br_ln87 = br void %bb157.1.0.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="6">
<![CDATA[
bb157.1.0.2_ifconv:5 %zext_ln74_9 = zext i6 %add_ln55_9

]]></Node>
<StgValue><ssdm name="zext_ln74_9"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.1.0.2_ifconv:6 %input_buffers_addr_9 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_9

]]></Node>
<StgValue><ssdm name="input_buffers_addr_9"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="6">
<![CDATA[
bb157.1.0.2_ifconv:7 %input_registers_0_3_V_5 = load i6 %input_buffers_addr_9

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V_5"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge4.1.1.0:0 %input_registers_1_0_V_1 = phi i8 %inner_fifos_1_0_V_V_read_1, void %bb162.1.1.0, i8 %input_registers_1_1_V, void %bb157.1.0.2_ifconv

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_1"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.thread.1.1.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_1, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
.thread.1.1.0:1 %br_ln109 = br void %bb157.1.1.0

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.1.1.0:1 %br_ln82 = br i1 %cmp50, void %bb162.1.1.1, void %._crit_edge4.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb162.1.1.1:0 %inner_fifos_1_1_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_1_1_V_V_read_1"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
bb162.1.1.1:1 %br_ln87 = br void %._crit_edge4.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.1.1.1:1 %br_ln82 = br i1 %cmp50, void %bb162.1.1.2, void %._crit_edge4.1.1.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb162.1.1.2:0 %inner_fifos_1_2_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_1_2_V_V_read_1"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
bb162.1.1.2:1 %br_ln87 = br void %._crit_edge4.1.1.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.thread.1.2.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %input_registers_2_1_V_4, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.thread.1.2.0:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.1.2.2:6 %icmp_ln121_5 = icmp_eq  i32 %select_ln121_4, i32

]]></Node>
<StgValue><ssdm name="icmp_ln121_5"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.1.2.2:7 %add_ln124_5 = add i32 %select_ln121_4, i32

]]></Node>
<StgValue><ssdm name="add_ln124_5"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb157.1.2.2:8 %select_ln121_5 = select i1 %icmp_ln121_5, i32, i32 %add_ln124_5

]]></Node>
<StgValue><ssdm name="select_ln121_5"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
bb157.1.2.2:12 %weight_registers_V_load_1 = load i4 %weight_registers_V_addr_4, void %store_ln182

]]></Node>
<StgValue><ssdm name="weight_registers_V_load_1"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
bb157.2.0.1:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_1, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.2.0.2:2 %icmp_ln121_6 = icmp_eq  i32 %select_ln121_5, i32

]]></Node>
<StgValue><ssdm name="icmp_ln121_6"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.2.0.2:3 %add_ln124_6 = add i32 %select_ln121_5, i32

]]></Node>
<StgValue><ssdm name="add_ln124_6"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
bb157.2.1.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_2_V_1, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb157.2.2.2:4 %add_ln127_1 = add i4 %empty_26, i4

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="4">
<![CDATA[
bb157.2.2.2:5 %zext_ln127_1 = zext i4 %add_ln127_1

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.2.2.2:6 %weight_registers_V_addr_5 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="weight_registers_V_addr_5"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
bb157.2.2.2:7 %weight_registers_V_load_2 = load i4 %weight_registers_V_addr_5, void %store_ln182

]]></Node>
<StgValue><ssdm name="weight_registers_V_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="347" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="6">
<![CDATA[
bb157.0.2.2:4 %input_registers_2_3_V = load i6 %input_buffers_addr_8

]]></Node>
<StgValue><ssdm name="input_registers_2_3_V"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb157.0.2.2:11 %store_ln37 = store i8 %input_registers_2_3_V, i8 %input_registers_2_1_V, i8 %input_registers_2_1_V_load

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.0.1:0 %input_registers_0_1_V_1 = phi i8 %inner_fifos_0_1_V_V_read_1, void %bb162.1.0.0, i8 %input_registers_0_2_V, void %bb161.1.0.1.critedge

]]></Node>
<StgValue><ssdm name="input_registers_0_1_V_1"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.0.2_ifconv:0 %input_registers_0_2_V_1 = phi i8 %inner_fifos_0_2_V_V_read_1, void %bb162.1.0.2, i8 %input_registers_0_3_V_1, void %bb157.1.0.1

]]></Node>
<StgValue><ssdm name="input_registers_0_2_V_1"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8">
<![CDATA[
bb157.1.0.2_ifconv:1 %input_registers_0_3_V_4_load_1 = load i8 %input_registers_0_3_V_4

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V_4_load_1"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="6">
<![CDATA[
bb157.1.0.2_ifconv:7 %input_registers_0_3_V_5 = load i6 %input_buffers_addr_9

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V_5"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.1.0.2_ifconv:8 %input_registers_0_3_V_3 = select i1 %cmp50, i8 %input_registers_0_3_V_5, i8 %input_registers_0_3_V_4_load_1

]]></Node>
<StgValue><ssdm name="input_registers_0_3_V_3"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb157.1.0.2_ifconv:16 %store_ln82 = store i8 %input_registers_0_3_V_3, i8 %input_registers_0_3_V_4, i8 %input_registers_0_3_V_4_load_1, i8 %input_registers_0_3_V_4_load

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.1.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge4.1.1.1:0 %input_registers_1_1_V_1 = phi i8 %inner_fifos_1_1_V_V_read_1, void %bb162.1.1.1, i8 %input_registers_1_2_V, void %bb157.1.1.0

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V_1"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.thread.1.1.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V_1, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
.thread.1.1.1:1 %br_ln109 = br void %bb157.1.1.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.1.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge4.1.1.2:0 %input_registers_1_2_V_1 = phi i8 %inner_fifos_1_2_V_V_read_1, void %bb162.1.1.2, i8 %input_registers_1_3_V_1, void %bb157.1.1.1

]]></Node>
<StgValue><ssdm name="input_registers_1_2_V_1"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.thread.1.1.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V_1, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
.thread.1.1.2:1 %br_ln109 = br void %bb157.1.1.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="6">
<![CDATA[
bb157.1.1.2_ifconv:4 %zext_ln74_10 = zext i6 %add_ln55_10

]]></Node>
<StgValue><ssdm name="zext_ln74_10"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.1.1.2_ifconv:5 %input_buffers_addr_10 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_10

]]></Node>
<StgValue><ssdm name="input_buffers_addr_10"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="6">
<![CDATA[
bb157.1.1.2_ifconv:6 %input_registers_1_3_V_5 = load i6 %input_buffers_addr_10

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V_5"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.2.1.critedge:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
bb157.1.2.1.critedge:1 %br_ln0 = br void %bb157.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
.thread.1.2.0:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
.thread.1.2.0:3 %br_ln109 = br void %bb157.1.2.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.2.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.thread.1.2.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_3_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
.thread.1.2.2:1 %br_ln109 = br void %bb157.1.2.2

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.2.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_3_V, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="6">
<![CDATA[
bb157.1.2.2:3 %zext_ln74_11 = zext i6 %add_ln55_11

]]></Node>
<StgValue><ssdm name="zext_ln74_11"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb157.1.2.2:4 %input_buffers_addr_11 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_11

]]></Node>
<StgValue><ssdm name="input_buffers_addr_11"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="6">
<![CDATA[
bb157.1.2.2:5 %input_registers_2_3_V_1 = load i6 %input_buffers_addr_11

]]></Node>
<StgValue><ssdm name="input_registers_2_3_V_1"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.1.2.2:13 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb161.2.0.1.critedge:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_1_V_1, void %write_ln167, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
bb161.2.0.1.critedge:1 %br_ln83 = br void %bb157.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.2.0.1:2 %br_ln82 = br i1 %cmp50, void %bb162.2.0.2, void %bb157.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb157.2.0.2:4 %select_ln121_6 = select i1 %icmp_ln121_6, i32, i32 %add_ln124_6

]]></Node>
<StgValue><ssdm name="select_ln121_6"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.2.0.2:5 %br_ln82 = br i1 %cmp50, void %bb162.2.1.0, void %._crit_edge4.2.1.0

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb162.2.1.0:0 %inner_fifos_1_0_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_1_0_V_V_read_2"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
bb162.2.1.0:1 %br_ln87 = br void %._crit_edge4.2.1.0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.2.1.0:1 %br_ln82 = br i1 %cmp50, void %bb162.2.1.1, void %._crit_edge4.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb162.2.1.1:0 %inner_fifos_1_1_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_1_1_V_V_read_2"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
bb162.2.1.1:1 %br_ln87 = br void %._crit_edge4.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.2.1.2:1 %icmp_ln121_7 = icmp_eq  i32 %select_ln121_6, i32

]]></Node>
<StgValue><ssdm name="icmp_ln121_7"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.2.1.2:2 %add_ln124_7 = add i32 %select_ln121_6, i32

]]></Node>
<StgValue><ssdm name="add_ln124_7"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb157.2.1.2:3 %select_ln121_7 = select i1 %icmp_ln121_7, i32, i32 %add_ln124_7

]]></Node>
<StgValue><ssdm name="select_ln121_7"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.2.2.2:1 %icmp_ln121_8 = icmp_eq  i32 %select_ln121_7, i32

]]></Node>
<StgValue><ssdm name="icmp_ln121_8"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.2.2.2:2 %add_ln124_8 = add i32 %select_ln121_7, i32

]]></Node>
<StgValue><ssdm name="add_ln124_8"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb157.2.2.2:3 %select_ln121_8 = select i1 %icmp_ln121_8, i32, i32 %add_ln124_8

]]></Node>
<StgValue><ssdm name="select_ln121_8"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
bb157.2.2.2:7 %weight_registers_V_load_2 = load i4 %weight_registers_V_addr_5, void %store_ln182

]]></Node>
<StgValue><ssdm name="weight_registers_V_load_2"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.2.2.2:9 %icmp_ln157 = icmp_eq  i32 %select_ln121_8, i32

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb157.2.2.2:10 %input_num_index_1 = add i32 %select_ln121_8, i32

]]></Node>
<StgValue><ssdm name="input_num_index_1"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb157.2.2.2:11 %input_num_index_2 = select i1 %icmp_ln157, i32, i32 %input_num_index_1

]]></Node>
<StgValue><ssdm name="input_num_index_2"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb157.2.2.2:12 %add_ln30 = add i2 %select_ln27, i2

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8">
<![CDATA[
bb157.1.1.2_ifconv:0 %input_registers_1_3_V_4_load_1 = load i8 %input_registers_1_3_V_4

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V_4_load_1"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="6">
<![CDATA[
bb157.1.1.2_ifconv:6 %input_registers_1_3_V_5 = load i6 %input_buffers_addr_10

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V_5"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb157.1.1.2_ifconv:7 %input_registers_1_3_V_3 = select i1 %cmp50, i8 %input_registers_1_3_V_5, i8 %input_registers_1_3_V_4_load_1

]]></Node>
<StgValue><ssdm name="input_registers_1_3_V_3"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb157.1.1.2_ifconv:15 %store_ln106 = store i8 %input_registers_1_3_V_3, i8 %input_registers_1_3_V_4, i8 %input_registers_1_3_V_4_load_1, i8 %input_registers_1_3_V_4_load

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="6">
<![CDATA[
bb157.1.2.2:5 %input_registers_2_3_V_1 = load i6 %input_buffers_addr_11

]]></Node>
<StgValue><ssdm name="input_registers_2_3_V_1"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb162.2.0.0:0 %inner_fifos_0_0_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_0_0_V_V_read_2"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb162.2.0.0:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %inner_fifos_0_0_V_V_read_2, void %write_ln167, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb162.2.0.0:2 %inner_fifos_0_1_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_0_1_V_V_read_2"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
bb162.2.0.0:3 %br_ln87 = br void %bb157.2.0.1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.2.0.1:0 %input_registers_0_1_V_2 = phi i8 %inner_fifos_0_1_V_V_read_2, void %bb162.2.0.0, i8 %input_registers_0_2_V_1, void %bb161.2.0.1.critedge

]]></Node>
<StgValue><ssdm name="input_registers_0_1_V_2"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb162.2.0.2:0 %inner_fifos_0_2_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_0_2_V_V_read_2"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
bb162.2.0.2:1 %br_ln87 = br void %bb157.2.0.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb157.2.0.2:0 %input_registers_0_2_V_2 = phi i8 %inner_fifos_0_2_V_V_read_2, void %bb162.2.0.2, i8 %input_registers_0_3_V_3, void %bb157.2.0.1

]]></Node>
<StgValue><ssdm name="input_registers_0_2_V_2"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge4.2.1.0:0 %input_registers_1_0_V_2 = phi i8 %inner_fifos_1_0_V_V_read_2, void %bb162.2.1.0, i8 %input_registers_1_1_V_1, void %bb157.2.0.2

]]></Node>
<StgValue><ssdm name="input_registers_1_0_V_2"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge4.2.1.0:1 %store_ln106 = store i8 %input_registers_1_0_V_2, i8 %input_registers_1_0_V_3, i8 %input_registers_1_0_V_3_load

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.thread.2.1.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_2, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
.thread.2.1.0:1 %br_ln109 = br void %bb157.2.1.0

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
bb157.2.1.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V_2, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge4.2.1.1:0 %input_registers_1_1_V_2 = phi i8 %inner_fifos_1_1_V_V_read_2, void %bb162.2.1.1, i8 %input_registers_1_2_V_1, void %bb157.2.1.0

]]></Node>
<StgValue><ssdm name="input_registers_1_1_V_2"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.thread.2.1.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V_2, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
.thread.2.1.1:1 %br_ln109 = br void %bb157.2.1.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
bb157.2.1.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V_2, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb157.2.1.1:1 %br_ln82 = br i1 %cmp50, void %bb162.2.1.2, void %._crit_edge4.2.1.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb162.2.1.2:0 %inner_fifos_1_2_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1, void %write_ln167

]]></Node>
<StgValue><ssdm name="inner_fifos_1_2_V_V_read_2"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="cmp50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
bb162.2.1.2:1 %br_ln87 = br void %._crit_edge4.2.1.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge4.2.1.2:0 %input_registers_1_2_V_2 = phi i8 %inner_fifos_1_2_V_V_read_2, void %bb162.2.1.2, i8 %input_registers_1_3_V_3, void %bb157.2.1.1

]]></Node>
<StgValue><ssdm name="input_registers_1_2_V_2"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.thread.2.1.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V_2, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
.thread.2.1.2:1 %br_ln109 = br void %bb157.2.1.2

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb157.2.2.1.critedge:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_2, void %write_ln167, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
bb157.2.2.1.critedge:1 %br_ln0 = br void %bb157.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.thread.2.2.0:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.thread.2.2.0:1 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_2, void %write_ln167, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.thread.2.2.0:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_3_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
.thread.2.2.0:3 %br_ln109 = br void %bb157.2.2.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
bb157.2.2.1:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V_2, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
.thread.2.2.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_3_V_1, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_2

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="notrhs" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
.thread.2.2.2:1 %br_ln109 = br void %bb157.2.2.2

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
bb157.2.2.2:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_3_V_1, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
bb157.2.2.2:8 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load_2, void %write_ln167, void %write_ln167

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
bb157.2.2.2:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0">
<![CDATA[
:0 %ret_ln166 = ret

]]></Node>
<StgValue><ssdm name="ret_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
