/*
 * Copyright (c) 2020 Synopsys, Inc. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* SoC level DTS fixup file */

/*
 * UART configuration
 */
#define DT_UART_NS16550_PORT_2_BASE_ADDR DT_NS16550_E0022000_BASE_ADDRESS
#define DT_UART_NS16550_PORT_2_IRQ	 DT_NS16550_E0022000_IRQ_0
#define DT_UART_NS16550_PORT_2_CLK_FREQ	 DT_NS16550_E0022000_CLOCK_FREQUENCY
#define DT_UART_NS16550_PORT_2_BAUD_RATE DT_NS16550_E0022000_CURRENT_SPEED
#define DT_UART_NS16550_PORT_2_NAME	 DT_NS16550_E0022000_LABEL
#define DT_UART_NS16550_PORT_2_IRQ_PRI	 DT_NS16550_E0022000_IRQ_0_PRIORITY

/*
 * GPIO configuration
 */
#define DT_GPIO_DW_0_BASE_ADDR	DT_SNPS_DESIGNWARE_GPIO_F0003000_BASE_ADDRESS
#define DT_GPIO_DW_0_BITS		DT_SNPS_DESIGNWARE_GPIO_F0003000_BITS
#define CONFIG_GPIO_DW_0_NAME	DT_SNPS_DESIGNWARE_GPIO_F0003000_LABEL
#define DT_GPIO_DW_0_IRQ		DT_SNPS_DESIGNWARE_GPIO_F0003000_IRQ_0
#define CONFIG_GPIO_DW_0_IRQ_PRI DT_SNPS_DESIGNWARE_GPIO_F0003000_IRQ_0_PRIORITY
#define DT_GPIO_DW_0_IRQ_FLAGS	0

#define DT_GPIO_DW_1_BASE_ADDR	DT_SNPS_DESIGNWARE_GPIO_F000300C_BASE_ADDRESS
#define DT_GPIO_DW_1_BITS		DT_SNPS_DESIGNWARE_GPIO_F000300C_BITS
#define CONFIG_GPIO_DW_1_NAME	DT_SNPS_DESIGNWARE_GPIO_F000300C_LABEL
#define DT_GPIO_DW_1_IRQ		DT_SNPS_DESIGNWARE_GPIO_F000300C_IRQ_0
#define CONFIG_GPIO_DW_1_IRQ_PRI DT_SNPS_DESIGNWARE_GPIO_F000300C_IRQ_0_PRIORITY
#define DT_GPIO_DW_1_IRQ_FLAGS	0

/* End of SoC Level DTS fixup file */
