{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610913377301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610913377308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 17 13:56:17 2021 " "Processing started: Sun Jan 17 13:56:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610913377308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913377308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocesador -c microprocesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocesador -c microprocesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913377308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610913378140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610913378140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen25MHz-behavior " "Found design unit 1: Gen25MHz-behavior" {  } { { "Gen25MHz.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/Gen25MHz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394166 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen25MHz " "Found entity 1: Gen25MHz" {  } { { "Gen25MHz.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/Gen25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/vga_controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394183 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interpreteroperador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interpreteroperador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interpreterOperador-behavior " "Found design unit 1: interpreterOperador-behavior" {  } { { "interpreterOperador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/interpreterOperador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394203 ""} { "Info" "ISGN_ENTITY_NAME" "1 interpreterOperador " "Found entity 1: interpreterOperador" {  } { { "interpreterOperador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/interpreterOperador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator_OP-behavior " "Found design unit 1: hw_image_generator_OP-behavior" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394228 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator_OP " "Found entity 1: hw_image_generator_OP" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394252 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-behavioral " "Found design unit 1: VGA-behavioral" {  } { { "VGA.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394277 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1ALU-arq " "Found design unit 1: mux2x1ALU-arq" {  } { { "mux2x1ALU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux2x1ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394284 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1ALU " "Found entity 1: mux2x1ALU" {  } { { "mux2x1ALU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux2x1ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2x7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2x7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2x7seg-arq " "Found design unit 1: bcd2x7seg-arq" {  } { { "bcd2x7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd2x7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394302 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2x7seg " "Found entity 1: bcd2x7seg" {  } { { "bcd2x7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd2x7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum3bit-arq " "Found design unit 1: sum3bit-arq" {  } { { "sum3bit.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/sum3bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394309 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum3bit " "Found entity 1: sum3bit" {  } { { "sum3bit.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/sum3bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1AU-arq " "Found design unit 1: mux4x1AU-arq" {  } { { "mux4x1AU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux4x1AU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394316 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1AU " "Found entity 1: mux4x1AU" {  } { { "mux4x1AU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux4x1AU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-arq " "Found design unit 1: bcd7seg-arq" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394328 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-behavior " "Found design unit 1: ram-behavior" {  } { { "ram.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394351 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ul-arq " "Found design unit 1: ul-arq" {  } { { "ul.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ul.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394366 ""} { "Info" "ISGN_ENTITY_NAME" "1 ul " "Found entity 1: ul" {  } { { "ul.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ua-arq " "Found design unit 1: ua-arq" {  } { { "ua.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ua.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394372 ""} { "Info" "ISGN_ENTITY_NAME" "1 ua " "Found entity 1: ua" {  } { { "ua.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ua.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arq " "Found design unit 1: alu-arq" {  } { { "alu.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394401 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdatos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romdatos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romDatos-behavior " "Found design unit 1: romDatos-behavior" {  } { { "romDatos.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/romDatos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394428 ""} { "Info" "ISGN_ENTITY_NAME" "1 romDatos " "Found entity 1: romDatos" {  } { { "romDatos.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/romDatos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-behavior " "Found design unit 1: relojlento-behavior" {  } { { "relojlento.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/relojlento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394435 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/relojlento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-behavior " "Found design unit 1: contador-behavior" {  } { { "contador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/contador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394461 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetchrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchRom-behavior " "Found design unit 1: fetchRom-behavior" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394482 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchRom " "Found entity 1: fetchRom" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behavior " "Found design unit 1: fetch-behavior" {  } { { "fetch.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394494 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior " "Found design unit 1: decoder-behavior" {  } { { "decoder.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394496 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocesador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocesador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocesador-behavior " "Found design unit 1: microprocesador-behavior" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394498 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocesador " "Found entity 1: microprocesador" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behavior " "Found design unit 1: top-behavior" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394500 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGs-behavior " "Found design unit 1: REGs-behavior" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394520 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGs " "Found entity 1: REGs" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394527 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610913394527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913394527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610913394915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "microprocesador microprocesador:Mircoprocesador A:behavior " "Elaborating entity \"microprocesador\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\"" {  } { { "top.vhd" "Mircoprocesador" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395011 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sbits microprocesador.vhd(11) " "VHDL Signal Declaration warning at microprocesador.vhd(11): used implicit default value for signal \"sbits\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610913395097 "|top|microprocesador:Mircoprocesador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout microprocesador.vhd(22) " "Verilog HDL or VHDL warning at microprocesador.vhd(22): object \"cout\" assigned a value but never read" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610913395097 "|top|microprocesador:Mircoprocesador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slowClk microprocesador.vhd(32) " "Verilog HDL or VHDL warning at microprocesador.vhd(32): object \"slowClk\" assigned a value but never read" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610913395097 "|top|microprocesador:Mircoprocesador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fetch microprocesador:Mircoprocesador\|fetch:Fetch A:behavior " "Elaborating entity \"fetch\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|fetch:Fetch\"" {  } { { "microprocesador.vhd" "Fetch" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1 A:behavior " "Elaborating entity \"relojlento\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\"" {  } { { "fetch.vhd" "u1" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador microprocesador:Mircoprocesador\|fetch:Fetch\|contador:u2 A:behavior " "Elaborating entity \"contador\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|fetch:Fetch\|contador:u2\"" {  } { { "fetch.vhd" "u2" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fetchRom microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3 A:behavior " "Elaborating entity \"fetchRom\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\"" {  } { { "fetch.vhd" "u3" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395288 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom fetchRom.vhd(17) " "VHDL Signal Declaration warning at fetchRom.vhd(17): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610913395319 "|fetch|fetchRom:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom fetchRom.vhd(26) " "VHDL Process Statement warning at fetchRom.vhd(26): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395320 "|fetch|fetchRom:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decoder microprocesador:Mircoprocesador\|decoder:Decoder A:behavior " "Elaborating entity \"decoder\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|decoder:Decoder\"" {  } { { "microprocesador.vhd" "Decoder" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "control microprocesador:Mircoprocesador\|control:control A:behavior " "Elaborating entity \"control\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|control:control\"" {  } { { "microprocesador.vhd" "control" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu microprocesador:Mircoprocesador\|alu:Alu A:arq " "Elaborating entity \"alu\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\"" {  } { { "microprocesador.vhd" "Alu" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395370 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_salALU alu.vhd(41) " "VHDL Process Statement warning at alu.vhd(41): signal \"s_salALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395407 "|microprocesador|alu:Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_salALU alu.vhd(44) " "VHDL Process Statement warning at alu.vhd(44): signal \"s_salALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395407 "|microprocesador|alu:Alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ua microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1 A:arq " "Elaborating entity \"ua\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1\"" {  } { { "alu.vhd" "ua1" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux4x1AU microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1\|mux4x1AU:u1 A:arq " "Elaborating entity \"mux4x1AU\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1\|mux4x1AU:u1\"" {  } { { "ua.vhd" "u1" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ua.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sum3bit microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1\|sum3bit:u2 A:arq " "Elaborating entity \"sum3bit\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1\|sum3bit:u2\"" {  } { { "ua.vhd" "u2" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ua.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ul microprocesador:Mircoprocesador\|alu:Alu\|ul:ul1 A:arq " "Elaborating entity \"ul\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|ul:ul1\"" {  } { { "alu.vhd" "ul1" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux2x1ALU microprocesador:Mircoprocesador\|alu:Alu\|mux2x1ALU:muxalu A:arq " "Elaborating entity \"mux2x1ALU\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|mux2x1ALU:muxalu\"" {  } { { "alu.vhd" "muxalu" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd2x7seg microprocesador:Mircoprocesador\|alu:Alu\|bcd2x7seg:alu7seg A:arq " "Elaborating entity \"bcd2x7seg\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|bcd2x7seg:alu7seg\"" {  } { { "alu.vhd" "alu7seg" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "REGs microprocesador:Mircoprocesador\|REGs:registers A:behavior " "Elaborating entity \"REGs\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|REGs:registers\"" {  } { { "microprocesador.vhd" "registers" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395632 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrEn REGs.vhd(28) " "VHDL Process Statement warning at REGs.vhd(28): signal \"wrEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395666 "|top|microprocesador:Mircoprocesador|REGs:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram microprocesador:Mircoprocesador\|ram:memoria A:behavior " "Elaborating entity \"ram\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|ram:memoria\"" {  } { { "microprocesador.vhd" "memoria" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395667 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrEn ram.vhd(30) " "VHDL Process Statement warning at ram.vhd(30): signal \"wrEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ram.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395711 "|top|microprocesador:Mircoprocesador|ram:memoriaA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd7seg microprocesador:Mircoprocesador\|bcd7seg:numA A:arq " "Elaborating entity \"bcd7seg\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|bcd7seg:numA\"" {  } { { "microprocesador.vhd" "numA" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VGA VGA:salVGA A:behavioral " "Elaborating entity \"VGA\" using architecture \"A:behavioral\" for hierarchy \"VGA:salVGA\"" {  } { { "top.vhd" "salVGA" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Gen25MHz VGA:salVGA\|Gen25MHz:VGAclk A:behavior " "Elaborating entity \"Gen25MHz\" using architecture \"A:behavior\" for hierarchy \"VGA:salVGA\|Gen25MHz:VGAclk\"" {  } { { "VGA.vhd" "VGAclk" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller VGA:salVGA\|vga_controller:controllerVGA A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"VGA:salVGA\|vga_controller:controllerVGA\"" {  } { { "VGA.vhd" "controllerVGA" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "interpreterOperador VGA:salVGA\|interpreterOperador:operador A:behavior " "Elaborating entity \"interpreterOperador\" using architecture \"A:behavior\" for hierarchy \"VGA:salVGA\|interpreterOperador:operador\"" {  } { { "VGA.vhd" "operador" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator VGA:salVGA\|hw_image_generator:displayA A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"VGA:salVGA\|hw_image_generator:displayA\"" {  } { { "VGA.vhd" "displayA" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395928 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aSeg hw_image_generator.vhd(44) " "VHDL Signal Declaration warning at hw_image_generator.vhd(44): used explicit default value for signal \"aSeg\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610913395977 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lSeg hw_image_generator.vhd(45) " "VHDL Signal Declaration warning at hw_image_generator.vhd(45): used explicit default value for signal \"lSeg\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610913395977 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "opcty hw_image_generator.vhd(47) " "VHDL Signal Declaration warning at hw_image_generator.vhd(47): used explicit default value for signal \"opcty\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610913395977 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395977 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(63) " "VHDL Process Statement warning at hw_image_generator.vhd(63): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(63) " "VHDL Process Statement warning at hw_image_generator.vhd(63): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(63) " "VHDL Process Statement warning at hw_image_generator.vhd(63): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(63) " "VHDL Process Statement warning at hw_image_generator.vhd(63): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(63) " "VHDL Process Statement warning at hw_image_generator.vhd(63): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(64) " "VHDL Process Statement warning at hw_image_generator.vhd(64): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(67) " "VHDL Process Statement warning at hw_image_generator.vhd(67): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(67) " "VHDL Process Statement warning at hw_image_generator.vhd(67): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(67) " "VHDL Process Statement warning at hw_image_generator.vhd(67): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(67) " "VHDL Process Statement warning at hw_image_generator.vhd(67): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(67) " "VHDL Process Statement warning at hw_image_generator.vhd(67): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(71) " "VHDL Process Statement warning at hw_image_generator.vhd(71): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(71) " "VHDL Process Statement warning at hw_image_generator.vhd(71): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(71) " "VHDL Process Statement warning at hw_image_generator.vhd(71): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(71) " "VHDL Process Statement warning at hw_image_generator.vhd(71): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(71) " "VHDL Process Statement warning at hw_image_generator.vhd(71): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(72) " "VHDL Process Statement warning at hw_image_generator.vhd(72): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(75) " "VHDL Process Statement warning at hw_image_generator.vhd(75): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(75) " "VHDL Process Statement warning at hw_image_generator.vhd(75): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(75) " "VHDL Process Statement warning at hw_image_generator.vhd(75): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(75) " "VHDL Process Statement warning at hw_image_generator.vhd(75): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(75) " "VHDL Process Statement warning at hw_image_generator.vhd(75): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395978 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(79) " "VHDL Process Statement warning at hw_image_generator.vhd(79): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(79) " "VHDL Process Statement warning at hw_image_generator.vhd(79): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(79) " "VHDL Process Statement warning at hw_image_generator.vhd(79): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(79) " "VHDL Process Statement warning at hw_image_generator.vhd(79): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(79) " "VHDL Process Statement warning at hw_image_generator.vhd(79): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(80) " "VHDL Process Statement warning at hw_image_generator.vhd(80): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(88) " "VHDL Process Statement warning at hw_image_generator.vhd(88): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(95) " "VHDL Process Statement warning at hw_image_generator.vhd(95): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(95) " "VHDL Process Statement warning at hw_image_generator.vhd(95): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395979 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(95) " "VHDL Process Statement warning at hw_image_generator.vhd(95): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(95) " "VHDL Process Statement warning at hw_image_generator.vhd(95): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(95) " "VHDL Process Statement warning at hw_image_generator.vhd(95): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(96) " "VHDL Process Statement warning at hw_image_generator.vhd(96): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(104) " "VHDL Process Statement warning at hw_image_generator.vhd(104): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395980 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(112) " "VHDL Process Statement warning at hw_image_generator.vhd(112): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(50) " "VHDL Process Statement warning at hw_image_generator.vhd(50): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(50) " "VHDL Process Statement warning at hw_image_generator.vhd(50): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(50) " "VHDL Process Statement warning at hw_image_generator.vhd(50): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(50) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(50) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(50) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(50) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(50) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(50) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(50) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(50) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(50) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(50) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(50) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(50) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913395981 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator_OP VGA:salVGA\|hw_image_generator_OP:displayOp1 A:behavior " "Elaborating entity \"hw_image_generator_OP\" using architecture \"A:behavior\" for hierarchy \"VGA:salVGA\|hw_image_generator_OP:displayOp1\"" {  } { { "VGA.vhd" "displayOp1" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913395982 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "opcty hw_image_generator_OP.vhd(44) " "VHDL Signal Declaration warning at hw_image_generator_OP.vhd(44): used explicit default value for signal \"opcty\" because signal was never assigned a value" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610913396027 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(56) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(56): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396027 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(56) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(56): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396027 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(56) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(56): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396027 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(62) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(62): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396027 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(62) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(62): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396027 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(62) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(62): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(68) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(68): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(68) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(68): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(68) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(68): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(69) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(69): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(69) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(69): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(75) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(75): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(75) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(75): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(75) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(75): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(76) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(76): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(76) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(76): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(81) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(81): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(81) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(81): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(81) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(81): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(82) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(82): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(82) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(82): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(87) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(87): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(87) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(87): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(87) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(87): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(93) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(93): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(93) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(93): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(93) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(93): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator_OP.vhd(94) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(94): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(98) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(98): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(98) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(98): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396028 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(98) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(98): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator_OP.vhd(99) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(99): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(103) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(103): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(103) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(103): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(103) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(103): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(104) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(104): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(104) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(104): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator_OP.vhd(105) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(105): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(109) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(109): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(109) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(109): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(109) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(109): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(110) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(110): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(110) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(110): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator_OP.vhd(111) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(111): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(115) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(115): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(115) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(115): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(115) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(115): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator_OP.vhd(116) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(116): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator_OP.vhd(47) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(47): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator_OP.vhd(47) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(47): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator_OP.vhd(47) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(47): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"blue\[0\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"blue\[1\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"blue\[2\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"blue\[3\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"green\[0\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396029 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"green\[1\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396030 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"green\[2\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396030 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"green\[3\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396030 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"red\[0\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396030 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"red\[1\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396030 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"red\[2\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396030 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"red\[3\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913396030 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[0\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[1\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[2\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[3\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[3\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[4\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[4\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[5\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[5\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[6\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[6\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[7\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[7\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[8\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[8\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[9\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[9\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[10\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[10\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[11\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[11\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[12\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[12\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[13\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[13\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[14\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[14\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[15\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[15\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610913397590 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1610913397590 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|mem_rom " "RAM logic \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "fetchRom.vhd" "mem_rom" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1610913398469 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "microprocesador:Mircoprocesador\|REGs:registers\|memory " "RAM logic \"microprocesador:Mircoprocesador\|REGs:registers\|memory\" is uninferred due to inappropriate RAM size" {  } { { "REGs.vhd" "memory" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1610913398469 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "microprocesador:Mircoprocesador\|ram:memoria\|memory " "RAM logic \"microprocesador:Mircoprocesador\|ram:memoria\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "ram.vhd" "memory" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ram.vhd" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1610913398469 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1610913398469 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayA\|red\[3\] VGA:salVGA\|hw_image_generator:displayA\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayA\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayA\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayA\|red\[2\] VGA:salVGA\|hw_image_generator:displayA\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayA\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayA\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayB\|red\[3\] VGA:salVGA\|hw_image_generator:displayB\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayB\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayB\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayB\|red\[2\] VGA:salVGA\|hw_image_generator:displayB\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayB\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayB\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[3\] VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[2\] VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[3\] VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[2\] VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayUnoExtra\|red\[3\] VGA:salVGA\|hw_image_generator:displayUnoExtra\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayUnoExtra\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayUnoExtra\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayUnoExtra\|red\[2\] VGA:salVGA\|hw_image_generator:displayUnoExtra\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayUnoExtra\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayUnoExtra\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayR1\|red\[3\] VGA:salVGA\|hw_image_generator:displayR1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR1\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR1\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayR1\|red\[2\] VGA:salVGA\|hw_image_generator:displayR1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR1\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR1\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayR0\|red\[3\] VGA:salVGA\|hw_image_generator:displayR0\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR0\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR0\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayR0\|red\[2\] VGA:salVGA\|hw_image_generator:displayR0\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR0\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR0\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[3\] VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[2\] VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[3\] VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[2\] VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[3\] VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[2\] VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610913399541 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1610913399541 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salbits\[0\] GND " "Pin \"salbits\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|salbits[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salbits\[1\] GND " "Pin \"salbits\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|salbits[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salbits\[2\] GND " "Pin \"salbits\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610913399931 "|top|salbits[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1610913399931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1610913400141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610913403863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610913403863 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs " "No output dependent on input pin \"cs\"" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610913406136 "|top|cs"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1610913406136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "625 " "Implemented 625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610913406147 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610913406147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "605 " "Implemented 605 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610913406147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610913406147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610913406274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 17 13:56:46 2021 " "Processing ended: Sun Jan 17 13:56:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610913406274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610913406274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610913406274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610913406274 ""}
