$date
	Fri Sep 19 15:05:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module votertb $end
$var wire 1 ! v $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var integer 32 % i [31:0] $end
$scope module UUT $end
$var wire 1 " a_i $end
$var wire 1 # b_i $end
$var wire 1 $ c_i $end
$var wire 1 ! v_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#20
1$
b1 %
#40
0$
1#
b10 %
#60
1!
1$
b11 %
#80
0!
0$
0#
1"
b100 %
#100
1!
1$
b101 %
#120
0$
1#
b110 %
#140
1$
b111 %
#160
b1000 %
