// Seed: 1892803838
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    output wor id_3,
    input tri0 id_4,
    output uwire id_5
    , id_13,
    input supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input wire id_9,
    input wor id_10,
    input wire id_11
);
  wire id_14;
  logic id_15, id_16, id_17, id_18, id_19, id_20;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri1 id_3
    , id_31,
    output wand id_4,
    output uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    input wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    output wor id_12,
    inout wor id_13,
    input supply1 id_14,
    input wire id_15,
    output tri1 id_16,
    input uwire id_17,
    input wand id_18,
    input wor id_19,
    input supply0 id_20,
    output wand id_21,
    output wor id_22,
    input tri id_23,
    input uwire id_24,
    output supply0 id_25#(1 & 1),
    input supply0 id_26,
    input supply1 id_27,
    input supply0 id_28,
    output tri1 id_29
);
  wire [-1 : -1  !==  1] id_32;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_27,
      id_16,
      id_9,
      id_5,
      id_20,
      id_19,
      id_7,
      id_0,
      id_14,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
