
donglingyingxiaoche.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006594  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000798  080066a4  080066a4  000076a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e3c  08006e3c  00008010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006e3c  08006e3c  00008010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006e3c  08006e3c  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e3c  08006e3c  00007e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e40  08006e40  00007e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08006e44  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002db4  20000010  08006e54  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002dc4  08006e54  00008dc4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014475  00000000  00000000  00008039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a2e  00000000  00000000  0001c4ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  0001fee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eba  00000000  00000000  00021238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b5e  00000000  00000000  000220f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015da7  00000000  00000000  0003bc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092b39  00000000  00000000  000519f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4530  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dc4  00000000  00000000  000e4574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000e9338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	0800668c 	.word	0x0800668c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	0800668c 	.word	0x0800668c

08000150 <delay_us>:
 */
#include"main.h"
#include"tim.h"

void delay_us(uint32_t user_time)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim4 , 0);
 8000158:	4b0a      	ldr	r3, [pc, #40]	@ (8000184 <delay_us+0x34>)
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	2200      	movs	r2, #0
 800015e:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim4);
 8000160:	4808      	ldr	r0, [pc, #32]	@ (8000184 <delay_us+0x34>)
 8000162:	f001 fff1 	bl	8002148 <HAL_TIM_Base_Start>
	while(user_time > __HAL_TIM_GET_COUNTER(&htim4));
 8000166:	bf00      	nop
 8000168:	4b06      	ldr	r3, [pc, #24]	@ (8000184 <delay_us+0x34>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800016e:	687a      	ldr	r2, [r7, #4]
 8000170:	429a      	cmp	r2, r3
 8000172:	d8f9      	bhi.n	8000168 <delay_us+0x18>
	HAL_TIM_Base_Stop(&htim4);
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <delay_us+0x34>)
 8000176:	f002 f831 	bl	80021dc <HAL_TIM_Base_Stop>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	200000e8 	.word	0x200000e8

08000188 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000188:	b580      	push	{r7, lr}
 800018a:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BinarySem_Start */
  BinarySem_StartHandle = osSemaphoreNew(1, 1, &BinarySem_Start_attributes);
 800018c:	4a1c      	ldr	r2, [pc, #112]	@ (8000200 <MX_FREERTOS_Init+0x78>)
 800018e:	2101      	movs	r1, #1
 8000190:	2001      	movs	r0, #1
 8000192:	f003 f8d6 	bl	8003342 <osSemaphoreNew>
 8000196:	4603      	mov	r3, r0
 8000198:	4a1a      	ldr	r2, [pc, #104]	@ (8000204 <MX_FREERTOS_Init+0x7c>)
 800019a:	6013      	str	r3, [r2, #0]

  /* creation of BinarySem_Stop */
  BinarySem_StopHandle = osSemaphoreNew(1, 1, &BinarySem_Stop_attributes);
 800019c:	4a1a      	ldr	r2, [pc, #104]	@ (8000208 <MX_FREERTOS_Init+0x80>)
 800019e:	2101      	movs	r1, #1
 80001a0:	2001      	movs	r0, #1
 80001a2:	f003 f8ce 	bl	8003342 <osSemaphoreNew>
 80001a6:	4603      	mov	r3, r0
 80001a8:	4a18      	ldr	r2, [pc, #96]	@ (800020c <MX_FREERTOS_Init+0x84>)
 80001aa:	6013      	str	r3, [r2, #0]

  /* creation of BinarySem_EStop */
  BinarySem_EStopHandle = osSemaphoreNew(1, 1, &BinarySem_EStop_attributes);
 80001ac:	4a18      	ldr	r2, [pc, #96]	@ (8000210 <MX_FREERTOS_Init+0x88>)
 80001ae:	2101      	movs	r1, #1
 80001b0:	2001      	movs	r0, #1
 80001b2:	f003 f8c6 	bl	8003342 <osSemaphoreNew>
 80001b6:	4603      	mov	r3, r0
 80001b8:	4a16      	ldr	r2, [pc, #88]	@ (8000214 <MX_FREERTOS_Init+0x8c>)
 80001ba:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_Drive */
  Task_DriveHandle = osThreadNew(StartTaskDrive, NULL, &Task_Drive_attributes);
 80001bc:	4a16      	ldr	r2, [pc, #88]	@ (8000218 <MX_FREERTOS_Init+0x90>)
 80001be:	2100      	movs	r1, #0
 80001c0:	4816      	ldr	r0, [pc, #88]	@ (800021c <MX_FREERTOS_Init+0x94>)
 80001c2:	f003 f811 	bl	80031e8 <osThreadNew>
 80001c6:	4603      	mov	r3, r0
 80001c8:	4a15      	ldr	r2, [pc, #84]	@ (8000220 <MX_FREERTOS_Init+0x98>)
 80001ca:	6013      	str	r3, [r2, #0]

  /* creation of Task_Display */
  Task_DisplayHandle = osThreadNew(StartTaskDisplay, NULL, &Task_Display_attributes);
 80001cc:	4a15      	ldr	r2, [pc, #84]	@ (8000224 <MX_FREERTOS_Init+0x9c>)
 80001ce:	2100      	movs	r1, #0
 80001d0:	4815      	ldr	r0, [pc, #84]	@ (8000228 <MX_FREERTOS_Init+0xa0>)
 80001d2:	f003 f809 	bl	80031e8 <osThreadNew>
 80001d6:	4603      	mov	r3, r0
 80001d8:	4a14      	ldr	r2, [pc, #80]	@ (800022c <MX_FREERTOS_Init+0xa4>)
 80001da:	6013      	str	r3, [r2, #0]

  /* creation of Task_Logic */
  Task_LogicHandle = osThreadNew(StartTaskLogic, NULL, &Task_Logic_attributes);
 80001dc:	4a14      	ldr	r2, [pc, #80]	@ (8000230 <MX_FREERTOS_Init+0xa8>)
 80001de:	2100      	movs	r1, #0
 80001e0:	4814      	ldr	r0, [pc, #80]	@ (8000234 <MX_FREERTOS_Init+0xac>)
 80001e2:	f003 f801 	bl	80031e8 <osThreadNew>
 80001e6:	4603      	mov	r3, r0
 80001e8:	4a13      	ldr	r2, [pc, #76]	@ (8000238 <MX_FREERTOS_Init+0xb0>)
 80001ea:	6013      	str	r3, [r2, #0]

  /* creation of Task_Dog */
  Task_DogHandle = osThreadNew(StartTaskDog, NULL, &Task_Dog_attributes);
 80001ec:	4a13      	ldr	r2, [pc, #76]	@ (800023c <MX_FREERTOS_Init+0xb4>)
 80001ee:	2100      	movs	r1, #0
 80001f0:	4813      	ldr	r0, [pc, #76]	@ (8000240 <MX_FREERTOS_Init+0xb8>)
 80001f2:	f002 fff9 	bl	80031e8 <osThreadNew>
 80001f6:	4603      	mov	r3, r0
 80001f8:	4a12      	ldr	r2, [pc, #72]	@ (8000244 <MX_FREERTOS_Init+0xbc>)
 80001fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80001fc:	bf00      	nop
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	080067f0 	.word	0x080067f0
 8000204:	20000040 	.word	0x20000040
 8000208:	08006800 	.word	0x08006800
 800020c:	20000044 	.word	0x20000044
 8000210:	08006810 	.word	0x08006810
 8000214:	20000048 	.word	0x20000048
 8000218:	08006760 	.word	0x08006760
 800021c:	08000249 	.word	0x08000249
 8000220:	20000030 	.word	0x20000030
 8000224:	08006784 	.word	0x08006784
 8000228:	08000299 	.word	0x08000299
 800022c:	20000034 	.word	0x20000034
 8000230:	080067a8 	.word	0x080067a8
 8000234:	08000301 	.word	0x08000301
 8000238:	20000038 	.word	0x20000038
 800023c:	080067cc 	.word	0x080067cc
 8000240:	080003bd 	.word	0x080003bd
 8000244:	2000003c 	.word	0x2000003c

08000248 <StartTaskDrive>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskDrive */
void StartTaskDrive(void *argument)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskDrive */
	Motor_Init();
 8000250:	f000 fb28 	bl	80008a4 <Motor_Init>
  /* Infinite loop */
  for(;;)
  {
	  switch (g_CarState)
 8000254:	4b0f      	ldr	r3, [pc, #60]	@ (8000294 <StartTaskDrive+0x4c>)
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	b2db      	uxtb	r3, r3
 800025a:	2b02      	cmp	r3, #2
 800025c:	d00f      	beq.n	800027e <StartTaskDrive+0x36>
 800025e:	2b02      	cmp	r3, #2
 8000260:	dc10      	bgt.n	8000284 <StartTaskDrive+0x3c>
 8000262:	2b00      	cmp	r3, #0
 8000264:	d008      	beq.n	8000278 <StartTaskDrive+0x30>
 8000266:	2b01      	cmp	r3, #1
 8000268:	d10c      	bne.n	8000284 <StartTaskDrive+0x3c>
	      {
	          case STATE_RUN:
	              // 全速前进最大速度 (1000, 1000)
	              // 这是我留下的微调左右轮速度的地方，如果跑偏可以调整,比如 (1000, 950)
	              Motor_SetSpeed(1000 , 1000);
 800026a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800026e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000272:	f000 fb31 	bl	80008d8 <Motor_SetSpeed>
	              break;
 8000276:	e008      	b.n	800028a <StartTaskDrive+0x42>

	          case STATE_IDLE:
	              Motor_Stop();
 8000278:	f000 fb24 	bl	80008c4 <Motor_Stop>
	              break;
 800027c:	e005      	b.n	800028a <StartTaskDrive+0x42>

	          case STATE_ESTOP:
	              Motor_Stop();
 800027e:	f000 fb21 	bl	80008c4 <Motor_Stop>
	              break;
 8000282:	e002      	b.n	800028a <StartTaskDrive+0x42>

	          default:
	              Motor_Stop();
 8000284:	f000 fb1e 	bl	80008c4 <Motor_Stop>
	              break;
 8000288:	bf00      	nop
	      }

	      osDelay(10);
 800028a:	200a      	movs	r0, #10
 800028c:	f003 f83e 	bl	800330c <osDelay>
	  switch (g_CarState)
 8000290:	e7e0      	b.n	8000254 <StartTaskDrive+0xc>
 8000292:	bf00      	nop
 8000294:	2000002c 	.word	0x2000002c

08000298 <StartTaskDisplay>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskDisplay */
void StartTaskDisplay(void *argument)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskDisplay */
	OLED_Init();
 80002a0:	f000 fbf8 	bl	8000a94 <OLED_Init>
	OLED_Clear();
 80002a4:	f000 fc4a 	bl	8000b3c <OLED_Clear>

	  // 这里我设置的静态显示队名
	OLED_ShowString(0 , 0 , (uint8_t*)"[ TEAM 06 ]");
 80002a8:	4a11      	ldr	r2, [pc, #68]	@ (80002f0 <StartTaskDisplay+0x58>)
 80002aa:	2100      	movs	r1, #0
 80002ac:	2000      	movs	r0, #0
 80002ae:	f000 fce1 	bl	8000c74 <OLED_ShowString>
  /* Infinite loop */
	  for(;;)
	  {
		  // 这里我设置的根据状态显示不同内容和灯光
		      if (g_CarState == STATE_RUN)
 80002b2:	4b10      	ldr	r3, [pc, #64]	@ (80002f4 <StartTaskDisplay+0x5c>)
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	b2db      	uxtb	r3, r3
 80002b8:	2b01      	cmp	r3, #1
 80002ba:	d108      	bne.n	80002ce <StartTaskDisplay+0x36>
		      {
		          OLED_ShowString(0 , 3 , (uint8_t*)"Status: RUN   ");
 80002bc:	4a0e      	ldr	r2, [pc, #56]	@ (80002f8 <StartTaskDisplay+0x60>)
 80002be:	2103      	movs	r1, #3
 80002c0:	2000      	movs	r0, #0
 80002c2:	f000 fcd7 	bl	8000c74 <OLED_ShowString>
		          // 跑的时候绿灯
		          LED_Set(LED_GREEN);
 80002c6:	2002      	movs	r0, #2
 80002c8:	f000 f93e 	bl	8000548 <LED_Set>
 80002cc:	e00c      	b.n	80002e8 <StartTaskDisplay+0x50>
		      }
		      else if (g_CarState == STATE_IDLE)
 80002ce:	4b09      	ldr	r3, [pc, #36]	@ (80002f4 <StartTaskDisplay+0x5c>)
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	b2db      	uxtb	r3, r3
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d107      	bne.n	80002e8 <StartTaskDisplay+0x50>
		      {
		          OLED_ShowString(0 , 3 , (uint8_t*)"Status: STOP  ");
 80002d8:	4a08      	ldr	r2, [pc, #32]	@ (80002fc <StartTaskDisplay+0x64>)
 80002da:	2103      	movs	r1, #3
 80002dc:	2000      	movs	r0, #0
 80002de:	f000 fcc9 	bl	8000c74 <OLED_ShowString>
		          // 停的时候红灯
		          LED_Set(LED_RED);
 80002e2:	2001      	movs	r0, #1
 80002e4:	f000 f930 	bl	8000548 <LED_Set>
		      }

		      // 这里可以额外添加心跳闪烁 (利用空余的 RGB 组合颜色，比如黄色闪烁),我懒得弄了
		      // 为了不覆盖状态灯，也可以不做闪烁，或者只在STOP时我额外添加一个呼吸灯也行

		      osDelay(200);
 80002e8:	20c8      	movs	r0, #200	@ 0xc8
 80002ea:	f003 f80f 	bl	800330c <osDelay>
		      if (g_CarState == STATE_RUN)
 80002ee:	e7e0      	b.n	80002b2 <StartTaskDisplay+0x1a>
 80002f0:	08006708 	.word	0x08006708
 80002f4:	2000002c 	.word	0x2000002c
 80002f8:	08006714 	.word	0x08006714
 80002fc:	08006724 	.word	0x08006724

08000300 <StartTaskLogic>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskLogic */
void StartTaskLogic(void *argument)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskLogic */
  /* Infinite loop */
  for(;;)
  {
	  if (osSemaphoreAcquire(BinarySem_EStopHandle , 0) == osOK)
 8000308:	4b24      	ldr	r3, [pc, #144]	@ (800039c <StartTaskLogic+0x9c>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	2100      	movs	r1, #0
 800030e:	4618      	mov	r0, r3
 8000310:	f003 f8a0 	bl	8003454 <osSemaphoreAcquire>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d11f      	bne.n	800035a <StartTaskLogic+0x5a>
	      {
	          g_CarState = STATE_ESTOP;
 800031a:	4b21      	ldr	r3, [pc, #132]	@ (80003a0 <StartTaskLogic+0xa0>)
 800031c:	2202      	movs	r2, #2
 800031e:	701a      	strb	r2, [r3, #0]

	          Motor_Stop();
 8000320:	f000 fad0 	bl	80008c4 <Motor_Stop>
	          LED_Set(LED_BLUE); // 蓝灯警示
 8000324:	2003      	movs	r0, #3
 8000326:	f000 f90f 	bl	8000548 <LED_Set>
	          OLED_Clear();
 800032a:	f000 fc07 	bl	8000b3c <OLED_Clear>
	          OLED_ShowString(0 , 0 , (uint8_t*)"E-STOP");
 800032e:	4a1d      	ldr	r2, [pc, #116]	@ (80003a4 <StartTaskLogic+0xa4>)
 8000330:	2100      	movs	r1, #0
 8000332:	2000      	movs	r0, #0
 8000334:	f000 fc9e 	bl	8000c74 <OLED_ShowString>
	          OLED_ShowString(0 , 2 , (uint8_t*)"PRESS RESET");
 8000338:	4a1b      	ldr	r2, [pc, #108]	@ (80003a8 <StartTaskLogic+0xa8>)
 800033a:	2102      	movs	r1, #2
 800033c:	2000      	movs	r0, #0
 800033e:	f000 fc99 	bl	8000c74 <OLED_ShowString>

	          while(1)
	          {
	              HAL_GPIO_TogglePin(B_GPIO_Port , B_Pin); // 蓝灯闪
 8000342:	2140      	movs	r1, #64	@ 0x40
 8000344:	4819      	ldr	r0, [pc, #100]	@ (80003ac <StartTaskLogic+0xac>)
 8000346:	f001 f9fd 	bl	8001744 <HAL_GPIO_TogglePin>
	              HAL_IWDG_Refresh(&hiwdg);
 800034a:	4819      	ldr	r0, [pc, #100]	@ (80003b0 <StartTaskLogic+0xb0>)
 800034c:	f001 fa70 	bl	8001830 <HAL_IWDG_Refresh>
	              HAL_Delay(100);
 8000350:	2064      	movs	r0, #100	@ 0x64
 8000352:	f000 ff57 	bl	8001204 <HAL_Delay>
	              HAL_GPIO_TogglePin(B_GPIO_Port , B_Pin); // 蓝灯闪
 8000356:	bf00      	nop
 8000358:	e7f3      	b.n	8000342 <StartTaskLogic+0x42>
	          }
	      }

	      // 检查停止
	      if (osSemaphoreAcquire(BinarySem_StopHandle , 0) == osOK)
 800035a:	4b16      	ldr	r3, [pc, #88]	@ (80003b4 <StartTaskLogic+0xb4>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	2100      	movs	r1, #0
 8000360:	4618      	mov	r0, r3
 8000362:	f003 f877 	bl	8003454 <osSemaphoreAcquire>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d102      	bne.n	8000372 <StartTaskLogic+0x72>
	      {
	          g_CarState = STATE_IDLE;
 800036c:	4b0c      	ldr	r3, [pc, #48]	@ (80003a0 <StartTaskLogic+0xa0>)
 800036e:	2200      	movs	r2, #0
 8000370:	701a      	strb	r2, [r3, #0]
	      }

	      // 检查启动
	      if (osSemaphoreAcquire(BinarySem_StartHandle , 0) == osOK)
 8000372:	4b11      	ldr	r3, [pc, #68]	@ (80003b8 <StartTaskLogic+0xb8>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	2100      	movs	r1, #0
 8000378:	4618      	mov	r0, r3
 800037a:	f003 f86b 	bl	8003454 <osSemaphoreAcquire>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d107      	bne.n	8000394 <StartTaskLogic+0x94>
	      {
	          if (g_CarState != STATE_ESTOP)
 8000384:	4b06      	ldr	r3, [pc, #24]	@ (80003a0 <StartTaskLogic+0xa0>)
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	b2db      	uxtb	r3, r3
 800038a:	2b02      	cmp	r3, #2
 800038c:	d002      	beq.n	8000394 <StartTaskLogic+0x94>
	          {
	              g_CarState = STATE_RUN;
 800038e:	4b04      	ldr	r3, [pc, #16]	@ (80003a0 <StartTaskLogic+0xa0>)
 8000390:	2201      	movs	r2, #1
 8000392:	701a      	strb	r2, [r3, #0]
	          }
	      }

	      osDelay(20);
 8000394:	2014      	movs	r0, #20
 8000396:	f002 ffb9 	bl	800330c <osDelay>
	  if (osSemaphoreAcquire(BinarySem_EStopHandle , 0) == osOK)
 800039a:	e7b5      	b.n	8000308 <StartTaskLogic+0x8>
 800039c:	20000048 	.word	0x20000048
 80003a0:	2000002c 	.word	0x2000002c
 80003a4:	08006734 	.word	0x08006734
 80003a8:	0800673c 	.word	0x0800673c
 80003ac:	40010800 	.word	0x40010800
 80003b0:	2000004c 	.word	0x2000004c
 80003b4:	20000044 	.word	0x20000044
 80003b8:	20000040 	.word	0x20000040

080003bc <StartTaskDog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskDog */
void StartTaskDog(void *argument)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b082      	sub	sp, #8
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskDog */
  /* Infinite loop */
  for(;;)
  {
	  HAL_IWDG_Refresh(&hiwdg);
 80003c4:	4804      	ldr	r0, [pc, #16]	@ (80003d8 <StartTaskDog+0x1c>)
 80003c6:	f001 fa33 	bl	8001830 <HAL_IWDG_Refresh>
	  osDelay(1000); // 这里我设置的1s喂一次,我mx里配置的是最大4s不喂狗就重启,所以时间还是很充裕的,但是会导致报错不及时,所以等17号实战的时候我需要调低!
 80003ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80003ce:	f002 ff9d 	bl	800330c <osDelay>
	  HAL_IWDG_Refresh(&hiwdg);
 80003d2:	bf00      	nop
 80003d4:	e7f6      	b.n	80003c4 <StartTaskDog+0x8>
 80003d6:	bf00      	nop
 80003d8:	2000004c 	.word	0x2000004c

080003dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b088      	sub	sp, #32
 80003e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e2:	f107 0310 	add.w	r3, r7, #16
 80003e6:	2200      	movs	r2, #0
 80003e8:	601a      	str	r2, [r3, #0]
 80003ea:	605a      	str	r2, [r3, #4]
 80003ec:	609a      	str	r2, [r3, #8]
 80003ee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003f0:	4b39      	ldr	r3, [pc, #228]	@ (80004d8 <MX_GPIO_Init+0xfc>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a38      	ldr	r2, [pc, #224]	@ (80004d8 <MX_GPIO_Init+0xfc>)
 80003f6:	f043 0320 	orr.w	r3, r3, #32
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b36      	ldr	r3, [pc, #216]	@ (80004d8 <MX_GPIO_Init+0xfc>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0320 	and.w	r3, r3, #32
 8000404:	60fb      	str	r3, [r7, #12]
 8000406:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000408:	4b33      	ldr	r3, [pc, #204]	@ (80004d8 <MX_GPIO_Init+0xfc>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a32      	ldr	r2, [pc, #200]	@ (80004d8 <MX_GPIO_Init+0xfc>)
 800040e:	f043 0304 	orr.w	r3, r3, #4
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b30      	ldr	r3, [pc, #192]	@ (80004d8 <MX_GPIO_Init+0xfc>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0304 	and.w	r3, r3, #4
 800041c:	60bb      	str	r3, [r7, #8]
 800041e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000420:	4b2d      	ldr	r3, [pc, #180]	@ (80004d8 <MX_GPIO_Init+0xfc>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a2c      	ldr	r2, [pc, #176]	@ (80004d8 <MX_GPIO_Init+0xfc>)
 8000426:	f043 0308 	orr.w	r3, r3, #8
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b2a      	ldr	r3, [pc, #168]	@ (80004d8 <MX_GPIO_Init+0xfc>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0308 	and.w	r3, r3, #8
 8000434:	607b      	str	r3, [r7, #4]
 8000436:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R_Pin|G_Pin|B_Pin, GPIO_PIN_SET);
 8000438:	2201      	movs	r2, #1
 800043a:	2170      	movs	r1, #112	@ 0x70
 800043c:	4827      	ldr	r0, [pc, #156]	@ (80004dc <MX_GPIO_Init+0x100>)
 800043e:	f001 f969 	bl	8001714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BIN2_Pin|BIN1_Pin|AIN1_Pin|AIN2_Pin
 8000442:	2200      	movs	r2, #0
 8000444:	f44f 4173 	mov.w	r1, #62208	@ 0xf300
 8000448:	4825      	ldr	r0, [pc, #148]	@ (80004e0 <MX_GPIO_Init+0x104>)
 800044a:	f001 f963 	bl	8001714 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : R_Pin G_Pin B_Pin */
  GPIO_InitStruct.Pin = R_Pin|G_Pin|B_Pin;
 800044e:	2370      	movs	r3, #112	@ 0x70
 8000450:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000452:	2301      	movs	r3, #1
 8000454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000456:	2300      	movs	r3, #0
 8000458:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045a:	2302      	movs	r3, #2
 800045c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800045e:	f107 0310 	add.w	r3, r7, #16
 8000462:	4619      	mov	r1, r3
 8000464:	481d      	ldr	r0, [pc, #116]	@ (80004dc <MX_GPIO_Init+0x100>)
 8000466:	f000 ffd1 	bl	800140c <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY0_Pin KEY1_Pin KEY2_Pin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin|KEY2_Pin;
 800046a:	2307      	movs	r3, #7
 800046c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800046e:	4b1d      	ldr	r3, [pc, #116]	@ (80004e4 <MX_GPIO_Init+0x108>)
 8000470:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000472:	2301      	movs	r3, #1
 8000474:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000476:	f107 0310 	add.w	r3, r7, #16
 800047a:	4619      	mov	r1, r3
 800047c:	4818      	ldr	r0, [pc, #96]	@ (80004e0 <MX_GPIO_Init+0x104>)
 800047e:	f000 ffc5 	bl	800140c <HAL_GPIO_Init>

  /*Configure GPIO pins : BIN2_Pin BIN1_Pin AIN1_Pin AIN2_Pin
                           PB8 PB9 */
  GPIO_InitStruct.Pin = BIN2_Pin|BIN1_Pin|AIN1_Pin|AIN2_Pin
 8000482:	f44f 4373 	mov.w	r3, #62208	@ 0xf300
 8000486:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000488:	2301      	movs	r3, #1
 800048a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048c:	2300      	movs	r3, #0
 800048e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000490:	2302      	movs	r3, #2
 8000492:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000494:	f107 0310 	add.w	r3, r7, #16
 8000498:	4619      	mov	r1, r3
 800049a:	4811      	ldr	r0, [pc, #68]	@ (80004e0 <MX_GPIO_Init+0x104>)
 800049c:	f000 ffb6 	bl	800140c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 6, 0);
 80004a0:	2200      	movs	r2, #0
 80004a2:	2106      	movs	r1, #6
 80004a4:	2006      	movs	r0, #6
 80004a6:	f000 ff86 	bl	80013b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80004aa:	2006      	movs	r0, #6
 80004ac:	f000 ff9f 	bl	80013ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 7, 0);
 80004b0:	2200      	movs	r2, #0
 80004b2:	2107      	movs	r1, #7
 80004b4:	2007      	movs	r0, #7
 80004b6:	f000 ff7e 	bl	80013b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80004ba:	2007      	movs	r0, #7
 80004bc:	f000 ff97 	bl	80013ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 8, 0);
 80004c0:	2200      	movs	r2, #0
 80004c2:	2108      	movs	r1, #8
 80004c4:	2008      	movs	r0, #8
 80004c6:	f000 ff76 	bl	80013b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80004ca:	2008      	movs	r0, #8
 80004cc:	f000 ff8f 	bl	80013ee <HAL_NVIC_EnableIRQ>

}
 80004d0:	bf00      	nop
 80004d2:	3720      	adds	r7, #32
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	40021000 	.word	0x40021000
 80004dc:	40010800 	.word	0x40010800
 80004e0:	40010c00 	.word	0x40010c00
 80004e4:	10210000 	.word	0x10210000

080004e8 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80004ec:	4b09      	ldr	r3, [pc, #36]	@ (8000514 <MX_IWDG_Init+0x2c>)
 80004ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000518 <MX_IWDG_Init+0x30>)
 80004f0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 80004f2:	4b08      	ldr	r3, [pc, #32]	@ (8000514 <MX_IWDG_Init+0x2c>)
 80004f4:	2204      	movs	r2, #4
 80004f6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2500;
 80004f8:	4b06      	ldr	r3, [pc, #24]	@ (8000514 <MX_IWDG_Init+0x2c>)
 80004fa:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80004fe:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000500:	4804      	ldr	r0, [pc, #16]	@ (8000514 <MX_IWDG_Init+0x2c>)
 8000502:	f001 f951 	bl	80017a8 <HAL_IWDG_Init>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 800050c:	f000 f91b 	bl	8000746 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000510:	bf00      	nop
 8000512:	bd80      	pop	{r7, pc}
 8000514:	2000004c 	.word	0x2000004c
 8000518:	40003000 	.word	0x40003000

0800051c <LED_Clear>:
#include"main.h"
#include"gpio.h"
#include"led.h"

static void LED_Clear(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(R_GPIO_Port , R_Pin , GPIO_PIN_SET);
 8000520:	2201      	movs	r2, #1
 8000522:	2110      	movs	r1, #16
 8000524:	4807      	ldr	r0, [pc, #28]	@ (8000544 <LED_Clear+0x28>)
 8000526:	f001 f8f5 	bl	8001714 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(G_GPIO_Port , G_Pin , GPIO_PIN_SET);
 800052a:	2201      	movs	r2, #1
 800052c:	2120      	movs	r1, #32
 800052e:	4805      	ldr	r0, [pc, #20]	@ (8000544 <LED_Clear+0x28>)
 8000530:	f001 f8f0 	bl	8001714 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(B_GPIO_Port , B_Pin , GPIO_PIN_SET);
 8000534:	2201      	movs	r2, #1
 8000536:	2140      	movs	r1, #64	@ 0x40
 8000538:	4802      	ldr	r0, [pc, #8]	@ (8000544 <LED_Clear+0x28>)
 800053a:	f001 f8eb 	bl	8001714 <HAL_GPIO_WritePin>
}
 800053e:	bf00      	nop
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	40010800 	.word	0x40010800

08000548 <LED_Set>:

void LED_Set(LED_Color_t color)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b082      	sub	sp, #8
 800054c:	af00      	add	r7, sp, #0
 800054e:	4603      	mov	r3, r0
 8000550:	71fb      	strb	r3, [r7, #7]
    LED_Clear();
 8000552:	f7ff ffe3 	bl	800051c <LED_Clear>

    switch(color)
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	2b07      	cmp	r3, #7
 800055a:	d856      	bhi.n	800060a <LED_Set+0xc2>
 800055c:	a201      	add	r2, pc, #4	@ (adr r2, 8000564 <LED_Set+0x1c>)
 800055e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000562:	bf00      	nop
 8000564:	0800060b 	.word	0x0800060b
 8000568:	08000585 	.word	0x08000585
 800056c:	08000591 	.word	0x08000591
 8000570:	0800059d 	.word	0x0800059d
 8000574:	080005a9 	.word	0x080005a9
 8000578:	080005bf 	.word	0x080005bf
 800057c:	080005d5 	.word	0x080005d5
 8000580:	080005eb 	.word	0x080005eb
    {
        case LED_OFF:   break;

        case LED_RED:
            HAL_GPIO_WritePin(R_GPIO_Port , R_Pin , GPIO_PIN_RESET); break;
 8000584:	2200      	movs	r2, #0
 8000586:	2110      	movs	r1, #16
 8000588:	4822      	ldr	r0, [pc, #136]	@ (8000614 <LED_Set+0xcc>)
 800058a:	f001 f8c3 	bl	8001714 <HAL_GPIO_WritePin>
 800058e:	e03d      	b.n	800060c <LED_Set+0xc4>

        case LED_GREEN:
            HAL_GPIO_WritePin(G_GPIO_Port , G_Pin , GPIO_PIN_RESET); break;
 8000590:	2200      	movs	r2, #0
 8000592:	2120      	movs	r1, #32
 8000594:	481f      	ldr	r0, [pc, #124]	@ (8000614 <LED_Set+0xcc>)
 8000596:	f001 f8bd 	bl	8001714 <HAL_GPIO_WritePin>
 800059a:	e037      	b.n	800060c <LED_Set+0xc4>

        case LED_BLUE:
            HAL_GPIO_WritePin(B_GPIO_Port , B_Pin , GPIO_PIN_RESET); break;
 800059c:	2200      	movs	r2, #0
 800059e:	2140      	movs	r1, #64	@ 0x40
 80005a0:	481c      	ldr	r0, [pc, #112]	@ (8000614 <LED_Set+0xcc>)
 80005a2:	f001 f8b7 	bl	8001714 <HAL_GPIO_WritePin>
 80005a6:	e031      	b.n	800060c <LED_Set+0xc4>

        case LED_YELLOW: // 红+绿 黄
            HAL_GPIO_WritePin(R_GPIO_Port , R_Pin , GPIO_PIN_RESET);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2110      	movs	r1, #16
 80005ac:	4819      	ldr	r0, [pc, #100]	@ (8000614 <LED_Set+0xcc>)
 80005ae:	f001 f8b1 	bl	8001714 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port , G_Pin , GPIO_PIN_RESET); break;
 80005b2:	2200      	movs	r2, #0
 80005b4:	2120      	movs	r1, #32
 80005b6:	4817      	ldr	r0, [pc, #92]	@ (8000614 <LED_Set+0xcc>)
 80005b8:	f001 f8ac 	bl	8001714 <HAL_GPIO_WritePin>
 80005bc:	e026      	b.n	800060c <LED_Set+0xc4>

        case LED_CYAN:   // 绿+蓝 cyan我上网搜了是蓝绿
            HAL_GPIO_WritePin(G_GPIO_Port , G_Pin , GPIO_PIN_RESET);
 80005be:	2200      	movs	r2, #0
 80005c0:	2120      	movs	r1, #32
 80005c2:	4814      	ldr	r0, [pc, #80]	@ (8000614 <LED_Set+0xcc>)
 80005c4:	f001 f8a6 	bl	8001714 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port , B_Pin , GPIO_PIN_RESET); break;
 80005c8:	2200      	movs	r2, #0
 80005ca:	2140      	movs	r1, #64	@ 0x40
 80005cc:	4811      	ldr	r0, [pc, #68]	@ (8000614 <LED_Set+0xcc>)
 80005ce:	f001 f8a1 	bl	8001714 <HAL_GPIO_WritePin>
 80005d2:	e01b      	b.n	800060c <LED_Set+0xc4>

        case LED_PURPLE: // 红+蓝 紫
            HAL_GPIO_WritePin(R_GPIO_Port , R_Pin , GPIO_PIN_RESET);
 80005d4:	2200      	movs	r2, #0
 80005d6:	2110      	movs	r1, #16
 80005d8:	480e      	ldr	r0, [pc, #56]	@ (8000614 <LED_Set+0xcc>)
 80005da:	f001 f89b 	bl	8001714 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port , B_Pin , GPIO_PIN_RESET); break;
 80005de:	2200      	movs	r2, #0
 80005e0:	2140      	movs	r1, #64	@ 0x40
 80005e2:	480c      	ldr	r0, [pc, #48]	@ (8000614 <LED_Set+0xcc>)
 80005e4:	f001 f896 	bl	8001714 <HAL_GPIO_WritePin>
 80005e8:	e010      	b.n	800060c <LED_Set+0xc4>

        case LED_WHITE:
            HAL_GPIO_WritePin(R_GPIO_Port , R_Pin , GPIO_PIN_RESET);
 80005ea:	2200      	movs	r2, #0
 80005ec:	2110      	movs	r1, #16
 80005ee:	4809      	ldr	r0, [pc, #36]	@ (8000614 <LED_Set+0xcc>)
 80005f0:	f001 f890 	bl	8001714 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port , G_Pin , GPIO_PIN_RESET);
 80005f4:	2200      	movs	r2, #0
 80005f6:	2120      	movs	r1, #32
 80005f8:	4806      	ldr	r0, [pc, #24]	@ (8000614 <LED_Set+0xcc>)
 80005fa:	f001 f88b 	bl	8001714 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port , B_Pin , GPIO_PIN_RESET); break;
 80005fe:	2200      	movs	r2, #0
 8000600:	2140      	movs	r1, #64	@ 0x40
 8000602:	4804      	ldr	r0, [pc, #16]	@ (8000614 <LED_Set+0xcc>)
 8000604:	f001 f886 	bl	8001714 <HAL_GPIO_WritePin>
 8000608:	e000      	b.n	800060c <LED_Set+0xc4>

        default: break;
 800060a:	bf00      	nop
    }
}
 800060c:	bf00      	nop
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40010800 	.word	0x40010800

08000618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061c:	f000 fdc0 	bl	80011a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000620:	f000 f810 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000624:	f7ff feda 	bl	80003dc <MX_GPIO_Init>
  MX_IWDG_Init();
 8000628:	f7ff ff5e 	bl	80004e8 <MX_IWDG_Init>
  MX_TIM1_Init();
 800062c:	f000 fc44 	bl	8000eb8 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000630:	f000 fcd2 	bl	8000fd8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000634:	f002 fd90 	bl	8003158 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000638:	f7ff fda6 	bl	8000188 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800063c:	f002 fdae 	bl	800319c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000640:	bf00      	nop
 8000642:	e7fd      	b.n	8000640 <main+0x28>

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b090      	sub	sp, #64	@ 0x40
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 0318 	add.w	r3, r7, #24
 800064e:	2228      	movs	r2, #40	@ 0x28
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f005 ffe0 	bl	8006618 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	2200      	movs	r2, #0
 800065c:	601a      	str	r2, [r3, #0]
 800065e:	605a      	str	r2, [r3, #4]
 8000660:	609a      	str	r2, [r3, #8]
 8000662:	60da      	str	r2, [r3, #12]
 8000664:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000666:	2309      	movs	r3, #9
 8000668:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800066a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800066e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000674:	2301      	movs	r3, #1
 8000676:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000678:	2301      	movs	r3, #1
 800067a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067c:	2302      	movs	r3, #2
 800067e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000680:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000684:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000686:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800068a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800068c:	f107 0318 	add.w	r3, r7, #24
 8000690:	4618      	mov	r0, r3
 8000692:	f001 f8dd 	bl	8001850 <HAL_RCC_OscConfig>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800069c:	f000 f853 	bl	8000746 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a0:	230f      	movs	r3, #15
 80006a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a4:	2302      	movs	r3, #2
 80006a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a8:	2300      	movs	r3, #0
 80006aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	2102      	movs	r1, #2
 80006ba:	4618      	mov	r0, r3
 80006bc:	f001 fb4a 	bl	8001d54 <HAL_RCC_ClockConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x86>
  {
    Error_Handler();
 80006c6:	f000 f83e 	bl	8000746 <Error_Handler>
  }
}
 80006ca:	bf00      	nop
 80006cc:	3740      	adds	r7, #64	@ 0x40
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
	...

080006d4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == KEY0_Pin)
 80006de:	88fb      	ldrh	r3, [r7, #6]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d105      	bne.n	80006f0 <HAL_GPIO_EXTI_Callback+0x1c>
    {
        osSemaphoreRelease(BinarySem_StartHandle);
 80006e4:	4b0d      	ldr	r3, [pc, #52]	@ (800071c <HAL_GPIO_EXTI_Callback+0x48>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4618      	mov	r0, r3
 80006ea:	f002 ff05 	bl	80034f8 <osSemaphoreRelease>
    }
    else if (GPIO_Pin == KEY2_Pin)
    {
        osSemaphoreRelease(BinarySem_EStopHandle);
    }
}
 80006ee:	e010      	b.n	8000712 <HAL_GPIO_EXTI_Callback+0x3e>
    else if (GPIO_Pin == KEY1_Pin)
 80006f0:	88fb      	ldrh	r3, [r7, #6]
 80006f2:	2b02      	cmp	r3, #2
 80006f4:	d105      	bne.n	8000702 <HAL_GPIO_EXTI_Callback+0x2e>
        osSemaphoreRelease(BinarySem_StopHandle);
 80006f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <HAL_GPIO_EXTI_Callback+0x4c>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f002 fefc 	bl	80034f8 <osSemaphoreRelease>
}
 8000700:	e007      	b.n	8000712 <HAL_GPIO_EXTI_Callback+0x3e>
    else if (GPIO_Pin == KEY2_Pin)
 8000702:	88fb      	ldrh	r3, [r7, #6]
 8000704:	2b04      	cmp	r3, #4
 8000706:	d104      	bne.n	8000712 <HAL_GPIO_EXTI_Callback+0x3e>
        osSemaphoreRelease(BinarySem_EStopHandle);
 8000708:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <HAL_GPIO_EXTI_Callback+0x50>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4618      	mov	r0, r3
 800070e:	f002 fef3 	bl	80034f8 <osSemaphoreRelease>
}
 8000712:	bf00      	nop
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	20000040 	.word	0x20000040
 8000720:	20000044 	.word	0x20000044
 8000724:	20000048 	.word	0x20000048

08000728 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000738:	d101      	bne.n	800073e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800073a:	f000 fd47 	bl	80011cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800073e:	bf00      	nop
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}

08000746 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000746:	b480      	push	{r7}
 8000748:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800074a:	b672      	cpsid	i
}
 800074c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800074e:	bf00      	nop
 8000750:	e7fd      	b.n	800074e <Error_Handler+0x8>
	...

08000754 <Motor_Set_Left>:
#include"gpio.h"
#define MOTOR_MAX_PWM 1000
//左右轮的函数均设置为static,也就是内部函数
// 设置左轮
static void Motor_Set_Left(int16_t speed)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	80fb      	strh	r3, [r7, #6]
    // 1. 限幅
    if (speed > MOTOR_MAX_PWM) speed = MOTOR_MAX_PWM;
 800075e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000762:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000766:	dd02      	ble.n	800076e <Motor_Set_Left+0x1a>
 8000768:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800076c:	80fb      	strh	r3, [r7, #6]
    if (speed < -MOTOR_MAX_PWM) speed = -MOTOR_MAX_PWM;
 800076e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000772:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8000776:	da02      	bge.n	800077e <Motor_Set_Left+0x2a>
 8000778:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 800077c:	80fb      	strh	r3, [r7, #6]
    // 2.  方向控制
    if (speed > 0)
 800077e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000782:	2b00      	cmp	r3, #0
 8000784:	dd0c      	ble.n	80007a0 <Motor_Set_Left+0x4c>
    {
        // 正转
        HAL_GPIO_WritePin(AIN1_GPIO_Port , AIN1_Pin , GPIO_PIN_SET);
 8000786:	2201      	movs	r2, #1
 8000788:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800078c:	4819      	ldr	r0, [pc, #100]	@ (80007f4 <Motor_Set_Left+0xa0>)
 800078e:	f000 ffc1 	bl	8001714 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(AIN2_GPIO_Port , AIN2_Pin , GPIO_PIN_RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000798:	4816      	ldr	r0, [pc, #88]	@ (80007f4 <Motor_Set_Left+0xa0>)
 800079a:	f000 ffbb 	bl	8001714 <HAL_GPIO_WritePin>
 800079e:	e020      	b.n	80007e2 <Motor_Set_Left+0x8e>
    }
    else if (speed < 0)
 80007a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	da10      	bge.n	80007ca <Motor_Set_Left+0x76>
    {
        // 反转
        HAL_GPIO_WritePin(AIN1_GPIO_Port , AIN1_Pin , GPIO_PIN_RESET);
 80007a8:	2200      	movs	r2, #0
 80007aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007ae:	4811      	ldr	r0, [pc, #68]	@ (80007f4 <Motor_Set_Left+0xa0>)
 80007b0:	f000 ffb0 	bl	8001714 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(AIN2_GPIO_Port , AIN2_Pin , GPIO_PIN_SET);
 80007b4:	2201      	movs	r2, #1
 80007b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007ba:	480e      	ldr	r0, [pc, #56]	@ (80007f4 <Motor_Set_Left+0xa0>)
 80007bc:	f000 ffaa 	bl	8001714 <HAL_GPIO_WritePin>
        speed = -speed;
 80007c0:	88fb      	ldrh	r3, [r7, #6]
 80007c2:	425b      	negs	r3, r3
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	80fb      	strh	r3, [r7, #6]
 80007c8:	e00b      	b.n	80007e2 <Motor_Set_Left+0x8e>
    }
    else
    {
        // 刹车
        HAL_GPIO_WritePin(AIN1_GPIO_Port , AIN1_Pin , GPIO_PIN_RESET);
 80007ca:	2200      	movs	r2, #0
 80007cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007d0:	4808      	ldr	r0, [pc, #32]	@ (80007f4 <Motor_Set_Left+0xa0>)
 80007d2:	f000 ff9f 	bl	8001714 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(AIN2_GPIO_Port , AIN2_Pin , GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007dc:	4805      	ldr	r0, [pc, #20]	@ (80007f4 <Motor_Set_Left+0xa0>)
 80007de:	f000 ff99 	bl	8001714 <HAL_GPIO_WritePin>
    }

    // 3. 设置 PWM
    __HAL_TIM_SET_COMPARE(&htim1 , TIM_CHANNEL_1 , speed);
 80007e2:	4b05      	ldr	r3, [pc, #20]	@ (80007f8 <Motor_Set_Left+0xa4>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80007ea:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80007ec:	bf00      	nop
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40010c00 	.word	0x40010c00
 80007f8:	200000a0 	.word	0x200000a0

080007fc <Motor_Set_Right>:

//设置右轮
static void Motor_Set_Right(int16_t speed)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	4603      	mov	r3, r0
 8000804:	80fb      	strh	r3, [r7, #6]
    if (speed > MOTOR_MAX_PWM) speed = MOTOR_MAX_PWM;
 8000806:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800080a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800080e:	dd02      	ble.n	8000816 <Motor_Set_Right+0x1a>
 8000810:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000814:	80fb      	strh	r3, [r7, #6]
    if (speed < -MOTOR_MAX_PWM) speed = -MOTOR_MAX_PWM;
 8000816:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800081a:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 800081e:	da02      	bge.n	8000826 <Motor_Set_Right+0x2a>
 8000820:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8000824:	80fb      	strh	r3, [r7, #6]

    if (speed > 0)
 8000826:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800082a:	2b00      	cmp	r3, #0
 800082c:	dd0c      	ble.n	8000848 <Motor_Set_Right+0x4c>
    {
        // 正转
        HAL_GPIO_WritePin(BIN1_GPIO_Port , BIN1_Pin , GPIO_PIN_SET);
 800082e:	2201      	movs	r2, #1
 8000830:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000834:	4819      	ldr	r0, [pc, #100]	@ (800089c <Motor_Set_Right+0xa0>)
 8000836:	f000 ff6d 	bl	8001714 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(BIN2_GPIO_Port , BIN2_Pin , GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000840:	4816      	ldr	r0, [pc, #88]	@ (800089c <Motor_Set_Right+0xa0>)
 8000842:	f000 ff67 	bl	8001714 <HAL_GPIO_WritePin>
 8000846:	e020      	b.n	800088a <Motor_Set_Right+0x8e>
    }
    else if (speed < 0)
 8000848:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800084c:	2b00      	cmp	r3, #0
 800084e:	da10      	bge.n	8000872 <Motor_Set_Right+0x76>
    {
        // 反转
        HAL_GPIO_WritePin(BIN1_GPIO_Port , BIN1_Pin , GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000856:	4811      	ldr	r0, [pc, #68]	@ (800089c <Motor_Set_Right+0xa0>)
 8000858:	f000 ff5c 	bl	8001714 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(BIN2_GPIO_Port , BIN2_Pin , GPIO_PIN_SET);
 800085c:	2201      	movs	r2, #1
 800085e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000862:	480e      	ldr	r0, [pc, #56]	@ (800089c <Motor_Set_Right+0xa0>)
 8000864:	f000 ff56 	bl	8001714 <HAL_GPIO_WritePin>
        speed = -speed;
 8000868:	88fb      	ldrh	r3, [r7, #6]
 800086a:	425b      	negs	r3, r3
 800086c:	b29b      	uxth	r3, r3
 800086e:	80fb      	strh	r3, [r7, #6]
 8000870:	e00b      	b.n	800088a <Motor_Set_Right+0x8e>
    }
    else
    {
        // 刹车
        HAL_GPIO_WritePin(BIN1_GPIO_Port , BIN1_Pin , GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000878:	4808      	ldr	r0, [pc, #32]	@ (800089c <Motor_Set_Right+0xa0>)
 800087a:	f000 ff4b 	bl	8001714 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(BIN2_GPIO_Port , BIN2_Pin , GPIO_PIN_RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000884:	4805      	ldr	r0, [pc, #20]	@ (800089c <Motor_Set_Right+0xa0>)
 8000886:	f000 ff45 	bl	8001714 <HAL_GPIO_WritePin>
    }

    // 3. 设置 PWM
    __HAL_TIM_SET_COMPARE(&htim1 , TIM_CHANNEL_2 , speed);
 800088a:	4b05      	ldr	r3, [pc, #20]	@ (80008a0 <Motor_Set_Right+0xa4>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000892:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000894:	bf00      	nop
 8000896:	3708      	adds	r7, #8
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	40010c00 	.word	0x40010c00
 80008a0:	200000a0 	.word	0x200000a0

080008a4 <Motor_Init>:

void Motor_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1 , TIM_CHANNEL_1);
 80008a8:	2100      	movs	r1, #0
 80008aa:	4805      	ldr	r0, [pc, #20]	@ (80008c0 <Motor_Init+0x1c>)
 80008ac:	f001 fd5e 	bl	800236c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1 , TIM_CHANNEL_2);
 80008b0:	2104      	movs	r1, #4
 80008b2:	4803      	ldr	r0, [pc, #12]	@ (80008c0 <Motor_Init+0x1c>)
 80008b4:	f001 fd5a 	bl	800236c <HAL_TIM_PWM_Start>
    Motor_Stop();
 80008b8:	f000 f804 	bl	80008c4 <Motor_Stop>
}
 80008bc:	bf00      	nop
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	200000a0 	.word	0x200000a0

080008c4 <Motor_Stop>:

void Motor_Stop(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
    Motor_Set_Left(0);
 80008c8:	2000      	movs	r0, #0
 80008ca:	f7ff ff43 	bl	8000754 <Motor_Set_Left>
    Motor_Set_Right(0);
 80008ce:	2000      	movs	r0, #0
 80008d0:	f7ff ff94 	bl	80007fc <Motor_Set_Right>
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <Motor_SetSpeed>:

void Motor_SetSpeed(int16_t speed_left , int16_t speed_right)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	460a      	mov	r2, r1
 80008e2:	80fb      	strh	r3, [r7, #6]
 80008e4:	4613      	mov	r3, r2
 80008e6:	80bb      	strh	r3, [r7, #4]
    Motor_Set_Left(speed_left);
 80008e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008ec:	4618      	mov	r0, r3
 80008ee:	f7ff ff31 	bl	8000754 <Motor_Set_Left>
    Motor_Set_Right(speed_right);
 80008f2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff ff80 	bl	80007fc <Motor_Set_Right>
}
 80008fc:	bf00      	nop
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}

08000904 <I2C_Start>:
#include"oled.h"
#include"oledfont.h"
#include"delayus.h"

static void I2C_Start(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
    OLED_SDA_Set();
 8000908:	2201      	movs	r2, #1
 800090a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800090e:	480d      	ldr	r0, [pc, #52]	@ (8000944 <I2C_Start+0x40>)
 8000910:	f000 ff00 	bl	8001714 <HAL_GPIO_WritePin>
    OLED_SCL_Set();
 8000914:	2201      	movs	r2, #1
 8000916:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800091a:	480a      	ldr	r0, [pc, #40]	@ (8000944 <I2C_Start+0x40>)
 800091c:	f000 fefa 	bl	8001714 <HAL_GPIO_WritePin>
    delay_us(2);
 8000920:	2002      	movs	r0, #2
 8000922:	f7ff fc15 	bl	8000150 <delay_us>
    OLED_SDA_Clr();
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800092c:	4805      	ldr	r0, [pc, #20]	@ (8000944 <I2C_Start+0x40>)
 800092e:	f000 fef1 	bl	8001714 <HAL_GPIO_WritePin>
    OLED_SCL_Clr();
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000938:	4802      	ldr	r0, [pc, #8]	@ (8000944 <I2C_Start+0x40>)
 800093a:	f000 feeb 	bl	8001714 <HAL_GPIO_WritePin>
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40010c00 	.word	0x40010c00

08000948 <I2C_Stop>:

static void I2C_Stop(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
    OLED_SDA_Clr();
 800094c:	2200      	movs	r2, #0
 800094e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000952:	4808      	ldr	r0, [pc, #32]	@ (8000974 <I2C_Stop+0x2c>)
 8000954:	f000 fede 	bl	8001714 <HAL_GPIO_WritePin>
    OLED_SCL_Set();
 8000958:	2201      	movs	r2, #1
 800095a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800095e:	4805      	ldr	r0, [pc, #20]	@ (8000974 <I2C_Stop+0x2c>)
 8000960:	f000 fed8 	bl	8001714 <HAL_GPIO_WritePin>
    OLED_SDA_Set();
 8000964:	2201      	movs	r2, #1
 8000966:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800096a:	4802      	ldr	r0, [pc, #8]	@ (8000974 <I2C_Stop+0x2c>)
 800096c:	f000 fed2 	bl	8001714 <HAL_GPIO_WritePin>
}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40010c00 	.word	0x40010c00

08000978 <I2C_WaitAck>:

static void I2C_WaitAck(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
    OLED_SDA_Set();
 800097c:	2201      	movs	r2, #1
 800097e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000982:	4808      	ldr	r0, [pc, #32]	@ (80009a4 <I2C_WaitAck+0x2c>)
 8000984:	f000 fec6 	bl	8001714 <HAL_GPIO_WritePin>
    OLED_SCL_Set();
 8000988:	2201      	movs	r2, #1
 800098a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800098e:	4805      	ldr	r0, [pc, #20]	@ (80009a4 <I2C_WaitAck+0x2c>)
 8000990:	f000 fec0 	bl	8001714 <HAL_GPIO_WritePin>
    OLED_SCL_Clr();
 8000994:	2200      	movs	r2, #0
 8000996:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800099a:	4802      	ldr	r0, [pc, #8]	@ (80009a4 <I2C_WaitAck+0x2c>)
 800099c:	f000 feba 	bl	8001714 <HAL_GPIO_WritePin>
}
 80009a0:	bf00      	nop
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	40010c00 	.word	0x40010c00

080009a8 <Send_Byte>:

static void Send_Byte(uint8_t dat)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    for(i = 0 ; i < 8 ; i++)
 80009b2:	2300      	movs	r3, #0
 80009b4:	73fb      	strb	r3, [r7, #15]
 80009b6:	e028      	b.n	8000a0a <Send_Byte+0x62>
    {
        OLED_SCL_Clr();
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009be:	4817      	ldr	r0, [pc, #92]	@ (8000a1c <Send_Byte+0x74>)
 80009c0:	f000 fea8 	bl	8001714 <HAL_GPIO_WritePin>
        if(dat & 0x80)
 80009c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	da06      	bge.n	80009da <Send_Byte+0x32>
        {
            OLED_SDA_Set();
 80009cc:	2201      	movs	r2, #1
 80009ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009d2:	4812      	ldr	r0, [pc, #72]	@ (8000a1c <Send_Byte+0x74>)
 80009d4:	f000 fe9e 	bl	8001714 <HAL_GPIO_WritePin>
 80009d8:	e005      	b.n	80009e6 <Send_Byte+0x3e>
        }
        else
        {
            OLED_SDA_Clr();
 80009da:	2200      	movs	r2, #0
 80009dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009e0:	480e      	ldr	r0, [pc, #56]	@ (8000a1c <Send_Byte+0x74>)
 80009e2:	f000 fe97 	bl	8001714 <HAL_GPIO_WritePin>
        }
        OLED_SCL_Set();
 80009e6:	2201      	movs	r2, #1
 80009e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009ec:	480b      	ldr	r0, [pc, #44]	@ (8000a1c <Send_Byte+0x74>)
 80009ee:	f000 fe91 	bl	8001714 <HAL_GPIO_WritePin>
        OLED_SCL_Clr();
 80009f2:	2200      	movs	r2, #0
 80009f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009f8:	4808      	ldr	r0, [pc, #32]	@ (8000a1c <Send_Byte+0x74>)
 80009fa:	f000 fe8b 	bl	8001714 <HAL_GPIO_WritePin>
        dat <<= 1;
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	71fb      	strb	r3, [r7, #7]
    for(i = 0 ; i < 8 ; i++)
 8000a04:	7bfb      	ldrb	r3, [r7, #15]
 8000a06:	3301      	adds	r3, #1
 8000a08:	73fb      	strb	r3, [r7, #15]
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
 8000a0c:	2b07      	cmp	r3, #7
 8000a0e:	d9d3      	bls.n	80009b8 <Send_Byte+0x10>
    }
}
 8000a10:	bf00      	nop
 8000a12:	bf00      	nop
 8000a14:	3710      	adds	r7, #16
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40010c00 	.word	0x40010c00

08000a20 <OLED_WrCmd>:

static void OLED_WrCmd(uint8_t cmd)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
    I2C_Start();
 8000a2a:	f7ff ff6b 	bl	8000904 <I2C_Start>
    Send_Byte(0x78);
 8000a2e:	2078      	movs	r0, #120	@ 0x78
 8000a30:	f7ff ffba 	bl	80009a8 <Send_Byte>
    I2C_WaitAck();
 8000a34:	f7ff ffa0 	bl	8000978 <I2C_WaitAck>
    Send_Byte(0x00);
 8000a38:	2000      	movs	r0, #0
 8000a3a:	f7ff ffb5 	bl	80009a8 <Send_Byte>
    I2C_WaitAck();
 8000a3e:	f7ff ff9b 	bl	8000978 <I2C_WaitAck>
    Send_Byte(cmd);
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ffaf 	bl	80009a8 <Send_Byte>
    I2C_WaitAck();
 8000a4a:	f7ff ff95 	bl	8000978 <I2C_WaitAck>
    I2C_Stop();
 8000a4e:	f7ff ff7b 	bl	8000948 <I2C_Stop>
}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <OLED_WrDat>:

static void OLED_WrDat(uint8_t dat)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b082      	sub	sp, #8
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	4603      	mov	r3, r0
 8000a62:	71fb      	strb	r3, [r7, #7]
    I2C_Start();
 8000a64:	f7ff ff4e 	bl	8000904 <I2C_Start>
    Send_Byte(0x78);
 8000a68:	2078      	movs	r0, #120	@ 0x78
 8000a6a:	f7ff ff9d 	bl	80009a8 <Send_Byte>
    I2C_WaitAck();
 8000a6e:	f7ff ff83 	bl	8000978 <I2C_WaitAck>
    Send_Byte(0x40);
 8000a72:	2040      	movs	r0, #64	@ 0x40
 8000a74:	f7ff ff98 	bl	80009a8 <Send_Byte>
    I2C_WaitAck();
 8000a78:	f7ff ff7e 	bl	8000978 <I2C_WaitAck>
    Send_Byte(dat);
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff ff92 	bl	80009a8 <Send_Byte>
    I2C_WaitAck();
 8000a84:	f7ff ff78 	bl	8000978 <I2C_WaitAck>
    I2C_Stop();
 8000a88:	f7ff ff5e 	bl	8000948 <I2C_Stop>
}
 8000a8c:	bf00      	nop
 8000a8e:	3708      	adds	r7, #8
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <OLED_Init>:

void OLED_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
    HAL_Delay(100); // 上电等待
 8000a98:	2064      	movs	r0, #100	@ 0x64
 8000a9a:	f000 fbb3 	bl	8001204 <HAL_Delay>

    OLED_WrCmd(0xAE); // 关闭显示
 8000a9e:	20ae      	movs	r0, #174	@ 0xae
 8000aa0:	f7ff ffbe 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xD5); // 设置时钟分频因子
 8000aa4:	20d5      	movs	r0, #213	@ 0xd5
 8000aa6:	f7ff ffbb 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x80);
 8000aaa:	2080      	movs	r0, #128	@ 0x80
 8000aac:	f7ff ffb8 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xA8); // 设置驱动路数
 8000ab0:	20a8      	movs	r0, #168	@ 0xa8
 8000ab2:	f7ff ffb5 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x3F); // 默认0x3F(1/64)
 8000ab6:	203f      	movs	r0, #63	@ 0x3f
 8000ab8:	f7ff ffb2 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xD3); // 设置显示偏移
 8000abc:	20d3      	movs	r0, #211	@ 0xd3
 8000abe:	f7ff ffaf 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x00);
 8000ac2:	2000      	movs	r0, #0
 8000ac4:	f7ff ffac 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x40); // 设置显示开始行
 8000ac8:	2040      	movs	r0, #64	@ 0x40
 8000aca:	f7ff ffa9 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x8D); // 电荷泵设置
 8000ace:	208d      	movs	r0, #141	@ 0x8d
 8000ad0:	f7ff ffa6 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x14); // 开启电荷泵
 8000ad4:	2014      	movs	r0, #20
 8000ad6:	f7ff ffa3 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x20); // 设置内存地址模式
 8000ada:	2020      	movs	r0, #32
 8000adc:	f7ff ffa0 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x02); // 页地址模式
 8000ae0:	2002      	movs	r0, #2
 8000ae2:	f7ff ff9d 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xA1); // 段重定义设置
 8000ae6:	20a1      	movs	r0, #161	@ 0xa1
 8000ae8:	f7ff ff9a 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xC8); // 设置COM扫描方向
 8000aec:	20c8      	movs	r0, #200	@ 0xc8
 8000aee:	f7ff ff97 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xDA); // 设置COM硬件引脚配置
 8000af2:	20da      	movs	r0, #218	@ 0xda
 8000af4:	f7ff ff94 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x12);
 8000af8:	2012      	movs	r0, #18
 8000afa:	f7ff ff91 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x81); // 对比度设置
 8000afe:	2081      	movs	r0, #129	@ 0x81
 8000b00:	f7ff ff8e 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xEF);
 8000b04:	20ef      	movs	r0, #239	@ 0xef
 8000b06:	f7ff ff8b 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xD9); // 设置预充电周期
 8000b0a:	20d9      	movs	r0, #217	@ 0xd9
 8000b0c:	f7ff ff88 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xF1);
 8000b10:	20f1      	movs	r0, #241	@ 0xf1
 8000b12:	f7ff ff85 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xDB); // 设置VCOMH取消选择级别
 8000b16:	20db      	movs	r0, #219	@ 0xdb
 8000b18:	f7ff ff82 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0x30);
 8000b1c:	2030      	movs	r0, #48	@ 0x30
 8000b1e:	f7ff ff7f 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xA4); // 全局显示开启
 8000b22:	20a4      	movs	r0, #164	@ 0xa4
 8000b24:	f7ff ff7c 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xA6); // 设置正常显示
 8000b28:	20a6      	movs	r0, #166	@ 0xa6
 8000b2a:	f7ff ff79 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(0xAF); // 开启显示
 8000b2e:	20af      	movs	r0, #175	@ 0xaf
 8000b30:	f7ff ff76 	bl	8000a20 <OLED_WrCmd>
    OLED_Clear();
 8000b34:	f000 f802 	bl	8000b3c <OLED_Clear>
}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <OLED_Clear>:

void OLED_Clear(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
    uint8_t i , n;
    for(i = 0 ; i < 8 ; i++)
 8000b42:	2300      	movs	r3, #0
 8000b44:	71fb      	strb	r3, [r7, #7]
 8000b46:	e01b      	b.n	8000b80 <OLED_Clear+0x44>
    {
        OLED_WrCmd(0xB0 + i);
 8000b48:	79fb      	ldrb	r3, [r7, #7]
 8000b4a:	3b50      	subs	r3, #80	@ 0x50
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff ff66 	bl	8000a20 <OLED_WrCmd>
        OLED_WrCmd(0x00);
 8000b54:	2000      	movs	r0, #0
 8000b56:	f7ff ff63 	bl	8000a20 <OLED_WrCmd>
        OLED_WrCmd(0x10);
 8000b5a:	2010      	movs	r0, #16
 8000b5c:	f7ff ff60 	bl	8000a20 <OLED_WrCmd>
        for(n = 0 ; n < 128 ; n++)
 8000b60:	2300      	movs	r3, #0
 8000b62:	71bb      	strb	r3, [r7, #6]
 8000b64:	e005      	b.n	8000b72 <OLED_Clear+0x36>
        {
            OLED_WrDat(0);
 8000b66:	2000      	movs	r0, #0
 8000b68:	f7ff ff77 	bl	8000a5a <OLED_WrDat>
        for(n = 0 ; n < 128 ; n++)
 8000b6c:	79bb      	ldrb	r3, [r7, #6]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	71bb      	strb	r3, [r7, #6]
 8000b72:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	daf5      	bge.n	8000b66 <OLED_Clear+0x2a>
    for(i = 0 ; i < 8 ; i++)
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	71fb      	strb	r3, [r7, #7]
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	2b07      	cmp	r3, #7
 8000b84:	d9e0      	bls.n	8000b48 <OLED_Clear+0xc>
        }
    }
}
 8000b86:	bf00      	nop
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <OLED_ShowChar>:

void OLED_ShowChar(uint8_t x , uint8_t y , uint8_t chr)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	71fb      	strb	r3, [r7, #7]
 8000b9a:	460b      	mov	r3, r1
 8000b9c:	71bb      	strb	r3, [r7, #6]
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	717b      	strb	r3, [r7, #5]
    unsigned char c = 0 , i = 0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	73bb      	strb	r3, [r7, #14]
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	73fb      	strb	r3, [r7, #15]
    c = chr - ' ';
 8000baa:	797b      	ldrb	r3, [r7, #5]
 8000bac:	3b20      	subs	r3, #32
 8000bae:	73bb      	strb	r3, [r7, #14]
    if(x > 120)
 8000bb0:	79fb      	ldrb	r3, [r7, #7]
 8000bb2:	2b78      	cmp	r3, #120	@ 0x78
 8000bb4:	d904      	bls.n	8000bc0 <OLED_ShowChar+0x30>
    {
        x = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	71fb      	strb	r3, [r7, #7]
        y = y + 2;
 8000bba:	79bb      	ldrb	r3, [r7, #6]
 8000bbc:	3302      	adds	r3, #2
 8000bbe:	71bb      	strb	r3, [r7, #6]
    }

    OLED_WrCmd(0xB0 + y);
 8000bc0:	79bb      	ldrb	r3, [r7, #6]
 8000bc2:	3b50      	subs	r3, #80	@ 0x50
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff ff2a 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(((x & 0xF0) >> 4) | 0x10);
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	091b      	lsrs	r3, r3, #4
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	f043 0310 	orr.w	r3, r3, #16
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff ff21 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd((x & 0x0F));
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	f003 030f 	and.w	r3, r3, #15
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff ff1a 	bl	8000a20 <OLED_WrCmd>

    for(i = 0 ; i < 8 ; i++)
 8000bec:	2300      	movs	r3, #0
 8000bee:	73fb      	strb	r3, [r7, #15]
 8000bf0:	e00c      	b.n	8000c0c <OLED_ShowChar+0x7c>
    {
        OLED_WrDat(OLED_F8x16[c][i]);
 8000bf2:	7bba      	ldrb	r2, [r7, #14]
 8000bf4:	7bfb      	ldrb	r3, [r7, #15]
 8000bf6:	491e      	ldr	r1, [pc, #120]	@ (8000c70 <OLED_ShowChar+0xe0>)
 8000bf8:	0112      	lsls	r2, r2, #4
 8000bfa:	440a      	add	r2, r1
 8000bfc:	4413      	add	r3, r2
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff ff2a 	bl	8000a5a <OLED_WrDat>
    for(i = 0 ; i < 8 ; i++)
 8000c06:	7bfb      	ldrb	r3, [r7, #15]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	73fb      	strb	r3, [r7, #15]
 8000c0c:	7bfb      	ldrb	r3, [r7, #15]
 8000c0e:	2b07      	cmp	r3, #7
 8000c10:	d9ef      	bls.n	8000bf2 <OLED_ShowChar+0x62>
    }

    OLED_WrCmd(0xB0 + y + 1);
 8000c12:	79bb      	ldrb	r3, [r7, #6]
 8000c14:	3b4f      	subs	r3, #79	@ 0x4f
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f7ff ff01 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd(((x & 0xF0) >> 4) | 0x10);
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	091b      	lsrs	r3, r3, #4
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	f043 0310 	orr.w	r3, r3, #16
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fef8 	bl	8000a20 <OLED_WrCmd>
    OLED_WrCmd((x & 0x0F));
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	f003 030f 	and.w	r3, r3, #15
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f7ff fef1 	bl	8000a20 <OLED_WrCmd>

    for(i = 0 ; i < 8 ; i++)
 8000c3e:	2300      	movs	r3, #0
 8000c40:	73fb      	strb	r3, [r7, #15]
 8000c42:	e00d      	b.n	8000c60 <OLED_ShowChar+0xd0>
    {
        OLED_WrDat(OLED_F8x16[c][i + 8]);
 8000c44:	7bba      	ldrb	r2, [r7, #14]
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
 8000c48:	3308      	adds	r3, #8
 8000c4a:	4909      	ldr	r1, [pc, #36]	@ (8000c70 <OLED_ShowChar+0xe0>)
 8000c4c:	0112      	lsls	r2, r2, #4
 8000c4e:	440a      	add	r2, r1
 8000c50:	4413      	add	r3, r2
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff ff00 	bl	8000a5a <OLED_WrDat>
    for(i = 0 ; i < 8 ; i++)
 8000c5a:	7bfb      	ldrb	r3, [r7, #15]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	73fb      	strb	r3, [r7, #15]
 8000c60:	7bfb      	ldrb	r3, [r7, #15]
 8000c62:	2b07      	cmp	r3, #7
 8000c64:	d9ee      	bls.n	8000c44 <OLED_ShowChar+0xb4>
    }
}
 8000c66:	bf00      	nop
 8000c68:	bf00      	nop
 8000c6a:	3710      	adds	r7, #16
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	08006820 	.word	0x08006820

08000c74 <OLED_ShowString>:

void OLED_ShowString(uint8_t x , uint8_t y , uint8_t *chr)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	603a      	str	r2, [r7, #0]
 8000c7e:	71fb      	strb	r3, [r7, #7]
 8000c80:	460b      	mov	r3, r1
 8000c82:	71bb      	strb	r3, [r7, #6]
    unsigned char j = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	73fb      	strb	r3, [r7, #15]
    while(chr[j] != '\0')
 8000c88:	e016      	b.n	8000cb8 <OLED_ShowString+0x44>
    {
        OLED_ShowChar(x , y , chr[j]);
 8000c8a:	7bfb      	ldrb	r3, [r7, #15]
 8000c8c:	683a      	ldr	r2, [r7, #0]
 8000c8e:	4413      	add	r3, r2
 8000c90:	781a      	ldrb	r2, [r3, #0]
 8000c92:	79b9      	ldrb	r1, [r7, #6]
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff ff7a 	bl	8000b90 <OLED_ShowChar>
        x += 8;
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	3308      	adds	r3, #8
 8000ca0:	71fb      	strb	r3, [r7, #7]
        if(x > 120)
 8000ca2:	79fb      	ldrb	r3, [r7, #7]
 8000ca4:	2b78      	cmp	r3, #120	@ 0x78
 8000ca6:	d904      	bls.n	8000cb2 <OLED_ShowString+0x3e>
        {
            x = 0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	71fb      	strb	r3, [r7, #7]
            y += 2;
 8000cac:	79bb      	ldrb	r3, [r7, #6]
 8000cae:	3302      	adds	r3, #2
 8000cb0:	71bb      	strb	r3, [r7, #6]
        }
        j++;
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	73fb      	strb	r3, [r7, #15]
    while(chr[j] != '\0')
 8000cb8:	7bfb      	ldrb	r3, [r7, #15]
 8000cba:	683a      	ldr	r2, [r7, #0]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d1e2      	bne.n	8000c8a <OLED_ShowString+0x16>
    }
}
 8000cc4:	bf00      	nop
 8000cc6:	bf00      	nop
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000cd6:	4b18      	ldr	r3, [pc, #96]	@ (8000d38 <HAL_MspInit+0x68>)
 8000cd8:	699b      	ldr	r3, [r3, #24]
 8000cda:	4a17      	ldr	r2, [pc, #92]	@ (8000d38 <HAL_MspInit+0x68>)
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	6193      	str	r3, [r2, #24]
 8000ce2:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <HAL_MspInit+0x68>)
 8000ce4:	699b      	ldr	r3, [r3, #24]
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	60bb      	str	r3, [r7, #8]
 8000cec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cee:	4b12      	ldr	r3, [pc, #72]	@ (8000d38 <HAL_MspInit+0x68>)
 8000cf0:	69db      	ldr	r3, [r3, #28]
 8000cf2:	4a11      	ldr	r2, [pc, #68]	@ (8000d38 <HAL_MspInit+0x68>)
 8000cf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cf8:	61d3      	str	r3, [r2, #28]
 8000cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000d38 <HAL_MspInit+0x68>)
 8000cfc:	69db      	ldr	r3, [r3, #28]
 8000cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d02:	607b      	str	r3, [r7, #4]
 8000d04:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	210f      	movs	r1, #15
 8000d0a:	f06f 0001 	mvn.w	r0, #1
 8000d0e:	f000 fb52 	bl	80013b6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d12:	4b0a      	ldr	r3, [pc, #40]	@ (8000d3c <HAL_MspInit+0x6c>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	4a04      	ldr	r2, [pc, #16]	@ (8000d3c <HAL_MspInit+0x6c>)
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	40010000 	.word	0x40010000

08000d40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08e      	sub	sp, #56	@ 0x38
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000d50:	2300      	movs	r3, #0
 8000d52:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000d56:	4b34      	ldr	r3, [pc, #208]	@ (8000e28 <HAL_InitTick+0xe8>)
 8000d58:	69db      	ldr	r3, [r3, #28]
 8000d5a:	4a33      	ldr	r2, [pc, #204]	@ (8000e28 <HAL_InitTick+0xe8>)
 8000d5c:	f043 0301 	orr.w	r3, r3, #1
 8000d60:	61d3      	str	r3, [r2, #28]
 8000d62:	4b31      	ldr	r3, [pc, #196]	@ (8000e28 <HAL_InitTick+0xe8>)
 8000d64:	69db      	ldr	r3, [r3, #28]
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d6e:	f107 0210 	add.w	r2, r7, #16
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	4611      	mov	r1, r2
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f001 f947 	bl	800200c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d7e:	6a3b      	ldr	r3, [r7, #32]
 8000d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d103      	bne.n	8000d90 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d88:	f001 f92c 	bl	8001fe4 <HAL_RCC_GetPCLK1Freq>
 8000d8c:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d8e:	e004      	b.n	8000d9a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d90:	f001 f928 	bl	8001fe4 <HAL_RCC_GetPCLK1Freq>
 8000d94:	4603      	mov	r3, r0
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d9c:	4a23      	ldr	r2, [pc, #140]	@ (8000e2c <HAL_InitTick+0xec>)
 8000d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8000da2:	0c9b      	lsrs	r3, r3, #18
 8000da4:	3b01      	subs	r3, #1
 8000da6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000da8:	4b21      	ldr	r3, [pc, #132]	@ (8000e30 <HAL_InitTick+0xf0>)
 8000daa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000dae:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000db0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e30 <HAL_InitTick+0xf0>)
 8000db2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000db6:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000db8:	4a1d      	ldr	r2, [pc, #116]	@ (8000e30 <HAL_InitTick+0xf0>)
 8000dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dbc:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8000e30 <HAL_InitTick+0xf0>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e30 <HAL_InitTick+0xf0>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dca:	4b19      	ldr	r3, [pc, #100]	@ (8000e30 <HAL_InitTick+0xf0>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8000dd0:	4817      	ldr	r0, [pc, #92]	@ (8000e30 <HAL_InitTick+0xf0>)
 8000dd2:	f001 f969 	bl	80020a8 <HAL_TIM_Base_Init>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ddc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d11b      	bne.n	8000e1c <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000de4:	4812      	ldr	r0, [pc, #72]	@ (8000e30 <HAL_InitTick+0xf0>)
 8000de6:	f001 fa1f 	bl	8002228 <HAL_TIM_Base_Start_IT>
 8000dea:	4603      	mov	r3, r0
 8000dec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000df0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d111      	bne.n	8000e1c <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000df8:	201c      	movs	r0, #28
 8000dfa:	f000 faf8 	bl	80013ee <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2b0f      	cmp	r3, #15
 8000e02:	d808      	bhi.n	8000e16 <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000e04:	2200      	movs	r2, #0
 8000e06:	6879      	ldr	r1, [r7, #4]
 8000e08:	201c      	movs	r0, #28
 8000e0a:	f000 fad4 	bl	80013b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e0e:	4a09      	ldr	r2, [pc, #36]	@ (8000e34 <HAL_InitTick+0xf4>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6013      	str	r3, [r2, #0]
 8000e14:	e002      	b.n	8000e1c <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000e1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3738      	adds	r7, #56	@ 0x38
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	431bde83 	.word	0x431bde83
 8000e30:	20000058 	.word	0x20000058
 8000e34:	20000004 	.word	0x20000004

08000e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <NMI_Handler+0x4>

08000e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <HardFault_Handler+0x4>

08000e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <MemManage_Handler+0x4>

08000e50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <BusFault_Handler+0x4>

08000e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <UsageFault_Handler+0x4>

08000e60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr

08000e6c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY0_Pin);
 8000e70:	2001      	movs	r0, #1
 8000e72:	f000 fc81 	bl	8001778 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 8000e7e:	2002      	movs	r0, #2
 8000e80:	f000 fc7a 	bl	8001778 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY2_Pin);
 8000e8c:	2004      	movs	r0, #4
 8000e8e:	f000 fc73 	bl	8001778 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
	...

08000e98 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e9c:	4802      	ldr	r0, [pc, #8]	@ (8000ea8 <TIM2_IRQHandler+0x10>)
 8000e9e:	f001 fb07 	bl	80024b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000058 	.word	0x20000058

08000eac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b092      	sub	sp, #72	@ 0x48
 8000ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ebe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ec8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]
 8000ed6:	611a      	str	r2, [r3, #16]
 8000ed8:	615a      	str	r2, [r3, #20]
 8000eda:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000edc:	1d3b      	adds	r3, r7, #4
 8000ede:	2220      	movs	r2, #32
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f005 fb98 	bl	8006618 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ee8:	4b39      	ldr	r3, [pc, #228]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000eea:	4a3a      	ldr	r2, [pc, #232]	@ (8000fd4 <MX_TIM1_Init+0x11c>)
 8000eec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000eee:	4b38      	ldr	r3, [pc, #224]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000ef0:	2247      	movs	r2, #71	@ 0x47
 8000ef2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ef4:	4b36      	ldr	r3, [pc, #216]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000efa:	4b35      	ldr	r3, [pc, #212]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000efc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f00:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f02:	4b33      	ldr	r3, [pc, #204]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f08:	4b31      	ldr	r3, [pc, #196]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f0e:	4b30      	ldr	r3, [pc, #192]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f14:	482e      	ldr	r0, [pc, #184]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000f16:	f001 f9d9 	bl	80022cc <HAL_TIM_PWM_Init>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8000f20:	f7ff fc11 	bl	8000746 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f24:	2300      	movs	r3, #0
 8000f26:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f2c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f30:	4619      	mov	r1, r3
 8000f32:	4827      	ldr	r0, [pc, #156]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000f34:	f002 f80a 	bl	8002f4c <HAL_TIMEx_MasterConfigSynchronization>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000f3e:	f7ff fc02 	bl	8000746 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f42:	2360      	movs	r3, #96	@ 0x60
 8000f44:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f52:	2300      	movs	r3, #0
 8000f54:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f56:	2300      	movs	r3, #0
 8000f58:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f62:	2200      	movs	r2, #0
 8000f64:	4619      	mov	r1, r3
 8000f66:	481a      	ldr	r0, [pc, #104]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000f68:	f001 fb92 	bl	8002690 <HAL_TIM_PWM_ConfigChannel>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8000f72:	f7ff fbe8 	bl	8000746 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f7a:	2204      	movs	r2, #4
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4814      	ldr	r0, [pc, #80]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000f80:	f001 fb86 	bl	8002690 <HAL_TIM_PWM_ConfigChannel>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000f8a:	f7ff fbdc 	bl	8000746 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f92:	2300      	movs	r3, #0
 8000f94:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000fa2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fa6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4807      	ldr	r0, [pc, #28]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000fb2:	f002 f829 	bl	8003008 <HAL_TIMEx_ConfigBreakDeadTime>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8000fbc:	f7ff fbc3 	bl	8000746 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000fc0:	4803      	ldr	r0, [pc, #12]	@ (8000fd0 <MX_TIM1_Init+0x118>)
 8000fc2:	f000 f893 	bl	80010ec <HAL_TIM_MspPostInit>

}
 8000fc6:	bf00      	nop
 8000fc8:	3748      	adds	r7, #72	@ 0x48
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200000a0 	.word	0x200000a0
 8000fd4:	40012c00 	.word	0x40012c00

08000fd8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fde:	f107 0308 	add.w	r3, r7, #8
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fec:	463b      	mov	r3, r7
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800106c <MX_TIM4_Init+0x94>)
 8000ff6:	4a1e      	ldr	r2, [pc, #120]	@ (8001070 <MX_TIM4_Init+0x98>)
 8000ff8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000ffa:	4b1c      	ldr	r3, [pc, #112]	@ (800106c <MX_TIM4_Init+0x94>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001000:	4b1a      	ldr	r3, [pc, #104]	@ (800106c <MX_TIM4_Init+0x94>)
 8001002:	2200      	movs	r2, #0
 8001004:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001006:	4b19      	ldr	r3, [pc, #100]	@ (800106c <MX_TIM4_Init+0x94>)
 8001008:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800100c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800100e:	4b17      	ldr	r3, [pc, #92]	@ (800106c <MX_TIM4_Init+0x94>)
 8001010:	2200      	movs	r2, #0
 8001012:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001014:	4b15      	ldr	r3, [pc, #84]	@ (800106c <MX_TIM4_Init+0x94>)
 8001016:	2200      	movs	r2, #0
 8001018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800101a:	4814      	ldr	r0, [pc, #80]	@ (800106c <MX_TIM4_Init+0x94>)
 800101c:	f001 f844 	bl	80020a8 <HAL_TIM_Base_Init>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001026:	f7ff fb8e 	bl	8000746 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800102a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800102e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001030:	f107 0308 	add.w	r3, r7, #8
 8001034:	4619      	mov	r1, r3
 8001036:	480d      	ldr	r0, [pc, #52]	@ (800106c <MX_TIM4_Init+0x94>)
 8001038:	f001 fbec 	bl	8002814 <HAL_TIM_ConfigClockSource>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001042:	f7ff fb80 	bl	8000746 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001046:	2300      	movs	r3, #0
 8001048:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800104a:	2300      	movs	r3, #0
 800104c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800104e:	463b      	mov	r3, r7
 8001050:	4619      	mov	r1, r3
 8001052:	4806      	ldr	r0, [pc, #24]	@ (800106c <MX_TIM4_Init+0x94>)
 8001054:	f001 ff7a 	bl	8002f4c <HAL_TIMEx_MasterConfigSynchronization>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800105e:	f7ff fb72 	bl	8000746 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001062:	bf00      	nop
 8001064:	3718      	adds	r7, #24
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	200000e8 	.word	0x200000e8
 8001070:	40000800 	.word	0x40000800

08001074 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a09      	ldr	r2, [pc, #36]	@ (80010a8 <HAL_TIM_PWM_MspInit+0x34>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d10b      	bne.n	800109e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001086:	4b09      	ldr	r3, [pc, #36]	@ (80010ac <HAL_TIM_PWM_MspInit+0x38>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	4a08      	ldr	r2, [pc, #32]	@ (80010ac <HAL_TIM_PWM_MspInit+0x38>)
 800108c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001090:	6193      	str	r3, [r2, #24]
 8001092:	4b06      	ldr	r3, [pc, #24]	@ (80010ac <HAL_TIM_PWM_MspInit+0x38>)
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800109e:	bf00      	nop
 80010a0:	3714      	adds	r7, #20
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr
 80010a8:	40012c00 	.word	0x40012c00
 80010ac:	40021000 	.word	0x40021000

080010b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a09      	ldr	r2, [pc, #36]	@ (80010e4 <HAL_TIM_Base_MspInit+0x34>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d10b      	bne.n	80010da <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80010c2:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <HAL_TIM_Base_MspInit+0x38>)
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	4a08      	ldr	r2, [pc, #32]	@ (80010e8 <HAL_TIM_Base_MspInit+0x38>)
 80010c8:	f043 0304 	orr.w	r3, r3, #4
 80010cc:	61d3      	str	r3, [r2, #28]
 80010ce:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <HAL_TIM_Base_MspInit+0x38>)
 80010d0:	69db      	ldr	r3, [r3, #28]
 80010d2:	f003 0304 	and.w	r3, r3, #4
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80010da:	bf00      	nop
 80010dc:	3714      	adds	r7, #20
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr
 80010e4:	40000800 	.word	0x40000800
 80010e8:	40021000 	.word	0x40021000

080010ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f4:	f107 0310 	add.w	r3, r7, #16
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
 8001100:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a10      	ldr	r2, [pc, #64]	@ (8001148 <HAL_TIM_MspPostInit+0x5c>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d118      	bne.n	800113e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110c:	4b0f      	ldr	r3, [pc, #60]	@ (800114c <HAL_TIM_MspPostInit+0x60>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	4a0e      	ldr	r2, [pc, #56]	@ (800114c <HAL_TIM_MspPostInit+0x60>)
 8001112:	f043 0304 	orr.w	r3, r3, #4
 8001116:	6193      	str	r3, [r2, #24]
 8001118:	4b0c      	ldr	r3, [pc, #48]	@ (800114c <HAL_TIM_MspPostInit+0x60>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	f003 0304 	and.w	r3, r3, #4
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8001124:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001128:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112a:	2302      	movs	r3, #2
 800112c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112e:	2302      	movs	r3, #2
 8001130:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001132:	f107 0310 	add.w	r3, r7, #16
 8001136:	4619      	mov	r1, r3
 8001138:	4805      	ldr	r0, [pc, #20]	@ (8001150 <HAL_TIM_MspPostInit+0x64>)
 800113a:	f000 f967 	bl	800140c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800113e:	bf00      	nop
 8001140:	3720      	adds	r7, #32
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40012c00 	.word	0x40012c00
 800114c:	40021000 	.word	0x40021000
 8001150:	40010800 	.word	0x40010800

08001154 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001154:	f7ff feaa 	bl	8000eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001158:	480b      	ldr	r0, [pc, #44]	@ (8001188 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800115a:	490c      	ldr	r1, [pc, #48]	@ (800118c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800115c:	4a0c      	ldr	r2, [pc, #48]	@ (8001190 <LoopFillZerobss+0x16>)
  movs r3, #0
 800115e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001160:	e002      	b.n	8001168 <LoopCopyDataInit>

08001162 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001162:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001164:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001166:	3304      	adds	r3, #4

08001168 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001168:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800116a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800116c:	d3f9      	bcc.n	8001162 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800116e:	4a09      	ldr	r2, [pc, #36]	@ (8001194 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001170:	4c09      	ldr	r4, [pc, #36]	@ (8001198 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001172:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001174:	e001      	b.n	800117a <LoopFillZerobss>

08001176 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001176:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001178:	3204      	adds	r2, #4

0800117a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800117a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800117c:	d3fb      	bcc.n	8001176 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800117e:	f005 fa53 	bl	8006628 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001182:	f7ff fa49 	bl	8000618 <main>
  bx lr
 8001186:	4770      	bx	lr
  ldr r0, =_sdata
 8001188:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800118c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001190:	08006e44 	.word	0x08006e44
  ldr r2, =_sbss
 8001194:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001198:	20002dc4 	.word	0x20002dc4

0800119c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800119c:	e7fe      	b.n	800119c <ADC1_2_IRQHandler>
	...

080011a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a4:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <HAL_Init+0x28>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a07      	ldr	r2, [pc, #28]	@ (80011c8 <HAL_Init+0x28>)
 80011aa:	f043 0310 	orr.w	r3, r3, #16
 80011ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b0:	2003      	movs	r0, #3
 80011b2:	f000 f8f5 	bl	80013a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011b6:	200f      	movs	r0, #15
 80011b8:	f7ff fdc2 	bl	8000d40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011bc:	f7ff fd88 	bl	8000cd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40022000 	.word	0x40022000

080011cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d0:	4b05      	ldr	r3, [pc, #20]	@ (80011e8 <HAL_IncTick+0x1c>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	461a      	mov	r2, r3
 80011d6:	4b05      	ldr	r3, [pc, #20]	@ (80011ec <HAL_IncTick+0x20>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4413      	add	r3, r2
 80011dc:	4a03      	ldr	r2, [pc, #12]	@ (80011ec <HAL_IncTick+0x20>)
 80011de:	6013      	str	r3, [r2, #0]
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr
 80011e8:	20000008 	.word	0x20000008
 80011ec:	20000130 	.word	0x20000130

080011f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  return uwTick;
 80011f4:	4b02      	ldr	r3, [pc, #8]	@ (8001200 <HAL_GetTick+0x10>)
 80011f6:	681b      	ldr	r3, [r3, #0]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr
 8001200:	20000130 	.word	0x20000130

08001204 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800120c:	f7ff fff0 	bl	80011f0 <HAL_GetTick>
 8001210:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800121c:	d005      	beq.n	800122a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800121e:	4b0a      	ldr	r3, [pc, #40]	@ (8001248 <HAL_Delay+0x44>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	461a      	mov	r2, r3
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	4413      	add	r3, r2
 8001228:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800122a:	bf00      	nop
 800122c:	f7ff ffe0 	bl	80011f0 <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	68fa      	ldr	r2, [r7, #12]
 8001238:	429a      	cmp	r2, r3
 800123a:	d8f7      	bhi.n	800122c <HAL_Delay+0x28>
  {
  }
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000008 	.word	0x20000008

0800124c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800124c:	b480      	push	{r7}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f003 0307 	and.w	r3, r3, #7
 800125a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800125c:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <__NVIC_SetPriorityGrouping+0x44>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001262:	68ba      	ldr	r2, [r7, #8]
 8001264:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001268:	4013      	ands	r3, r2
 800126a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001274:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800127c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800127e:	4a04      	ldr	r2, [pc, #16]	@ (8001290 <__NVIC_SetPriorityGrouping+0x44>)
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	60d3      	str	r3, [r2, #12]
}
 8001284:	bf00      	nop
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	bc80      	pop	{r7}
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001298:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <__NVIC_GetPriorityGrouping+0x18>)
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	0a1b      	lsrs	r3, r3, #8
 800129e:	f003 0307 	and.w	r3, r3, #7
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bc80      	pop	{r7}
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	e000ed00 	.word	0xe000ed00

080012b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	db0b      	blt.n	80012da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	f003 021f 	and.w	r2, r3, #31
 80012c8:	4906      	ldr	r1, [pc, #24]	@ (80012e4 <__NVIC_EnableIRQ+0x34>)
 80012ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ce:	095b      	lsrs	r3, r3, #5
 80012d0:	2001      	movs	r0, #1
 80012d2:	fa00 f202 	lsl.w	r2, r0, r2
 80012d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	e000e100 	.word	0xe000e100

080012e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	6039      	str	r1, [r7, #0]
 80012f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	db0a      	blt.n	8001312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	490c      	ldr	r1, [pc, #48]	@ (8001334 <__NVIC_SetPriority+0x4c>)
 8001302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001306:	0112      	lsls	r2, r2, #4
 8001308:	b2d2      	uxtb	r2, r2
 800130a:	440b      	add	r3, r1
 800130c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001310:	e00a      	b.n	8001328 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4908      	ldr	r1, [pc, #32]	@ (8001338 <__NVIC_SetPriority+0x50>)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	f003 030f 	and.w	r3, r3, #15
 800131e:	3b04      	subs	r3, #4
 8001320:	0112      	lsls	r2, r2, #4
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	440b      	add	r3, r1
 8001326:	761a      	strb	r2, [r3, #24]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	e000e100 	.word	0xe000e100
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800133c:	b480      	push	{r7}
 800133e:	b089      	sub	sp, #36	@ 0x24
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	f1c3 0307 	rsb	r3, r3, #7
 8001356:	2b04      	cmp	r3, #4
 8001358:	bf28      	it	cs
 800135a:	2304      	movcs	r3, #4
 800135c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	3304      	adds	r3, #4
 8001362:	2b06      	cmp	r3, #6
 8001364:	d902      	bls.n	800136c <NVIC_EncodePriority+0x30>
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3b03      	subs	r3, #3
 800136a:	e000      	b.n	800136e <NVIC_EncodePriority+0x32>
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001370:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43da      	mvns	r2, r3
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	401a      	ands	r2, r3
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001384:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	fa01 f303 	lsl.w	r3, r1, r3
 800138e:	43d9      	mvns	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001394:	4313      	orrs	r3, r2
         );
}
 8001396:	4618      	mov	r0, r3
 8001398:	3724      	adds	r7, #36	@ 0x24
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr

080013a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff ff4f 	bl	800124c <__NVIC_SetPriorityGrouping>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b086      	sub	sp, #24
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	4603      	mov	r3, r0
 80013be:	60b9      	str	r1, [r7, #8]
 80013c0:	607a      	str	r2, [r7, #4]
 80013c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013c8:	f7ff ff64 	bl	8001294 <__NVIC_GetPriorityGrouping>
 80013cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	68b9      	ldr	r1, [r7, #8]
 80013d2:	6978      	ldr	r0, [r7, #20]
 80013d4:	f7ff ffb2 	bl	800133c <NVIC_EncodePriority>
 80013d8:	4602      	mov	r2, r0
 80013da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013de:	4611      	mov	r1, r2
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ff81 	bl	80012e8 <__NVIC_SetPriority>
}
 80013e6:	bf00      	nop
 80013e8:	3718      	adds	r7, #24
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	4603      	mov	r3, r0
 80013f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff ff57 	bl	80012b0 <__NVIC_EnableIRQ>
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
	...

0800140c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800140c:	b480      	push	{r7}
 800140e:	b08b      	sub	sp, #44	@ 0x2c
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001416:	2300      	movs	r3, #0
 8001418:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800141a:	2300      	movs	r3, #0
 800141c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800141e:	e169      	b.n	80016f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001420:	2201      	movs	r2, #1
 8001422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	69fa      	ldr	r2, [r7, #28]
 8001430:	4013      	ands	r3, r2
 8001432:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	429a      	cmp	r2, r3
 800143a:	f040 8158 	bne.w	80016ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	4a9a      	ldr	r2, [pc, #616]	@ (80016ac <HAL_GPIO_Init+0x2a0>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d05e      	beq.n	8001506 <HAL_GPIO_Init+0xfa>
 8001448:	4a98      	ldr	r2, [pc, #608]	@ (80016ac <HAL_GPIO_Init+0x2a0>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d875      	bhi.n	800153a <HAL_GPIO_Init+0x12e>
 800144e:	4a98      	ldr	r2, [pc, #608]	@ (80016b0 <HAL_GPIO_Init+0x2a4>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d058      	beq.n	8001506 <HAL_GPIO_Init+0xfa>
 8001454:	4a96      	ldr	r2, [pc, #600]	@ (80016b0 <HAL_GPIO_Init+0x2a4>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d86f      	bhi.n	800153a <HAL_GPIO_Init+0x12e>
 800145a:	4a96      	ldr	r2, [pc, #600]	@ (80016b4 <HAL_GPIO_Init+0x2a8>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d052      	beq.n	8001506 <HAL_GPIO_Init+0xfa>
 8001460:	4a94      	ldr	r2, [pc, #592]	@ (80016b4 <HAL_GPIO_Init+0x2a8>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d869      	bhi.n	800153a <HAL_GPIO_Init+0x12e>
 8001466:	4a94      	ldr	r2, [pc, #592]	@ (80016b8 <HAL_GPIO_Init+0x2ac>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d04c      	beq.n	8001506 <HAL_GPIO_Init+0xfa>
 800146c:	4a92      	ldr	r2, [pc, #584]	@ (80016b8 <HAL_GPIO_Init+0x2ac>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d863      	bhi.n	800153a <HAL_GPIO_Init+0x12e>
 8001472:	4a92      	ldr	r2, [pc, #584]	@ (80016bc <HAL_GPIO_Init+0x2b0>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d046      	beq.n	8001506 <HAL_GPIO_Init+0xfa>
 8001478:	4a90      	ldr	r2, [pc, #576]	@ (80016bc <HAL_GPIO_Init+0x2b0>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d85d      	bhi.n	800153a <HAL_GPIO_Init+0x12e>
 800147e:	2b12      	cmp	r3, #18
 8001480:	d82a      	bhi.n	80014d8 <HAL_GPIO_Init+0xcc>
 8001482:	2b12      	cmp	r3, #18
 8001484:	d859      	bhi.n	800153a <HAL_GPIO_Init+0x12e>
 8001486:	a201      	add	r2, pc, #4	@ (adr r2, 800148c <HAL_GPIO_Init+0x80>)
 8001488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800148c:	08001507 	.word	0x08001507
 8001490:	080014e1 	.word	0x080014e1
 8001494:	080014f3 	.word	0x080014f3
 8001498:	08001535 	.word	0x08001535
 800149c:	0800153b 	.word	0x0800153b
 80014a0:	0800153b 	.word	0x0800153b
 80014a4:	0800153b 	.word	0x0800153b
 80014a8:	0800153b 	.word	0x0800153b
 80014ac:	0800153b 	.word	0x0800153b
 80014b0:	0800153b 	.word	0x0800153b
 80014b4:	0800153b 	.word	0x0800153b
 80014b8:	0800153b 	.word	0x0800153b
 80014bc:	0800153b 	.word	0x0800153b
 80014c0:	0800153b 	.word	0x0800153b
 80014c4:	0800153b 	.word	0x0800153b
 80014c8:	0800153b 	.word	0x0800153b
 80014cc:	0800153b 	.word	0x0800153b
 80014d0:	080014e9 	.word	0x080014e9
 80014d4:	080014fd 	.word	0x080014fd
 80014d8:	4a79      	ldr	r2, [pc, #484]	@ (80016c0 <HAL_GPIO_Init+0x2b4>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d013      	beq.n	8001506 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014de:	e02c      	b.n	800153a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	623b      	str	r3, [r7, #32]
          break;
 80014e6:	e029      	b.n	800153c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	3304      	adds	r3, #4
 80014ee:	623b      	str	r3, [r7, #32]
          break;
 80014f0:	e024      	b.n	800153c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	3308      	adds	r3, #8
 80014f8:	623b      	str	r3, [r7, #32]
          break;
 80014fa:	e01f      	b.n	800153c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	330c      	adds	r3, #12
 8001502:	623b      	str	r3, [r7, #32]
          break;
 8001504:	e01a      	b.n	800153c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d102      	bne.n	8001514 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800150e:	2304      	movs	r3, #4
 8001510:	623b      	str	r3, [r7, #32]
          break;
 8001512:	e013      	b.n	800153c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	2b01      	cmp	r3, #1
 800151a:	d105      	bne.n	8001528 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800151c:	2308      	movs	r3, #8
 800151e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	69fa      	ldr	r2, [r7, #28]
 8001524:	611a      	str	r2, [r3, #16]
          break;
 8001526:	e009      	b.n	800153c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001528:	2308      	movs	r3, #8
 800152a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	69fa      	ldr	r2, [r7, #28]
 8001530:	615a      	str	r2, [r3, #20]
          break;
 8001532:	e003      	b.n	800153c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001534:	2300      	movs	r3, #0
 8001536:	623b      	str	r3, [r7, #32]
          break;
 8001538:	e000      	b.n	800153c <HAL_GPIO_Init+0x130>
          break;
 800153a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800153c:	69bb      	ldr	r3, [r7, #24]
 800153e:	2bff      	cmp	r3, #255	@ 0xff
 8001540:	d801      	bhi.n	8001546 <HAL_GPIO_Init+0x13a>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	e001      	b.n	800154a <HAL_GPIO_Init+0x13e>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	3304      	adds	r3, #4
 800154a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	2bff      	cmp	r3, #255	@ 0xff
 8001550:	d802      	bhi.n	8001558 <HAL_GPIO_Init+0x14c>
 8001552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	e002      	b.n	800155e <HAL_GPIO_Init+0x152>
 8001558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800155a:	3b08      	subs	r3, #8
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	210f      	movs	r1, #15
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	fa01 f303 	lsl.w	r3, r1, r3
 800156c:	43db      	mvns	r3, r3
 800156e:	401a      	ands	r2, r3
 8001570:	6a39      	ldr	r1, [r7, #32]
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	fa01 f303 	lsl.w	r3, r1, r3
 8001578:	431a      	orrs	r2, r3
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001586:	2b00      	cmp	r3, #0
 8001588:	f000 80b1 	beq.w	80016ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800158c:	4b4d      	ldr	r3, [pc, #308]	@ (80016c4 <HAL_GPIO_Init+0x2b8>)
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	4a4c      	ldr	r2, [pc, #304]	@ (80016c4 <HAL_GPIO_Init+0x2b8>)
 8001592:	f043 0301 	orr.w	r3, r3, #1
 8001596:	6193      	str	r3, [r2, #24]
 8001598:	4b4a      	ldr	r3, [pc, #296]	@ (80016c4 <HAL_GPIO_Init+0x2b8>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	60bb      	str	r3, [r7, #8]
 80015a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015a4:	4a48      	ldr	r2, [pc, #288]	@ (80016c8 <HAL_GPIO_Init+0x2bc>)
 80015a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a8:	089b      	lsrs	r3, r3, #2
 80015aa:	3302      	adds	r3, #2
 80015ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b4:	f003 0303 	and.w	r3, r3, #3
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	220f      	movs	r2, #15
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	43db      	mvns	r3, r3
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	4013      	ands	r3, r2
 80015c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	4a40      	ldr	r2, [pc, #256]	@ (80016cc <HAL_GPIO_Init+0x2c0>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d013      	beq.n	80015f8 <HAL_GPIO_Init+0x1ec>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a3f      	ldr	r2, [pc, #252]	@ (80016d0 <HAL_GPIO_Init+0x2c4>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d00d      	beq.n	80015f4 <HAL_GPIO_Init+0x1e8>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a3e      	ldr	r2, [pc, #248]	@ (80016d4 <HAL_GPIO_Init+0x2c8>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d007      	beq.n	80015f0 <HAL_GPIO_Init+0x1e4>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4a3d      	ldr	r2, [pc, #244]	@ (80016d8 <HAL_GPIO_Init+0x2cc>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d101      	bne.n	80015ec <HAL_GPIO_Init+0x1e0>
 80015e8:	2303      	movs	r3, #3
 80015ea:	e006      	b.n	80015fa <HAL_GPIO_Init+0x1ee>
 80015ec:	2304      	movs	r3, #4
 80015ee:	e004      	b.n	80015fa <HAL_GPIO_Init+0x1ee>
 80015f0:	2302      	movs	r3, #2
 80015f2:	e002      	b.n	80015fa <HAL_GPIO_Init+0x1ee>
 80015f4:	2301      	movs	r3, #1
 80015f6:	e000      	b.n	80015fa <HAL_GPIO_Init+0x1ee>
 80015f8:	2300      	movs	r3, #0
 80015fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015fc:	f002 0203 	and.w	r2, r2, #3
 8001600:	0092      	lsls	r2, r2, #2
 8001602:	4093      	lsls	r3, r2
 8001604:	68fa      	ldr	r2, [r7, #12]
 8001606:	4313      	orrs	r3, r2
 8001608:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800160a:	492f      	ldr	r1, [pc, #188]	@ (80016c8 <HAL_GPIO_Init+0x2bc>)
 800160c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160e:	089b      	lsrs	r3, r3, #2
 8001610:	3302      	adds	r3, #2
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d006      	beq.n	8001632 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001624:	4b2d      	ldr	r3, [pc, #180]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 8001626:	689a      	ldr	r2, [r3, #8]
 8001628:	492c      	ldr	r1, [pc, #176]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	4313      	orrs	r3, r2
 800162e:	608b      	str	r3, [r1, #8]
 8001630:	e006      	b.n	8001640 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001632:	4b2a      	ldr	r3, [pc, #168]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 8001634:	689a      	ldr	r2, [r3, #8]
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	43db      	mvns	r3, r3
 800163a:	4928      	ldr	r1, [pc, #160]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 800163c:	4013      	ands	r3, r2
 800163e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001648:	2b00      	cmp	r3, #0
 800164a:	d006      	beq.n	800165a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800164c:	4b23      	ldr	r3, [pc, #140]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 800164e:	68da      	ldr	r2, [r3, #12]
 8001650:	4922      	ldr	r1, [pc, #136]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	4313      	orrs	r3, r2
 8001656:	60cb      	str	r3, [r1, #12]
 8001658:	e006      	b.n	8001668 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800165a:	4b20      	ldr	r3, [pc, #128]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 800165c:	68da      	ldr	r2, [r3, #12]
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	43db      	mvns	r3, r3
 8001662:	491e      	ldr	r1, [pc, #120]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 8001664:	4013      	ands	r3, r2
 8001666:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d006      	beq.n	8001682 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001674:	4b19      	ldr	r3, [pc, #100]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 8001676:	685a      	ldr	r2, [r3, #4]
 8001678:	4918      	ldr	r1, [pc, #96]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	4313      	orrs	r3, r2
 800167e:	604b      	str	r3, [r1, #4]
 8001680:	e006      	b.n	8001690 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001682:	4b16      	ldr	r3, [pc, #88]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 8001684:	685a      	ldr	r2, [r3, #4]
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	43db      	mvns	r3, r3
 800168a:	4914      	ldr	r1, [pc, #80]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 800168c:	4013      	ands	r3, r2
 800168e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d021      	beq.n	80016e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800169c:	4b0f      	ldr	r3, [pc, #60]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	490e      	ldr	r1, [pc, #56]	@ (80016dc <HAL_GPIO_Init+0x2d0>)
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	600b      	str	r3, [r1, #0]
 80016a8:	e021      	b.n	80016ee <HAL_GPIO_Init+0x2e2>
 80016aa:	bf00      	nop
 80016ac:	10320000 	.word	0x10320000
 80016b0:	10310000 	.word	0x10310000
 80016b4:	10220000 	.word	0x10220000
 80016b8:	10210000 	.word	0x10210000
 80016bc:	10120000 	.word	0x10120000
 80016c0:	10110000 	.word	0x10110000
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40010000 	.word	0x40010000
 80016cc:	40010800 	.word	0x40010800
 80016d0:	40010c00 	.word	0x40010c00
 80016d4:	40011000 	.word	0x40011000
 80016d8:	40011400 	.word	0x40011400
 80016dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001710 <HAL_GPIO_Init+0x304>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	43db      	mvns	r3, r3
 80016e8:	4909      	ldr	r1, [pc, #36]	@ (8001710 <HAL_GPIO_Init+0x304>)
 80016ea:	4013      	ands	r3, r2
 80016ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80016ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f0:	3301      	adds	r3, #1
 80016f2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fa:	fa22 f303 	lsr.w	r3, r2, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f47f ae8e 	bne.w	8001420 <HAL_GPIO_Init+0x14>
  }
}
 8001704:	bf00      	nop
 8001706:	bf00      	nop
 8001708:	372c      	adds	r7, #44	@ 0x2c
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr
 8001710:	40010400 	.word	0x40010400

08001714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	460b      	mov	r3, r1
 800171e:	807b      	strh	r3, [r7, #2]
 8001720:	4613      	mov	r3, r2
 8001722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001724:	787b      	ldrb	r3, [r7, #1]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d003      	beq.n	8001732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800172a:	887a      	ldrh	r2, [r7, #2]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001730:	e003      	b.n	800173a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001732:	887b      	ldrh	r3, [r7, #2]
 8001734:	041a      	lsls	r2, r3, #16
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	611a      	str	r2, [r3, #16]
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr

08001744 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	460b      	mov	r3, r1
 800174e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001756:	887a      	ldrh	r2, [r7, #2]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	4013      	ands	r3, r2
 800175c:	041a      	lsls	r2, r3, #16
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	43d9      	mvns	r1, r3
 8001762:	887b      	ldrh	r3, [r7, #2]
 8001764:	400b      	ands	r3, r1
 8001766:	431a      	orrs	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	611a      	str	r2, [r3, #16]
}
 800176c:	bf00      	nop
 800176e:	3714      	adds	r7, #20
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr
	...

08001778 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001782:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001784:	695a      	ldr	r2, [r3, #20]
 8001786:	88fb      	ldrh	r3, [r7, #6]
 8001788:	4013      	ands	r3, r2
 800178a:	2b00      	cmp	r3, #0
 800178c:	d006      	beq.n	800179c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800178e:	4a05      	ldr	r2, [pc, #20]	@ (80017a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001790:	88fb      	ldrh	r3, [r7, #6]
 8001792:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001794:	88fb      	ldrh	r3, [r7, #6]
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe ff9c 	bl	80006d4 <HAL_GPIO_EXTI_Callback>
  }
}
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40010400 	.word	0x40010400

080017a8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d101      	bne.n	80017ba <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e036      	b.n	8001828 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80017c2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f245 5255 	movw	r2, #21845	@ 0x5555
 80017cc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	6852      	ldr	r2, [r2, #4]
 80017d6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	6892      	ldr	r2, [r2, #8]
 80017e0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80017e2:	f7ff fd05 	bl	80011f0 <HAL_GetTick>
 80017e6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80017e8:	e011      	b.n	800180e <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80017ea:	f7ff fd01 	bl	80011f0 <HAL_GetTick>
 80017ee:	4602      	mov	r2, r0
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	f241 323c 	movw	r2, #4924	@ 0x133c
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d908      	bls.n	800180e <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	68db      	ldr	r3, [r3, #12]
 8001802:	f003 0303 	and.w	r3, r3, #3
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e00c      	b.n	8001828 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	f003 0303 	and.w	r3, r3, #3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d1e6      	bne.n	80017ea <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8001824:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8001840:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001842:	2300      	movs	r3, #0
}
 8001844:	4618      	mov	r0, r3
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr
	...

08001850 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d101      	bne.n	8001862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e272      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	2b00      	cmp	r3, #0
 800186c:	f000 8087 	beq.w	800197e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001870:	4b92      	ldr	r3, [pc, #584]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f003 030c 	and.w	r3, r3, #12
 8001878:	2b04      	cmp	r3, #4
 800187a:	d00c      	beq.n	8001896 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800187c:	4b8f      	ldr	r3, [pc, #572]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f003 030c 	and.w	r3, r3, #12
 8001884:	2b08      	cmp	r3, #8
 8001886:	d112      	bne.n	80018ae <HAL_RCC_OscConfig+0x5e>
 8001888:	4b8c      	ldr	r3, [pc, #560]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001894:	d10b      	bne.n	80018ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001896:	4b89      	ldr	r3, [pc, #548]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d06c      	beq.n	800197c <HAL_RCC_OscConfig+0x12c>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d168      	bne.n	800197c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e24c      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018b6:	d106      	bne.n	80018c6 <HAL_RCC_OscConfig+0x76>
 80018b8:	4b80      	ldr	r3, [pc, #512]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a7f      	ldr	r2, [pc, #508]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80018be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018c2:	6013      	str	r3, [r2, #0]
 80018c4:	e02e      	b.n	8001924 <HAL_RCC_OscConfig+0xd4>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d10c      	bne.n	80018e8 <HAL_RCC_OscConfig+0x98>
 80018ce:	4b7b      	ldr	r3, [pc, #492]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a7a      	ldr	r2, [pc, #488]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80018d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018d8:	6013      	str	r3, [r2, #0]
 80018da:	4b78      	ldr	r3, [pc, #480]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a77      	ldr	r2, [pc, #476]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80018e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	e01d      	b.n	8001924 <HAL_RCC_OscConfig+0xd4>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018f0:	d10c      	bne.n	800190c <HAL_RCC_OscConfig+0xbc>
 80018f2:	4b72      	ldr	r3, [pc, #456]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a71      	ldr	r2, [pc, #452]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80018f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	4b6f      	ldr	r3, [pc, #444]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a6e      	ldr	r2, [pc, #440]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001904:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001908:	6013      	str	r3, [r2, #0]
 800190a:	e00b      	b.n	8001924 <HAL_RCC_OscConfig+0xd4>
 800190c:	4b6b      	ldr	r3, [pc, #428]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a6a      	ldr	r2, [pc, #424]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001912:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	4b68      	ldr	r3, [pc, #416]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a67      	ldr	r2, [pc, #412]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 800191e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001922:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d013      	beq.n	8001954 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192c:	f7ff fc60 	bl	80011f0 <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001932:	e008      	b.n	8001946 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001934:	f7ff fc5c 	bl	80011f0 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b64      	cmp	r3, #100	@ 0x64
 8001940:	d901      	bls.n	8001946 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e200      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001946:	4b5d      	ldr	r3, [pc, #372]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0f0      	beq.n	8001934 <HAL_RCC_OscConfig+0xe4>
 8001952:	e014      	b.n	800197e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001954:	f7ff fc4c 	bl	80011f0 <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800195c:	f7ff fc48 	bl	80011f0 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b64      	cmp	r3, #100	@ 0x64
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e1ec      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196e:	4b53      	ldr	r3, [pc, #332]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f0      	bne.n	800195c <HAL_RCC_OscConfig+0x10c>
 800197a:	e000      	b.n	800197e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800197c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d063      	beq.n	8001a52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800198a:	4b4c      	ldr	r3, [pc, #304]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f003 030c 	and.w	r3, r3, #12
 8001992:	2b00      	cmp	r3, #0
 8001994:	d00b      	beq.n	80019ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001996:	4b49      	ldr	r3, [pc, #292]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f003 030c 	and.w	r3, r3, #12
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d11c      	bne.n	80019dc <HAL_RCC_OscConfig+0x18c>
 80019a2:	4b46      	ldr	r3, [pc, #280]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d116      	bne.n	80019dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ae:	4b43      	ldr	r3, [pc, #268]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d005      	beq.n	80019c6 <HAL_RCC_OscConfig+0x176>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	691b      	ldr	r3, [r3, #16]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d001      	beq.n	80019c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e1c0      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019c6:	4b3d      	ldr	r3, [pc, #244]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	695b      	ldr	r3, [r3, #20]
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	4939      	ldr	r1, [pc, #228]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 80019d6:	4313      	orrs	r3, r2
 80019d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019da:	e03a      	b.n	8001a52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d020      	beq.n	8001a26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019e4:	4b36      	ldr	r3, [pc, #216]	@ (8001ac0 <HAL_RCC_OscConfig+0x270>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ea:	f7ff fc01 	bl	80011f0 <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019f2:	f7ff fbfd 	bl	80011f0 <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e1a1      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a04:	4b2d      	ldr	r3, [pc, #180]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f0      	beq.n	80019f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a10:	4b2a      	ldr	r3, [pc, #168]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	4927      	ldr	r1, [pc, #156]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001a20:	4313      	orrs	r3, r2
 8001a22:	600b      	str	r3, [r1, #0]
 8001a24:	e015      	b.n	8001a52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a26:	4b26      	ldr	r3, [pc, #152]	@ (8001ac0 <HAL_RCC_OscConfig+0x270>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a2c:	f7ff fbe0 	bl	80011f0 <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a34:	f7ff fbdc 	bl	80011f0 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e180      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a46:	4b1d      	ldr	r3, [pc, #116]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1f0      	bne.n	8001a34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0308 	and.w	r3, r3, #8
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d03a      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d019      	beq.n	8001a9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a66:	4b17      	ldr	r3, [pc, #92]	@ (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a6c:	f7ff fbc0 	bl	80011f0 <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a72:	e008      	b.n	8001a86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a74:	f7ff fbbc 	bl	80011f0 <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e160      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a86:	4b0d      	ldr	r3, [pc, #52]	@ (8001abc <HAL_RCC_OscConfig+0x26c>)
 8001a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d0f0      	beq.n	8001a74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a92:	2001      	movs	r0, #1
 8001a94:	f000 faea 	bl	800206c <RCC_Delay>
 8001a98:	e01c      	b.n	8001ad4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac4 <HAL_RCC_OscConfig+0x274>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa0:	f7ff fba6 	bl	80011f0 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa6:	e00f      	b.n	8001ac8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa8:	f7ff fba2 	bl	80011f0 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d908      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e146      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
 8001aba:	bf00      	nop
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	42420000 	.word	0x42420000
 8001ac4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac8:	4b92      	ldr	r3, [pc, #584]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001acc:	f003 0302 	and.w	r3, r3, #2
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d1e9      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0304 	and.w	r3, r3, #4
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 80a6 	beq.w	8001c2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ae6:	4b8b      	ldr	r3, [pc, #556]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d10d      	bne.n	8001b0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001af2:	4b88      	ldr	r3, [pc, #544]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	4a87      	ldr	r2, [pc, #540]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001afc:	61d3      	str	r3, [r2, #28]
 8001afe:	4b85      	ldr	r3, [pc, #532]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b06:	60bb      	str	r3, [r7, #8]
 8001b08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0e:	4b82      	ldr	r3, [pc, #520]	@ (8001d18 <HAL_RCC_OscConfig+0x4c8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d118      	bne.n	8001b4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b1a:	4b7f      	ldr	r3, [pc, #508]	@ (8001d18 <HAL_RCC_OscConfig+0x4c8>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a7e      	ldr	r2, [pc, #504]	@ (8001d18 <HAL_RCC_OscConfig+0x4c8>)
 8001b20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b26:	f7ff fb63 	bl	80011f0 <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b2e:	f7ff fb5f 	bl	80011f0 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b64      	cmp	r3, #100	@ 0x64
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e103      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b40:	4b75      	ldr	r3, [pc, #468]	@ (8001d18 <HAL_RCC_OscConfig+0x4c8>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d0f0      	beq.n	8001b2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d106      	bne.n	8001b62 <HAL_RCC_OscConfig+0x312>
 8001b54:	4b6f      	ldr	r3, [pc, #444]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	4a6e      	ldr	r2, [pc, #440]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b5a:	f043 0301 	orr.w	r3, r3, #1
 8001b5e:	6213      	str	r3, [r2, #32]
 8001b60:	e02d      	b.n	8001bbe <HAL_RCC_OscConfig+0x36e>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10c      	bne.n	8001b84 <HAL_RCC_OscConfig+0x334>
 8001b6a:	4b6a      	ldr	r3, [pc, #424]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b6c:	6a1b      	ldr	r3, [r3, #32]
 8001b6e:	4a69      	ldr	r2, [pc, #420]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b70:	f023 0301 	bic.w	r3, r3, #1
 8001b74:	6213      	str	r3, [r2, #32]
 8001b76:	4b67      	ldr	r3, [pc, #412]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	4a66      	ldr	r2, [pc, #408]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b7c:	f023 0304 	bic.w	r3, r3, #4
 8001b80:	6213      	str	r3, [r2, #32]
 8001b82:	e01c      	b.n	8001bbe <HAL_RCC_OscConfig+0x36e>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	2b05      	cmp	r3, #5
 8001b8a:	d10c      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x356>
 8001b8c:	4b61      	ldr	r3, [pc, #388]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b8e:	6a1b      	ldr	r3, [r3, #32]
 8001b90:	4a60      	ldr	r2, [pc, #384]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b92:	f043 0304 	orr.w	r3, r3, #4
 8001b96:	6213      	str	r3, [r2, #32]
 8001b98:	4b5e      	ldr	r3, [pc, #376]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b9a:	6a1b      	ldr	r3, [r3, #32]
 8001b9c:	4a5d      	ldr	r2, [pc, #372]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001b9e:	f043 0301 	orr.w	r3, r3, #1
 8001ba2:	6213      	str	r3, [r2, #32]
 8001ba4:	e00b      	b.n	8001bbe <HAL_RCC_OscConfig+0x36e>
 8001ba6:	4b5b      	ldr	r3, [pc, #364]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001ba8:	6a1b      	ldr	r3, [r3, #32]
 8001baa:	4a5a      	ldr	r2, [pc, #360]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001bac:	f023 0301 	bic.w	r3, r3, #1
 8001bb0:	6213      	str	r3, [r2, #32]
 8001bb2:	4b58      	ldr	r3, [pc, #352]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	4a57      	ldr	r2, [pc, #348]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001bb8:	f023 0304 	bic.w	r3, r3, #4
 8001bbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	68db      	ldr	r3, [r3, #12]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d015      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bc6:	f7ff fb13 	bl	80011f0 <HAL_GetTick>
 8001bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bcc:	e00a      	b.n	8001be4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bce:	f7ff fb0f 	bl	80011f0 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e0b1      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be4:	4b4b      	ldr	r3, [pc, #300]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001be6:	6a1b      	ldr	r3, [r3, #32]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d0ee      	beq.n	8001bce <HAL_RCC_OscConfig+0x37e>
 8001bf0:	e014      	b.n	8001c1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf2:	f7ff fafd 	bl	80011f0 <HAL_GetTick>
 8001bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf8:	e00a      	b.n	8001c10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bfa:	f7ff faf9 	bl	80011f0 <HAL_GetTick>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d901      	bls.n	8001c10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e09b      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c10:	4b40      	ldr	r3, [pc, #256]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c12:	6a1b      	ldr	r3, [r3, #32]
 8001c14:	f003 0302 	and.w	r3, r3, #2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d1ee      	bne.n	8001bfa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c1c:	7dfb      	ldrb	r3, [r7, #23]
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d105      	bne.n	8001c2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c22:	4b3c      	ldr	r3, [pc, #240]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c24:	69db      	ldr	r3, [r3, #28]
 8001c26:	4a3b      	ldr	r2, [pc, #236]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	69db      	ldr	r3, [r3, #28]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	f000 8087 	beq.w	8001d46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c38:	4b36      	ldr	r3, [pc, #216]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f003 030c 	and.w	r3, r3, #12
 8001c40:	2b08      	cmp	r3, #8
 8001c42:	d061      	beq.n	8001d08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	69db      	ldr	r3, [r3, #28]
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d146      	bne.n	8001cda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c4c:	4b33      	ldr	r3, [pc, #204]	@ (8001d1c <HAL_RCC_OscConfig+0x4cc>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c52:	f7ff facd 	bl	80011f0 <HAL_GetTick>
 8001c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c58:	e008      	b.n	8001c6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5a:	f7ff fac9 	bl	80011f0 <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d901      	bls.n	8001c6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e06d      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c6c:	4b29      	ldr	r3, [pc, #164]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d1f0      	bne.n	8001c5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a1b      	ldr	r3, [r3, #32]
 8001c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c80:	d108      	bne.n	8001c94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c82:	4b24      	ldr	r3, [pc, #144]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	4921      	ldr	r1, [pc, #132]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c90:	4313      	orrs	r3, r2
 8001c92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c94:	4b1f      	ldr	r3, [pc, #124]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a19      	ldr	r1, [r3, #32]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca4:	430b      	orrs	r3, r1
 8001ca6:	491b      	ldr	r1, [pc, #108]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cac:	4b1b      	ldr	r3, [pc, #108]	@ (8001d1c <HAL_RCC_OscConfig+0x4cc>)
 8001cae:	2201      	movs	r2, #1
 8001cb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb2:	f7ff fa9d 	bl	80011f0 <HAL_GetTick>
 8001cb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cb8:	e008      	b.n	8001ccc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cba:	f7ff fa99 	bl	80011f0 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e03d      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ccc:	4b11      	ldr	r3, [pc, #68]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d0f0      	beq.n	8001cba <HAL_RCC_OscConfig+0x46a>
 8001cd8:	e035      	b.n	8001d46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cda:	4b10      	ldr	r3, [pc, #64]	@ (8001d1c <HAL_RCC_OscConfig+0x4cc>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce0:	f7ff fa86 	bl	80011f0 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce8:	f7ff fa82 	bl	80011f0 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e026      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cfa:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <HAL_RCC_OscConfig+0x4c4>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1f0      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x498>
 8001d06:	e01e      	b.n	8001d46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	69db      	ldr	r3, [r3, #28]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d107      	bne.n	8001d20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e019      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40007000 	.word	0x40007000
 8001d1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d20:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <HAL_RCC_OscConfig+0x500>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a1b      	ldr	r3, [r3, #32]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d106      	bne.n	8001d42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d001      	beq.n	8001d46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e000      	b.n	8001d48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40021000 	.word	0x40021000

08001d54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d101      	bne.n	8001d68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e0d0      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d68:	4b6a      	ldr	r3, [pc, #424]	@ (8001f14 <HAL_RCC_ClockConfig+0x1c0>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0307 	and.w	r3, r3, #7
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d910      	bls.n	8001d98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d76:	4b67      	ldr	r3, [pc, #412]	@ (8001f14 <HAL_RCC_ClockConfig+0x1c0>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f023 0207 	bic.w	r2, r3, #7
 8001d7e:	4965      	ldr	r1, [pc, #404]	@ (8001f14 <HAL_RCC_ClockConfig+0x1c0>)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d86:	4b63      	ldr	r3, [pc, #396]	@ (8001f14 <HAL_RCC_ClockConfig+0x1c0>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0307 	and.w	r3, r3, #7
 8001d8e:	683a      	ldr	r2, [r7, #0]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d001      	beq.n	8001d98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e0b8      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d020      	beq.n	8001de6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d005      	beq.n	8001dbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001db0:	4b59      	ldr	r3, [pc, #356]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	4a58      	ldr	r2, [pc, #352]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001db6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001dba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0308 	and.w	r3, r3, #8
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d005      	beq.n	8001dd4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dc8:	4b53      	ldr	r3, [pc, #332]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	4a52      	ldr	r2, [pc, #328]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001dce:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001dd2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dd4:	4b50      	ldr	r3, [pc, #320]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	494d      	ldr	r1, [pc, #308]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001de2:	4313      	orrs	r3, r2
 8001de4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d040      	beq.n	8001e74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d107      	bne.n	8001e0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfa:	4b47      	ldr	r3, [pc, #284]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d115      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e07f      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d107      	bne.n	8001e22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e12:	4b41      	ldr	r3, [pc, #260]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d109      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e073      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e22:	4b3d      	ldr	r3, [pc, #244]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e06b      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e32:	4b39      	ldr	r3, [pc, #228]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f023 0203 	bic.w	r2, r3, #3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	4936      	ldr	r1, [pc, #216]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e44:	f7ff f9d4 	bl	80011f0 <HAL_GetTick>
 8001e48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e4a:	e00a      	b.n	8001e62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e4c:	f7ff f9d0 	bl	80011f0 <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e053      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e62:	4b2d      	ldr	r3, [pc, #180]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f003 020c 	and.w	r2, r3, #12
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d1eb      	bne.n	8001e4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e74:	4b27      	ldr	r3, [pc, #156]	@ (8001f14 <HAL_RCC_ClockConfig+0x1c0>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0307 	and.w	r3, r3, #7
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d210      	bcs.n	8001ea4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e82:	4b24      	ldr	r3, [pc, #144]	@ (8001f14 <HAL_RCC_ClockConfig+0x1c0>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f023 0207 	bic.w	r2, r3, #7
 8001e8a:	4922      	ldr	r1, [pc, #136]	@ (8001f14 <HAL_RCC_ClockConfig+0x1c0>)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e92:	4b20      	ldr	r3, [pc, #128]	@ (8001f14 <HAL_RCC_ClockConfig+0x1c0>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d001      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e032      	b.n	8001f0a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d008      	beq.n	8001ec2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001eb0:	4b19      	ldr	r3, [pc, #100]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	4916      	ldr	r1, [pc, #88]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0308 	and.w	r3, r3, #8
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d009      	beq.n	8001ee2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ece:	4b12      	ldr	r3, [pc, #72]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	00db      	lsls	r3, r3, #3
 8001edc:	490e      	ldr	r1, [pc, #56]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ee2:	f000 f821 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <HAL_RCC_ClockConfig+0x1c4>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	091b      	lsrs	r3, r3, #4
 8001eee:	f003 030f 	and.w	r3, r3, #15
 8001ef2:	490a      	ldr	r1, [pc, #40]	@ (8001f1c <HAL_RCC_ClockConfig+0x1c8>)
 8001ef4:	5ccb      	ldrb	r3, [r1, r3]
 8001ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8001efa:	4a09      	ldr	r2, [pc, #36]	@ (8001f20 <HAL_RCC_ClockConfig+0x1cc>)
 8001efc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001efe:	4b09      	ldr	r3, [pc, #36]	@ (8001f24 <HAL_RCC_ClockConfig+0x1d0>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7fe ff1c 	bl	8000d40 <HAL_InitTick>

  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40022000 	.word	0x40022000
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	08006e10 	.word	0x08006e10
 8001f20:	20000000 	.word	0x20000000
 8001f24:	20000004 	.word	0x20000004

08001f28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b087      	sub	sp, #28
 8001f2c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	2300      	movs	r3, #0
 8001f34:	60bb      	str	r3, [r7, #8]
 8001f36:	2300      	movs	r3, #0
 8001f38:	617b      	str	r3, [r7, #20]
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f42:	4b1e      	ldr	r3, [pc, #120]	@ (8001fbc <HAL_RCC_GetSysClockFreq+0x94>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f003 030c 	and.w	r3, r3, #12
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	d002      	beq.n	8001f58 <HAL_RCC_GetSysClockFreq+0x30>
 8001f52:	2b08      	cmp	r3, #8
 8001f54:	d003      	beq.n	8001f5e <HAL_RCC_GetSysClockFreq+0x36>
 8001f56:	e027      	b.n	8001fa8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f58:	4b19      	ldr	r3, [pc, #100]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f5a:	613b      	str	r3, [r7, #16]
      break;
 8001f5c:	e027      	b.n	8001fae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	0c9b      	lsrs	r3, r3, #18
 8001f62:	f003 030f 	and.w	r3, r3, #15
 8001f66:	4a17      	ldr	r2, [pc, #92]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f68:	5cd3      	ldrb	r3, [r2, r3]
 8001f6a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d010      	beq.n	8001f98 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f76:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <HAL_RCC_GetSysClockFreq+0x94>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	0c5b      	lsrs	r3, r3, #17
 8001f7c:	f003 0301 	and.w	r3, r3, #1
 8001f80:	4a11      	ldr	r2, [pc, #68]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f82:	5cd3      	ldrb	r3, [r2, r3]
 8001f84:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a0d      	ldr	r2, [pc, #52]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f8a:	fb03 f202 	mul.w	r2, r3, r2
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f94:	617b      	str	r3, [r7, #20]
 8001f96:	e004      	b.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a0c      	ldr	r2, [pc, #48]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f9c:	fb02 f303 	mul.w	r3, r2, r3
 8001fa0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	613b      	str	r3, [r7, #16]
      break;
 8001fa6:	e002      	b.n	8001fae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fa8:	4b05      	ldr	r3, [pc, #20]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001faa:	613b      	str	r3, [r7, #16]
      break;
 8001fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fae:	693b      	ldr	r3, [r7, #16]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	371c      	adds	r7, #28
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bc80      	pop	{r7}
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	007a1200 	.word	0x007a1200
 8001fc4:	08006e28 	.word	0x08006e28
 8001fc8:	08006e38 	.word	0x08006e38
 8001fcc:	003d0900 	.word	0x003d0900

08001fd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fd4:	4b02      	ldr	r3, [pc, #8]	@ (8001fe0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr
 8001fe0:	20000000 	.word	0x20000000

08001fe4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001fe8:	f7ff fff2 	bl	8001fd0 <HAL_RCC_GetHCLKFreq>
 8001fec:	4602      	mov	r2, r0
 8001fee:	4b05      	ldr	r3, [pc, #20]	@ (8002004 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	0a1b      	lsrs	r3, r3, #8
 8001ff4:	f003 0307 	and.w	r3, r3, #7
 8001ff8:	4903      	ldr	r1, [pc, #12]	@ (8002008 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ffa:	5ccb      	ldrb	r3, [r1, r3]
 8001ffc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002000:	4618      	mov	r0, r3
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40021000 	.word	0x40021000
 8002008:	08006e20 	.word	0x08006e20

0800200c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	220f      	movs	r2, #15
 800201a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800201c:	4b11      	ldr	r3, [pc, #68]	@ (8002064 <HAL_RCC_GetClockConfig+0x58>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 0203 	and.w	r2, r3, #3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002028:	4b0e      	ldr	r3, [pc, #56]	@ (8002064 <HAL_RCC_GetClockConfig+0x58>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002034:	4b0b      	ldr	r3, [pc, #44]	@ (8002064 <HAL_RCC_GetClockConfig+0x58>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002040:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <HAL_RCC_GetClockConfig+0x58>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	08db      	lsrs	r3, r3, #3
 8002046:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800204e:	4b06      	ldr	r3, [pc, #24]	@ (8002068 <HAL_RCC_GetClockConfig+0x5c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0207 	and.w	r2, r3, #7
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr
 8002064:	40021000 	.word	0x40021000
 8002068:	40022000 	.word	0x40022000

0800206c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002074:	4b0a      	ldr	r3, [pc, #40]	@ (80020a0 <RCC_Delay+0x34>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a0a      	ldr	r2, [pc, #40]	@ (80020a4 <RCC_Delay+0x38>)
 800207a:	fba2 2303 	umull	r2, r3, r2, r3
 800207e:	0a5b      	lsrs	r3, r3, #9
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	fb02 f303 	mul.w	r3, r2, r3
 8002086:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002088:	bf00      	nop
  }
  while (Delay --);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	1e5a      	subs	r2, r3, #1
 800208e:	60fa      	str	r2, [r7, #12]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1f9      	bne.n	8002088 <RCC_Delay+0x1c>
}
 8002094:	bf00      	nop
 8002096:	bf00      	nop
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr
 80020a0:	20000000 	.word	0x20000000
 80020a4:	10624dd3 	.word	0x10624dd3

080020a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e041      	b.n	800213e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d106      	bne.n	80020d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7fe ffee 	bl	80010b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2202      	movs	r2, #2
 80020d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	3304      	adds	r3, #4
 80020e4:	4619      	mov	r1, r3
 80020e6:	4610      	mov	r0, r2
 80020e8:	f000 fc80 	bl	80029ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
	...

08002148 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002156:	b2db      	uxtb	r3, r3
 8002158:	2b01      	cmp	r3, #1
 800215a:	d001      	beq.n	8002160 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e032      	b.n	80021c6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2202      	movs	r2, #2
 8002164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a18      	ldr	r2, [pc, #96]	@ (80021d0 <HAL_TIM_Base_Start+0x88>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d00e      	beq.n	8002190 <HAL_TIM_Base_Start+0x48>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800217a:	d009      	beq.n	8002190 <HAL_TIM_Base_Start+0x48>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a14      	ldr	r2, [pc, #80]	@ (80021d4 <HAL_TIM_Base_Start+0x8c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d004      	beq.n	8002190 <HAL_TIM_Base_Start+0x48>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a13      	ldr	r2, [pc, #76]	@ (80021d8 <HAL_TIM_Base_Start+0x90>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d111      	bne.n	80021b4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2b06      	cmp	r3, #6
 80021a0:	d010      	beq.n	80021c4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f042 0201 	orr.w	r2, r2, #1
 80021b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021b2:	e007      	b.n	80021c4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f042 0201 	orr.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3714      	adds	r7, #20
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr
 80021d0:	40012c00 	.word	0x40012c00
 80021d4:	40000400 	.word	0x40000400
 80021d8:	40000800 	.word	0x40000800

080021dc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	6a1a      	ldr	r2, [r3, #32]
 80021ea:	f241 1311 	movw	r3, #4369	@ 0x1111
 80021ee:	4013      	ands	r3, r2
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10f      	bne.n	8002214 <HAL_TIM_Base_Stop+0x38>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6a1a      	ldr	r2, [r3, #32]
 80021fa:	f240 4344 	movw	r3, #1092	@ 0x444
 80021fe:	4013      	ands	r3, r2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d107      	bne.n	8002214 <HAL_TIM_Base_Stop+0x38>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f022 0201 	bic.w	r2, r2, #1
 8002212:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2201      	movs	r2, #1
 8002218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr

08002228 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b01      	cmp	r3, #1
 800223a:	d001      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e03a      	b.n	80022b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2202      	movs	r2, #2
 8002244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68da      	ldr	r2, [r3, #12]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0201 	orr.w	r2, r2, #1
 8002256:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a18      	ldr	r2, [pc, #96]	@ (80022c0 <HAL_TIM_Base_Start_IT+0x98>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d00e      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x58>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800226a:	d009      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x58>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a14      	ldr	r2, [pc, #80]	@ (80022c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d004      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x58>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a13      	ldr	r2, [pc, #76]	@ (80022c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d111      	bne.n	80022a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f003 0307 	and.w	r3, r3, #7
 800228a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2b06      	cmp	r3, #6
 8002290:	d010      	beq.n	80022b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f042 0201 	orr.w	r2, r2, #1
 80022a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022a2:	e007      	b.n	80022b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f042 0201 	orr.w	r2, r2, #1
 80022b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3714      	adds	r7, #20
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr
 80022c0:	40012c00 	.word	0x40012c00
 80022c4:	40000400 	.word	0x40000400
 80022c8:	40000800 	.word	0x40000800

080022cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e041      	b.n	8002362 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d106      	bne.n	80022f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7fe febe 	bl	8001074 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2202      	movs	r2, #2
 80022fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3304      	adds	r3, #4
 8002308:	4619      	mov	r1, r3
 800230a:	4610      	mov	r0, r2
 800230c:	f000 fb6e 	bl	80029ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d109      	bne.n	8002390 <HAL_TIM_PWM_Start+0x24>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002382:	b2db      	uxtb	r3, r3
 8002384:	2b01      	cmp	r3, #1
 8002386:	bf14      	ite	ne
 8002388:	2301      	movne	r3, #1
 800238a:	2300      	moveq	r3, #0
 800238c:	b2db      	uxtb	r3, r3
 800238e:	e022      	b.n	80023d6 <HAL_TIM_PWM_Start+0x6a>
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	2b04      	cmp	r3, #4
 8002394:	d109      	bne.n	80023aa <HAL_TIM_PWM_Start+0x3e>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b01      	cmp	r3, #1
 80023a0:	bf14      	ite	ne
 80023a2:	2301      	movne	r3, #1
 80023a4:	2300      	moveq	r3, #0
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	e015      	b.n	80023d6 <HAL_TIM_PWM_Start+0x6a>
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	2b08      	cmp	r3, #8
 80023ae:	d109      	bne.n	80023c4 <HAL_TIM_PWM_Start+0x58>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	bf14      	ite	ne
 80023bc:	2301      	movne	r3, #1
 80023be:	2300      	moveq	r3, #0
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	e008      	b.n	80023d6 <HAL_TIM_PWM_Start+0x6a>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	bf14      	ite	ne
 80023d0:	2301      	movne	r3, #1
 80023d2:	2300      	moveq	r3, #0
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e05e      	b.n	800249c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d104      	bne.n	80023ee <HAL_TIM_PWM_Start+0x82>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2202      	movs	r2, #2
 80023e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80023ec:	e013      	b.n	8002416 <HAL_TIM_PWM_Start+0xaa>
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	2b04      	cmp	r3, #4
 80023f2:	d104      	bne.n	80023fe <HAL_TIM_PWM_Start+0x92>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2202      	movs	r2, #2
 80023f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80023fc:	e00b      	b.n	8002416 <HAL_TIM_PWM_Start+0xaa>
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	2b08      	cmp	r3, #8
 8002402:	d104      	bne.n	800240e <HAL_TIM_PWM_Start+0xa2>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2202      	movs	r2, #2
 8002408:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800240c:	e003      	b.n	8002416 <HAL_TIM_PWM_Start+0xaa>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2202      	movs	r2, #2
 8002412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2201      	movs	r2, #1
 800241c:	6839      	ldr	r1, [r7, #0]
 800241e:	4618      	mov	r0, r3
 8002420:	f000 fd70 	bl	8002f04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a1e      	ldr	r2, [pc, #120]	@ (80024a4 <HAL_TIM_PWM_Start+0x138>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d107      	bne.n	800243e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800243c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a18      	ldr	r2, [pc, #96]	@ (80024a4 <HAL_TIM_PWM_Start+0x138>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d00e      	beq.n	8002466 <HAL_TIM_PWM_Start+0xfa>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002450:	d009      	beq.n	8002466 <HAL_TIM_PWM_Start+0xfa>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a14      	ldr	r2, [pc, #80]	@ (80024a8 <HAL_TIM_PWM_Start+0x13c>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d004      	beq.n	8002466 <HAL_TIM_PWM_Start+0xfa>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a12      	ldr	r2, [pc, #72]	@ (80024ac <HAL_TIM_PWM_Start+0x140>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d111      	bne.n	800248a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f003 0307 	and.w	r3, r3, #7
 8002470:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2b06      	cmp	r3, #6
 8002476:	d010      	beq.n	800249a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f042 0201 	orr.w	r2, r2, #1
 8002486:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002488:	e007      	b.n	800249a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f042 0201 	orr.w	r2, r2, #1
 8002498:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40012c00 	.word	0x40012c00
 80024a8:	40000400 	.word	0x40000400
 80024ac:	40000800 	.word	0x40000800

080024b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d020      	beq.n	8002514 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d01b      	beq.n	8002514 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f06f 0202 	mvn.w	r2, #2
 80024e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	f003 0303 	and.w	r3, r3, #3
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f000 fa5a 	bl	80029b4 <HAL_TIM_IC_CaptureCallback>
 8002500:	e005      	b.n	800250e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 fa4d 	bl	80029a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 fa5c 	bl	80029c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	f003 0304 	and.w	r3, r3, #4
 800251a:	2b00      	cmp	r3, #0
 800251c:	d020      	beq.n	8002560 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f003 0304 	and.w	r3, r3, #4
 8002524:	2b00      	cmp	r3, #0
 8002526:	d01b      	beq.n	8002560 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f06f 0204 	mvn.w	r2, #4
 8002530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2202      	movs	r2, #2
 8002536:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 fa34 	bl	80029b4 <HAL_TIM_IC_CaptureCallback>
 800254c:	e005      	b.n	800255a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 fa27 	bl	80029a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f000 fa36 	bl	80029c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	f003 0308 	and.w	r3, r3, #8
 8002566:	2b00      	cmp	r3, #0
 8002568:	d020      	beq.n	80025ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f003 0308 	and.w	r3, r3, #8
 8002570:	2b00      	cmp	r3, #0
 8002572:	d01b      	beq.n	80025ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f06f 0208 	mvn.w	r2, #8
 800257c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2204      	movs	r2, #4
 8002582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	f003 0303 	and.w	r3, r3, #3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d003      	beq.n	800259a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 fa0e 	bl	80029b4 <HAL_TIM_IC_CaptureCallback>
 8002598:	e005      	b.n	80025a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 fa01 	bl	80029a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f000 fa10 	bl	80029c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	f003 0310 	and.w	r3, r3, #16
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d020      	beq.n	80025f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f003 0310 	and.w	r3, r3, #16
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d01b      	beq.n	80025f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f06f 0210 	mvn.w	r2, #16
 80025c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2208      	movs	r2, #8
 80025ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	69db      	ldr	r3, [r3, #28]
 80025d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f000 f9e8 	bl	80029b4 <HAL_TIM_IC_CaptureCallback>
 80025e4:	e005      	b.n	80025f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 f9db 	bl	80029a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f000 f9ea 	bl	80029c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d00c      	beq.n	800261c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f003 0301 	and.w	r3, r3, #1
 8002608:	2b00      	cmp	r3, #0
 800260a:	d007      	beq.n	800261c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f06f 0201 	mvn.w	r2, #1
 8002614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f7fe f886 	bl	8000728 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00c      	beq.n	8002640 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800262c:	2b00      	cmp	r3, #0
 800262e:	d007      	beq.n	8002640 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002638:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 fd3e 	bl	80030bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00c      	beq.n	8002664 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002650:	2b00      	cmp	r3, #0
 8002652:	d007      	beq.n	8002664 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800265c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f000 f9ba 	bl	80029d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	f003 0320 	and.w	r3, r3, #32
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00c      	beq.n	8002688 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f003 0320 	and.w	r3, r3, #32
 8002674:	2b00      	cmp	r3, #0
 8002676:	d007      	beq.n	8002688 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f06f 0220 	mvn.w	r2, #32
 8002680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f000 fd11 	bl	80030aa <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002688:	bf00      	nop
 800268a:	3710      	adds	r7, #16
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800269c:	2300      	movs	r3, #0
 800269e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d101      	bne.n	80026ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80026aa:	2302      	movs	r3, #2
 80026ac:	e0ae      	b.n	800280c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2b0c      	cmp	r3, #12
 80026ba:	f200 809f 	bhi.w	80027fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 80026be:	a201      	add	r2, pc, #4	@ (adr r2, 80026c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80026c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026c4:	080026f9 	.word	0x080026f9
 80026c8:	080027fd 	.word	0x080027fd
 80026cc:	080027fd 	.word	0x080027fd
 80026d0:	080027fd 	.word	0x080027fd
 80026d4:	08002739 	.word	0x08002739
 80026d8:	080027fd 	.word	0x080027fd
 80026dc:	080027fd 	.word	0x080027fd
 80026e0:	080027fd 	.word	0x080027fd
 80026e4:	0800277b 	.word	0x0800277b
 80026e8:	080027fd 	.word	0x080027fd
 80026ec:	080027fd 	.word	0x080027fd
 80026f0:	080027fd 	.word	0x080027fd
 80026f4:	080027bb 	.word	0x080027bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68b9      	ldr	r1, [r7, #8]
 80026fe:	4618      	mov	r0, r3
 8002700:	f000 f9e2 	bl	8002ac8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	699a      	ldr	r2, [r3, #24]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f042 0208 	orr.w	r2, r2, #8
 8002712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	699a      	ldr	r2, [r3, #24]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 0204 	bic.w	r2, r2, #4
 8002722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6999      	ldr	r1, [r3, #24]
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	691a      	ldr	r2, [r3, #16]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	619a      	str	r2, [r3, #24]
      break;
 8002736:	e064      	b.n	8002802 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68b9      	ldr	r1, [r7, #8]
 800273e:	4618      	mov	r0, r3
 8002740:	f000 fa28 	bl	8002b94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	699a      	ldr	r2, [r3, #24]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002752:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	699a      	ldr	r2, [r3, #24]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002762:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6999      	ldr	r1, [r3, #24]
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	021a      	lsls	r2, r3, #8
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	430a      	orrs	r2, r1
 8002776:	619a      	str	r2, [r3, #24]
      break;
 8002778:	e043      	b.n	8002802 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68b9      	ldr	r1, [r7, #8]
 8002780:	4618      	mov	r0, r3
 8002782:	f000 fa71 	bl	8002c68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	69da      	ldr	r2, [r3, #28]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f042 0208 	orr.w	r2, r2, #8
 8002794:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	69da      	ldr	r2, [r3, #28]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f022 0204 	bic.w	r2, r2, #4
 80027a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	69d9      	ldr	r1, [r3, #28]
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	61da      	str	r2, [r3, #28]
      break;
 80027b8:	e023      	b.n	8002802 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68b9      	ldr	r1, [r7, #8]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f000 fabb 	bl	8002d3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	69da      	ldr	r2, [r3, #28]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	69da      	ldr	r2, [r3, #28]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	69d9      	ldr	r1, [r3, #28]
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	021a      	lsls	r2, r3, #8
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	61da      	str	r2, [r3, #28]
      break;
 80027fa:	e002      	b.n	8002802 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	75fb      	strb	r3, [r7, #23]
      break;
 8002800:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800280a:	7dfb      	ldrb	r3, [r7, #23]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3718      	adds	r7, #24
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800281e:	2300      	movs	r3, #0
 8002820:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002828:	2b01      	cmp	r3, #1
 800282a:	d101      	bne.n	8002830 <HAL_TIM_ConfigClockSource+0x1c>
 800282c:	2302      	movs	r3, #2
 800282e:	e0b4      	b.n	800299a <HAL_TIM_ConfigClockSource+0x186>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2202      	movs	r2, #2
 800283c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800284e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002856:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68ba      	ldr	r2, [r7, #8]
 800285e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002868:	d03e      	beq.n	80028e8 <HAL_TIM_ConfigClockSource+0xd4>
 800286a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800286e:	f200 8087 	bhi.w	8002980 <HAL_TIM_ConfigClockSource+0x16c>
 8002872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002876:	f000 8086 	beq.w	8002986 <HAL_TIM_ConfigClockSource+0x172>
 800287a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800287e:	d87f      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x16c>
 8002880:	2b70      	cmp	r3, #112	@ 0x70
 8002882:	d01a      	beq.n	80028ba <HAL_TIM_ConfigClockSource+0xa6>
 8002884:	2b70      	cmp	r3, #112	@ 0x70
 8002886:	d87b      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x16c>
 8002888:	2b60      	cmp	r3, #96	@ 0x60
 800288a:	d050      	beq.n	800292e <HAL_TIM_ConfigClockSource+0x11a>
 800288c:	2b60      	cmp	r3, #96	@ 0x60
 800288e:	d877      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x16c>
 8002890:	2b50      	cmp	r3, #80	@ 0x50
 8002892:	d03c      	beq.n	800290e <HAL_TIM_ConfigClockSource+0xfa>
 8002894:	2b50      	cmp	r3, #80	@ 0x50
 8002896:	d873      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x16c>
 8002898:	2b40      	cmp	r3, #64	@ 0x40
 800289a:	d058      	beq.n	800294e <HAL_TIM_ConfigClockSource+0x13a>
 800289c:	2b40      	cmp	r3, #64	@ 0x40
 800289e:	d86f      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x16c>
 80028a0:	2b30      	cmp	r3, #48	@ 0x30
 80028a2:	d064      	beq.n	800296e <HAL_TIM_ConfigClockSource+0x15a>
 80028a4:	2b30      	cmp	r3, #48	@ 0x30
 80028a6:	d86b      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x16c>
 80028a8:	2b20      	cmp	r3, #32
 80028aa:	d060      	beq.n	800296e <HAL_TIM_ConfigClockSource+0x15a>
 80028ac:	2b20      	cmp	r3, #32
 80028ae:	d867      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x16c>
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d05c      	beq.n	800296e <HAL_TIM_ConfigClockSource+0x15a>
 80028b4:	2b10      	cmp	r3, #16
 80028b6:	d05a      	beq.n	800296e <HAL_TIM_ConfigClockSource+0x15a>
 80028b8:	e062      	b.n	8002980 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80028ca:	f000 fafc 	bl	8002ec6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80028dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68ba      	ldr	r2, [r7, #8]
 80028e4:	609a      	str	r2, [r3, #8]
      break;
 80028e6:	e04f      	b.n	8002988 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80028f8:	f000 fae5 	bl	8002ec6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800290a:	609a      	str	r2, [r3, #8]
      break;
 800290c:	e03c      	b.n	8002988 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800291a:	461a      	mov	r2, r3
 800291c:	f000 fa5c 	bl	8002dd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2150      	movs	r1, #80	@ 0x50
 8002926:	4618      	mov	r0, r3
 8002928:	f000 fab3 	bl	8002e92 <TIM_ITRx_SetConfig>
      break;
 800292c:	e02c      	b.n	8002988 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800293a:	461a      	mov	r2, r3
 800293c:	f000 fa7a 	bl	8002e34 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2160      	movs	r1, #96	@ 0x60
 8002946:	4618      	mov	r0, r3
 8002948:	f000 faa3 	bl	8002e92 <TIM_ITRx_SetConfig>
      break;
 800294c:	e01c      	b.n	8002988 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800295a:	461a      	mov	r2, r3
 800295c:	f000 fa3c 	bl	8002dd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2140      	movs	r1, #64	@ 0x40
 8002966:	4618      	mov	r0, r3
 8002968:	f000 fa93 	bl	8002e92 <TIM_ITRx_SetConfig>
      break;
 800296c:	e00c      	b.n	8002988 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4619      	mov	r1, r3
 8002978:	4610      	mov	r0, r2
 800297a:	f000 fa8a 	bl	8002e92 <TIM_ITRx_SetConfig>
      break;
 800297e:	e003      	b.n	8002988 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	73fb      	strb	r3, [r7, #15]
      break;
 8002984:	e000      	b.n	8002988 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002986:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002998:	7bfb      	ldrb	r3, [r7, #15]
}
 800299a:	4618      	mov	r0, r3
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr

080029b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr

080029c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029c6:	b480      	push	{r7}
 80029c8:	b083      	sub	sp, #12
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bc80      	pop	{r7}
 80029e8:	4770      	bx	lr
	...

080029ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b085      	sub	sp, #20
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a2f      	ldr	r2, [pc, #188]	@ (8002abc <TIM_Base_SetConfig+0xd0>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d00b      	beq.n	8002a1c <TIM_Base_SetConfig+0x30>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a0a:	d007      	beq.n	8002a1c <TIM_Base_SetConfig+0x30>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a2c      	ldr	r2, [pc, #176]	@ (8002ac0 <TIM_Base_SetConfig+0xd4>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d003      	beq.n	8002a1c <TIM_Base_SetConfig+0x30>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a2b      	ldr	r2, [pc, #172]	@ (8002ac4 <TIM_Base_SetConfig+0xd8>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d108      	bne.n	8002a2e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a22      	ldr	r2, [pc, #136]	@ (8002abc <TIM_Base_SetConfig+0xd0>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d00b      	beq.n	8002a4e <TIM_Base_SetConfig+0x62>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a3c:	d007      	beq.n	8002a4e <TIM_Base_SetConfig+0x62>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a1f      	ldr	r2, [pc, #124]	@ (8002ac0 <TIM_Base_SetConfig+0xd4>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d003      	beq.n	8002a4e <TIM_Base_SetConfig+0x62>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a1e      	ldr	r2, [pc, #120]	@ (8002ac4 <TIM_Base_SetConfig+0xd8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d108      	bne.n	8002a60 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68fa      	ldr	r2, [r7, #12]
 8002a72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	4a0d      	ldr	r2, [pc, #52]	@ (8002abc <TIM_Base_SetConfig+0xd0>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d103      	bne.n	8002a94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	691a      	ldr	r2, [r3, #16]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d005      	beq.n	8002ab2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f023 0201 	bic.w	r2, r3, #1
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	611a      	str	r2, [r3, #16]
  }
}
 8002ab2:	bf00      	nop
 8002ab4:	3714      	adds	r7, #20
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr
 8002abc:	40012c00 	.word	0x40012c00
 8002ac0:	40000400 	.word	0x40000400
 8002ac4:	40000800 	.word	0x40000800

08002ac8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b087      	sub	sp, #28
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a1b      	ldr	r3, [r3, #32]
 8002ad6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	f023 0201 	bic.w	r2, r3, #1
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002af6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f023 0303 	bic.w	r3, r3, #3
 8002afe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68fa      	ldr	r2, [r7, #12]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	f023 0302 	bic.w	r3, r3, #2
 8002b10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a1c      	ldr	r2, [pc, #112]	@ (8002b90 <TIM_OC1_SetConfig+0xc8>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d10c      	bne.n	8002b3e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	f023 0308 	bic.w	r3, r3, #8
 8002b2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	697a      	ldr	r2, [r7, #20]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	f023 0304 	bic.w	r3, r3, #4
 8002b3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a13      	ldr	r2, [pc, #76]	@ (8002b90 <TIM_OC1_SetConfig+0xc8>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d111      	bne.n	8002b6a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002b54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	621a      	str	r2, [r3, #32]
}
 8002b84:	bf00      	nop
 8002b86:	371c      	adds	r7, #28
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bc80      	pop	{r7}
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	40012c00 	.word	0x40012c00

08002b94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b087      	sub	sp, #28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a1b      	ldr	r3, [r3, #32]
 8002ba2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a1b      	ldr	r3, [r3, #32]
 8002ba8:	f023 0210 	bic.w	r2, r3, #16
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002bc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	021b      	lsls	r3, r3, #8
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	f023 0320 	bic.w	r3, r3, #32
 8002bde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	011b      	lsls	r3, r3, #4
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a1d      	ldr	r2, [pc, #116]	@ (8002c64 <TIM_OC2_SetConfig+0xd0>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d10d      	bne.n	8002c10 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002bfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	011b      	lsls	r3, r3, #4
 8002c02:	697a      	ldr	r2, [r7, #20]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c0e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4a14      	ldr	r2, [pc, #80]	@ (8002c64 <TIM_OC2_SetConfig+0xd0>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d113      	bne.n	8002c40 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002c1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	695b      	ldr	r3, [r3, #20]
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	699b      	ldr	r3, [r3, #24]
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	68fa      	ldr	r2, [r7, #12]
 8002c4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	621a      	str	r2, [r3, #32]
}
 8002c5a:	bf00      	nop
 8002c5c:	371c      	adds	r7, #28
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr
 8002c64:	40012c00 	.word	0x40012c00

08002c68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b087      	sub	sp, #28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
 8002c76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	69db      	ldr	r3, [r3, #28]
 8002c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f023 0303 	bic.w	r3, r3, #3
 8002c9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002cb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	021b      	lsls	r3, r3, #8
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8002d38 <TIM_OC3_SetConfig+0xd0>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d10d      	bne.n	8002ce2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002ccc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	021b      	lsls	r3, r3, #8
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002ce0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a14      	ldr	r2, [pc, #80]	@ (8002d38 <TIM_OC3_SetConfig+0xd0>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d113      	bne.n	8002d12 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002cf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	011b      	lsls	r3, r3, #4
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	011b      	lsls	r3, r3, #4
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	697a      	ldr	r2, [r7, #20]
 8002d2a:	621a      	str	r2, [r3, #32]
}
 8002d2c:	bf00      	nop
 8002d2e:	371c      	adds	r7, #28
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	40012c00 	.word	0x40012c00

08002d3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b087      	sub	sp, #28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a1b      	ldr	r3, [r3, #32]
 8002d50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	021b      	lsls	r3, r3, #8
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002d86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	031b      	lsls	r3, r3, #12
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a0f      	ldr	r2, [pc, #60]	@ (8002dd4 <TIM_OC4_SetConfig+0x98>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d109      	bne.n	8002db0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002da2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	695b      	ldr	r3, [r3, #20]
 8002da8:	019b      	lsls	r3, r3, #6
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	621a      	str	r2, [r3, #32]
}
 8002dca:	bf00      	nop
 8002dcc:	371c      	adds	r7, #28
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr
 8002dd4:	40012c00 	.word	0x40012c00

08002dd8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b087      	sub	sp, #28
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6a1b      	ldr	r3, [r3, #32]
 8002dee:	f023 0201 	bic.w	r2, r3, #1
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	011b      	lsls	r3, r3, #4
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	f023 030a 	bic.w	r3, r3, #10
 8002e14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e16:	697a      	ldr	r2, [r7, #20]
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	621a      	str	r2, [r3, #32]
}
 8002e2a:	bf00      	nop
 8002e2c:	371c      	adds	r7, #28
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr

08002e34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b087      	sub	sp, #28
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a1b      	ldr	r3, [r3, #32]
 8002e44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6a1b      	ldr	r3, [r3, #32]
 8002e4a:	f023 0210 	bic.w	r2, r3, #16
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	699b      	ldr	r3, [r3, #24]
 8002e56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002e5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	031b      	lsls	r3, r3, #12
 8002e64:	693a      	ldr	r2, [r7, #16]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002e70:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	011b      	lsls	r3, r3, #4
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	621a      	str	r2, [r3, #32]
}
 8002e88:	bf00      	nop
 8002e8a:	371c      	adds	r7, #28
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc80      	pop	{r7}
 8002e90:	4770      	bx	lr

08002e92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b085      	sub	sp, #20
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ea8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	f043 0307 	orr.w	r3, r3, #7
 8002eb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	609a      	str	r2, [r3, #8]
}
 8002ebc:	bf00      	nop
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr

08002ec6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b087      	sub	sp, #28
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	60f8      	str	r0, [r7, #12]
 8002ece:	60b9      	str	r1, [r7, #8]
 8002ed0:	607a      	str	r2, [r7, #4]
 8002ed2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002ee0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	021a      	lsls	r2, r3, #8
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	431a      	orrs	r2, r3
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	609a      	str	r2, [r3, #8]
}
 8002efa:	bf00      	nop
 8002efc:	371c      	adds	r7, #28
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bc80      	pop	{r7}
 8002f02:	4770      	bx	lr

08002f04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b087      	sub	sp, #28
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	f003 031f 	and.w	r3, r3, #31
 8002f16:	2201      	movs	r2, #1
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6a1a      	ldr	r2, [r3, #32]
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	43db      	mvns	r3, r3
 8002f26:	401a      	ands	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6a1a      	ldr	r2, [r3, #32]
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	f003 031f 	and.w	r3, r3, #31
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	fa01 f303 	lsl.w	r3, r1, r3
 8002f3c:	431a      	orrs	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	621a      	str	r2, [r3, #32]
}
 8002f42:	bf00      	nop
 8002f44:	371c      	adds	r7, #28
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr

08002f4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b085      	sub	sp, #20
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d101      	bne.n	8002f64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f60:	2302      	movs	r3, #2
 8002f62:	e046      	b.n	8002ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68fa      	ldr	r2, [r7, #12]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a16      	ldr	r2, [pc, #88]	@ (8002ffc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d00e      	beq.n	8002fc6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fb0:	d009      	beq.n	8002fc6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a12      	ldr	r2, [pc, #72]	@ (8003000 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d004      	beq.n	8002fc6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a10      	ldr	r2, [pc, #64]	@ (8003004 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d10c      	bne.n	8002fe0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002fcc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68ba      	ldr	r2, [r7, #8]
 8002fde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr
 8002ffc:	40012c00 	.word	0x40012c00
 8003000:	40000400 	.word	0x40000400
 8003004:	40000800 	.word	0x40000800

08003008 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003012:	2300      	movs	r3, #0
 8003014:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003020:	2302      	movs	r3, #2
 8003022:	e03d      	b.n	80030a0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	4313      	orrs	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	4313      	orrs	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	4313      	orrs	r3, r2
 8003054:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4313      	orrs	r3, r2
 8003062:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	4313      	orrs	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	4313      	orrs	r3, r2
 800307e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	4313      	orrs	r3, r2
 800308c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3714      	adds	r7, #20
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bc80      	pop	{r7}
 80030a8:	4770      	bx	lr

080030aa <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030aa:	b480      	push	{r7}
 80030ac:	b083      	sub	sp, #12
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030b2:	bf00      	nop
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr
	...

080030d0 <__NVIC_SetPriority>:
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	6039      	str	r1, [r7, #0]
 80030da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	db0a      	blt.n	80030fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	b2da      	uxtb	r2, r3
 80030e8:	490c      	ldr	r1, [pc, #48]	@ (800311c <__NVIC_SetPriority+0x4c>)
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	0112      	lsls	r2, r2, #4
 80030f0:	b2d2      	uxtb	r2, r2
 80030f2:	440b      	add	r3, r1
 80030f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80030f8:	e00a      	b.n	8003110 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	4908      	ldr	r1, [pc, #32]	@ (8003120 <__NVIC_SetPriority+0x50>)
 8003100:	79fb      	ldrb	r3, [r7, #7]
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	3b04      	subs	r3, #4
 8003108:	0112      	lsls	r2, r2, #4
 800310a:	b2d2      	uxtb	r2, r2
 800310c:	440b      	add	r3, r1
 800310e:	761a      	strb	r2, [r3, #24]
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	e000e100 	.word	0xe000e100
 8003120:	e000ed00 	.word	0xe000ed00

08003124 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003128:	4b05      	ldr	r3, [pc, #20]	@ (8003140 <SysTick_Handler+0x1c>)
 800312a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800312c:	f002 f95c 	bl	80053e8 <xTaskGetSchedulerState>
 8003130:	4603      	mov	r3, r0
 8003132:	2b01      	cmp	r3, #1
 8003134:	d001      	beq.n	800313a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003136:	f002 ffff 	bl	8006138 <xPortSysTickHandler>
  }
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	e000e010 	.word	0xe000e010

08003144 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003148:	2100      	movs	r1, #0
 800314a:	f06f 0004 	mvn.w	r0, #4
 800314e:	f7ff ffbf 	bl	80030d0 <__NVIC_SetPriority>
#endif
}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}
	...

08003158 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800315e:	f3ef 8305 	mrs	r3, IPSR
 8003162:	603b      	str	r3, [r7, #0]
  return(result);
 8003164:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800316a:	f06f 0305 	mvn.w	r3, #5
 800316e:	607b      	str	r3, [r7, #4]
 8003170:	e00c      	b.n	800318c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003172:	4b09      	ldr	r3, [pc, #36]	@ (8003198 <osKernelInitialize+0x40>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d105      	bne.n	8003186 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800317a:	4b07      	ldr	r3, [pc, #28]	@ (8003198 <osKernelInitialize+0x40>)
 800317c:	2201      	movs	r2, #1
 800317e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003180:	2300      	movs	r3, #0
 8003182:	607b      	str	r3, [r7, #4]
 8003184:	e002      	b.n	800318c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003186:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800318a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800318c:	687b      	ldr	r3, [r7, #4]
}
 800318e:	4618      	mov	r0, r3
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr
 8003198:	20000134 	.word	0x20000134

0800319c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80031a2:	f3ef 8305 	mrs	r3, IPSR
 80031a6:	603b      	str	r3, [r7, #0]
  return(result);
 80031a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80031ae:	f06f 0305 	mvn.w	r3, #5
 80031b2:	607b      	str	r3, [r7, #4]
 80031b4:	e010      	b.n	80031d8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80031b6:	4b0b      	ldr	r3, [pc, #44]	@ (80031e4 <osKernelStart+0x48>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d109      	bne.n	80031d2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80031be:	f7ff ffc1 	bl	8003144 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80031c2:	4b08      	ldr	r3, [pc, #32]	@ (80031e4 <osKernelStart+0x48>)
 80031c4:	2202      	movs	r2, #2
 80031c6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80031c8:	f001 fcc2 	bl	8004b50 <vTaskStartScheduler>
      stat = osOK;
 80031cc:	2300      	movs	r3, #0
 80031ce:	607b      	str	r3, [r7, #4]
 80031d0:	e002      	b.n	80031d8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80031d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80031d8:	687b      	ldr	r3, [r7, #4]
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	20000134 	.word	0x20000134

080031e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b08e      	sub	sp, #56	@ 0x38
 80031ec:	af04      	add	r7, sp, #16
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80031f4:	2300      	movs	r3, #0
 80031f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80031f8:	f3ef 8305 	mrs	r3, IPSR
 80031fc:	617b      	str	r3, [r7, #20]
  return(result);
 80031fe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003200:	2b00      	cmp	r3, #0
 8003202:	d17e      	bne.n	8003302 <osThreadNew+0x11a>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d07b      	beq.n	8003302 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800320a:	2380      	movs	r3, #128	@ 0x80
 800320c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800320e:	2318      	movs	r3, #24
 8003210:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003212:	2300      	movs	r3, #0
 8003214:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003216:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800321a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d045      	beq.n	80032ae <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d002      	beq.n	8003230 <osThreadNew+0x48>
        name = attr->name;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d002      	beq.n	800323e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d008      	beq.n	8003256 <osThreadNew+0x6e>
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	2b38      	cmp	r3, #56	@ 0x38
 8003248:	d805      	bhi.n	8003256 <osThreadNew+0x6e>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <osThreadNew+0x72>
        return (NULL);
 8003256:	2300      	movs	r3, #0
 8003258:	e054      	b.n	8003304 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d003      	beq.n	800326a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	695b      	ldr	r3, [r3, #20]
 8003266:	089b      	lsrs	r3, r3, #2
 8003268:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00e      	beq.n	8003290 <osThreadNew+0xa8>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	2b5b      	cmp	r3, #91	@ 0x5b
 8003278:	d90a      	bls.n	8003290 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800327e:	2b00      	cmp	r3, #0
 8003280:	d006      	beq.n	8003290 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d002      	beq.n	8003290 <osThreadNew+0xa8>
        mem = 1;
 800328a:	2301      	movs	r3, #1
 800328c:	61bb      	str	r3, [r7, #24]
 800328e:	e010      	b.n	80032b2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10c      	bne.n	80032b2 <osThreadNew+0xca>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d108      	bne.n	80032b2 <osThreadNew+0xca>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d104      	bne.n	80032b2 <osThreadNew+0xca>
          mem = 0;
 80032a8:	2300      	movs	r3, #0
 80032aa:	61bb      	str	r3, [r7, #24]
 80032ac:	e001      	b.n	80032b2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80032ae:	2300      	movs	r3, #0
 80032b0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d110      	bne.n	80032da <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80032c0:	9202      	str	r2, [sp, #8]
 80032c2:	9301      	str	r3, [sp, #4]
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	6a3a      	ldr	r2, [r7, #32]
 80032cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f001 fa62 	bl	8004798 <xTaskCreateStatic>
 80032d4:	4603      	mov	r3, r0
 80032d6:	613b      	str	r3, [r7, #16]
 80032d8:	e013      	b.n	8003302 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d110      	bne.n	8003302 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80032e0:	6a3b      	ldr	r3, [r7, #32]
 80032e2:	b29a      	uxth	r2, r3
 80032e4:	f107 0310 	add.w	r3, r7, #16
 80032e8:	9301      	str	r3, [sp, #4]
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f001 fab0 	bl	8004858 <xTaskCreate>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d001      	beq.n	8003302 <osThreadNew+0x11a>
            hTask = NULL;
 80032fe:	2300      	movs	r3, #0
 8003300:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003302:	693b      	ldr	r3, [r7, #16]
}
 8003304:	4618      	mov	r0, r3
 8003306:	3728      	adds	r7, #40	@ 0x28
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003314:	f3ef 8305 	mrs	r3, IPSR
 8003318:	60bb      	str	r3, [r7, #8]
  return(result);
 800331a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800331c:	2b00      	cmp	r3, #0
 800331e:	d003      	beq.n	8003328 <osDelay+0x1c>
    stat = osErrorISR;
 8003320:	f06f 0305 	mvn.w	r3, #5
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	e007      	b.n	8003338 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003328:	2300      	movs	r3, #0
 800332a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d002      	beq.n	8003338 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f001 fbd6 	bl	8004ae4 <vTaskDelay>
    }
  }

  return (stat);
 8003338:	68fb      	ldr	r3, [r7, #12]
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8003342:	b580      	push	{r7, lr}
 8003344:	b08a      	sub	sp, #40	@ 0x28
 8003346:	af02      	add	r7, sp, #8
 8003348:	60f8      	str	r0, [r7, #12]
 800334a:	60b9      	str	r1, [r7, #8]
 800334c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800334e:	2300      	movs	r3, #0
 8003350:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003352:	f3ef 8305 	mrs	r3, IPSR
 8003356:	613b      	str	r3, [r7, #16]
  return(result);
 8003358:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800335a:	2b00      	cmp	r3, #0
 800335c:	d175      	bne.n	800344a <osSemaphoreNew+0x108>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d072      	beq.n	800344a <osSemaphoreNew+0x108>
 8003364:	68ba      	ldr	r2, [r7, #8]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	429a      	cmp	r2, r3
 800336a:	d86e      	bhi.n	800344a <osSemaphoreNew+0x108>
    mem = -1;
 800336c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003370:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d015      	beq.n	80033a4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d006      	beq.n	800338e <osSemaphoreNew+0x4c>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	2b4f      	cmp	r3, #79	@ 0x4f
 8003386:	d902      	bls.n	800338e <osSemaphoreNew+0x4c>
        mem = 1;
 8003388:	2301      	movs	r3, #1
 800338a:	61bb      	str	r3, [r7, #24]
 800338c:	e00c      	b.n	80033a8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d108      	bne.n	80033a8 <osSemaphoreNew+0x66>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d104      	bne.n	80033a8 <osSemaphoreNew+0x66>
          mem = 0;
 800339e:	2300      	movs	r3, #0
 80033a0:	61bb      	str	r3, [r7, #24]
 80033a2:	e001      	b.n	80033a8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033ae:	d04c      	beq.n	800344a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d128      	bne.n	8003408 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d10a      	bne.n	80033d2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	2203      	movs	r2, #3
 80033c2:	9200      	str	r2, [sp, #0]
 80033c4:	2200      	movs	r2, #0
 80033c6:	2100      	movs	r1, #0
 80033c8:	2001      	movs	r0, #1
 80033ca:	f000 fa25 	bl	8003818 <xQueueGenericCreateStatic>
 80033ce:	61f8      	str	r0, [r7, #28]
 80033d0:	e005      	b.n	80033de <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80033d2:	2203      	movs	r2, #3
 80033d4:	2100      	movs	r1, #0
 80033d6:	2001      	movs	r0, #1
 80033d8:	f000 fa9b 	bl	8003912 <xQueueGenericCreate>
 80033dc:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d022      	beq.n	800342a <osSemaphoreNew+0xe8>
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d01f      	beq.n	800342a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80033ea:	2300      	movs	r3, #0
 80033ec:	2200      	movs	r2, #0
 80033ee:	2100      	movs	r1, #0
 80033f0:	69f8      	ldr	r0, [r7, #28]
 80033f2:	f000 fb5b 	bl	8003aac <xQueueGenericSend>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d016      	beq.n	800342a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80033fc:	69f8      	ldr	r0, [r7, #28]
 80033fe:	f000 fff9 	bl	80043f4 <vQueueDelete>
            hSemaphore = NULL;
 8003402:	2300      	movs	r3, #0
 8003404:	61fb      	str	r3, [r7, #28]
 8003406:	e010      	b.n	800342a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d108      	bne.n	8003420 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	461a      	mov	r2, r3
 8003414:	68b9      	ldr	r1, [r7, #8]
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 fad9 	bl	80039ce <xQueueCreateCountingSemaphoreStatic>
 800341c:	61f8      	str	r0, [r7, #28]
 800341e:	e004      	b.n	800342a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8003420:	68b9      	ldr	r1, [r7, #8]
 8003422:	68f8      	ldr	r0, [r7, #12]
 8003424:	f000 fb0c 	bl	8003a40 <xQueueCreateCountingSemaphore>
 8003428:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00c      	beq.n	800344a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d003      	beq.n	800343e <osSemaphoreNew+0xfc>
          name = attr->name;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	617b      	str	r3, [r7, #20]
 800343c:	e001      	b.n	8003442 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800343e:	2300      	movs	r3, #0
 8003440:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8003442:	6979      	ldr	r1, [r7, #20]
 8003444:	69f8      	ldr	r0, [r7, #28]
 8003446:	f001 f921 	bl	800468c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800344a:	69fb      	ldr	r3, [r7, #28]
}
 800344c:	4618      	mov	r0, r3
 800344e:	3720      	adds	r7, #32
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8003462:	2300      	movs	r3, #0
 8003464:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d103      	bne.n	8003474 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800346c:	f06f 0303 	mvn.w	r3, #3
 8003470:	617b      	str	r3, [r7, #20]
 8003472:	e039      	b.n	80034e8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003474:	f3ef 8305 	mrs	r3, IPSR
 8003478:	60fb      	str	r3, [r7, #12]
  return(result);
 800347a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800347c:	2b00      	cmp	r3, #0
 800347e:	d022      	beq.n	80034c6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8003486:	f06f 0303 	mvn.w	r3, #3
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	e02c      	b.n	80034e8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800348e:	2300      	movs	r3, #0
 8003490:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8003492:	f107 0308 	add.w	r3, r7, #8
 8003496:	461a      	mov	r2, r3
 8003498:	2100      	movs	r1, #0
 800349a:	6938      	ldr	r0, [r7, #16]
 800349c:	f000 ff28 	bl	80042f0 <xQueueReceiveFromISR>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d003      	beq.n	80034ae <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80034a6:	f06f 0302 	mvn.w	r3, #2
 80034aa:	617b      	str	r3, [r7, #20]
 80034ac:	e01c      	b.n	80034e8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d019      	beq.n	80034e8 <osSemaphoreAcquire+0x94>
 80034b4:	4b0f      	ldr	r3, [pc, #60]	@ (80034f4 <osSemaphoreAcquire+0xa0>)
 80034b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	f3bf 8f4f 	dsb	sy
 80034c0:	f3bf 8f6f 	isb	sy
 80034c4:	e010      	b.n	80034e8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80034c6:	6839      	ldr	r1, [r7, #0]
 80034c8:	6938      	ldr	r0, [r7, #16]
 80034ca:	f000 fe01 	bl	80040d0 <xQueueSemaphoreTake>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d009      	beq.n	80034e8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80034da:	f06f 0301 	mvn.w	r3, #1
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	e002      	b.n	80034e8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80034e2:	f06f 0302 	mvn.w	r3, #2
 80034e6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80034e8:	697b      	ldr	r3, [r7, #20]
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3718      	adds	r7, #24
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	e000ed04 	.word	0xe000ed04

080034f8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8003504:	2300      	movs	r3, #0
 8003506:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d103      	bne.n	8003516 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800350e:	f06f 0303 	mvn.w	r3, #3
 8003512:	617b      	str	r3, [r7, #20]
 8003514:	e02c      	b.n	8003570 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003516:	f3ef 8305 	mrs	r3, IPSR
 800351a:	60fb      	str	r3, [r7, #12]
  return(result);
 800351c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800351e:	2b00      	cmp	r3, #0
 8003520:	d01a      	beq.n	8003558 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8003522:	2300      	movs	r3, #0
 8003524:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8003526:	f107 0308 	add.w	r3, r7, #8
 800352a:	4619      	mov	r1, r3
 800352c:	6938      	ldr	r0, [r7, #16]
 800352e:	f000 fc5d 	bl	8003dec <xQueueGiveFromISR>
 8003532:	4603      	mov	r3, r0
 8003534:	2b01      	cmp	r3, #1
 8003536:	d003      	beq.n	8003540 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8003538:	f06f 0302 	mvn.w	r3, #2
 800353c:	617b      	str	r3, [r7, #20]
 800353e:	e017      	b.n	8003570 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d014      	beq.n	8003570 <osSemaphoreRelease+0x78>
 8003546:	4b0d      	ldr	r3, [pc, #52]	@ (800357c <osSemaphoreRelease+0x84>)
 8003548:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	f3bf 8f4f 	dsb	sy
 8003552:	f3bf 8f6f 	isb	sy
 8003556:	e00b      	b.n	8003570 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8003558:	2300      	movs	r3, #0
 800355a:	2200      	movs	r2, #0
 800355c:	2100      	movs	r1, #0
 800355e:	6938      	ldr	r0, [r7, #16]
 8003560:	f000 faa4 	bl	8003aac <xQueueGenericSend>
 8003564:	4603      	mov	r3, r0
 8003566:	2b01      	cmp	r3, #1
 8003568:	d002      	beq.n	8003570 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800356a:	f06f 0302 	mvn.w	r3, #2
 800356e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8003570:	697b      	ldr	r3, [r7, #20]
}
 8003572:	4618      	mov	r0, r3
 8003574:	3718      	adds	r7, #24
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	e000ed04 	.word	0xe000ed04

08003580 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4a06      	ldr	r2, [pc, #24]	@ (80035a8 <vApplicationGetIdleTaskMemory+0x28>)
 8003590:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	4a05      	ldr	r2, [pc, #20]	@ (80035ac <vApplicationGetIdleTaskMemory+0x2c>)
 8003596:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2280      	movs	r2, #128	@ 0x80
 800359c:	601a      	str	r2, [r3, #0]
}
 800359e:	bf00      	nop
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr
 80035a8:	20000138 	.word	0x20000138
 80035ac:	20000194 	.word	0x20000194

080035b0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	4a07      	ldr	r2, [pc, #28]	@ (80035dc <vApplicationGetTimerTaskMemory+0x2c>)
 80035c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	4a06      	ldr	r2, [pc, #24]	@ (80035e0 <vApplicationGetTimerTaskMemory+0x30>)
 80035c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035ce:	601a      	str	r2, [r3, #0]
}
 80035d0:	bf00      	nop
 80035d2:	3714      	adds	r7, #20
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bc80      	pop	{r7}
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	20000394 	.word	0x20000394
 80035e0:	200003f0 	.word	0x200003f0

080035e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f103 0208 	add.w	r2, r3, #8
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80035fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f103 0208 	add.w	r2, r3, #8
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f103 0208 	add.w	r2, r3, #8
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003618:	bf00      	nop
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	bc80      	pop	{r7}
 8003620:	4770      	bx	lr

08003622 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003622:	b480      	push	{r7}
 8003624:	b083      	sub	sp, #12
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	bc80      	pop	{r7}
 8003638:	4770      	bx	lr

0800363a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800363a:	b480      	push	{r7}
 800363c:	b085      	sub	sp, #20
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
 8003642:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	683a      	ldr	r2, [r7, #0]
 8003664:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	1c5a      	adds	r2, r3, #1
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	601a      	str	r2, [r3, #0]
}
 8003676:	bf00      	nop
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	bc80      	pop	{r7}
 800367e:	4770      	bx	lr

08003680 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003696:	d103      	bne.n	80036a0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	691b      	ldr	r3, [r3, #16]
 800369c:	60fb      	str	r3, [r7, #12]
 800369e:	e00c      	b.n	80036ba <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3308      	adds	r3, #8
 80036a4:	60fb      	str	r3, [r7, #12]
 80036a6:	e002      	b.n	80036ae <vListInsert+0x2e>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d2f6      	bcs.n	80036a8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	685a      	ldr	r2, [r3, #4]
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	1c5a      	adds	r2, r3, #1
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	601a      	str	r2, [r3, #0]
}
 80036e6:	bf00      	nop
 80036e8:	3714      	adds	r7, #20
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bc80      	pop	{r7}
 80036ee:	4770      	bx	lr

080036f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6892      	ldr	r2, [r2, #8]
 8003706:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6852      	ldr	r2, [r2, #4]
 8003710:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	429a      	cmp	r2, r3
 800371a:	d103      	bne.n	8003724 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689a      	ldr	r2, [r3, #8]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	1e5a      	subs	r2, r3, #1
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
}
 8003738:	4618      	mov	r0, r3
 800373a:	3714      	adds	r7, #20
 800373c:	46bd      	mov	sp, r7
 800373e:	bc80      	pop	{r7}
 8003740:	4770      	bx	lr
	...

08003744 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d10b      	bne.n	8003770 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800375c:	f383 8811 	msr	BASEPRI, r3
 8003760:	f3bf 8f6f 	isb	sy
 8003764:	f3bf 8f4f 	dsb	sy
 8003768:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800376a:	bf00      	nop
 800376c:	bf00      	nop
 800376e:	e7fd      	b.n	800376c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003770:	f002 fc64 	bl	800603c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800377c:	68f9      	ldr	r1, [r7, #12]
 800377e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003780:	fb01 f303 	mul.w	r3, r1, r3
 8003784:	441a      	add	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037a0:	3b01      	subs	r3, #1
 80037a2:	68f9      	ldr	r1, [r7, #12]
 80037a4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80037a6:	fb01 f303 	mul.w	r3, r1, r3
 80037aa:	441a      	add	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	22ff      	movs	r2, #255	@ 0xff
 80037b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	22ff      	movs	r2, #255	@ 0xff
 80037bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d114      	bne.n	80037f0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d01a      	beq.n	8003804 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	3310      	adds	r3, #16
 80037d2:	4618      	mov	r0, r3
 80037d4:	f001 fc48 	bl	8005068 <xTaskRemoveFromEventList>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d012      	beq.n	8003804 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80037de:	4b0d      	ldr	r3, [pc, #52]	@ (8003814 <xQueueGenericReset+0xd0>)
 80037e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	f3bf 8f4f 	dsb	sy
 80037ea:	f3bf 8f6f 	isb	sy
 80037ee:	e009      	b.n	8003804 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	3310      	adds	r3, #16
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7ff fef5 	bl	80035e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	3324      	adds	r3, #36	@ 0x24
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff fef0 	bl	80035e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003804:	f002 fc4a 	bl	800609c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003808:	2301      	movs	r3, #1
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	e000ed04 	.word	0xe000ed04

08003818 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003818:	b580      	push	{r7, lr}
 800381a:	b08e      	sub	sp, #56	@ 0x38
 800381c:	af02      	add	r7, sp, #8
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
 8003824:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10b      	bne.n	8003844 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800382c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003830:	f383 8811 	msr	BASEPRI, r3
 8003834:	f3bf 8f6f 	isb	sy
 8003838:	f3bf 8f4f 	dsb	sy
 800383c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800383e:	bf00      	nop
 8003840:	bf00      	nop
 8003842:	e7fd      	b.n	8003840 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10b      	bne.n	8003862 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800384a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800384e:	f383 8811 	msr	BASEPRI, r3
 8003852:	f3bf 8f6f 	isb	sy
 8003856:	f3bf 8f4f 	dsb	sy
 800385a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800385c:	bf00      	nop
 800385e:	bf00      	nop
 8003860:	e7fd      	b.n	800385e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d002      	beq.n	800386e <xQueueGenericCreateStatic+0x56>
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <xQueueGenericCreateStatic+0x5a>
 800386e:	2301      	movs	r3, #1
 8003870:	e000      	b.n	8003874 <xQueueGenericCreateStatic+0x5c>
 8003872:	2300      	movs	r3, #0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10b      	bne.n	8003890 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800387c:	f383 8811 	msr	BASEPRI, r3
 8003880:	f3bf 8f6f 	isb	sy
 8003884:	f3bf 8f4f 	dsb	sy
 8003888:	623b      	str	r3, [r7, #32]
}
 800388a:	bf00      	nop
 800388c:	bf00      	nop
 800388e:	e7fd      	b.n	800388c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d102      	bne.n	800389c <xQueueGenericCreateStatic+0x84>
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d101      	bne.n	80038a0 <xQueueGenericCreateStatic+0x88>
 800389c:	2301      	movs	r3, #1
 800389e:	e000      	b.n	80038a2 <xQueueGenericCreateStatic+0x8a>
 80038a0:	2300      	movs	r3, #0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10b      	bne.n	80038be <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80038a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038aa:	f383 8811 	msr	BASEPRI, r3
 80038ae:	f3bf 8f6f 	isb	sy
 80038b2:	f3bf 8f4f 	dsb	sy
 80038b6:	61fb      	str	r3, [r7, #28]
}
 80038b8:	bf00      	nop
 80038ba:	bf00      	nop
 80038bc:	e7fd      	b.n	80038ba <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80038be:	2350      	movs	r3, #80	@ 0x50
 80038c0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	2b50      	cmp	r3, #80	@ 0x50
 80038c6:	d00b      	beq.n	80038e0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80038c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038cc:	f383 8811 	msr	BASEPRI, r3
 80038d0:	f3bf 8f6f 	isb	sy
 80038d4:	f3bf 8f4f 	dsb	sy
 80038d8:	61bb      	str	r3, [r7, #24]
}
 80038da:	bf00      	nop
 80038dc:	bf00      	nop
 80038de:	e7fd      	b.n	80038dc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80038e0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80038e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00d      	beq.n	8003908 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80038ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80038f4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80038f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038fa:	9300      	str	r3, [sp, #0]
 80038fc:	4613      	mov	r3, r2
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	68b9      	ldr	r1, [r7, #8]
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 f840 	bl	8003988 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800390a:	4618      	mov	r0, r3
 800390c:	3730      	adds	r7, #48	@ 0x30
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003912:	b580      	push	{r7, lr}
 8003914:	b08a      	sub	sp, #40	@ 0x28
 8003916:	af02      	add	r7, sp, #8
 8003918:	60f8      	str	r0, [r7, #12]
 800391a:	60b9      	str	r1, [r7, #8]
 800391c:	4613      	mov	r3, r2
 800391e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10b      	bne.n	800393e <xQueueGenericCreate+0x2c>
	__asm volatile
 8003926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800392a:	f383 8811 	msr	BASEPRI, r3
 800392e:	f3bf 8f6f 	isb	sy
 8003932:	f3bf 8f4f 	dsb	sy
 8003936:	613b      	str	r3, [r7, #16]
}
 8003938:	bf00      	nop
 800393a:	bf00      	nop
 800393c:	e7fd      	b.n	800393a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	68ba      	ldr	r2, [r7, #8]
 8003942:	fb02 f303 	mul.w	r3, r2, r3
 8003946:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	3350      	adds	r3, #80	@ 0x50
 800394c:	4618      	mov	r0, r3
 800394e:	f002 fc77 	bl	8006240 <pvPortMalloc>
 8003952:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d011      	beq.n	800397e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	3350      	adds	r3, #80	@ 0x50
 8003962:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800396c:	79fa      	ldrb	r2, [r7, #7]
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	4613      	mov	r3, r2
 8003974:	697a      	ldr	r2, [r7, #20]
 8003976:	68b9      	ldr	r1, [r7, #8]
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f000 f805 	bl	8003988 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800397e:	69bb      	ldr	r3, [r7, #24]
	}
 8003980:	4618      	mov	r0, r3
 8003982:	3720      	adds	r7, #32
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
 8003994:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d103      	bne.n	80039a4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	601a      	str	r2, [r3, #0]
 80039a2:	e002      	b.n	80039aa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	68fa      	ldr	r2, [r7, #12]
 80039ae:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80039b6:	2101      	movs	r1, #1
 80039b8:	69b8      	ldr	r0, [r7, #24]
 80039ba:	f7ff fec3 	bl	8003744 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	78fa      	ldrb	r2, [r7, #3]
 80039c2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80039c6:	bf00      	nop
 80039c8:	3710      	adds	r7, #16
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}

080039ce <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b08a      	sub	sp, #40	@ 0x28
 80039d2:	af02      	add	r7, sp, #8
 80039d4:	60f8      	str	r0, [r7, #12]
 80039d6:	60b9      	str	r1, [r7, #8]
 80039d8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d10b      	bne.n	80039f8 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80039e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039e4:	f383 8811 	msr	BASEPRI, r3
 80039e8:	f3bf 8f6f 	isb	sy
 80039ec:	f3bf 8f4f 	dsb	sy
 80039f0:	61bb      	str	r3, [r7, #24]
}
 80039f2:	bf00      	nop
 80039f4:	bf00      	nop
 80039f6:	e7fd      	b.n	80039f4 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80039f8:	68ba      	ldr	r2, [r7, #8]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d90b      	bls.n	8003a18 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8003a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a04:	f383 8811 	msr	BASEPRI, r3
 8003a08:	f3bf 8f6f 	isb	sy
 8003a0c:	f3bf 8f4f 	dsb	sy
 8003a10:	617b      	str	r3, [r7, #20]
}
 8003a12:	bf00      	nop
 8003a14:	bf00      	nop
 8003a16:	e7fd      	b.n	8003a14 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003a18:	2302      	movs	r3, #2
 8003a1a:	9300      	str	r3, [sp, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2100      	movs	r1, #0
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f7ff fef8 	bl	8003818 <xQueueGenericCreateStatic>
 8003a28:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d002      	beq.n	8003a36 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	68ba      	ldr	r2, [r7, #8]
 8003a34:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003a36:	69fb      	ldr	r3, [r7, #28]
	}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3720      	adds	r7, #32
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10b      	bne.n	8003a68 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8003a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a54:	f383 8811 	msr	BASEPRI, r3
 8003a58:	f3bf 8f6f 	isb	sy
 8003a5c:	f3bf 8f4f 	dsb	sy
 8003a60:	613b      	str	r3, [r7, #16]
}
 8003a62:	bf00      	nop
 8003a64:	bf00      	nop
 8003a66:	e7fd      	b.n	8003a64 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003a68:	683a      	ldr	r2, [r7, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d90b      	bls.n	8003a88 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8003a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a74:	f383 8811 	msr	BASEPRI, r3
 8003a78:	f3bf 8f6f 	isb	sy
 8003a7c:	f3bf 8f4f 	dsb	sy
 8003a80:	60fb      	str	r3, [r7, #12]
}
 8003a82:	bf00      	nop
 8003a84:	bf00      	nop
 8003a86:	e7fd      	b.n	8003a84 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003a88:	2202      	movs	r2, #2
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f7ff ff40 	bl	8003912 <xQueueGenericCreate>
 8003a92:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d002      	beq.n	8003aa0 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003aa0:	697b      	ldr	r3, [r7, #20]
	}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3718      	adds	r7, #24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
	...

08003aac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b08e      	sub	sp, #56	@ 0x38
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	607a      	str	r2, [r7, #4]
 8003ab8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003aba:	2300      	movs	r3, #0
 8003abc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10b      	bne.n	8003ae0 <xQueueGenericSend+0x34>
	__asm volatile
 8003ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003acc:	f383 8811 	msr	BASEPRI, r3
 8003ad0:	f3bf 8f6f 	isb	sy
 8003ad4:	f3bf 8f4f 	dsb	sy
 8003ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003ada:	bf00      	nop
 8003adc:	bf00      	nop
 8003ade:	e7fd      	b.n	8003adc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d103      	bne.n	8003aee <xQueueGenericSend+0x42>
 8003ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d101      	bne.n	8003af2 <xQueueGenericSend+0x46>
 8003aee:	2301      	movs	r3, #1
 8003af0:	e000      	b.n	8003af4 <xQueueGenericSend+0x48>
 8003af2:	2300      	movs	r3, #0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10b      	bne.n	8003b10 <xQueueGenericSend+0x64>
	__asm volatile
 8003af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003afc:	f383 8811 	msr	BASEPRI, r3
 8003b00:	f3bf 8f6f 	isb	sy
 8003b04:	f3bf 8f4f 	dsb	sy
 8003b08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003b0a:	bf00      	nop
 8003b0c:	bf00      	nop
 8003b0e:	e7fd      	b.n	8003b0c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d103      	bne.n	8003b1e <xQueueGenericSend+0x72>
 8003b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d101      	bne.n	8003b22 <xQueueGenericSend+0x76>
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e000      	b.n	8003b24 <xQueueGenericSend+0x78>
 8003b22:	2300      	movs	r3, #0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d10b      	bne.n	8003b40 <xQueueGenericSend+0x94>
	__asm volatile
 8003b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b2c:	f383 8811 	msr	BASEPRI, r3
 8003b30:	f3bf 8f6f 	isb	sy
 8003b34:	f3bf 8f4f 	dsb	sy
 8003b38:	623b      	str	r3, [r7, #32]
}
 8003b3a:	bf00      	nop
 8003b3c:	bf00      	nop
 8003b3e:	e7fd      	b.n	8003b3c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b40:	f001 fc52 	bl	80053e8 <xTaskGetSchedulerState>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d102      	bne.n	8003b50 <xQueueGenericSend+0xa4>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d101      	bne.n	8003b54 <xQueueGenericSend+0xa8>
 8003b50:	2301      	movs	r3, #1
 8003b52:	e000      	b.n	8003b56 <xQueueGenericSend+0xaa>
 8003b54:	2300      	movs	r3, #0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10b      	bne.n	8003b72 <xQueueGenericSend+0xc6>
	__asm volatile
 8003b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b5e:	f383 8811 	msr	BASEPRI, r3
 8003b62:	f3bf 8f6f 	isb	sy
 8003b66:	f3bf 8f4f 	dsb	sy
 8003b6a:	61fb      	str	r3, [r7, #28]
}
 8003b6c:	bf00      	nop
 8003b6e:	bf00      	nop
 8003b70:	e7fd      	b.n	8003b6e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003b72:	f002 fa63 	bl	800603c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d302      	bcc.n	8003b88 <xQueueGenericSend+0xdc>
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d129      	bne.n	8003bdc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	68b9      	ldr	r1, [r7, #8]
 8003b8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003b8e:	f000 fc6c 	bl	800446a <prvCopyDataToQueue>
 8003b92:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d010      	beq.n	8003bbe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b9e:	3324      	adds	r3, #36	@ 0x24
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f001 fa61 	bl	8005068 <xTaskRemoveFromEventList>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d013      	beq.n	8003bd4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003bac:	4b3f      	ldr	r3, [pc, #252]	@ (8003cac <xQueueGenericSend+0x200>)
 8003bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	f3bf 8f4f 	dsb	sy
 8003bb8:	f3bf 8f6f 	isb	sy
 8003bbc:	e00a      	b.n	8003bd4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d007      	beq.n	8003bd4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003bc4:	4b39      	ldr	r3, [pc, #228]	@ (8003cac <xQueueGenericSend+0x200>)
 8003bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bca:	601a      	str	r2, [r3, #0]
 8003bcc:	f3bf 8f4f 	dsb	sy
 8003bd0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003bd4:	f002 fa62 	bl	800609c <vPortExitCritical>
				return pdPASS;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e063      	b.n	8003ca4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d103      	bne.n	8003bea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003be2:	f002 fa5b 	bl	800609c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	e05c      	b.n	8003ca4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d106      	bne.n	8003bfe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003bf0:	f107 0314 	add.w	r3, r7, #20
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f001 fa9b 	bl	8005130 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003bfe:	f002 fa4d 	bl	800609c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003c02:	f001 f80d 	bl	8004c20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003c06:	f002 fa19 	bl	800603c <vPortEnterCritical>
 8003c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c10:	b25b      	sxtb	r3, r3
 8003c12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c16:	d103      	bne.n	8003c20 <xQueueGenericSend+0x174>
 8003c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c26:	b25b      	sxtb	r3, r3
 8003c28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c2c:	d103      	bne.n	8003c36 <xQueueGenericSend+0x18a>
 8003c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c36:	f002 fa31 	bl	800609c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c3a:	1d3a      	adds	r2, r7, #4
 8003c3c:	f107 0314 	add.w	r3, r7, #20
 8003c40:	4611      	mov	r1, r2
 8003c42:	4618      	mov	r0, r3
 8003c44:	f001 fa8a 	bl	800515c <xTaskCheckForTimeOut>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d124      	bne.n	8003c98 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003c4e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c50:	f000 fd03 	bl	800465a <prvIsQueueFull>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d018      	beq.n	8003c8c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c5c:	3310      	adds	r3, #16
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	4611      	mov	r1, r2
 8003c62:	4618      	mov	r0, r3
 8003c64:	f001 f9ae 	bl	8004fc4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003c68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c6a:	f000 fc8e 	bl	800458a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003c6e:	f000 ffe5 	bl	8004c3c <xTaskResumeAll>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f47f af7c 	bne.w	8003b72 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8003cac <xQueueGenericSend+0x200>)
 8003c7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c80:	601a      	str	r2, [r3, #0]
 8003c82:	f3bf 8f4f 	dsb	sy
 8003c86:	f3bf 8f6f 	isb	sy
 8003c8a:	e772      	b.n	8003b72 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003c8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c8e:	f000 fc7c 	bl	800458a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c92:	f000 ffd3 	bl	8004c3c <xTaskResumeAll>
 8003c96:	e76c      	b.n	8003b72 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003c98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c9a:	f000 fc76 	bl	800458a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003c9e:	f000 ffcd 	bl	8004c3c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003ca2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3738      	adds	r7, #56	@ 0x38
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	e000ed04 	.word	0xe000ed04

08003cb0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b090      	sub	sp, #64	@ 0x40
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
 8003cbc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d10b      	bne.n	8003ce0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ccc:	f383 8811 	msr	BASEPRI, r3
 8003cd0:	f3bf 8f6f 	isb	sy
 8003cd4:	f3bf 8f4f 	dsb	sy
 8003cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003cda:	bf00      	nop
 8003cdc:	bf00      	nop
 8003cde:	e7fd      	b.n	8003cdc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d103      	bne.n	8003cee <xQueueGenericSendFromISR+0x3e>
 8003ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <xQueueGenericSendFromISR+0x42>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e000      	b.n	8003cf4 <xQueueGenericSendFromISR+0x44>
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d10b      	bne.n	8003d10 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cfc:	f383 8811 	msr	BASEPRI, r3
 8003d00:	f3bf 8f6f 	isb	sy
 8003d04:	f3bf 8f4f 	dsb	sy
 8003d08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003d0a:	bf00      	nop
 8003d0c:	bf00      	nop
 8003d0e:	e7fd      	b.n	8003d0c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d103      	bne.n	8003d1e <xQueueGenericSendFromISR+0x6e>
 8003d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d101      	bne.n	8003d22 <xQueueGenericSendFromISR+0x72>
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e000      	b.n	8003d24 <xQueueGenericSendFromISR+0x74>
 8003d22:	2300      	movs	r3, #0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d10b      	bne.n	8003d40 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d2c:	f383 8811 	msr	BASEPRI, r3
 8003d30:	f3bf 8f6f 	isb	sy
 8003d34:	f3bf 8f4f 	dsb	sy
 8003d38:	623b      	str	r3, [r7, #32]
}
 8003d3a:	bf00      	nop
 8003d3c:	bf00      	nop
 8003d3e:	e7fd      	b.n	8003d3c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003d40:	f002 fa3e 	bl	80061c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003d44:	f3ef 8211 	mrs	r2, BASEPRI
 8003d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d4c:	f383 8811 	msr	BASEPRI, r3
 8003d50:	f3bf 8f6f 	isb	sy
 8003d54:	f3bf 8f4f 	dsb	sy
 8003d58:	61fa      	str	r2, [r7, #28]
 8003d5a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003d5c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003d5e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d302      	bcc.n	8003d72 <xQueueGenericSendFromISR+0xc2>
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d12f      	bne.n	8003dd2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d78:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	68b9      	ldr	r1, [r7, #8]
 8003d86:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003d88:	f000 fb6f 	bl	800446a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003d8c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003d90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d94:	d112      	bne.n	8003dbc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d016      	beq.n	8003dcc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da0:	3324      	adds	r3, #36	@ 0x24
 8003da2:	4618      	mov	r0, r3
 8003da4:	f001 f960 	bl	8005068 <xTaskRemoveFromEventList>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00e      	beq.n	8003dcc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00b      	beq.n	8003dcc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	601a      	str	r2, [r3, #0]
 8003dba:	e007      	b.n	8003dcc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003dbc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	b25a      	sxtb	r2, r3
 8003dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003dd0:	e001      	b.n	8003dd6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dd8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003de0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003de2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3740      	adds	r7, #64	@ 0x40
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b08e      	sub	sp, #56	@ 0x38
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d10b      	bne.n	8003e18 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8003e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e04:	f383 8811 	msr	BASEPRI, r3
 8003e08:	f3bf 8f6f 	isb	sy
 8003e0c:	f3bf 8f4f 	dsb	sy
 8003e10:	623b      	str	r3, [r7, #32]
}
 8003e12:	bf00      	nop
 8003e14:	bf00      	nop
 8003e16:	e7fd      	b.n	8003e14 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00b      	beq.n	8003e38 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8003e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e24:	f383 8811 	msr	BASEPRI, r3
 8003e28:	f3bf 8f6f 	isb	sy
 8003e2c:	f3bf 8f4f 	dsb	sy
 8003e30:	61fb      	str	r3, [r7, #28]
}
 8003e32:	bf00      	nop
 8003e34:	bf00      	nop
 8003e36:	e7fd      	b.n	8003e34 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d103      	bne.n	8003e48 <xQueueGiveFromISR+0x5c>
 8003e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <xQueueGiveFromISR+0x60>
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e000      	b.n	8003e4e <xQueueGiveFromISR+0x62>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d10b      	bne.n	8003e6a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8003e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e56:	f383 8811 	msr	BASEPRI, r3
 8003e5a:	f3bf 8f6f 	isb	sy
 8003e5e:	f3bf 8f4f 	dsb	sy
 8003e62:	61bb      	str	r3, [r7, #24]
}
 8003e64:	bf00      	nop
 8003e66:	bf00      	nop
 8003e68:	e7fd      	b.n	8003e66 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e6a:	f002 f9a9 	bl	80061c0 <vPortValidateInterruptPriority>
	__asm volatile
 8003e6e:	f3ef 8211 	mrs	r2, BASEPRI
 8003e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e76:	f383 8811 	msr	BASEPRI, r3
 8003e7a:	f3bf 8f6f 	isb	sy
 8003e7e:	f3bf 8f4f 	dsb	sy
 8003e82:	617a      	str	r2, [r7, #20]
 8003e84:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8003e86:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e8e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d22b      	bcs.n	8003ef2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ea0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ea6:	1c5a      	adds	r2, r3, #1
 8003ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eaa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003eac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003eb4:	d112      	bne.n	8003edc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d016      	beq.n	8003eec <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec0:	3324      	adds	r3, #36	@ 0x24
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f001 f8d0 	bl	8005068 <xTaskRemoveFromEventList>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00e      	beq.n	8003eec <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d00b      	beq.n	8003eec <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	e007      	b.n	8003eec <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003edc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	b25a      	sxtb	r2, r3
 8003ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003eec:	2301      	movs	r3, #1
 8003eee:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ef0:	e001      	b.n	8003ef6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f383 8811 	msr	BASEPRI, r3
}
 8003f00:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3738      	adds	r7, #56	@ 0x38
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b08c      	sub	sp, #48	@ 0x30
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10b      	bne.n	8003f3e <xQueueReceive+0x32>
	__asm volatile
 8003f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f2a:	f383 8811 	msr	BASEPRI, r3
 8003f2e:	f3bf 8f6f 	isb	sy
 8003f32:	f3bf 8f4f 	dsb	sy
 8003f36:	623b      	str	r3, [r7, #32]
}
 8003f38:	bf00      	nop
 8003f3a:	bf00      	nop
 8003f3c:	e7fd      	b.n	8003f3a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d103      	bne.n	8003f4c <xQueueReceive+0x40>
 8003f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d101      	bne.n	8003f50 <xQueueReceive+0x44>
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e000      	b.n	8003f52 <xQueueReceive+0x46>
 8003f50:	2300      	movs	r3, #0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10b      	bne.n	8003f6e <xQueueReceive+0x62>
	__asm volatile
 8003f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f5a:	f383 8811 	msr	BASEPRI, r3
 8003f5e:	f3bf 8f6f 	isb	sy
 8003f62:	f3bf 8f4f 	dsb	sy
 8003f66:	61fb      	str	r3, [r7, #28]
}
 8003f68:	bf00      	nop
 8003f6a:	bf00      	nop
 8003f6c:	e7fd      	b.n	8003f6a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f6e:	f001 fa3b 	bl	80053e8 <xTaskGetSchedulerState>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d102      	bne.n	8003f7e <xQueueReceive+0x72>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <xQueueReceive+0x76>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e000      	b.n	8003f84 <xQueueReceive+0x78>
 8003f82:	2300      	movs	r3, #0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10b      	bne.n	8003fa0 <xQueueReceive+0x94>
	__asm volatile
 8003f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f8c:	f383 8811 	msr	BASEPRI, r3
 8003f90:	f3bf 8f6f 	isb	sy
 8003f94:	f3bf 8f4f 	dsb	sy
 8003f98:	61bb      	str	r3, [r7, #24]
}
 8003f9a:	bf00      	nop
 8003f9c:	bf00      	nop
 8003f9e:	e7fd      	b.n	8003f9c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003fa0:	f002 f84c 	bl	800603c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d01f      	beq.n	8003ff0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003fb0:	68b9      	ldr	r1, [r7, #8]
 8003fb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003fb4:	f000 fac3 	bl	800453e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fba:	1e5a      	subs	r2, r3, #1
 8003fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fbe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d00f      	beq.n	8003fe8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fca:	3310      	adds	r3, #16
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f001 f84b 	bl	8005068 <xTaskRemoveFromEventList>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d007      	beq.n	8003fe8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003fd8:	4b3c      	ldr	r3, [pc, #240]	@ (80040cc <xQueueReceive+0x1c0>)
 8003fda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	f3bf 8f4f 	dsb	sy
 8003fe4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003fe8:	f002 f858 	bl	800609c <vPortExitCritical>
				return pdPASS;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e069      	b.n	80040c4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d103      	bne.n	8003ffe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003ff6:	f002 f851 	bl	800609c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	e062      	b.n	80040c4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004000:	2b00      	cmp	r3, #0
 8004002:	d106      	bne.n	8004012 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004004:	f107 0310 	add.w	r3, r7, #16
 8004008:	4618      	mov	r0, r3
 800400a:	f001 f891 	bl	8005130 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800400e:	2301      	movs	r3, #1
 8004010:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004012:	f002 f843 	bl	800609c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004016:	f000 fe03 	bl	8004c20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800401a:	f002 f80f 	bl	800603c <vPortEnterCritical>
 800401e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004020:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004024:	b25b      	sxtb	r3, r3
 8004026:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800402a:	d103      	bne.n	8004034 <xQueueReceive+0x128>
 800402c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004036:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800403a:	b25b      	sxtb	r3, r3
 800403c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004040:	d103      	bne.n	800404a <xQueueReceive+0x13e>
 8004042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800404a:	f002 f827 	bl	800609c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800404e:	1d3a      	adds	r2, r7, #4
 8004050:	f107 0310 	add.w	r3, r7, #16
 8004054:	4611      	mov	r1, r2
 8004056:	4618      	mov	r0, r3
 8004058:	f001 f880 	bl	800515c <xTaskCheckForTimeOut>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d123      	bne.n	80040aa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004062:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004064:	f000 fae3 	bl	800462e <prvIsQueueEmpty>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d017      	beq.n	800409e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800406e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004070:	3324      	adds	r3, #36	@ 0x24
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	4611      	mov	r1, r2
 8004076:	4618      	mov	r0, r3
 8004078:	f000 ffa4 	bl	8004fc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800407c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800407e:	f000 fa84 	bl	800458a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004082:	f000 fddb 	bl	8004c3c <xTaskResumeAll>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d189      	bne.n	8003fa0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800408c:	4b0f      	ldr	r3, [pc, #60]	@ (80040cc <xQueueReceive+0x1c0>)
 800408e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	f3bf 8f4f 	dsb	sy
 8004098:	f3bf 8f6f 	isb	sy
 800409c:	e780      	b.n	8003fa0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800409e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040a0:	f000 fa73 	bl	800458a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80040a4:	f000 fdca 	bl	8004c3c <xTaskResumeAll>
 80040a8:	e77a      	b.n	8003fa0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80040aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040ac:	f000 fa6d 	bl	800458a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80040b0:	f000 fdc4 	bl	8004c3c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040b6:	f000 faba 	bl	800462e <prvIsQueueEmpty>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f43f af6f 	beq.w	8003fa0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80040c2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3730      	adds	r7, #48	@ 0x30
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	e000ed04 	.word	0xe000ed04

080040d0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b08e      	sub	sp, #56	@ 0x38
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80040da:	2300      	movs	r3, #0
 80040dc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80040e2:	2300      	movs	r3, #0
 80040e4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80040e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10b      	bne.n	8004104 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80040ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f0:	f383 8811 	msr	BASEPRI, r3
 80040f4:	f3bf 8f6f 	isb	sy
 80040f8:	f3bf 8f4f 	dsb	sy
 80040fc:	623b      	str	r3, [r7, #32]
}
 80040fe:	bf00      	nop
 8004100:	bf00      	nop
 8004102:	e7fd      	b.n	8004100 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00b      	beq.n	8004124 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800410c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004110:	f383 8811 	msr	BASEPRI, r3
 8004114:	f3bf 8f6f 	isb	sy
 8004118:	f3bf 8f4f 	dsb	sy
 800411c:	61fb      	str	r3, [r7, #28]
}
 800411e:	bf00      	nop
 8004120:	bf00      	nop
 8004122:	e7fd      	b.n	8004120 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004124:	f001 f960 	bl	80053e8 <xTaskGetSchedulerState>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d102      	bne.n	8004134 <xQueueSemaphoreTake+0x64>
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <xQueueSemaphoreTake+0x68>
 8004134:	2301      	movs	r3, #1
 8004136:	e000      	b.n	800413a <xQueueSemaphoreTake+0x6a>
 8004138:	2300      	movs	r3, #0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10b      	bne.n	8004156 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800413e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004142:	f383 8811 	msr	BASEPRI, r3
 8004146:	f3bf 8f6f 	isb	sy
 800414a:	f3bf 8f4f 	dsb	sy
 800414e:	61bb      	str	r3, [r7, #24]
}
 8004150:	bf00      	nop
 8004152:	bf00      	nop
 8004154:	e7fd      	b.n	8004152 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004156:	f001 ff71 	bl	800603c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800415a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800415c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800415e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004162:	2b00      	cmp	r3, #0
 8004164:	d024      	beq.n	80041b0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004168:	1e5a      	subs	r2, r3, #1
 800416a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800416c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800416e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d104      	bne.n	8004180 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004176:	f001 fab1 	bl	80056dc <pvTaskIncrementMutexHeldCount>
 800417a:	4602      	mov	r2, r0
 800417c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800417e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00f      	beq.n	80041a8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800418a:	3310      	adds	r3, #16
 800418c:	4618      	mov	r0, r3
 800418e:	f000 ff6b 	bl	8005068 <xTaskRemoveFromEventList>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d007      	beq.n	80041a8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004198:	4b54      	ldr	r3, [pc, #336]	@ (80042ec <xQueueSemaphoreTake+0x21c>)
 800419a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800419e:	601a      	str	r2, [r3, #0]
 80041a0:	f3bf 8f4f 	dsb	sy
 80041a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80041a8:	f001 ff78 	bl	800609c <vPortExitCritical>
				return pdPASS;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e098      	b.n	80042e2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d112      	bne.n	80041dc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80041b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00b      	beq.n	80041d4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80041bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041c0:	f383 8811 	msr	BASEPRI, r3
 80041c4:	f3bf 8f6f 	isb	sy
 80041c8:	f3bf 8f4f 	dsb	sy
 80041cc:	617b      	str	r3, [r7, #20]
}
 80041ce:	bf00      	nop
 80041d0:	bf00      	nop
 80041d2:	e7fd      	b.n	80041d0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80041d4:	f001 ff62 	bl	800609c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80041d8:	2300      	movs	r3, #0
 80041da:	e082      	b.n	80042e2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80041dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d106      	bne.n	80041f0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80041e2:	f107 030c 	add.w	r3, r7, #12
 80041e6:	4618      	mov	r0, r3
 80041e8:	f000 ffa2 	bl	8005130 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80041ec:	2301      	movs	r3, #1
 80041ee:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80041f0:	f001 ff54 	bl	800609c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80041f4:	f000 fd14 	bl	8004c20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80041f8:	f001 ff20 	bl	800603c <vPortEnterCritical>
 80041fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004202:	b25b      	sxtb	r3, r3
 8004204:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004208:	d103      	bne.n	8004212 <xQueueSemaphoreTake+0x142>
 800420a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004214:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004218:	b25b      	sxtb	r3, r3
 800421a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800421e:	d103      	bne.n	8004228 <xQueueSemaphoreTake+0x158>
 8004220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004222:	2200      	movs	r2, #0
 8004224:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004228:	f001 ff38 	bl	800609c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800422c:	463a      	mov	r2, r7
 800422e:	f107 030c 	add.w	r3, r7, #12
 8004232:	4611      	mov	r1, r2
 8004234:	4618      	mov	r0, r3
 8004236:	f000 ff91 	bl	800515c <xTaskCheckForTimeOut>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d132      	bne.n	80042a6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004240:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004242:	f000 f9f4 	bl	800462e <prvIsQueueEmpty>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d026      	beq.n	800429a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800424c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d109      	bne.n	8004268 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004254:	f001 fef2 	bl	800603c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	4618      	mov	r0, r3
 800425e:	f001 f8e1 	bl	8005424 <xTaskPriorityInherit>
 8004262:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004264:	f001 ff1a 	bl	800609c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800426a:	3324      	adds	r3, #36	@ 0x24
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	4611      	mov	r1, r2
 8004270:	4618      	mov	r0, r3
 8004272:	f000 fea7 	bl	8004fc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004276:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004278:	f000 f987 	bl	800458a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800427c:	f000 fcde 	bl	8004c3c <xTaskResumeAll>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	f47f af67 	bne.w	8004156 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004288:	4b18      	ldr	r3, [pc, #96]	@ (80042ec <xQueueSemaphoreTake+0x21c>)
 800428a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800428e:	601a      	str	r2, [r3, #0]
 8004290:	f3bf 8f4f 	dsb	sy
 8004294:	f3bf 8f6f 	isb	sy
 8004298:	e75d      	b.n	8004156 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800429a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800429c:	f000 f975 	bl	800458a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80042a0:	f000 fccc 	bl	8004c3c <xTaskResumeAll>
 80042a4:	e757      	b.n	8004156 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80042a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80042a8:	f000 f96f 	bl	800458a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80042ac:	f000 fcc6 	bl	8004c3c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80042b2:	f000 f9bc 	bl	800462e <prvIsQueueEmpty>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f43f af4c 	beq.w	8004156 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80042be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00d      	beq.n	80042e0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80042c4:	f001 feba 	bl	800603c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80042c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80042ca:	f000 f8b7 	bl	800443c <prvGetDisinheritPriorityAfterTimeout>
 80042ce:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80042d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042d6:	4618      	mov	r0, r3
 80042d8:	f001 f97c 	bl	80055d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80042dc:	f001 fede 	bl	800609c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80042e0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3738      	adds	r7, #56	@ 0x38
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	e000ed04 	.word	0xe000ed04

080042f0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b08e      	sub	sp, #56	@ 0x38
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10b      	bne.n	800431e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800430a:	f383 8811 	msr	BASEPRI, r3
 800430e:	f3bf 8f6f 	isb	sy
 8004312:	f3bf 8f4f 	dsb	sy
 8004316:	623b      	str	r3, [r7, #32]
}
 8004318:	bf00      	nop
 800431a:	bf00      	nop
 800431c:	e7fd      	b.n	800431a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d103      	bne.n	800432c <xQueueReceiveFromISR+0x3c>
 8004324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <xQueueReceiveFromISR+0x40>
 800432c:	2301      	movs	r3, #1
 800432e:	e000      	b.n	8004332 <xQueueReceiveFromISR+0x42>
 8004330:	2300      	movs	r3, #0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10b      	bne.n	800434e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800433a:	f383 8811 	msr	BASEPRI, r3
 800433e:	f3bf 8f6f 	isb	sy
 8004342:	f3bf 8f4f 	dsb	sy
 8004346:	61fb      	str	r3, [r7, #28]
}
 8004348:	bf00      	nop
 800434a:	bf00      	nop
 800434c:	e7fd      	b.n	800434a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800434e:	f001 ff37 	bl	80061c0 <vPortValidateInterruptPriority>
	__asm volatile
 8004352:	f3ef 8211 	mrs	r2, BASEPRI
 8004356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800435a:	f383 8811 	msr	BASEPRI, r3
 800435e:	f3bf 8f6f 	isb	sy
 8004362:	f3bf 8f4f 	dsb	sy
 8004366:	61ba      	str	r2, [r7, #24]
 8004368:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800436a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800436c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800436e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004372:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004376:	2b00      	cmp	r3, #0
 8004378:	d02f      	beq.n	80043da <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800437a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004380:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004384:	68b9      	ldr	r1, [r7, #8]
 8004386:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004388:	f000 f8d9 	bl	800453e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800438c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800438e:	1e5a      	subs	r2, r3, #1
 8004390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004392:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004394:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004398:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800439c:	d112      	bne.n	80043c4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800439e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d016      	beq.n	80043d4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80043a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a8:	3310      	adds	r3, #16
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 fe5c 	bl	8005068 <xTaskRemoveFromEventList>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00e      	beq.n	80043d4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00b      	beq.n	80043d4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	601a      	str	r2, [r3, #0]
 80043c2:	e007      	b.n	80043d4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80043c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043c8:	3301      	adds	r3, #1
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	b25a      	sxtb	r2, r3
 80043ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80043d4:	2301      	movs	r3, #1
 80043d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80043d8:	e001      	b.n	80043de <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80043da:	2300      	movs	r3, #0
 80043dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80043de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043e0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	f383 8811 	msr	BASEPRI, r3
}
 80043e8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80043ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3738      	adds	r7, #56	@ 0x38
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10b      	bne.n	800441e <vQueueDelete+0x2a>
	__asm volatile
 8004406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800440a:	f383 8811 	msr	BASEPRI, r3
 800440e:	f3bf 8f6f 	isb	sy
 8004412:	f3bf 8f4f 	dsb	sy
 8004416:	60bb      	str	r3, [r7, #8]
}
 8004418:	bf00      	nop
 800441a:	bf00      	nop
 800441c:	e7fd      	b.n	800441a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800441e:	68f8      	ldr	r0, [r7, #12]
 8004420:	f000 f95c 	bl	80046dc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800442a:	2b00      	cmp	r3, #0
 800442c:	d102      	bne.n	8004434 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800442e:	68f8      	ldr	r0, [r7, #12]
 8004430:	f001 ffd4 	bl	80063dc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8004434:	bf00      	nop
 8004436:	3710      	adds	r7, #16
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004448:	2b00      	cmp	r3, #0
 800444a:	d006      	beq.n	800445a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8004456:	60fb      	str	r3, [r7, #12]
 8004458:	e001      	b.n	800445e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800445a:	2300      	movs	r3, #0
 800445c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800445e:	68fb      	ldr	r3, [r7, #12]
	}
 8004460:	4618      	mov	r0, r3
 8004462:	3714      	adds	r7, #20
 8004464:	46bd      	mov	sp, r7
 8004466:	bc80      	pop	{r7}
 8004468:	4770      	bx	lr

0800446a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b086      	sub	sp, #24
 800446e:	af00      	add	r7, sp, #0
 8004470:	60f8      	str	r0, [r7, #12]
 8004472:	60b9      	str	r1, [r7, #8]
 8004474:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004476:	2300      	movs	r3, #0
 8004478:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800447e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004484:	2b00      	cmp	r3, #0
 8004486:	d10d      	bne.n	80044a4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d14d      	bne.n	800452c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	4618      	mov	r0, r3
 8004496:	f001 f82d 	bl	80054f4 <xTaskPriorityDisinherit>
 800449a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	609a      	str	r2, [r3, #8]
 80044a2:	e043      	b.n	800452c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d119      	bne.n	80044de <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6858      	ldr	r0, [r3, #4]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b2:	461a      	mov	r2, r3
 80044b4:	68b9      	ldr	r1, [r7, #8]
 80044b6:	f002 f8db 	bl	8006670 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c2:	441a      	add	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d32b      	bcc.n	800452c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	605a      	str	r2, [r3, #4]
 80044dc:	e026      	b.n	800452c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	68d8      	ldr	r0, [r3, #12]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e6:	461a      	mov	r2, r3
 80044e8:	68b9      	ldr	r1, [r7, #8]
 80044ea:	f002 f8c1 	bl	8006670 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f6:	425b      	negs	r3, r3
 80044f8:	441a      	add	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	68da      	ldr	r2, [r3, #12]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	429a      	cmp	r2, r3
 8004508:	d207      	bcs.n	800451a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	689a      	ldr	r2, [r3, #8]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004512:	425b      	negs	r3, r3
 8004514:	441a      	add	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2b02      	cmp	r3, #2
 800451e:	d105      	bne.n	800452c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d002      	beq.n	800452c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	3b01      	subs	r3, #1
 800452a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	1c5a      	adds	r2, r3, #1
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004534:	697b      	ldr	r3, [r7, #20]
}
 8004536:	4618      	mov	r0, r3
 8004538:	3718      	adds	r7, #24
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}

0800453e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800453e:	b580      	push	{r7, lr}
 8004540:	b082      	sub	sp, #8
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
 8004546:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454c:	2b00      	cmp	r3, #0
 800454e:	d018      	beq.n	8004582 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68da      	ldr	r2, [r3, #12]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004558:	441a      	add	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68da      	ldr	r2, [r3, #12]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	429a      	cmp	r2, r3
 8004568:	d303      	bcc.n	8004572 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68d9      	ldr	r1, [r3, #12]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457a:	461a      	mov	r2, r3
 800457c:	6838      	ldr	r0, [r7, #0]
 800457e:	f002 f877 	bl	8006670 <memcpy>
	}
}
 8004582:	bf00      	nop
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b084      	sub	sp, #16
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004592:	f001 fd53 	bl	800603c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800459c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800459e:	e011      	b.n	80045c4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d012      	beq.n	80045ce <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	3324      	adds	r3, #36	@ 0x24
 80045ac:	4618      	mov	r0, r3
 80045ae:	f000 fd5b 	bl	8005068 <xTaskRemoveFromEventList>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d001      	beq.n	80045bc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80045b8:	f000 fe34 	bl	8005224 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
 80045be:	3b01      	subs	r3, #1
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80045c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	dce9      	bgt.n	80045a0 <prvUnlockQueue+0x16>
 80045cc:	e000      	b.n	80045d0 <prvUnlockQueue+0x46>
					break;
 80045ce:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	22ff      	movs	r2, #255	@ 0xff
 80045d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80045d8:	f001 fd60 	bl	800609c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80045dc:	f001 fd2e 	bl	800603c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045e6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80045e8:	e011      	b.n	800460e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d012      	beq.n	8004618 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	3310      	adds	r3, #16
 80045f6:	4618      	mov	r0, r3
 80045f8:	f000 fd36 	bl	8005068 <xTaskRemoveFromEventList>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004602:	f000 fe0f 	bl	8005224 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004606:	7bbb      	ldrb	r3, [r7, #14]
 8004608:	3b01      	subs	r3, #1
 800460a:	b2db      	uxtb	r3, r3
 800460c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800460e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004612:	2b00      	cmp	r3, #0
 8004614:	dce9      	bgt.n	80045ea <prvUnlockQueue+0x60>
 8004616:	e000      	b.n	800461a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004618:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	22ff      	movs	r2, #255	@ 0xff
 800461e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004622:	f001 fd3b 	bl	800609c <vPortExitCritical>
}
 8004626:	bf00      	nop
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b084      	sub	sp, #16
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004636:	f001 fd01 	bl	800603c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463e:	2b00      	cmp	r3, #0
 8004640:	d102      	bne.n	8004648 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004642:	2301      	movs	r3, #1
 8004644:	60fb      	str	r3, [r7, #12]
 8004646:	e001      	b.n	800464c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004648:	2300      	movs	r3, #0
 800464a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800464c:	f001 fd26 	bl	800609c <vPortExitCritical>

	return xReturn;
 8004650:	68fb      	ldr	r3, [r7, #12]
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b084      	sub	sp, #16
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004662:	f001 fceb 	bl	800603c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800466e:	429a      	cmp	r2, r3
 8004670:	d102      	bne.n	8004678 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004672:	2301      	movs	r3, #1
 8004674:	60fb      	str	r3, [r7, #12]
 8004676:	e001      	b.n	800467c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004678:	2300      	movs	r3, #0
 800467a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800467c:	f001 fd0e 	bl	800609c <vPortExitCritical>

	return xReturn;
 8004680:	68fb      	ldr	r3, [r7, #12]
}
 8004682:	4618      	mov	r0, r3
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
	...

0800468c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004696:	2300      	movs	r3, #0
 8004698:	60fb      	str	r3, [r7, #12]
 800469a:	e014      	b.n	80046c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800469c:	4a0e      	ldr	r2, [pc, #56]	@ (80046d8 <vQueueAddToRegistry+0x4c>)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10b      	bne.n	80046c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80046a8:	490b      	ldr	r1, [pc, #44]	@ (80046d8 <vQueueAddToRegistry+0x4c>)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	683a      	ldr	r2, [r7, #0]
 80046ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80046b2:	4a09      	ldr	r2, [pc, #36]	@ (80046d8 <vQueueAddToRegistry+0x4c>)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	00db      	lsls	r3, r3, #3
 80046b8:	4413      	add	r3, r2
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80046be:	e006      	b.n	80046ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	3301      	adds	r3, #1
 80046c4:	60fb      	str	r3, [r7, #12]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2b07      	cmp	r3, #7
 80046ca:	d9e7      	bls.n	800469c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80046cc:	bf00      	nop
 80046ce:	bf00      	nop
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr
 80046d8:	200007f0 	.word	0x200007f0

080046dc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046e4:	2300      	movs	r3, #0
 80046e6:	60fb      	str	r3, [r7, #12]
 80046e8:	e016      	b.n	8004718 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80046ea:	4a10      	ldr	r2, [pc, #64]	@ (800472c <vQueueUnregisterQueue+0x50>)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	4413      	add	r3, r2
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d10b      	bne.n	8004712 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80046fa:	4a0c      	ldr	r2, [pc, #48]	@ (800472c <vQueueUnregisterQueue+0x50>)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2100      	movs	r1, #0
 8004700:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004704:	4a09      	ldr	r2, [pc, #36]	@ (800472c <vQueueUnregisterQueue+0x50>)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	00db      	lsls	r3, r3, #3
 800470a:	4413      	add	r3, r2
 800470c:	2200      	movs	r2, #0
 800470e:	605a      	str	r2, [r3, #4]
				break;
 8004710:	e006      	b.n	8004720 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	3301      	adds	r3, #1
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2b07      	cmp	r3, #7
 800471c:	d9e5      	bls.n	80046ea <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800471e:	bf00      	nop
 8004720:	bf00      	nop
 8004722:	3714      	adds	r7, #20
 8004724:	46bd      	mov	sp, r7
 8004726:	bc80      	pop	{r7}
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	200007f0 	.word	0x200007f0

08004730 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0
 8004736:	60f8      	str	r0, [r7, #12]
 8004738:	60b9      	str	r1, [r7, #8]
 800473a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004740:	f001 fc7c 	bl	800603c <vPortEnterCritical>
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800474a:	b25b      	sxtb	r3, r3
 800474c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004750:	d103      	bne.n	800475a <vQueueWaitForMessageRestricted+0x2a>
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004760:	b25b      	sxtb	r3, r3
 8004762:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004766:	d103      	bne.n	8004770 <vQueueWaitForMessageRestricted+0x40>
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004770:	f001 fc94 	bl	800609c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004778:	2b00      	cmp	r3, #0
 800477a:	d106      	bne.n	800478a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	3324      	adds	r3, #36	@ 0x24
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	68b9      	ldr	r1, [r7, #8]
 8004784:	4618      	mov	r0, r3
 8004786:	f000 fc43 	bl	8005010 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800478a:	6978      	ldr	r0, [r7, #20]
 800478c:	f7ff fefd 	bl	800458a <prvUnlockQueue>
	}
 8004790:	bf00      	nop
 8004792:	3718      	adds	r7, #24
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004798:	b580      	push	{r7, lr}
 800479a:	b08e      	sub	sp, #56	@ 0x38
 800479c:	af04      	add	r7, sp, #16
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	607a      	str	r2, [r7, #4]
 80047a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80047a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d10b      	bne.n	80047c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80047ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b0:	f383 8811 	msr	BASEPRI, r3
 80047b4:	f3bf 8f6f 	isb	sy
 80047b8:	f3bf 8f4f 	dsb	sy
 80047bc:	623b      	str	r3, [r7, #32]
}
 80047be:	bf00      	nop
 80047c0:	bf00      	nop
 80047c2:	e7fd      	b.n	80047c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80047c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d10b      	bne.n	80047e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80047ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ce:	f383 8811 	msr	BASEPRI, r3
 80047d2:	f3bf 8f6f 	isb	sy
 80047d6:	f3bf 8f4f 	dsb	sy
 80047da:	61fb      	str	r3, [r7, #28]
}
 80047dc:	bf00      	nop
 80047de:	bf00      	nop
 80047e0:	e7fd      	b.n	80047de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80047e2:	235c      	movs	r3, #92	@ 0x5c
 80047e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	2b5c      	cmp	r3, #92	@ 0x5c
 80047ea:	d00b      	beq.n	8004804 <xTaskCreateStatic+0x6c>
	__asm volatile
 80047ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f0:	f383 8811 	msr	BASEPRI, r3
 80047f4:	f3bf 8f6f 	isb	sy
 80047f8:	f3bf 8f4f 	dsb	sy
 80047fc:	61bb      	str	r3, [r7, #24]
}
 80047fe:	bf00      	nop
 8004800:	bf00      	nop
 8004802:	e7fd      	b.n	8004800 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004804:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004808:	2b00      	cmp	r3, #0
 800480a:	d01e      	beq.n	800484a <xTaskCreateStatic+0xb2>
 800480c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800480e:	2b00      	cmp	r3, #0
 8004810:	d01b      	beq.n	800484a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004814:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004818:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800481a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800481c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481e:	2202      	movs	r2, #2
 8004820:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004824:	2300      	movs	r3, #0
 8004826:	9303      	str	r3, [sp, #12]
 8004828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482a:	9302      	str	r3, [sp, #8]
 800482c:	f107 0314 	add.w	r3, r7, #20
 8004830:	9301      	str	r3, [sp, #4]
 8004832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004834:	9300      	str	r3, [sp, #0]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	68b9      	ldr	r1, [r7, #8]
 800483c:	68f8      	ldr	r0, [r7, #12]
 800483e:	f000 f850 	bl	80048e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004842:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004844:	f000 f8de 	bl	8004a04 <prvAddNewTaskToReadyList>
 8004848:	e001      	b.n	800484e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800484a:	2300      	movs	r3, #0
 800484c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800484e:	697b      	ldr	r3, [r7, #20]
	}
 8004850:	4618      	mov	r0, r3
 8004852:	3728      	adds	r7, #40	@ 0x28
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004858:	b580      	push	{r7, lr}
 800485a:	b08c      	sub	sp, #48	@ 0x30
 800485c:	af04      	add	r7, sp, #16
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	603b      	str	r3, [r7, #0]
 8004864:	4613      	mov	r3, r2
 8004866:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004868:	88fb      	ldrh	r3, [r7, #6]
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	4618      	mov	r0, r3
 800486e:	f001 fce7 	bl	8006240 <pvPortMalloc>
 8004872:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00e      	beq.n	8004898 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800487a:	205c      	movs	r0, #92	@ 0x5c
 800487c:	f001 fce0 	bl	8006240 <pvPortMalloc>
 8004880:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d003      	beq.n	8004890 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	631a      	str	r2, [r3, #48]	@ 0x30
 800488e:	e005      	b.n	800489c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004890:	6978      	ldr	r0, [r7, #20]
 8004892:	f001 fda3 	bl	80063dc <vPortFree>
 8004896:	e001      	b.n	800489c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004898:	2300      	movs	r3, #0
 800489a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d017      	beq.n	80048d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80048aa:	88fa      	ldrh	r2, [r7, #6]
 80048ac:	2300      	movs	r3, #0
 80048ae:	9303      	str	r3, [sp, #12]
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	9302      	str	r3, [sp, #8]
 80048b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b6:	9301      	str	r3, [sp, #4]
 80048b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	68b9      	ldr	r1, [r7, #8]
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	f000 f80e 	bl	80048e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048c6:	69f8      	ldr	r0, [r7, #28]
 80048c8:	f000 f89c 	bl	8004a04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80048cc:	2301      	movs	r3, #1
 80048ce:	61bb      	str	r3, [r7, #24]
 80048d0:	e002      	b.n	80048d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80048d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80048d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80048d8:	69bb      	ldr	r3, [r7, #24]
	}
 80048da:	4618      	mov	r0, r3
 80048dc:	3720      	adds	r7, #32
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b088      	sub	sp, #32
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	60f8      	str	r0, [r7, #12]
 80048ea:	60b9      	str	r1, [r7, #8]
 80048ec:	607a      	str	r2, [r7, #4]
 80048ee:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80048f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	461a      	mov	r2, r3
 80048fa:	21a5      	movs	r1, #165	@ 0xa5
 80048fc:	f001 fe8c 	bl	8006618 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004902:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800490a:	3b01      	subs	r3, #1
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4413      	add	r3, r2
 8004910:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	f023 0307 	bic.w	r3, r3, #7
 8004918:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	f003 0307 	and.w	r3, r3, #7
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00b      	beq.n	800493c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004928:	f383 8811 	msr	BASEPRI, r3
 800492c:	f3bf 8f6f 	isb	sy
 8004930:	f3bf 8f4f 	dsb	sy
 8004934:	617b      	str	r3, [r7, #20]
}
 8004936:	bf00      	nop
 8004938:	bf00      	nop
 800493a:	e7fd      	b.n	8004938 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d01f      	beq.n	8004982 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004942:	2300      	movs	r3, #0
 8004944:	61fb      	str	r3, [r7, #28]
 8004946:	e012      	b.n	800496e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004948:	68ba      	ldr	r2, [r7, #8]
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	4413      	add	r3, r2
 800494e:	7819      	ldrb	r1, [r3, #0]
 8004950:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	4413      	add	r3, r2
 8004956:	3334      	adds	r3, #52	@ 0x34
 8004958:	460a      	mov	r2, r1
 800495a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	4413      	add	r3, r2
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d006      	beq.n	8004976 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	3301      	adds	r3, #1
 800496c:	61fb      	str	r3, [r7, #28]
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	2b0f      	cmp	r3, #15
 8004972:	d9e9      	bls.n	8004948 <prvInitialiseNewTask+0x66>
 8004974:	e000      	b.n	8004978 <prvInitialiseNewTask+0x96>
			{
				break;
 8004976:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497a:	2200      	movs	r2, #0
 800497c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004980:	e003      	b.n	800498a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800498a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800498c:	2b37      	cmp	r3, #55	@ 0x37
 800498e:	d901      	bls.n	8004994 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004990:	2337      	movs	r3, #55	@ 0x37
 8004992:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004996:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004998:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800499a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800499e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80049a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a2:	2200      	movs	r2, #0
 80049a4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80049a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a8:	3304      	adds	r3, #4
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7fe fe39 	bl	8003622 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80049b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b2:	3318      	adds	r3, #24
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7fe fe34 	bl	8003622 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80049ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80049c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049ce:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80049d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d2:	2200      	movs	r2, #0
 80049d4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d8:	2200      	movs	r2, #0
 80049da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	68f9      	ldr	r1, [r7, #12]
 80049e2:	69b8      	ldr	r0, [r7, #24]
 80049e4:	f001 fa3a 	bl	8005e5c <pxPortInitialiseStack>
 80049e8:	4602      	mov	r2, r0
 80049ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80049ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d002      	beq.n	80049fa <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80049f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049fa:	bf00      	nop
 80049fc:	3720      	adds	r7, #32
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
	...

08004a04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004a0c:	f001 fb16 	bl	800603c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a10:	4b2d      	ldr	r3, [pc, #180]	@ (8004ac8 <prvAddNewTaskToReadyList+0xc4>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	3301      	adds	r3, #1
 8004a16:	4a2c      	ldr	r2, [pc, #176]	@ (8004ac8 <prvAddNewTaskToReadyList+0xc4>)
 8004a18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8004acc <prvAddNewTaskToReadyList+0xc8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d109      	bne.n	8004a36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004a22:	4a2a      	ldr	r2, [pc, #168]	@ (8004acc <prvAddNewTaskToReadyList+0xc8>)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a28:	4b27      	ldr	r3, [pc, #156]	@ (8004ac8 <prvAddNewTaskToReadyList+0xc4>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d110      	bne.n	8004a52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a30:	f000 fc1c 	bl	800526c <prvInitialiseTaskLists>
 8004a34:	e00d      	b.n	8004a52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a36:	4b26      	ldr	r3, [pc, #152]	@ (8004ad0 <prvAddNewTaskToReadyList+0xcc>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d109      	bne.n	8004a52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a3e:	4b23      	ldr	r3, [pc, #140]	@ (8004acc <prvAddNewTaskToReadyList+0xc8>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d802      	bhi.n	8004a52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a4c:	4a1f      	ldr	r2, [pc, #124]	@ (8004acc <prvAddNewTaskToReadyList+0xc8>)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a52:	4b20      	ldr	r3, [pc, #128]	@ (8004ad4 <prvAddNewTaskToReadyList+0xd0>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	3301      	adds	r3, #1
 8004a58:	4a1e      	ldr	r2, [pc, #120]	@ (8004ad4 <prvAddNewTaskToReadyList+0xd0>)
 8004a5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ad4 <prvAddNewTaskToReadyList+0xd0>)
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a68:	4b1b      	ldr	r3, [pc, #108]	@ (8004ad8 <prvAddNewTaskToReadyList+0xd4>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d903      	bls.n	8004a78 <prvAddNewTaskToReadyList+0x74>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a74:	4a18      	ldr	r2, [pc, #96]	@ (8004ad8 <prvAddNewTaskToReadyList+0xd4>)
 8004a76:	6013      	str	r3, [r2, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	4413      	add	r3, r2
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	4a15      	ldr	r2, [pc, #84]	@ (8004adc <prvAddNewTaskToReadyList+0xd8>)
 8004a86:	441a      	add	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	3304      	adds	r3, #4
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	4610      	mov	r0, r2
 8004a90:	f7fe fdd3 	bl	800363a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a94:	f001 fb02 	bl	800609c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004a98:	4b0d      	ldr	r3, [pc, #52]	@ (8004ad0 <prvAddNewTaskToReadyList+0xcc>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d00e      	beq.n	8004abe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8004acc <prvAddNewTaskToReadyList+0xc8>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d207      	bcs.n	8004abe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004aae:	4b0c      	ldr	r3, [pc, #48]	@ (8004ae0 <prvAddNewTaskToReadyList+0xdc>)
 8004ab0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ab4:	601a      	str	r2, [r3, #0]
 8004ab6:	f3bf 8f4f 	dsb	sy
 8004aba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004abe:	bf00      	nop
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	20000d04 	.word	0x20000d04
 8004acc:	20000830 	.word	0x20000830
 8004ad0:	20000d10 	.word	0x20000d10
 8004ad4:	20000d20 	.word	0x20000d20
 8004ad8:	20000d0c 	.word	0x20000d0c
 8004adc:	20000834 	.word	0x20000834
 8004ae0:	e000ed04 	.word	0xe000ed04

08004ae4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004aec:	2300      	movs	r3, #0
 8004aee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d018      	beq.n	8004b28 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004af6:	4b14      	ldr	r3, [pc, #80]	@ (8004b48 <vTaskDelay+0x64>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00b      	beq.n	8004b16 <vTaskDelay+0x32>
	__asm volatile
 8004afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b02:	f383 8811 	msr	BASEPRI, r3
 8004b06:	f3bf 8f6f 	isb	sy
 8004b0a:	f3bf 8f4f 	dsb	sy
 8004b0e:	60bb      	str	r3, [r7, #8]
}
 8004b10:	bf00      	nop
 8004b12:	bf00      	nop
 8004b14:	e7fd      	b.n	8004b12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004b16:	f000 f883 	bl	8004c20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 fdf1 	bl	8005704 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b22:	f000 f88b 	bl	8004c3c <xTaskResumeAll>
 8004b26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d107      	bne.n	8004b3e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004b2e:	4b07      	ldr	r3, [pc, #28]	@ (8004b4c <vTaskDelay+0x68>)
 8004b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b34:	601a      	str	r2, [r3, #0]
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b3e:	bf00      	nop
 8004b40:	3710      	adds	r7, #16
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	20000d2c 	.word	0x20000d2c
 8004b4c:	e000ed04 	.word	0xe000ed04

08004b50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b08a      	sub	sp, #40	@ 0x28
 8004b54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b56:	2300      	movs	r3, #0
 8004b58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b5e:	463a      	mov	r2, r7
 8004b60:	1d39      	adds	r1, r7, #4
 8004b62:	f107 0308 	add.w	r3, r7, #8
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7fe fd0a 	bl	8003580 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b6c:	6839      	ldr	r1, [r7, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	9202      	str	r2, [sp, #8]
 8004b74:	9301      	str	r3, [sp, #4]
 8004b76:	2300      	movs	r3, #0
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	460a      	mov	r2, r1
 8004b7e:	4922      	ldr	r1, [pc, #136]	@ (8004c08 <vTaskStartScheduler+0xb8>)
 8004b80:	4822      	ldr	r0, [pc, #136]	@ (8004c0c <vTaskStartScheduler+0xbc>)
 8004b82:	f7ff fe09 	bl	8004798 <xTaskCreateStatic>
 8004b86:	4603      	mov	r3, r0
 8004b88:	4a21      	ldr	r2, [pc, #132]	@ (8004c10 <vTaskStartScheduler+0xc0>)
 8004b8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004b8c:	4b20      	ldr	r3, [pc, #128]	@ (8004c10 <vTaskStartScheduler+0xc0>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d002      	beq.n	8004b9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004b94:	2301      	movs	r3, #1
 8004b96:	617b      	str	r3, [r7, #20]
 8004b98:	e001      	b.n	8004b9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d102      	bne.n	8004baa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004ba4:	f000 fe02 	bl	80057ac <xTimerCreateTimerTask>
 8004ba8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d116      	bne.n	8004bde <vTaskStartScheduler+0x8e>
	__asm volatile
 8004bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bb4:	f383 8811 	msr	BASEPRI, r3
 8004bb8:	f3bf 8f6f 	isb	sy
 8004bbc:	f3bf 8f4f 	dsb	sy
 8004bc0:	613b      	str	r3, [r7, #16]
}
 8004bc2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004bc4:	4b13      	ldr	r3, [pc, #76]	@ (8004c14 <vTaskStartScheduler+0xc4>)
 8004bc6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004bca:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004bcc:	4b12      	ldr	r3, [pc, #72]	@ (8004c18 <vTaskStartScheduler+0xc8>)
 8004bce:	2201      	movs	r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004bd2:	4b12      	ldr	r3, [pc, #72]	@ (8004c1c <vTaskStartScheduler+0xcc>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004bd8:	f001 f9be 	bl	8005f58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004bdc:	e00f      	b.n	8004bfe <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004be4:	d10b      	bne.n	8004bfe <vTaskStartScheduler+0xae>
	__asm volatile
 8004be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bea:	f383 8811 	msr	BASEPRI, r3
 8004bee:	f3bf 8f6f 	isb	sy
 8004bf2:	f3bf 8f4f 	dsb	sy
 8004bf6:	60fb      	str	r3, [r7, #12]
}
 8004bf8:	bf00      	nop
 8004bfa:	bf00      	nop
 8004bfc:	e7fd      	b.n	8004bfa <vTaskStartScheduler+0xaa>
}
 8004bfe:	bf00      	nop
 8004c00:	3718      	adds	r7, #24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	08006748 	.word	0x08006748
 8004c0c:	0800523d 	.word	0x0800523d
 8004c10:	20000d28 	.word	0x20000d28
 8004c14:	20000d24 	.word	0x20000d24
 8004c18:	20000d10 	.word	0x20000d10
 8004c1c:	20000d08 	.word	0x20000d08

08004c20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c20:	b480      	push	{r7}
 8004c22:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004c24:	4b04      	ldr	r3, [pc, #16]	@ (8004c38 <vTaskSuspendAll+0x18>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	3301      	adds	r3, #1
 8004c2a:	4a03      	ldr	r2, [pc, #12]	@ (8004c38 <vTaskSuspendAll+0x18>)
 8004c2c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004c2e:	bf00      	nop
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bc80      	pop	{r7}
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	20000d2c 	.word	0x20000d2c

08004c3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c42:	2300      	movs	r3, #0
 8004c44:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c46:	2300      	movs	r3, #0
 8004c48:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c4a:	4b42      	ldr	r3, [pc, #264]	@ (8004d54 <xTaskResumeAll+0x118>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10b      	bne.n	8004c6a <xTaskResumeAll+0x2e>
	__asm volatile
 8004c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c56:	f383 8811 	msr	BASEPRI, r3
 8004c5a:	f3bf 8f6f 	isb	sy
 8004c5e:	f3bf 8f4f 	dsb	sy
 8004c62:	603b      	str	r3, [r7, #0]
}
 8004c64:	bf00      	nop
 8004c66:	bf00      	nop
 8004c68:	e7fd      	b.n	8004c66 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c6a:	f001 f9e7 	bl	800603c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004c6e:	4b39      	ldr	r3, [pc, #228]	@ (8004d54 <xTaskResumeAll+0x118>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	3b01      	subs	r3, #1
 8004c74:	4a37      	ldr	r2, [pc, #220]	@ (8004d54 <xTaskResumeAll+0x118>)
 8004c76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c78:	4b36      	ldr	r3, [pc, #216]	@ (8004d54 <xTaskResumeAll+0x118>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d162      	bne.n	8004d46 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004c80:	4b35      	ldr	r3, [pc, #212]	@ (8004d58 <xTaskResumeAll+0x11c>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d05e      	beq.n	8004d46 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c88:	e02f      	b.n	8004cea <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c8a:	4b34      	ldr	r3, [pc, #208]	@ (8004d5c <xTaskResumeAll+0x120>)
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	3318      	adds	r3, #24
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7fe fd2a 	bl	80036f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	3304      	adds	r3, #4
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7fe fd25 	bl	80036f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004caa:	4b2d      	ldr	r3, [pc, #180]	@ (8004d60 <xTaskResumeAll+0x124>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d903      	bls.n	8004cba <xTaskResumeAll+0x7e>
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb6:	4a2a      	ldr	r2, [pc, #168]	@ (8004d60 <xTaskResumeAll+0x124>)
 8004cb8:	6013      	str	r3, [r2, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	4413      	add	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	4a27      	ldr	r2, [pc, #156]	@ (8004d64 <xTaskResumeAll+0x128>)
 8004cc8:	441a      	add	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	3304      	adds	r3, #4
 8004cce:	4619      	mov	r1, r3
 8004cd0:	4610      	mov	r0, r2
 8004cd2:	f7fe fcb2 	bl	800363a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cda:	4b23      	ldr	r3, [pc, #140]	@ (8004d68 <xTaskResumeAll+0x12c>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d302      	bcc.n	8004cea <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004ce4:	4b21      	ldr	r3, [pc, #132]	@ (8004d6c <xTaskResumeAll+0x130>)
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cea:	4b1c      	ldr	r3, [pc, #112]	@ (8004d5c <xTaskResumeAll+0x120>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1cb      	bne.n	8004c8a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d001      	beq.n	8004cfc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004cf8:	f000 fb56 	bl	80053a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004cfc:	4b1c      	ldr	r3, [pc, #112]	@ (8004d70 <xTaskResumeAll+0x134>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d010      	beq.n	8004d2a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d08:	f000 f844 	bl	8004d94 <xTaskIncrementTick>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004d12:	4b16      	ldr	r3, [pc, #88]	@ (8004d6c <xTaskResumeAll+0x130>)
 8004d14:	2201      	movs	r2, #1
 8004d16:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1f1      	bne.n	8004d08 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004d24:	4b12      	ldr	r3, [pc, #72]	@ (8004d70 <xTaskResumeAll+0x134>)
 8004d26:	2200      	movs	r2, #0
 8004d28:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d2a:	4b10      	ldr	r3, [pc, #64]	@ (8004d6c <xTaskResumeAll+0x130>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d009      	beq.n	8004d46 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d32:	2301      	movs	r3, #1
 8004d34:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004d36:	4b0f      	ldr	r3, [pc, #60]	@ (8004d74 <xTaskResumeAll+0x138>)
 8004d38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d3c:	601a      	str	r2, [r3, #0]
 8004d3e:	f3bf 8f4f 	dsb	sy
 8004d42:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d46:	f001 f9a9 	bl	800609c <vPortExitCritical>

	return xAlreadyYielded;
 8004d4a:	68bb      	ldr	r3, [r7, #8]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3710      	adds	r7, #16
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	20000d2c 	.word	0x20000d2c
 8004d58:	20000d04 	.word	0x20000d04
 8004d5c:	20000cc4 	.word	0x20000cc4
 8004d60:	20000d0c 	.word	0x20000d0c
 8004d64:	20000834 	.word	0x20000834
 8004d68:	20000830 	.word	0x20000830
 8004d6c:	20000d18 	.word	0x20000d18
 8004d70:	20000d14 	.word	0x20000d14
 8004d74:	e000ed04 	.word	0xe000ed04

08004d78 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004d7e:	4b04      	ldr	r3, [pc, #16]	@ (8004d90 <xTaskGetTickCount+0x18>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004d84:	687b      	ldr	r3, [r7, #4]
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bc80      	pop	{r7}
 8004d8e:	4770      	bx	lr
 8004d90:	20000d08 	.word	0x20000d08

08004d94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d9e:	4b4f      	ldr	r3, [pc, #316]	@ (8004edc <xTaskIncrementTick+0x148>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	f040 8090 	bne.w	8004ec8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004da8:	4b4d      	ldr	r3, [pc, #308]	@ (8004ee0 <xTaskIncrementTick+0x14c>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	3301      	adds	r3, #1
 8004dae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004db0:	4a4b      	ldr	r2, [pc, #300]	@ (8004ee0 <xTaskIncrementTick+0x14c>)
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d121      	bne.n	8004e00 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004dbc:	4b49      	ldr	r3, [pc, #292]	@ (8004ee4 <xTaskIncrementTick+0x150>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00b      	beq.n	8004dde <xTaskIncrementTick+0x4a>
	__asm volatile
 8004dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dca:	f383 8811 	msr	BASEPRI, r3
 8004dce:	f3bf 8f6f 	isb	sy
 8004dd2:	f3bf 8f4f 	dsb	sy
 8004dd6:	603b      	str	r3, [r7, #0]
}
 8004dd8:	bf00      	nop
 8004dda:	bf00      	nop
 8004ddc:	e7fd      	b.n	8004dda <xTaskIncrementTick+0x46>
 8004dde:	4b41      	ldr	r3, [pc, #260]	@ (8004ee4 <xTaskIncrementTick+0x150>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	4b40      	ldr	r3, [pc, #256]	@ (8004ee8 <xTaskIncrementTick+0x154>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a3e      	ldr	r2, [pc, #248]	@ (8004ee4 <xTaskIncrementTick+0x150>)
 8004dea:	6013      	str	r3, [r2, #0]
 8004dec:	4a3e      	ldr	r2, [pc, #248]	@ (8004ee8 <xTaskIncrementTick+0x154>)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6013      	str	r3, [r2, #0]
 8004df2:	4b3e      	ldr	r3, [pc, #248]	@ (8004eec <xTaskIncrementTick+0x158>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	3301      	adds	r3, #1
 8004df8:	4a3c      	ldr	r2, [pc, #240]	@ (8004eec <xTaskIncrementTick+0x158>)
 8004dfa:	6013      	str	r3, [r2, #0]
 8004dfc:	f000 fad4 	bl	80053a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004e00:	4b3b      	ldr	r3, [pc, #236]	@ (8004ef0 <xTaskIncrementTick+0x15c>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d349      	bcc.n	8004e9e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e0a:	4b36      	ldr	r3, [pc, #216]	@ (8004ee4 <xTaskIncrementTick+0x150>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d104      	bne.n	8004e1e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e14:	4b36      	ldr	r3, [pc, #216]	@ (8004ef0 <xTaskIncrementTick+0x15c>)
 8004e16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e1a:	601a      	str	r2, [r3, #0]
					break;
 8004e1c:	e03f      	b.n	8004e9e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e1e:	4b31      	ldr	r3, [pc, #196]	@ (8004ee4 <xTaskIncrementTick+0x150>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e2e:	693a      	ldr	r2, [r7, #16]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d203      	bcs.n	8004e3e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004e36:	4a2e      	ldr	r2, [pc, #184]	@ (8004ef0 <xTaskIncrementTick+0x15c>)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004e3c:	e02f      	b.n	8004e9e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	3304      	adds	r3, #4
 8004e42:	4618      	mov	r0, r3
 8004e44:	f7fe fc54 	bl	80036f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d004      	beq.n	8004e5a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	3318      	adds	r3, #24
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7fe fc4b 	bl	80036f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e5e:	4b25      	ldr	r3, [pc, #148]	@ (8004ef4 <xTaskIncrementTick+0x160>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d903      	bls.n	8004e6e <xTaskIncrementTick+0xda>
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e6a:	4a22      	ldr	r2, [pc, #136]	@ (8004ef4 <xTaskIncrementTick+0x160>)
 8004e6c:	6013      	str	r3, [r2, #0]
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e72:	4613      	mov	r3, r2
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	4413      	add	r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4a1f      	ldr	r2, [pc, #124]	@ (8004ef8 <xTaskIncrementTick+0x164>)
 8004e7c:	441a      	add	r2, r3
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	3304      	adds	r3, #4
 8004e82:	4619      	mov	r1, r3
 8004e84:	4610      	mov	r0, r2
 8004e86:	f7fe fbd8 	bl	800363a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e8e:	4b1b      	ldr	r3, [pc, #108]	@ (8004efc <xTaskIncrementTick+0x168>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d3b8      	bcc.n	8004e0a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e9c:	e7b5      	b.n	8004e0a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004e9e:	4b17      	ldr	r3, [pc, #92]	@ (8004efc <xTaskIncrementTick+0x168>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ea4:	4914      	ldr	r1, [pc, #80]	@ (8004ef8 <xTaskIncrementTick+0x164>)
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	4413      	add	r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	440b      	add	r3, r1
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d901      	bls.n	8004eba <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004eba:	4b11      	ldr	r3, [pc, #68]	@ (8004f00 <xTaskIncrementTick+0x16c>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d007      	beq.n	8004ed2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	617b      	str	r3, [r7, #20]
 8004ec6:	e004      	b.n	8004ed2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8004f04 <xTaskIncrementTick+0x170>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	4a0d      	ldr	r2, [pc, #52]	@ (8004f04 <xTaskIncrementTick+0x170>)
 8004ed0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004ed2:	697b      	ldr	r3, [r7, #20]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3718      	adds	r7, #24
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	20000d2c 	.word	0x20000d2c
 8004ee0:	20000d08 	.word	0x20000d08
 8004ee4:	20000cbc 	.word	0x20000cbc
 8004ee8:	20000cc0 	.word	0x20000cc0
 8004eec:	20000d1c 	.word	0x20000d1c
 8004ef0:	20000d24 	.word	0x20000d24
 8004ef4:	20000d0c 	.word	0x20000d0c
 8004ef8:	20000834 	.word	0x20000834
 8004efc:	20000830 	.word	0x20000830
 8004f00:	20000d18 	.word	0x20000d18
 8004f04:	20000d14 	.word	0x20000d14

08004f08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004f0e:	4b28      	ldr	r3, [pc, #160]	@ (8004fb0 <vTaskSwitchContext+0xa8>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d003      	beq.n	8004f1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004f16:	4b27      	ldr	r3, [pc, #156]	@ (8004fb4 <vTaskSwitchContext+0xac>)
 8004f18:	2201      	movs	r2, #1
 8004f1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004f1c:	e042      	b.n	8004fa4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8004f1e:	4b25      	ldr	r3, [pc, #148]	@ (8004fb4 <vTaskSwitchContext+0xac>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f24:	4b24      	ldr	r3, [pc, #144]	@ (8004fb8 <vTaskSwitchContext+0xb0>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	60fb      	str	r3, [r7, #12]
 8004f2a:	e011      	b.n	8004f50 <vTaskSwitchContext+0x48>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d10b      	bne.n	8004f4a <vTaskSwitchContext+0x42>
	__asm volatile
 8004f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f36:	f383 8811 	msr	BASEPRI, r3
 8004f3a:	f3bf 8f6f 	isb	sy
 8004f3e:	f3bf 8f4f 	dsb	sy
 8004f42:	607b      	str	r3, [r7, #4]
}
 8004f44:	bf00      	nop
 8004f46:	bf00      	nop
 8004f48:	e7fd      	b.n	8004f46 <vTaskSwitchContext+0x3e>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	60fb      	str	r3, [r7, #12]
 8004f50:	491a      	ldr	r1, [pc, #104]	@ (8004fbc <vTaskSwitchContext+0xb4>)
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	4613      	mov	r3, r2
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	4413      	add	r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	440b      	add	r3, r1
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0e3      	beq.n	8004f2c <vTaskSwitchContext+0x24>
 8004f64:	68fa      	ldr	r2, [r7, #12]
 8004f66:	4613      	mov	r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	4413      	add	r3, r2
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	4a13      	ldr	r2, [pc, #76]	@ (8004fbc <vTaskSwitchContext+0xb4>)
 8004f70:	4413      	add	r3, r2
 8004f72:	60bb      	str	r3, [r7, #8]
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	605a      	str	r2, [r3, #4]
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	685a      	ldr	r2, [r3, #4]
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	3308      	adds	r3, #8
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d104      	bne.n	8004f94 <vTaskSwitchContext+0x8c>
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	685a      	ldr	r2, [r3, #4]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	605a      	str	r2, [r3, #4]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	4a09      	ldr	r2, [pc, #36]	@ (8004fc0 <vTaskSwitchContext+0xb8>)
 8004f9c:	6013      	str	r3, [r2, #0]
 8004f9e:	4a06      	ldr	r2, [pc, #24]	@ (8004fb8 <vTaskSwitchContext+0xb0>)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6013      	str	r3, [r2, #0]
}
 8004fa4:	bf00      	nop
 8004fa6:	3714      	adds	r7, #20
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bc80      	pop	{r7}
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	20000d2c 	.word	0x20000d2c
 8004fb4:	20000d18 	.word	0x20000d18
 8004fb8:	20000d0c 	.word	0x20000d0c
 8004fbc:	20000834 	.word	0x20000834
 8004fc0:	20000830 	.word	0x20000830

08004fc4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10b      	bne.n	8004fec <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd8:	f383 8811 	msr	BASEPRI, r3
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	60fb      	str	r3, [r7, #12]
}
 8004fe6:	bf00      	nop
 8004fe8:	bf00      	nop
 8004fea:	e7fd      	b.n	8004fe8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004fec:	4b07      	ldr	r3, [pc, #28]	@ (800500c <vTaskPlaceOnEventList+0x48>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	3318      	adds	r3, #24
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f7fe fb43 	bl	8003680 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ffa:	2101      	movs	r1, #1
 8004ffc:	6838      	ldr	r0, [r7, #0]
 8004ffe:	f000 fb81 	bl	8005704 <prvAddCurrentTaskToDelayedList>
}
 8005002:	bf00      	nop
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	20000830 	.word	0x20000830

08005010 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10b      	bne.n	800503a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005026:	f383 8811 	msr	BASEPRI, r3
 800502a:	f3bf 8f6f 	isb	sy
 800502e:	f3bf 8f4f 	dsb	sy
 8005032:	617b      	str	r3, [r7, #20]
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop
 8005038:	e7fd      	b.n	8005036 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800503a:	4b0a      	ldr	r3, [pc, #40]	@ (8005064 <vTaskPlaceOnEventListRestricted+0x54>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	3318      	adds	r3, #24
 8005040:	4619      	mov	r1, r3
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f7fe faf9 	bl	800363a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d002      	beq.n	8005054 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800504e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005052:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005054:	6879      	ldr	r1, [r7, #4]
 8005056:	68b8      	ldr	r0, [r7, #8]
 8005058:	f000 fb54 	bl	8005704 <prvAddCurrentTaskToDelayedList>
	}
 800505c:	bf00      	nop
 800505e:	3718      	adds	r7, #24
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	20000830 	.word	0x20000830

08005068 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b086      	sub	sp, #24
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d10b      	bne.n	8005096 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800507e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005082:	f383 8811 	msr	BASEPRI, r3
 8005086:	f3bf 8f6f 	isb	sy
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	60fb      	str	r3, [r7, #12]
}
 8005090:	bf00      	nop
 8005092:	bf00      	nop
 8005094:	e7fd      	b.n	8005092 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	3318      	adds	r3, #24
 800509a:	4618      	mov	r0, r3
 800509c:	f7fe fb28 	bl	80036f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005118 <xTaskRemoveFromEventList+0xb0>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d11d      	bne.n	80050e4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	3304      	adds	r3, #4
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7fe fb1f 	bl	80036f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050b6:	4b19      	ldr	r3, [pc, #100]	@ (800511c <xTaskRemoveFromEventList+0xb4>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d903      	bls.n	80050c6 <xTaskRemoveFromEventList+0x5e>
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c2:	4a16      	ldr	r2, [pc, #88]	@ (800511c <xTaskRemoveFromEventList+0xb4>)
 80050c4:	6013      	str	r3, [r2, #0]
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ca:	4613      	mov	r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	4413      	add	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4a13      	ldr	r2, [pc, #76]	@ (8005120 <xTaskRemoveFromEventList+0xb8>)
 80050d4:	441a      	add	r2, r3
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	3304      	adds	r3, #4
 80050da:	4619      	mov	r1, r3
 80050dc:	4610      	mov	r0, r2
 80050de:	f7fe faac 	bl	800363a <vListInsertEnd>
 80050e2:	e005      	b.n	80050f0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	3318      	adds	r3, #24
 80050e8:	4619      	mov	r1, r3
 80050ea:	480e      	ldr	r0, [pc, #56]	@ (8005124 <xTaskRemoveFromEventList+0xbc>)
 80050ec:	f7fe faa5 	bl	800363a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005128 <xTaskRemoveFromEventList+0xc0>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d905      	bls.n	800510a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80050fe:	2301      	movs	r3, #1
 8005100:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005102:	4b0a      	ldr	r3, [pc, #40]	@ (800512c <xTaskRemoveFromEventList+0xc4>)
 8005104:	2201      	movs	r2, #1
 8005106:	601a      	str	r2, [r3, #0]
 8005108:	e001      	b.n	800510e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800510a:	2300      	movs	r3, #0
 800510c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800510e:	697b      	ldr	r3, [r7, #20]
}
 8005110:	4618      	mov	r0, r3
 8005112:	3718      	adds	r7, #24
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}
 8005118:	20000d2c 	.word	0x20000d2c
 800511c:	20000d0c 	.word	0x20000d0c
 8005120:	20000834 	.word	0x20000834
 8005124:	20000cc4 	.word	0x20000cc4
 8005128:	20000830 	.word	0x20000830
 800512c:	20000d18 	.word	0x20000d18

08005130 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005138:	4b06      	ldr	r3, [pc, #24]	@ (8005154 <vTaskInternalSetTimeOutState+0x24>)
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005140:	4b05      	ldr	r3, [pc, #20]	@ (8005158 <vTaskInternalSetTimeOutState+0x28>)
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	605a      	str	r2, [r3, #4]
}
 8005148:	bf00      	nop
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	bc80      	pop	{r7}
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	20000d1c 	.word	0x20000d1c
 8005158:	20000d08 	.word	0x20000d08

0800515c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b088      	sub	sp, #32
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10b      	bne.n	8005184 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800516c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005170:	f383 8811 	msr	BASEPRI, r3
 8005174:	f3bf 8f6f 	isb	sy
 8005178:	f3bf 8f4f 	dsb	sy
 800517c:	613b      	str	r3, [r7, #16]
}
 800517e:	bf00      	nop
 8005180:	bf00      	nop
 8005182:	e7fd      	b.n	8005180 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d10b      	bne.n	80051a2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800518a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800518e:	f383 8811 	msr	BASEPRI, r3
 8005192:	f3bf 8f6f 	isb	sy
 8005196:	f3bf 8f4f 	dsb	sy
 800519a:	60fb      	str	r3, [r7, #12]
}
 800519c:	bf00      	nop
 800519e:	bf00      	nop
 80051a0:	e7fd      	b.n	800519e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80051a2:	f000 ff4b 	bl	800603c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80051a6:	4b1d      	ldr	r3, [pc, #116]	@ (800521c <xTaskCheckForTimeOut+0xc0>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	69ba      	ldr	r2, [r7, #24]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051be:	d102      	bne.n	80051c6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80051c0:	2300      	movs	r3, #0
 80051c2:	61fb      	str	r3, [r7, #28]
 80051c4:	e023      	b.n	800520e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	4b15      	ldr	r3, [pc, #84]	@ (8005220 <xTaskCheckForTimeOut+0xc4>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d007      	beq.n	80051e2 <xTaskCheckForTimeOut+0x86>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	69ba      	ldr	r2, [r7, #24]
 80051d8:	429a      	cmp	r2, r3
 80051da:	d302      	bcc.n	80051e2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80051dc:	2301      	movs	r3, #1
 80051de:	61fb      	str	r3, [r7, #28]
 80051e0:	e015      	b.n	800520e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d20b      	bcs.n	8005204 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	1ad2      	subs	r2, r2, r3
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f7ff ff99 	bl	8005130 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80051fe:	2300      	movs	r3, #0
 8005200:	61fb      	str	r3, [r7, #28]
 8005202:	e004      	b.n	800520e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	2200      	movs	r2, #0
 8005208:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800520a:	2301      	movs	r3, #1
 800520c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800520e:	f000 ff45 	bl	800609c <vPortExitCritical>

	return xReturn;
 8005212:	69fb      	ldr	r3, [r7, #28]
}
 8005214:	4618      	mov	r0, r3
 8005216:	3720      	adds	r7, #32
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	20000d08 	.word	0x20000d08
 8005220:	20000d1c 	.word	0x20000d1c

08005224 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005228:	4b03      	ldr	r3, [pc, #12]	@ (8005238 <vTaskMissedYield+0x14>)
 800522a:	2201      	movs	r2, #1
 800522c:	601a      	str	r2, [r3, #0]
}
 800522e:	bf00      	nop
 8005230:	46bd      	mov	sp, r7
 8005232:	bc80      	pop	{r7}
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	20000d18 	.word	0x20000d18

0800523c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005244:	f000 f852 	bl	80052ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005248:	4b06      	ldr	r3, [pc, #24]	@ (8005264 <prvIdleTask+0x28>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d9f9      	bls.n	8005244 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005250:	4b05      	ldr	r3, [pc, #20]	@ (8005268 <prvIdleTask+0x2c>)
 8005252:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005256:	601a      	str	r2, [r3, #0]
 8005258:	f3bf 8f4f 	dsb	sy
 800525c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005260:	e7f0      	b.n	8005244 <prvIdleTask+0x8>
 8005262:	bf00      	nop
 8005264:	20000834 	.word	0x20000834
 8005268:	e000ed04 	.word	0xe000ed04

0800526c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005272:	2300      	movs	r3, #0
 8005274:	607b      	str	r3, [r7, #4]
 8005276:	e00c      	b.n	8005292 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	4613      	mov	r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4a12      	ldr	r2, [pc, #72]	@ (80052cc <prvInitialiseTaskLists+0x60>)
 8005284:	4413      	add	r3, r2
 8005286:	4618      	mov	r0, r3
 8005288:	f7fe f9ac 	bl	80035e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3301      	adds	r3, #1
 8005290:	607b      	str	r3, [r7, #4]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b37      	cmp	r3, #55	@ 0x37
 8005296:	d9ef      	bls.n	8005278 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005298:	480d      	ldr	r0, [pc, #52]	@ (80052d0 <prvInitialiseTaskLists+0x64>)
 800529a:	f7fe f9a3 	bl	80035e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800529e:	480d      	ldr	r0, [pc, #52]	@ (80052d4 <prvInitialiseTaskLists+0x68>)
 80052a0:	f7fe f9a0 	bl	80035e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80052a4:	480c      	ldr	r0, [pc, #48]	@ (80052d8 <prvInitialiseTaskLists+0x6c>)
 80052a6:	f7fe f99d 	bl	80035e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80052aa:	480c      	ldr	r0, [pc, #48]	@ (80052dc <prvInitialiseTaskLists+0x70>)
 80052ac:	f7fe f99a 	bl	80035e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80052b0:	480b      	ldr	r0, [pc, #44]	@ (80052e0 <prvInitialiseTaskLists+0x74>)
 80052b2:	f7fe f997 	bl	80035e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80052b6:	4b0b      	ldr	r3, [pc, #44]	@ (80052e4 <prvInitialiseTaskLists+0x78>)
 80052b8:	4a05      	ldr	r2, [pc, #20]	@ (80052d0 <prvInitialiseTaskLists+0x64>)
 80052ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052bc:	4b0a      	ldr	r3, [pc, #40]	@ (80052e8 <prvInitialiseTaskLists+0x7c>)
 80052be:	4a05      	ldr	r2, [pc, #20]	@ (80052d4 <prvInitialiseTaskLists+0x68>)
 80052c0:	601a      	str	r2, [r3, #0]
}
 80052c2:	bf00      	nop
 80052c4:	3708      	adds	r7, #8
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	20000834 	.word	0x20000834
 80052d0:	20000c94 	.word	0x20000c94
 80052d4:	20000ca8 	.word	0x20000ca8
 80052d8:	20000cc4 	.word	0x20000cc4
 80052dc:	20000cd8 	.word	0x20000cd8
 80052e0:	20000cf0 	.word	0x20000cf0
 80052e4:	20000cbc 	.word	0x20000cbc
 80052e8:	20000cc0 	.word	0x20000cc0

080052ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052f2:	e019      	b.n	8005328 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80052f4:	f000 fea2 	bl	800603c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052f8:	4b10      	ldr	r3, [pc, #64]	@ (800533c <prvCheckTasksWaitingTermination+0x50>)
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	3304      	adds	r3, #4
 8005304:	4618      	mov	r0, r3
 8005306:	f7fe f9f3 	bl	80036f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800530a:	4b0d      	ldr	r3, [pc, #52]	@ (8005340 <prvCheckTasksWaitingTermination+0x54>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	3b01      	subs	r3, #1
 8005310:	4a0b      	ldr	r2, [pc, #44]	@ (8005340 <prvCheckTasksWaitingTermination+0x54>)
 8005312:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005314:	4b0b      	ldr	r3, [pc, #44]	@ (8005344 <prvCheckTasksWaitingTermination+0x58>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3b01      	subs	r3, #1
 800531a:	4a0a      	ldr	r2, [pc, #40]	@ (8005344 <prvCheckTasksWaitingTermination+0x58>)
 800531c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800531e:	f000 febd 	bl	800609c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f810 	bl	8005348 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005328:	4b06      	ldr	r3, [pc, #24]	@ (8005344 <prvCheckTasksWaitingTermination+0x58>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1e1      	bne.n	80052f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005330:	bf00      	nop
 8005332:	bf00      	nop
 8005334:	3708      	adds	r7, #8
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	20000cd8 	.word	0x20000cd8
 8005340:	20000d04 	.word	0x20000d04
 8005344:	20000cec 	.word	0x20000cec

08005348 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005356:	2b00      	cmp	r3, #0
 8005358:	d108      	bne.n	800536c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800535e:	4618      	mov	r0, r3
 8005360:	f001 f83c 	bl	80063dc <vPortFree>
				vPortFree( pxTCB );
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f001 f839 	bl	80063dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800536a:	e019      	b.n	80053a0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005372:	2b01      	cmp	r3, #1
 8005374:	d103      	bne.n	800537e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f001 f830 	bl	80063dc <vPortFree>
	}
 800537c:	e010      	b.n	80053a0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005384:	2b02      	cmp	r3, #2
 8005386:	d00b      	beq.n	80053a0 <prvDeleteTCB+0x58>
	__asm volatile
 8005388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538c:	f383 8811 	msr	BASEPRI, r3
 8005390:	f3bf 8f6f 	isb	sy
 8005394:	f3bf 8f4f 	dsb	sy
 8005398:	60fb      	str	r3, [r7, #12]
}
 800539a:	bf00      	nop
 800539c:	bf00      	nop
 800539e:	e7fd      	b.n	800539c <prvDeleteTCB+0x54>
	}
 80053a0:	bf00      	nop
 80053a2:	3710      	adds	r7, #16
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053ae:	4b0c      	ldr	r3, [pc, #48]	@ (80053e0 <prvResetNextTaskUnblockTime+0x38>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d104      	bne.n	80053c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80053b8:	4b0a      	ldr	r3, [pc, #40]	@ (80053e4 <prvResetNextTaskUnblockTime+0x3c>)
 80053ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80053be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053c0:	e008      	b.n	80053d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053c2:	4b07      	ldr	r3, [pc, #28]	@ (80053e0 <prvResetNextTaskUnblockTime+0x38>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	4a04      	ldr	r2, [pc, #16]	@ (80053e4 <prvResetNextTaskUnblockTime+0x3c>)
 80053d2:	6013      	str	r3, [r2, #0]
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	bc80      	pop	{r7}
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	20000cbc 	.word	0x20000cbc
 80053e4:	20000d24 	.word	0x20000d24

080053e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80053ee:	4b0b      	ldr	r3, [pc, #44]	@ (800541c <xTaskGetSchedulerState+0x34>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d102      	bne.n	80053fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80053f6:	2301      	movs	r3, #1
 80053f8:	607b      	str	r3, [r7, #4]
 80053fa:	e008      	b.n	800540e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053fc:	4b08      	ldr	r3, [pc, #32]	@ (8005420 <xTaskGetSchedulerState+0x38>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d102      	bne.n	800540a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005404:	2302      	movs	r3, #2
 8005406:	607b      	str	r3, [r7, #4]
 8005408:	e001      	b.n	800540e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800540a:	2300      	movs	r3, #0
 800540c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800540e:	687b      	ldr	r3, [r7, #4]
	}
 8005410:	4618      	mov	r0, r3
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	bc80      	pop	{r7}
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	20000d10 	.word	0x20000d10
 8005420:	20000d2c 	.word	0x20000d2c

08005424 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005430:	2300      	movs	r3, #0
 8005432:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d051      	beq.n	80054de <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800543e:	4b2a      	ldr	r3, [pc, #168]	@ (80054e8 <xTaskPriorityInherit+0xc4>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005444:	429a      	cmp	r2, r3
 8005446:	d241      	bcs.n	80054cc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	699b      	ldr	r3, [r3, #24]
 800544c:	2b00      	cmp	r3, #0
 800544e:	db06      	blt.n	800545e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005450:	4b25      	ldr	r3, [pc, #148]	@ (80054e8 <xTaskPriorityInherit+0xc4>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005456:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	6959      	ldr	r1, [r3, #20]
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005466:	4613      	mov	r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	4a1f      	ldr	r2, [pc, #124]	@ (80054ec <xTaskPriorityInherit+0xc8>)
 8005470:	4413      	add	r3, r2
 8005472:	4299      	cmp	r1, r3
 8005474:	d122      	bne.n	80054bc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	3304      	adds	r3, #4
 800547a:	4618      	mov	r0, r3
 800547c:	f7fe f938 	bl	80036f0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005480:	4b19      	ldr	r3, [pc, #100]	@ (80054e8 <xTaskPriorityInherit+0xc4>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800548e:	4b18      	ldr	r3, [pc, #96]	@ (80054f0 <xTaskPriorityInherit+0xcc>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	429a      	cmp	r2, r3
 8005494:	d903      	bls.n	800549e <xTaskPriorityInherit+0x7a>
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800549a:	4a15      	ldr	r2, [pc, #84]	@ (80054f0 <xTaskPriorityInherit+0xcc>)
 800549c:	6013      	str	r3, [r2, #0]
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054a2:	4613      	mov	r3, r2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	4413      	add	r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	4a10      	ldr	r2, [pc, #64]	@ (80054ec <xTaskPriorityInherit+0xc8>)
 80054ac:	441a      	add	r2, r3
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	3304      	adds	r3, #4
 80054b2:	4619      	mov	r1, r3
 80054b4:	4610      	mov	r0, r2
 80054b6:	f7fe f8c0 	bl	800363a <vListInsertEnd>
 80054ba:	e004      	b.n	80054c6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80054bc:	4b0a      	ldr	r3, [pc, #40]	@ (80054e8 <xTaskPriorityInherit+0xc4>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80054c6:	2301      	movs	r3, #1
 80054c8:	60fb      	str	r3, [r7, #12]
 80054ca:	e008      	b.n	80054de <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80054d0:	4b05      	ldr	r3, [pc, #20]	@ (80054e8 <xTaskPriorityInherit+0xc4>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d201      	bcs.n	80054de <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80054da:	2301      	movs	r3, #1
 80054dc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80054de:	68fb      	ldr	r3, [r7, #12]
	}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	20000830 	.word	0x20000830
 80054ec:	20000834 	.word	0x20000834
 80054f0:	20000d0c 	.word	0x20000d0c

080054f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b086      	sub	sp, #24
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005500:	2300      	movs	r3, #0
 8005502:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d058      	beq.n	80055bc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800550a:	4b2f      	ldr	r3, [pc, #188]	@ (80055c8 <xTaskPriorityDisinherit+0xd4>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	693a      	ldr	r2, [r7, #16]
 8005510:	429a      	cmp	r2, r3
 8005512:	d00b      	beq.n	800552c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005518:	f383 8811 	msr	BASEPRI, r3
 800551c:	f3bf 8f6f 	isb	sy
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	60fb      	str	r3, [r7, #12]
}
 8005526:	bf00      	nop
 8005528:	bf00      	nop
 800552a:	e7fd      	b.n	8005528 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005530:	2b00      	cmp	r3, #0
 8005532:	d10b      	bne.n	800554c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005538:	f383 8811 	msr	BASEPRI, r3
 800553c:	f3bf 8f6f 	isb	sy
 8005540:	f3bf 8f4f 	dsb	sy
 8005544:	60bb      	str	r3, [r7, #8]
}
 8005546:	bf00      	nop
 8005548:	bf00      	nop
 800554a:	e7fd      	b.n	8005548 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005550:	1e5a      	subs	r2, r3, #1
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800555e:	429a      	cmp	r2, r3
 8005560:	d02c      	beq.n	80055bc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005566:	2b00      	cmp	r3, #0
 8005568:	d128      	bne.n	80055bc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	3304      	adds	r3, #4
 800556e:	4618      	mov	r0, r3
 8005570:	f7fe f8be 	bl	80036f0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005580:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800558c:	4b0f      	ldr	r3, [pc, #60]	@ (80055cc <xTaskPriorityDisinherit+0xd8>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	429a      	cmp	r2, r3
 8005592:	d903      	bls.n	800559c <xTaskPriorityDisinherit+0xa8>
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005598:	4a0c      	ldr	r2, [pc, #48]	@ (80055cc <xTaskPriorityDisinherit+0xd8>)
 800559a:	6013      	str	r3, [r2, #0]
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055a0:	4613      	mov	r3, r2
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	4413      	add	r3, r2
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	4a09      	ldr	r2, [pc, #36]	@ (80055d0 <xTaskPriorityDisinherit+0xdc>)
 80055aa:	441a      	add	r2, r3
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4619      	mov	r1, r3
 80055b2:	4610      	mov	r0, r2
 80055b4:	f7fe f841 	bl	800363a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80055b8:	2301      	movs	r3, #1
 80055ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80055bc:	697b      	ldr	r3, [r7, #20]
	}
 80055be:	4618      	mov	r0, r3
 80055c0:	3718      	adds	r7, #24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	20000830 	.word	0x20000830
 80055cc:	20000d0c 	.word	0x20000d0c
 80055d0:	20000834 	.word	0x20000834

080055d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b088      	sub	sp, #32
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80055e2:	2301      	movs	r3, #1
 80055e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d06c      	beq.n	80056c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d10b      	bne.n	800560c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80055f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f8:	f383 8811 	msr	BASEPRI, r3
 80055fc:	f3bf 8f6f 	isb	sy
 8005600:	f3bf 8f4f 	dsb	sy
 8005604:	60fb      	str	r3, [r7, #12]
}
 8005606:	bf00      	nop
 8005608:	bf00      	nop
 800560a:	e7fd      	b.n	8005608 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	429a      	cmp	r2, r3
 8005614:	d902      	bls.n	800561c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	61fb      	str	r3, [r7, #28]
 800561a:	e002      	b.n	8005622 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005620:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005626:	69fa      	ldr	r2, [r7, #28]
 8005628:	429a      	cmp	r2, r3
 800562a:	d04c      	beq.n	80056c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005630:	697a      	ldr	r2, [r7, #20]
 8005632:	429a      	cmp	r2, r3
 8005634:	d147      	bne.n	80056c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005636:	4b26      	ldr	r3, [pc, #152]	@ (80056d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	69ba      	ldr	r2, [r7, #24]
 800563c:	429a      	cmp	r2, r3
 800563e:	d10b      	bne.n	8005658 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005644:	f383 8811 	msr	BASEPRI, r3
 8005648:	f3bf 8f6f 	isb	sy
 800564c:	f3bf 8f4f 	dsb	sy
 8005650:	60bb      	str	r3, [r7, #8]
}
 8005652:	bf00      	nop
 8005654:	bf00      	nop
 8005656:	e7fd      	b.n	8005654 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800565c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	69fa      	ldr	r2, [r7, #28]
 8005662:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	699b      	ldr	r3, [r3, #24]
 8005668:	2b00      	cmp	r3, #0
 800566a:	db04      	blt.n	8005676 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	6959      	ldr	r1, [r3, #20]
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	4613      	mov	r3, r2
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	4413      	add	r3, r2
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	4a13      	ldr	r2, [pc, #76]	@ (80056d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005686:	4413      	add	r3, r2
 8005688:	4299      	cmp	r1, r3
 800568a:	d11c      	bne.n	80056c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	3304      	adds	r3, #4
 8005690:	4618      	mov	r0, r3
 8005692:	f7fe f82d 	bl	80036f0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005696:	69bb      	ldr	r3, [r7, #24]
 8005698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800569a:	4b0f      	ldr	r3, [pc, #60]	@ (80056d8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d903      	bls.n	80056aa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a6:	4a0c      	ldr	r2, [pc, #48]	@ (80056d8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80056a8:	6013      	str	r3, [r2, #0]
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056ae:	4613      	mov	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4413      	add	r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	4a07      	ldr	r2, [pc, #28]	@ (80056d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80056b8:	441a      	add	r2, r3
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	3304      	adds	r3, #4
 80056be:	4619      	mov	r1, r3
 80056c0:	4610      	mov	r0, r2
 80056c2:	f7fd ffba 	bl	800363a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80056c6:	bf00      	nop
 80056c8:	3720      	adds	r7, #32
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	20000830 	.word	0x20000830
 80056d4:	20000834 	.word	0x20000834
 80056d8:	20000d0c 	.word	0x20000d0c

080056dc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80056dc:	b480      	push	{r7}
 80056de:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80056e0:	4b07      	ldr	r3, [pc, #28]	@ (8005700 <pvTaskIncrementMutexHeldCount+0x24>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d004      	beq.n	80056f2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80056e8:	4b05      	ldr	r3, [pc, #20]	@ (8005700 <pvTaskIncrementMutexHeldCount+0x24>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056ee:	3201      	adds	r2, #1
 80056f0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80056f2:	4b03      	ldr	r3, [pc, #12]	@ (8005700 <pvTaskIncrementMutexHeldCount+0x24>)
 80056f4:	681b      	ldr	r3, [r3, #0]
	}
 80056f6:	4618      	mov	r0, r3
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bc80      	pop	{r7}
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	20000830 	.word	0x20000830

08005704 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800570e:	4b21      	ldr	r3, [pc, #132]	@ (8005794 <prvAddCurrentTaskToDelayedList+0x90>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005714:	4b20      	ldr	r3, [pc, #128]	@ (8005798 <prvAddCurrentTaskToDelayedList+0x94>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3304      	adds	r3, #4
 800571a:	4618      	mov	r0, r3
 800571c:	f7fd ffe8 	bl	80036f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005726:	d10a      	bne.n	800573e <prvAddCurrentTaskToDelayedList+0x3a>
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d007      	beq.n	800573e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800572e:	4b1a      	ldr	r3, [pc, #104]	@ (8005798 <prvAddCurrentTaskToDelayedList+0x94>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	3304      	adds	r3, #4
 8005734:	4619      	mov	r1, r3
 8005736:	4819      	ldr	r0, [pc, #100]	@ (800579c <prvAddCurrentTaskToDelayedList+0x98>)
 8005738:	f7fd ff7f 	bl	800363a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800573c:	e026      	b.n	800578c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4413      	add	r3, r2
 8005744:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005746:	4b14      	ldr	r3, [pc, #80]	@ (8005798 <prvAddCurrentTaskToDelayedList+0x94>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800574e:	68ba      	ldr	r2, [r7, #8]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	429a      	cmp	r2, r3
 8005754:	d209      	bcs.n	800576a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005756:	4b12      	ldr	r3, [pc, #72]	@ (80057a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	4b0f      	ldr	r3, [pc, #60]	@ (8005798 <prvAddCurrentTaskToDelayedList+0x94>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	3304      	adds	r3, #4
 8005760:	4619      	mov	r1, r3
 8005762:	4610      	mov	r0, r2
 8005764:	f7fd ff8c 	bl	8003680 <vListInsert>
}
 8005768:	e010      	b.n	800578c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800576a:	4b0e      	ldr	r3, [pc, #56]	@ (80057a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	4b0a      	ldr	r3, [pc, #40]	@ (8005798 <prvAddCurrentTaskToDelayedList+0x94>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	3304      	adds	r3, #4
 8005774:	4619      	mov	r1, r3
 8005776:	4610      	mov	r0, r2
 8005778:	f7fd ff82 	bl	8003680 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800577c:	4b0a      	ldr	r3, [pc, #40]	@ (80057a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	429a      	cmp	r2, r3
 8005784:	d202      	bcs.n	800578c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005786:	4a08      	ldr	r2, [pc, #32]	@ (80057a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	6013      	str	r3, [r2, #0]
}
 800578c:	bf00      	nop
 800578e:	3710      	adds	r7, #16
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}
 8005794:	20000d08 	.word	0x20000d08
 8005798:	20000830 	.word	0x20000830
 800579c:	20000cf0 	.word	0x20000cf0
 80057a0:	20000cc0 	.word	0x20000cc0
 80057a4:	20000cbc 	.word	0x20000cbc
 80057a8:	20000d24 	.word	0x20000d24

080057ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b08a      	sub	sp, #40	@ 0x28
 80057b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80057b2:	2300      	movs	r3, #0
 80057b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80057b6:	f000 fb11 	bl	8005ddc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80057ba:	4b1d      	ldr	r3, [pc, #116]	@ (8005830 <xTimerCreateTimerTask+0x84>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d021      	beq.n	8005806 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80057c2:	2300      	movs	r3, #0
 80057c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80057c6:	2300      	movs	r3, #0
 80057c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80057ca:	1d3a      	adds	r2, r7, #4
 80057cc:	f107 0108 	add.w	r1, r7, #8
 80057d0:	f107 030c 	add.w	r3, r7, #12
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7fd feeb 	bl	80035b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80057da:	6879      	ldr	r1, [r7, #4]
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	9202      	str	r2, [sp, #8]
 80057e2:	9301      	str	r3, [sp, #4]
 80057e4:	2302      	movs	r3, #2
 80057e6:	9300      	str	r3, [sp, #0]
 80057e8:	2300      	movs	r3, #0
 80057ea:	460a      	mov	r2, r1
 80057ec:	4911      	ldr	r1, [pc, #68]	@ (8005834 <xTimerCreateTimerTask+0x88>)
 80057ee:	4812      	ldr	r0, [pc, #72]	@ (8005838 <xTimerCreateTimerTask+0x8c>)
 80057f0:	f7fe ffd2 	bl	8004798 <xTaskCreateStatic>
 80057f4:	4603      	mov	r3, r0
 80057f6:	4a11      	ldr	r2, [pc, #68]	@ (800583c <xTimerCreateTimerTask+0x90>)
 80057f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80057fa:	4b10      	ldr	r3, [pc, #64]	@ (800583c <xTimerCreateTimerTask+0x90>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005802:	2301      	movs	r3, #1
 8005804:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d10b      	bne.n	8005824 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800580c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005810:	f383 8811 	msr	BASEPRI, r3
 8005814:	f3bf 8f6f 	isb	sy
 8005818:	f3bf 8f4f 	dsb	sy
 800581c:	613b      	str	r3, [r7, #16]
}
 800581e:	bf00      	nop
 8005820:	bf00      	nop
 8005822:	e7fd      	b.n	8005820 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005824:	697b      	ldr	r3, [r7, #20]
}
 8005826:	4618      	mov	r0, r3
 8005828:	3718      	adds	r7, #24
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
 800582e:	bf00      	nop
 8005830:	20000d60 	.word	0x20000d60
 8005834:	08006750 	.word	0x08006750
 8005838:	08005979 	.word	0x08005979
 800583c:	20000d64 	.word	0x20000d64

08005840 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b08a      	sub	sp, #40	@ 0x28
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
 800584c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800584e:	2300      	movs	r3, #0
 8005850:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d10b      	bne.n	8005870 <xTimerGenericCommand+0x30>
	__asm volatile
 8005858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800585c:	f383 8811 	msr	BASEPRI, r3
 8005860:	f3bf 8f6f 	isb	sy
 8005864:	f3bf 8f4f 	dsb	sy
 8005868:	623b      	str	r3, [r7, #32]
}
 800586a:	bf00      	nop
 800586c:	bf00      	nop
 800586e:	e7fd      	b.n	800586c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005870:	4b19      	ldr	r3, [pc, #100]	@ (80058d8 <xTimerGenericCommand+0x98>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d02a      	beq.n	80058ce <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	2b05      	cmp	r3, #5
 8005888:	dc18      	bgt.n	80058bc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800588a:	f7ff fdad 	bl	80053e8 <xTaskGetSchedulerState>
 800588e:	4603      	mov	r3, r0
 8005890:	2b02      	cmp	r3, #2
 8005892:	d109      	bne.n	80058a8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005894:	4b10      	ldr	r3, [pc, #64]	@ (80058d8 <xTimerGenericCommand+0x98>)
 8005896:	6818      	ldr	r0, [r3, #0]
 8005898:	f107 0110 	add.w	r1, r7, #16
 800589c:	2300      	movs	r3, #0
 800589e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058a0:	f7fe f904 	bl	8003aac <xQueueGenericSend>
 80058a4:	6278      	str	r0, [r7, #36]	@ 0x24
 80058a6:	e012      	b.n	80058ce <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80058a8:	4b0b      	ldr	r3, [pc, #44]	@ (80058d8 <xTimerGenericCommand+0x98>)
 80058aa:	6818      	ldr	r0, [r3, #0]
 80058ac:	f107 0110 	add.w	r1, r7, #16
 80058b0:	2300      	movs	r3, #0
 80058b2:	2200      	movs	r2, #0
 80058b4:	f7fe f8fa 	bl	8003aac <xQueueGenericSend>
 80058b8:	6278      	str	r0, [r7, #36]	@ 0x24
 80058ba:	e008      	b.n	80058ce <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80058bc:	4b06      	ldr	r3, [pc, #24]	@ (80058d8 <xTimerGenericCommand+0x98>)
 80058be:	6818      	ldr	r0, [r3, #0]
 80058c0:	f107 0110 	add.w	r1, r7, #16
 80058c4:	2300      	movs	r3, #0
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	f7fe f9f2 	bl	8003cb0 <xQueueGenericSendFromISR>
 80058cc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80058ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3728      	adds	r7, #40	@ 0x28
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	20000d60 	.word	0x20000d60

080058dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b088      	sub	sp, #32
 80058e0:	af02      	add	r7, sp, #8
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058e6:	4b23      	ldr	r3, [pc, #140]	@ (8005974 <prvProcessExpiredTimer+0x98>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	3304      	adds	r3, #4
 80058f4:	4618      	mov	r0, r3
 80058f6:	f7fd fefb 	bl	80036f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005900:	f003 0304 	and.w	r3, r3, #4
 8005904:	2b00      	cmp	r3, #0
 8005906:	d023      	beq.n	8005950 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	699a      	ldr	r2, [r3, #24]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	18d1      	adds	r1, r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	683a      	ldr	r2, [r7, #0]
 8005914:	6978      	ldr	r0, [r7, #20]
 8005916:	f000 f8d3 	bl	8005ac0 <prvInsertTimerInActiveList>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d020      	beq.n	8005962 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005920:	2300      	movs	r3, #0
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	2300      	movs	r3, #0
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	2100      	movs	r1, #0
 800592a:	6978      	ldr	r0, [r7, #20]
 800592c:	f7ff ff88 	bl	8005840 <xTimerGenericCommand>
 8005930:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d114      	bne.n	8005962 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800593c:	f383 8811 	msr	BASEPRI, r3
 8005940:	f3bf 8f6f 	isb	sy
 8005944:	f3bf 8f4f 	dsb	sy
 8005948:	60fb      	str	r3, [r7, #12]
}
 800594a:	bf00      	nop
 800594c:	bf00      	nop
 800594e:	e7fd      	b.n	800594c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005956:	f023 0301 	bic.w	r3, r3, #1
 800595a:	b2da      	uxtb	r2, r3
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	6a1b      	ldr	r3, [r3, #32]
 8005966:	6978      	ldr	r0, [r7, #20]
 8005968:	4798      	blx	r3
}
 800596a:	bf00      	nop
 800596c:	3718      	adds	r7, #24
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	20000d58 	.word	0x20000d58

08005978 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005980:	f107 0308 	add.w	r3, r7, #8
 8005984:	4618      	mov	r0, r3
 8005986:	f000 f859 	bl	8005a3c <prvGetNextExpireTime>
 800598a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	4619      	mov	r1, r3
 8005990:	68f8      	ldr	r0, [r7, #12]
 8005992:	f000 f805 	bl	80059a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005996:	f000 f8d5 	bl	8005b44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800599a:	bf00      	nop
 800599c:	e7f0      	b.n	8005980 <prvTimerTask+0x8>
	...

080059a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80059aa:	f7ff f939 	bl	8004c20 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80059ae:	f107 0308 	add.w	r3, r7, #8
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 f864 	bl	8005a80 <prvSampleTimeNow>
 80059b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d130      	bne.n	8005a22 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10a      	bne.n	80059dc <prvProcessTimerOrBlockTask+0x3c>
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d806      	bhi.n	80059dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80059ce:	f7ff f935 	bl	8004c3c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80059d2:	68f9      	ldr	r1, [r7, #12]
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f7ff ff81 	bl	80058dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80059da:	e024      	b.n	8005a26 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d008      	beq.n	80059f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80059e2:	4b13      	ldr	r3, [pc, #76]	@ (8005a30 <prvProcessTimerOrBlockTask+0x90>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d101      	bne.n	80059f0 <prvProcessTimerOrBlockTask+0x50>
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <prvProcessTimerOrBlockTask+0x52>
 80059f0:	2300      	movs	r3, #0
 80059f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80059f4:	4b0f      	ldr	r3, [pc, #60]	@ (8005a34 <prvProcessTimerOrBlockTask+0x94>)
 80059f6:	6818      	ldr	r0, [r3, #0]
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	683a      	ldr	r2, [r7, #0]
 8005a00:	4619      	mov	r1, r3
 8005a02:	f7fe fe95 	bl	8004730 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005a06:	f7ff f919 	bl	8004c3c <xTaskResumeAll>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d10a      	bne.n	8005a26 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005a10:	4b09      	ldr	r3, [pc, #36]	@ (8005a38 <prvProcessTimerOrBlockTask+0x98>)
 8005a12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a16:	601a      	str	r2, [r3, #0]
 8005a18:	f3bf 8f4f 	dsb	sy
 8005a1c:	f3bf 8f6f 	isb	sy
}
 8005a20:	e001      	b.n	8005a26 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005a22:	f7ff f90b 	bl	8004c3c <xTaskResumeAll>
}
 8005a26:	bf00      	nop
 8005a28:	3710      	adds	r7, #16
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
 8005a2e:	bf00      	nop
 8005a30:	20000d5c 	.word	0x20000d5c
 8005a34:	20000d60 	.word	0x20000d60
 8005a38:	e000ed04 	.word	0xe000ed04

08005a3c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005a44:	4b0d      	ldr	r3, [pc, #52]	@ (8005a7c <prvGetNextExpireTime+0x40>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d101      	bne.n	8005a52 <prvGetNextExpireTime+0x16>
 8005a4e:	2201      	movs	r2, #1
 8005a50:	e000      	b.n	8005a54 <prvGetNextExpireTime+0x18>
 8005a52:	2200      	movs	r2, #0
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d105      	bne.n	8005a6c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005a60:	4b06      	ldr	r3, [pc, #24]	@ (8005a7c <prvGetNextExpireTime+0x40>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	60fb      	str	r3, [r7, #12]
 8005a6a:	e001      	b.n	8005a70 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005a70:	68fb      	ldr	r3, [r7, #12]
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3714      	adds	r7, #20
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bc80      	pop	{r7}
 8005a7a:	4770      	bx	lr
 8005a7c:	20000d58 	.word	0x20000d58

08005a80 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005a88:	f7ff f976 	bl	8004d78 <xTaskGetTickCount>
 8005a8c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005abc <prvSampleTimeNow+0x3c>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d205      	bcs.n	8005aa4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005a98:	f000 f93a 	bl	8005d10 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	601a      	str	r2, [r3, #0]
 8005aa2:	e002      	b.n	8005aaa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005aaa:	4a04      	ldr	r2, [pc, #16]	@ (8005abc <prvSampleTimeNow+0x3c>)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	20000d68 	.word	0x20000d68

08005ac0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
 8005acc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d812      	bhi.n	8005b0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	1ad2      	subs	r2, r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	699b      	ldr	r3, [r3, #24]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d302      	bcc.n	8005afa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005af4:	2301      	movs	r3, #1
 8005af6:	617b      	str	r3, [r7, #20]
 8005af8:	e01b      	b.n	8005b32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005afa:	4b10      	ldr	r3, [pc, #64]	@ (8005b3c <prvInsertTimerInActiveList+0x7c>)
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	3304      	adds	r3, #4
 8005b02:	4619      	mov	r1, r3
 8005b04:	4610      	mov	r0, r2
 8005b06:	f7fd fdbb 	bl	8003680 <vListInsert>
 8005b0a:	e012      	b.n	8005b32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d206      	bcs.n	8005b22 <prvInsertTimerInActiveList+0x62>
 8005b14:	68ba      	ldr	r2, [r7, #8]
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d302      	bcc.n	8005b22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	617b      	str	r3, [r7, #20]
 8005b20:	e007      	b.n	8005b32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005b22:	4b07      	ldr	r3, [pc, #28]	@ (8005b40 <prvInsertTimerInActiveList+0x80>)
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	3304      	adds	r3, #4
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	4610      	mov	r0, r2
 8005b2e:	f7fd fda7 	bl	8003680 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005b32:	697b      	ldr	r3, [r7, #20]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3718      	adds	r7, #24
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	20000d5c 	.word	0x20000d5c
 8005b40:	20000d58 	.word	0x20000d58

08005b44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b08e      	sub	sp, #56	@ 0x38
 8005b48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005b4a:	e0ce      	b.n	8005cea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	da19      	bge.n	8005b86 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005b52:	1d3b      	adds	r3, r7, #4
 8005b54:	3304      	adds	r3, #4
 8005b56:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10b      	bne.n	8005b76 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b62:	f383 8811 	msr	BASEPRI, r3
 8005b66:	f3bf 8f6f 	isb	sy
 8005b6a:	f3bf 8f4f 	dsb	sy
 8005b6e:	61fb      	str	r3, [r7, #28]
}
 8005b70:	bf00      	nop
 8005b72:	bf00      	nop
 8005b74:	e7fd      	b.n	8005b72 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b7c:	6850      	ldr	r0, [r2, #4]
 8005b7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b80:	6892      	ldr	r2, [r2, #8]
 8005b82:	4611      	mov	r1, r2
 8005b84:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	f2c0 80ae 	blt.w	8005cea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d004      	beq.n	8005ba4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f7fd fda6 	bl	80036f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ba4:	463b      	mov	r3, r7
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7ff ff6a 	bl	8005a80 <prvSampleTimeNow>
 8005bac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b09      	cmp	r3, #9
 8005bb2:	f200 8097 	bhi.w	8005ce4 <prvProcessReceivedCommands+0x1a0>
 8005bb6:	a201      	add	r2, pc, #4	@ (adr r2, 8005bbc <prvProcessReceivedCommands+0x78>)
 8005bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bbc:	08005be5 	.word	0x08005be5
 8005bc0:	08005be5 	.word	0x08005be5
 8005bc4:	08005be5 	.word	0x08005be5
 8005bc8:	08005c5b 	.word	0x08005c5b
 8005bcc:	08005c6f 	.word	0x08005c6f
 8005bd0:	08005cbb 	.word	0x08005cbb
 8005bd4:	08005be5 	.word	0x08005be5
 8005bd8:	08005be5 	.word	0x08005be5
 8005bdc:	08005c5b 	.word	0x08005c5b
 8005be0:	08005c6f 	.word	0x08005c6f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005bea:	f043 0301 	orr.w	r3, r3, #1
 8005bee:	b2da      	uxtb	r2, r3
 8005bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005bf6:	68ba      	ldr	r2, [r7, #8]
 8005bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bfa:	699b      	ldr	r3, [r3, #24]
 8005bfc:	18d1      	adds	r1, r2, r3
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c04:	f7ff ff5c 	bl	8005ac0 <prvInsertTimerInActiveList>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d06c      	beq.n	8005ce8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c10:	6a1b      	ldr	r3, [r3, #32]
 8005c12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c14:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c1c:	f003 0304 	and.w	r3, r3, #4
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d061      	beq.n	8005ce8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005c24:	68ba      	ldr	r2, [r7, #8]
 8005c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c28:	699b      	ldr	r3, [r3, #24]
 8005c2a:	441a      	add	r2, r3
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	9300      	str	r3, [sp, #0]
 8005c30:	2300      	movs	r3, #0
 8005c32:	2100      	movs	r1, #0
 8005c34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c36:	f7ff fe03 	bl	8005840 <xTimerGenericCommand>
 8005c3a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d152      	bne.n	8005ce8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c46:	f383 8811 	msr	BASEPRI, r3
 8005c4a:	f3bf 8f6f 	isb	sy
 8005c4e:	f3bf 8f4f 	dsb	sy
 8005c52:	61bb      	str	r3, [r7, #24]
}
 8005c54:	bf00      	nop
 8005c56:	bf00      	nop
 8005c58:	e7fd      	b.n	8005c56 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c60:	f023 0301 	bic.w	r3, r3, #1
 8005c64:	b2da      	uxtb	r2, r3
 8005c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005c6c:	e03d      	b.n	8005cea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c74:	f043 0301 	orr.w	r3, r3, #1
 8005c78:	b2da      	uxtb	r2, r3
 8005c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005c80:	68ba      	ldr	r2, [r7, #8]
 8005c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c84:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c88:	699b      	ldr	r3, [r3, #24]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10b      	bne.n	8005ca6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c92:	f383 8811 	msr	BASEPRI, r3
 8005c96:	f3bf 8f6f 	isb	sy
 8005c9a:	f3bf 8f4f 	dsb	sy
 8005c9e:	617b      	str	r3, [r7, #20]
}
 8005ca0:	bf00      	nop
 8005ca2:	bf00      	nop
 8005ca4:	e7fd      	b.n	8005ca2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca8:	699a      	ldr	r2, [r3, #24]
 8005caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cac:	18d1      	adds	r1, r2, r3
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005cb4:	f7ff ff04 	bl	8005ac0 <prvInsertTimerInActiveList>
					break;
 8005cb8:	e017      	b.n	8005cea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d103      	bne.n	8005cd0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005cc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005cca:	f000 fb87 	bl	80063dc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005cce:	e00c      	b.n	8005cea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cd6:	f023 0301 	bic.w	r3, r3, #1
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005ce2:	e002      	b.n	8005cea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005ce4:	bf00      	nop
 8005ce6:	e000      	b.n	8005cea <prvProcessReceivedCommands+0x1a6>
					break;
 8005ce8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005cea:	4b08      	ldr	r3, [pc, #32]	@ (8005d0c <prvProcessReceivedCommands+0x1c8>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	1d39      	adds	r1, r7, #4
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f7fe f90a 	bl	8003f0c <xQueueReceive>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	f47f af26 	bne.w	8005b4c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005d00:	bf00      	nop
 8005d02:	bf00      	nop
 8005d04:	3730      	adds	r7, #48	@ 0x30
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	20000d60 	.word	0x20000d60

08005d10 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b088      	sub	sp, #32
 8005d14:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005d16:	e049      	b.n	8005dac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d18:	4b2e      	ldr	r3, [pc, #184]	@ (8005dd4 <prvSwitchTimerLists+0xc4>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d22:	4b2c      	ldr	r3, [pc, #176]	@ (8005dd4 <prvSwitchTimerLists+0xc4>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	3304      	adds	r3, #4
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7fd fcdd 	bl	80036f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d44:	f003 0304 	and.w	r3, r3, #4
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d02f      	beq.n	8005dac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	699b      	ldr	r3, [r3, #24]
 8005d50:	693a      	ldr	r2, [r7, #16]
 8005d52:	4413      	add	r3, r2
 8005d54:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005d56:	68ba      	ldr	r2, [r7, #8]
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d90e      	bls.n	8005d7c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005d6a:	4b1a      	ldr	r3, [pc, #104]	@ (8005dd4 <prvSwitchTimerLists+0xc4>)
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	3304      	adds	r3, #4
 8005d72:	4619      	mov	r1, r3
 8005d74:	4610      	mov	r0, r2
 8005d76:	f7fd fc83 	bl	8003680 <vListInsert>
 8005d7a:	e017      	b.n	8005dac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	2300      	movs	r3, #0
 8005d82:	693a      	ldr	r2, [r7, #16]
 8005d84:	2100      	movs	r1, #0
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	f7ff fd5a 	bl	8005840 <xTimerGenericCommand>
 8005d8c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10b      	bne.n	8005dac <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d98:	f383 8811 	msr	BASEPRI, r3
 8005d9c:	f3bf 8f6f 	isb	sy
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	603b      	str	r3, [r7, #0]
}
 8005da6:	bf00      	nop
 8005da8:	bf00      	nop
 8005daa:	e7fd      	b.n	8005da8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005dac:	4b09      	ldr	r3, [pc, #36]	@ (8005dd4 <prvSwitchTimerLists+0xc4>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1b0      	bne.n	8005d18 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005db6:	4b07      	ldr	r3, [pc, #28]	@ (8005dd4 <prvSwitchTimerLists+0xc4>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005dbc:	4b06      	ldr	r3, [pc, #24]	@ (8005dd8 <prvSwitchTimerLists+0xc8>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a04      	ldr	r2, [pc, #16]	@ (8005dd4 <prvSwitchTimerLists+0xc4>)
 8005dc2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005dc4:	4a04      	ldr	r2, [pc, #16]	@ (8005dd8 <prvSwitchTimerLists+0xc8>)
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	6013      	str	r3, [r2, #0]
}
 8005dca:	bf00      	nop
 8005dcc:	3718      	adds	r7, #24
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
 8005dd2:	bf00      	nop
 8005dd4:	20000d58 	.word	0x20000d58
 8005dd8:	20000d5c 	.word	0x20000d5c

08005ddc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005de2:	f000 f92b 	bl	800603c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005de6:	4b15      	ldr	r3, [pc, #84]	@ (8005e3c <prvCheckForValidListAndQueue+0x60>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d120      	bne.n	8005e30 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005dee:	4814      	ldr	r0, [pc, #80]	@ (8005e40 <prvCheckForValidListAndQueue+0x64>)
 8005df0:	f7fd fbf8 	bl	80035e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005df4:	4813      	ldr	r0, [pc, #76]	@ (8005e44 <prvCheckForValidListAndQueue+0x68>)
 8005df6:	f7fd fbf5 	bl	80035e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005dfa:	4b13      	ldr	r3, [pc, #76]	@ (8005e48 <prvCheckForValidListAndQueue+0x6c>)
 8005dfc:	4a10      	ldr	r2, [pc, #64]	@ (8005e40 <prvCheckForValidListAndQueue+0x64>)
 8005dfe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005e00:	4b12      	ldr	r3, [pc, #72]	@ (8005e4c <prvCheckForValidListAndQueue+0x70>)
 8005e02:	4a10      	ldr	r2, [pc, #64]	@ (8005e44 <prvCheckForValidListAndQueue+0x68>)
 8005e04:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005e06:	2300      	movs	r3, #0
 8005e08:	9300      	str	r3, [sp, #0]
 8005e0a:	4b11      	ldr	r3, [pc, #68]	@ (8005e50 <prvCheckForValidListAndQueue+0x74>)
 8005e0c:	4a11      	ldr	r2, [pc, #68]	@ (8005e54 <prvCheckForValidListAndQueue+0x78>)
 8005e0e:	2110      	movs	r1, #16
 8005e10:	200a      	movs	r0, #10
 8005e12:	f7fd fd01 	bl	8003818 <xQueueGenericCreateStatic>
 8005e16:	4603      	mov	r3, r0
 8005e18:	4a08      	ldr	r2, [pc, #32]	@ (8005e3c <prvCheckForValidListAndQueue+0x60>)
 8005e1a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005e1c:	4b07      	ldr	r3, [pc, #28]	@ (8005e3c <prvCheckForValidListAndQueue+0x60>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d005      	beq.n	8005e30 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005e24:	4b05      	ldr	r3, [pc, #20]	@ (8005e3c <prvCheckForValidListAndQueue+0x60>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	490b      	ldr	r1, [pc, #44]	@ (8005e58 <prvCheckForValidListAndQueue+0x7c>)
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7fe fc2e 	bl	800468c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e30:	f000 f934 	bl	800609c <vPortExitCritical>
}
 8005e34:	bf00      	nop
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	20000d60 	.word	0x20000d60
 8005e40:	20000d30 	.word	0x20000d30
 8005e44:	20000d44 	.word	0x20000d44
 8005e48:	20000d58 	.word	0x20000d58
 8005e4c:	20000d5c 	.word	0x20000d5c
 8005e50:	20000e0c 	.word	0x20000e0c
 8005e54:	20000d6c 	.word	0x20000d6c
 8005e58:	08006758 	.word	0x08006758

08005e5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b085      	sub	sp, #20
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	3b04      	subs	r3, #4
 8005e6c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005e74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	3b04      	subs	r3, #4
 8005e7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	f023 0201 	bic.w	r2, r3, #1
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	3b04      	subs	r3, #4
 8005e8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005e8c:	4a08      	ldr	r2, [pc, #32]	@ (8005eb0 <pxPortInitialiseStack+0x54>)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	3b14      	subs	r3, #20
 8005e96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	3b20      	subs	r3, #32
 8005ea2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3714      	adds	r7, #20
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bc80      	pop	{r7}
 8005eae:	4770      	bx	lr
 8005eb0:	08005eb5 	.word	0x08005eb5

08005eb4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005ebe:	4b12      	ldr	r3, [pc, #72]	@ (8005f08 <prvTaskExitError+0x54>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ec6:	d00b      	beq.n	8005ee0 <prvTaskExitError+0x2c>
	__asm volatile
 8005ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ecc:	f383 8811 	msr	BASEPRI, r3
 8005ed0:	f3bf 8f6f 	isb	sy
 8005ed4:	f3bf 8f4f 	dsb	sy
 8005ed8:	60fb      	str	r3, [r7, #12]
}
 8005eda:	bf00      	nop
 8005edc:	bf00      	nop
 8005ede:	e7fd      	b.n	8005edc <prvTaskExitError+0x28>
	__asm volatile
 8005ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee4:	f383 8811 	msr	BASEPRI, r3
 8005ee8:	f3bf 8f6f 	isb	sy
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	60bb      	str	r3, [r7, #8]
}
 8005ef2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005ef4:	bf00      	nop
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d0fc      	beq.n	8005ef6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005efc:	bf00      	nop
 8005efe:	bf00      	nop
 8005f00:	3714      	adds	r7, #20
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bc80      	pop	{r7}
 8005f06:	4770      	bx	lr
 8005f08:	2000000c 	.word	0x2000000c
 8005f0c:	00000000 	.word	0x00000000

08005f10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005f10:	4b07      	ldr	r3, [pc, #28]	@ (8005f30 <pxCurrentTCBConst2>)
 8005f12:	6819      	ldr	r1, [r3, #0]
 8005f14:	6808      	ldr	r0, [r1, #0]
 8005f16:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005f1a:	f380 8809 	msr	PSP, r0
 8005f1e:	f3bf 8f6f 	isb	sy
 8005f22:	f04f 0000 	mov.w	r0, #0
 8005f26:	f380 8811 	msr	BASEPRI, r0
 8005f2a:	f04e 0e0d 	orr.w	lr, lr, #13
 8005f2e:	4770      	bx	lr

08005f30 <pxCurrentTCBConst2>:
 8005f30:	20000830 	.word	0x20000830
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005f34:	bf00      	nop
 8005f36:	bf00      	nop

08005f38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005f38:	4806      	ldr	r0, [pc, #24]	@ (8005f54 <prvPortStartFirstTask+0x1c>)
 8005f3a:	6800      	ldr	r0, [r0, #0]
 8005f3c:	6800      	ldr	r0, [r0, #0]
 8005f3e:	f380 8808 	msr	MSP, r0
 8005f42:	b662      	cpsie	i
 8005f44:	b661      	cpsie	f
 8005f46:	f3bf 8f4f 	dsb	sy
 8005f4a:	f3bf 8f6f 	isb	sy
 8005f4e:	df00      	svc	0
 8005f50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005f52:	bf00      	nop
 8005f54:	e000ed08 	.word	0xe000ed08

08005f58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005f5e:	4b32      	ldr	r3, [pc, #200]	@ (8006028 <xPortStartScheduler+0xd0>)
 8005f60:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	22ff      	movs	r2, #255	@ 0xff
 8005f6e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005f78:	78fb      	ldrb	r3, [r7, #3]
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005f80:	b2da      	uxtb	r2, r3
 8005f82:	4b2a      	ldr	r3, [pc, #168]	@ (800602c <xPortStartScheduler+0xd4>)
 8005f84:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005f86:	4b2a      	ldr	r3, [pc, #168]	@ (8006030 <xPortStartScheduler+0xd8>)
 8005f88:	2207      	movs	r2, #7
 8005f8a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005f8c:	e009      	b.n	8005fa2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005f8e:	4b28      	ldr	r3, [pc, #160]	@ (8006030 <xPortStartScheduler+0xd8>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	3b01      	subs	r3, #1
 8005f94:	4a26      	ldr	r2, [pc, #152]	@ (8006030 <xPortStartScheduler+0xd8>)
 8005f96:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005f98:	78fb      	ldrb	r3, [r7, #3]
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	005b      	lsls	r3, r3, #1
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005fa2:	78fb      	ldrb	r3, [r7, #3]
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005faa:	2b80      	cmp	r3, #128	@ 0x80
 8005fac:	d0ef      	beq.n	8005f8e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005fae:	4b20      	ldr	r3, [pc, #128]	@ (8006030 <xPortStartScheduler+0xd8>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f1c3 0307 	rsb	r3, r3, #7
 8005fb6:	2b04      	cmp	r3, #4
 8005fb8:	d00b      	beq.n	8005fd2 <xPortStartScheduler+0x7a>
	__asm volatile
 8005fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fbe:	f383 8811 	msr	BASEPRI, r3
 8005fc2:	f3bf 8f6f 	isb	sy
 8005fc6:	f3bf 8f4f 	dsb	sy
 8005fca:	60bb      	str	r3, [r7, #8]
}
 8005fcc:	bf00      	nop
 8005fce:	bf00      	nop
 8005fd0:	e7fd      	b.n	8005fce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005fd2:	4b17      	ldr	r3, [pc, #92]	@ (8006030 <xPortStartScheduler+0xd8>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	021b      	lsls	r3, r3, #8
 8005fd8:	4a15      	ldr	r2, [pc, #84]	@ (8006030 <xPortStartScheduler+0xd8>)
 8005fda:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005fdc:	4b14      	ldr	r3, [pc, #80]	@ (8006030 <xPortStartScheduler+0xd8>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005fe4:	4a12      	ldr	r2, [pc, #72]	@ (8006030 <xPortStartScheduler+0xd8>)
 8005fe6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	b2da      	uxtb	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005ff0:	4b10      	ldr	r3, [pc, #64]	@ (8006034 <xPortStartScheduler+0xdc>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a0f      	ldr	r2, [pc, #60]	@ (8006034 <xPortStartScheduler+0xdc>)
 8005ff6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005ffa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8006034 <xPortStartScheduler+0xdc>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a0c      	ldr	r2, [pc, #48]	@ (8006034 <xPortStartScheduler+0xdc>)
 8006002:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006006:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006008:	f000 f8b8 	bl	800617c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800600c:	4b0a      	ldr	r3, [pc, #40]	@ (8006038 <xPortStartScheduler+0xe0>)
 800600e:	2200      	movs	r2, #0
 8006010:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006012:	f7ff ff91 	bl	8005f38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006016:	f7fe ff77 	bl	8004f08 <vTaskSwitchContext>
	prvTaskExitError();
 800601a:	f7ff ff4b 	bl	8005eb4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	e000e400 	.word	0xe000e400
 800602c:	20000e5c 	.word	0x20000e5c
 8006030:	20000e60 	.word	0x20000e60
 8006034:	e000ed20 	.word	0xe000ed20
 8006038:	2000000c 	.word	0x2000000c

0800603c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
	__asm volatile
 8006042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006046:	f383 8811 	msr	BASEPRI, r3
 800604a:	f3bf 8f6f 	isb	sy
 800604e:	f3bf 8f4f 	dsb	sy
 8006052:	607b      	str	r3, [r7, #4]
}
 8006054:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006056:	4b0f      	ldr	r3, [pc, #60]	@ (8006094 <vPortEnterCritical+0x58>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	3301      	adds	r3, #1
 800605c:	4a0d      	ldr	r2, [pc, #52]	@ (8006094 <vPortEnterCritical+0x58>)
 800605e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006060:	4b0c      	ldr	r3, [pc, #48]	@ (8006094 <vPortEnterCritical+0x58>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2b01      	cmp	r3, #1
 8006066:	d110      	bne.n	800608a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006068:	4b0b      	ldr	r3, [pc, #44]	@ (8006098 <vPortEnterCritical+0x5c>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	b2db      	uxtb	r3, r3
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00b      	beq.n	800608a <vPortEnterCritical+0x4e>
	__asm volatile
 8006072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006076:	f383 8811 	msr	BASEPRI, r3
 800607a:	f3bf 8f6f 	isb	sy
 800607e:	f3bf 8f4f 	dsb	sy
 8006082:	603b      	str	r3, [r7, #0]
}
 8006084:	bf00      	nop
 8006086:	bf00      	nop
 8006088:	e7fd      	b.n	8006086 <vPortEnterCritical+0x4a>
	}
}
 800608a:	bf00      	nop
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	bc80      	pop	{r7}
 8006092:	4770      	bx	lr
 8006094:	2000000c 	.word	0x2000000c
 8006098:	e000ed04 	.word	0xe000ed04

0800609c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80060a2:	4b12      	ldr	r3, [pc, #72]	@ (80060ec <vPortExitCritical+0x50>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d10b      	bne.n	80060c2 <vPortExitCritical+0x26>
	__asm volatile
 80060aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ae:	f383 8811 	msr	BASEPRI, r3
 80060b2:	f3bf 8f6f 	isb	sy
 80060b6:	f3bf 8f4f 	dsb	sy
 80060ba:	607b      	str	r3, [r7, #4]
}
 80060bc:	bf00      	nop
 80060be:	bf00      	nop
 80060c0:	e7fd      	b.n	80060be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80060c2:	4b0a      	ldr	r3, [pc, #40]	@ (80060ec <vPortExitCritical+0x50>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	3b01      	subs	r3, #1
 80060c8:	4a08      	ldr	r2, [pc, #32]	@ (80060ec <vPortExitCritical+0x50>)
 80060ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80060cc:	4b07      	ldr	r3, [pc, #28]	@ (80060ec <vPortExitCritical+0x50>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d105      	bne.n	80060e0 <vPortExitCritical+0x44>
 80060d4:	2300      	movs	r3, #0
 80060d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	f383 8811 	msr	BASEPRI, r3
}
 80060de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bc80      	pop	{r7}
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	2000000c 	.word	0x2000000c

080060f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80060f0:	f3ef 8009 	mrs	r0, PSP
 80060f4:	f3bf 8f6f 	isb	sy
 80060f8:	4b0d      	ldr	r3, [pc, #52]	@ (8006130 <pxCurrentTCBConst>)
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006100:	6010      	str	r0, [r2, #0]
 8006102:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006106:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800610a:	f380 8811 	msr	BASEPRI, r0
 800610e:	f7fe fefb 	bl	8004f08 <vTaskSwitchContext>
 8006112:	f04f 0000 	mov.w	r0, #0
 8006116:	f380 8811 	msr	BASEPRI, r0
 800611a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800611e:	6819      	ldr	r1, [r3, #0]
 8006120:	6808      	ldr	r0, [r1, #0]
 8006122:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006126:	f380 8809 	msr	PSP, r0
 800612a:	f3bf 8f6f 	isb	sy
 800612e:	4770      	bx	lr

08006130 <pxCurrentTCBConst>:
 8006130:	20000830 	.word	0x20000830
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006134:	bf00      	nop
 8006136:	bf00      	nop

08006138 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
	__asm volatile
 800613e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006142:	f383 8811 	msr	BASEPRI, r3
 8006146:	f3bf 8f6f 	isb	sy
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	607b      	str	r3, [r7, #4]
}
 8006150:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006152:	f7fe fe1f 	bl	8004d94 <xTaskIncrementTick>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d003      	beq.n	8006164 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800615c:	4b06      	ldr	r3, [pc, #24]	@ (8006178 <xPortSysTickHandler+0x40>)
 800615e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006162:	601a      	str	r2, [r3, #0]
 8006164:	2300      	movs	r3, #0
 8006166:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	f383 8811 	msr	BASEPRI, r3
}
 800616e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006170:	bf00      	nop
 8006172:	3708      	adds	r7, #8
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}
 8006178:	e000ed04 	.word	0xe000ed04

0800617c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800617c:	b480      	push	{r7}
 800617e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006180:	4b0a      	ldr	r3, [pc, #40]	@ (80061ac <vPortSetupTimerInterrupt+0x30>)
 8006182:	2200      	movs	r2, #0
 8006184:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006186:	4b0a      	ldr	r3, [pc, #40]	@ (80061b0 <vPortSetupTimerInterrupt+0x34>)
 8006188:	2200      	movs	r2, #0
 800618a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800618c:	4b09      	ldr	r3, [pc, #36]	@ (80061b4 <vPortSetupTimerInterrupt+0x38>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a09      	ldr	r2, [pc, #36]	@ (80061b8 <vPortSetupTimerInterrupt+0x3c>)
 8006192:	fba2 2303 	umull	r2, r3, r2, r3
 8006196:	099b      	lsrs	r3, r3, #6
 8006198:	4a08      	ldr	r2, [pc, #32]	@ (80061bc <vPortSetupTimerInterrupt+0x40>)
 800619a:	3b01      	subs	r3, #1
 800619c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800619e:	4b03      	ldr	r3, [pc, #12]	@ (80061ac <vPortSetupTimerInterrupt+0x30>)
 80061a0:	2207      	movs	r2, #7
 80061a2:	601a      	str	r2, [r3, #0]
}
 80061a4:	bf00      	nop
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bc80      	pop	{r7}
 80061aa:	4770      	bx	lr
 80061ac:	e000e010 	.word	0xe000e010
 80061b0:	e000e018 	.word	0xe000e018
 80061b4:	20000000 	.word	0x20000000
 80061b8:	10624dd3 	.word	0x10624dd3
 80061bc:	e000e014 	.word	0xe000e014

080061c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80061c0:	b480      	push	{r7}
 80061c2:	b085      	sub	sp, #20
 80061c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80061c6:	f3ef 8305 	mrs	r3, IPSR
 80061ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2b0f      	cmp	r3, #15
 80061d0:	d915      	bls.n	80061fe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80061d2:	4a17      	ldr	r2, [pc, #92]	@ (8006230 <vPortValidateInterruptPriority+0x70>)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	4413      	add	r3, r2
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80061dc:	4b15      	ldr	r3, [pc, #84]	@ (8006234 <vPortValidateInterruptPriority+0x74>)
 80061de:	781b      	ldrb	r3, [r3, #0]
 80061e0:	7afa      	ldrb	r2, [r7, #11]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d20b      	bcs.n	80061fe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80061e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ea:	f383 8811 	msr	BASEPRI, r3
 80061ee:	f3bf 8f6f 	isb	sy
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	607b      	str	r3, [r7, #4]
}
 80061f8:	bf00      	nop
 80061fa:	bf00      	nop
 80061fc:	e7fd      	b.n	80061fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80061fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006238 <vPortValidateInterruptPriority+0x78>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006206:	4b0d      	ldr	r3, [pc, #52]	@ (800623c <vPortValidateInterruptPriority+0x7c>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	429a      	cmp	r2, r3
 800620c:	d90b      	bls.n	8006226 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800620e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006212:	f383 8811 	msr	BASEPRI, r3
 8006216:	f3bf 8f6f 	isb	sy
 800621a:	f3bf 8f4f 	dsb	sy
 800621e:	603b      	str	r3, [r7, #0]
}
 8006220:	bf00      	nop
 8006222:	bf00      	nop
 8006224:	e7fd      	b.n	8006222 <vPortValidateInterruptPriority+0x62>
	}
 8006226:	bf00      	nop
 8006228:	3714      	adds	r7, #20
 800622a:	46bd      	mov	sp, r7
 800622c:	bc80      	pop	{r7}
 800622e:	4770      	bx	lr
 8006230:	e000e3f0 	.word	0xe000e3f0
 8006234:	20000e5c 	.word	0x20000e5c
 8006238:	e000ed0c 	.word	0xe000ed0c
 800623c:	20000e60 	.word	0x20000e60

08006240 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b08a      	sub	sp, #40	@ 0x28
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006248:	2300      	movs	r3, #0
 800624a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800624c:	f7fe fce8 	bl	8004c20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006250:	4b5c      	ldr	r3, [pc, #368]	@ (80063c4 <pvPortMalloc+0x184>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d101      	bne.n	800625c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006258:	f000 f924 	bl	80064a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800625c:	4b5a      	ldr	r3, [pc, #360]	@ (80063c8 <pvPortMalloc+0x188>)
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4013      	ands	r3, r2
 8006264:	2b00      	cmp	r3, #0
 8006266:	f040 8095 	bne.w	8006394 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d01e      	beq.n	80062ae <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006270:	2208      	movs	r2, #8
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4413      	add	r3, r2
 8006276:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f003 0307 	and.w	r3, r3, #7
 800627e:	2b00      	cmp	r3, #0
 8006280:	d015      	beq.n	80062ae <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f023 0307 	bic.w	r3, r3, #7
 8006288:	3308      	adds	r3, #8
 800628a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f003 0307 	and.w	r3, r3, #7
 8006292:	2b00      	cmp	r3, #0
 8006294:	d00b      	beq.n	80062ae <pvPortMalloc+0x6e>
	__asm volatile
 8006296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629a:	f383 8811 	msr	BASEPRI, r3
 800629e:	f3bf 8f6f 	isb	sy
 80062a2:	f3bf 8f4f 	dsb	sy
 80062a6:	617b      	str	r3, [r7, #20]
}
 80062a8:	bf00      	nop
 80062aa:	bf00      	nop
 80062ac:	e7fd      	b.n	80062aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d06f      	beq.n	8006394 <pvPortMalloc+0x154>
 80062b4:	4b45      	ldr	r3, [pc, #276]	@ (80063cc <pvPortMalloc+0x18c>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d86a      	bhi.n	8006394 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80062be:	4b44      	ldr	r3, [pc, #272]	@ (80063d0 <pvPortMalloc+0x190>)
 80062c0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80062c2:	4b43      	ldr	r3, [pc, #268]	@ (80063d0 <pvPortMalloc+0x190>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80062c8:	e004      	b.n	80062d4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80062ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062cc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80062ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80062d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	429a      	cmp	r2, r3
 80062dc:	d903      	bls.n	80062e6 <pvPortMalloc+0xa6>
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d1f1      	bne.n	80062ca <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80062e6:	4b37      	ldr	r3, [pc, #220]	@ (80063c4 <pvPortMalloc+0x184>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d051      	beq.n	8006394 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80062f0:	6a3b      	ldr	r3, [r7, #32]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2208      	movs	r2, #8
 80062f6:	4413      	add	r3, r2
 80062f8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80062fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	6a3b      	ldr	r3, [r7, #32]
 8006300:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	1ad2      	subs	r2, r2, r3
 800630a:	2308      	movs	r3, #8
 800630c:	005b      	lsls	r3, r3, #1
 800630e:	429a      	cmp	r2, r3
 8006310:	d920      	bls.n	8006354 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4413      	add	r3, r2
 8006318:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	f003 0307 	and.w	r3, r3, #7
 8006320:	2b00      	cmp	r3, #0
 8006322:	d00b      	beq.n	800633c <pvPortMalloc+0xfc>
	__asm volatile
 8006324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006328:	f383 8811 	msr	BASEPRI, r3
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	613b      	str	r3, [r7, #16]
}
 8006336:	bf00      	nop
 8006338:	bf00      	nop
 800633a:	e7fd      	b.n	8006338 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800633c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	1ad2      	subs	r2, r2, r3
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800634e:	69b8      	ldr	r0, [r7, #24]
 8006350:	f000 f90a 	bl	8006568 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006354:	4b1d      	ldr	r3, [pc, #116]	@ (80063cc <pvPortMalloc+0x18c>)
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	4a1b      	ldr	r2, [pc, #108]	@ (80063cc <pvPortMalloc+0x18c>)
 8006360:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006362:	4b1a      	ldr	r3, [pc, #104]	@ (80063cc <pvPortMalloc+0x18c>)
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	4b1b      	ldr	r3, [pc, #108]	@ (80063d4 <pvPortMalloc+0x194>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	429a      	cmp	r2, r3
 800636c:	d203      	bcs.n	8006376 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800636e:	4b17      	ldr	r3, [pc, #92]	@ (80063cc <pvPortMalloc+0x18c>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a18      	ldr	r2, [pc, #96]	@ (80063d4 <pvPortMalloc+0x194>)
 8006374:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006378:	685a      	ldr	r2, [r3, #4]
 800637a:	4b13      	ldr	r3, [pc, #76]	@ (80063c8 <pvPortMalloc+0x188>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	431a      	orrs	r2, r3
 8006380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006382:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006386:	2200      	movs	r2, #0
 8006388:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800638a:	4b13      	ldr	r3, [pc, #76]	@ (80063d8 <pvPortMalloc+0x198>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3301      	adds	r3, #1
 8006390:	4a11      	ldr	r2, [pc, #68]	@ (80063d8 <pvPortMalloc+0x198>)
 8006392:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006394:	f7fe fc52 	bl	8004c3c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006398:	69fb      	ldr	r3, [r7, #28]
 800639a:	f003 0307 	and.w	r3, r3, #7
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00b      	beq.n	80063ba <pvPortMalloc+0x17a>
	__asm volatile
 80063a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a6:	f383 8811 	msr	BASEPRI, r3
 80063aa:	f3bf 8f6f 	isb	sy
 80063ae:	f3bf 8f4f 	dsb	sy
 80063b2:	60fb      	str	r3, [r7, #12]
}
 80063b4:	bf00      	nop
 80063b6:	bf00      	nop
 80063b8:	e7fd      	b.n	80063b6 <pvPortMalloc+0x176>
	return pvReturn;
 80063ba:	69fb      	ldr	r3, [r7, #28]
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3728      	adds	r7, #40	@ 0x28
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	20002dac 	.word	0x20002dac
 80063c8:	20002dc0 	.word	0x20002dc0
 80063cc:	20002db0 	.word	0x20002db0
 80063d0:	20002da4 	.word	0x20002da4
 80063d4:	20002db4 	.word	0x20002db4
 80063d8:	20002db8 	.word	0x20002db8

080063dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b086      	sub	sp, #24
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d04f      	beq.n	800648e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80063ee:	2308      	movs	r3, #8
 80063f0:	425b      	negs	r3, r3
 80063f2:	697a      	ldr	r2, [r7, #20]
 80063f4:	4413      	add	r3, r2
 80063f6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	685a      	ldr	r2, [r3, #4]
 8006400:	4b25      	ldr	r3, [pc, #148]	@ (8006498 <vPortFree+0xbc>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4013      	ands	r3, r2
 8006406:	2b00      	cmp	r3, #0
 8006408:	d10b      	bne.n	8006422 <vPortFree+0x46>
	__asm volatile
 800640a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640e:	f383 8811 	msr	BASEPRI, r3
 8006412:	f3bf 8f6f 	isb	sy
 8006416:	f3bf 8f4f 	dsb	sy
 800641a:	60fb      	str	r3, [r7, #12]
}
 800641c:	bf00      	nop
 800641e:	bf00      	nop
 8006420:	e7fd      	b.n	800641e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00b      	beq.n	8006442 <vPortFree+0x66>
	__asm volatile
 800642a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800642e:	f383 8811 	msr	BASEPRI, r3
 8006432:	f3bf 8f6f 	isb	sy
 8006436:	f3bf 8f4f 	dsb	sy
 800643a:	60bb      	str	r3, [r7, #8]
}
 800643c:	bf00      	nop
 800643e:	bf00      	nop
 8006440:	e7fd      	b.n	800643e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	685a      	ldr	r2, [r3, #4]
 8006446:	4b14      	ldr	r3, [pc, #80]	@ (8006498 <vPortFree+0xbc>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4013      	ands	r3, r2
 800644c:	2b00      	cmp	r3, #0
 800644e:	d01e      	beq.n	800648e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d11a      	bne.n	800648e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	4b0e      	ldr	r3, [pc, #56]	@ (8006498 <vPortFree+0xbc>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	43db      	mvns	r3, r3
 8006462:	401a      	ands	r2, r3
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006468:	f7fe fbda 	bl	8004c20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	4b0a      	ldr	r3, [pc, #40]	@ (800649c <vPortFree+0xc0>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4413      	add	r3, r2
 8006476:	4a09      	ldr	r2, [pc, #36]	@ (800649c <vPortFree+0xc0>)
 8006478:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800647a:	6938      	ldr	r0, [r7, #16]
 800647c:	f000 f874 	bl	8006568 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006480:	4b07      	ldr	r3, [pc, #28]	@ (80064a0 <vPortFree+0xc4>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	3301      	adds	r3, #1
 8006486:	4a06      	ldr	r2, [pc, #24]	@ (80064a0 <vPortFree+0xc4>)
 8006488:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800648a:	f7fe fbd7 	bl	8004c3c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800648e:	bf00      	nop
 8006490:	3718      	adds	r7, #24
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	20002dc0 	.word	0x20002dc0
 800649c:	20002db0 	.word	0x20002db0
 80064a0:	20002dbc 	.word	0x20002dbc

080064a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80064a4:	b480      	push	{r7}
 80064a6:	b085      	sub	sp, #20
 80064a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80064aa:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80064ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80064b0:	4b27      	ldr	r3, [pc, #156]	@ (8006550 <prvHeapInit+0xac>)
 80064b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f003 0307 	and.w	r3, r3, #7
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d00c      	beq.n	80064d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	3307      	adds	r3, #7
 80064c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f023 0307 	bic.w	r3, r3, #7
 80064ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80064cc:	68ba      	ldr	r2, [r7, #8]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	1ad3      	subs	r3, r2, r3
 80064d2:	4a1f      	ldr	r2, [pc, #124]	@ (8006550 <prvHeapInit+0xac>)
 80064d4:	4413      	add	r3, r2
 80064d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80064dc:	4a1d      	ldr	r2, [pc, #116]	@ (8006554 <prvHeapInit+0xb0>)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80064e2:	4b1c      	ldr	r3, [pc, #112]	@ (8006554 <prvHeapInit+0xb0>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68ba      	ldr	r2, [r7, #8]
 80064ec:	4413      	add	r3, r2
 80064ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80064f0:	2208      	movs	r2, #8
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	1a9b      	subs	r3, r3, r2
 80064f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f023 0307 	bic.w	r3, r3, #7
 80064fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	4a15      	ldr	r2, [pc, #84]	@ (8006558 <prvHeapInit+0xb4>)
 8006504:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006506:	4b14      	ldr	r3, [pc, #80]	@ (8006558 <prvHeapInit+0xb4>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2200      	movs	r2, #0
 800650c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800650e:	4b12      	ldr	r3, [pc, #72]	@ (8006558 <prvHeapInit+0xb4>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	2200      	movs	r2, #0
 8006514:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	1ad2      	subs	r2, r2, r3
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006524:	4b0c      	ldr	r3, [pc, #48]	@ (8006558 <prvHeapInit+0xb4>)
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	4a0a      	ldr	r2, [pc, #40]	@ (800655c <prvHeapInit+0xb8>)
 8006532:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	4a09      	ldr	r2, [pc, #36]	@ (8006560 <prvHeapInit+0xbc>)
 800653a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800653c:	4b09      	ldr	r3, [pc, #36]	@ (8006564 <prvHeapInit+0xc0>)
 800653e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006542:	601a      	str	r2, [r3, #0]
}
 8006544:	bf00      	nop
 8006546:	3714      	adds	r7, #20
 8006548:	46bd      	mov	sp, r7
 800654a:	bc80      	pop	{r7}
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	20000e64 	.word	0x20000e64
 8006554:	20002da4 	.word	0x20002da4
 8006558:	20002dac 	.word	0x20002dac
 800655c:	20002db4 	.word	0x20002db4
 8006560:	20002db0 	.word	0x20002db0
 8006564:	20002dc0 	.word	0x20002dc0

08006568 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006568:	b480      	push	{r7}
 800656a:	b085      	sub	sp, #20
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006570:	4b27      	ldr	r3, [pc, #156]	@ (8006610 <prvInsertBlockIntoFreeList+0xa8>)
 8006572:	60fb      	str	r3, [r7, #12]
 8006574:	e002      	b.n	800657c <prvInsertBlockIntoFreeList+0x14>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	60fb      	str	r3, [r7, #12]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	429a      	cmp	r2, r3
 8006584:	d8f7      	bhi.n	8006576 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	68ba      	ldr	r2, [r7, #8]
 8006590:	4413      	add	r3, r2
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	429a      	cmp	r2, r3
 8006596:	d108      	bne.n	80065aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	685a      	ldr	r2, [r3, #4]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	441a      	add	r2, r3
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	68ba      	ldr	r2, [r7, #8]
 80065b4:	441a      	add	r2, r3
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d118      	bne.n	80065f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	4b14      	ldr	r3, [pc, #80]	@ (8006614 <prvInsertBlockIntoFreeList+0xac>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d00d      	beq.n	80065e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685a      	ldr	r2, [r3, #4]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	441a      	add	r2, r3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	601a      	str	r2, [r3, #0]
 80065e4:	e008      	b.n	80065f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80065e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006614 <prvInsertBlockIntoFreeList+0xac>)
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	601a      	str	r2, [r3, #0]
 80065ee:	e003      	b.n	80065f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80065f8:	68fa      	ldr	r2, [r7, #12]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d002      	beq.n	8006606 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006606:	bf00      	nop
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	bc80      	pop	{r7}
 800660e:	4770      	bx	lr
 8006610:	20002da4 	.word	0x20002da4
 8006614:	20002dac 	.word	0x20002dac

08006618 <memset>:
 8006618:	4603      	mov	r3, r0
 800661a:	4402      	add	r2, r0
 800661c:	4293      	cmp	r3, r2
 800661e:	d100      	bne.n	8006622 <memset+0xa>
 8006620:	4770      	bx	lr
 8006622:	f803 1b01 	strb.w	r1, [r3], #1
 8006626:	e7f9      	b.n	800661c <memset+0x4>

08006628 <__libc_init_array>:
 8006628:	b570      	push	{r4, r5, r6, lr}
 800662a:	2600      	movs	r6, #0
 800662c:	4d0c      	ldr	r5, [pc, #48]	@ (8006660 <__libc_init_array+0x38>)
 800662e:	4c0d      	ldr	r4, [pc, #52]	@ (8006664 <__libc_init_array+0x3c>)
 8006630:	1b64      	subs	r4, r4, r5
 8006632:	10a4      	asrs	r4, r4, #2
 8006634:	42a6      	cmp	r6, r4
 8006636:	d109      	bne.n	800664c <__libc_init_array+0x24>
 8006638:	f000 f828 	bl	800668c <_init>
 800663c:	2600      	movs	r6, #0
 800663e:	4d0a      	ldr	r5, [pc, #40]	@ (8006668 <__libc_init_array+0x40>)
 8006640:	4c0a      	ldr	r4, [pc, #40]	@ (800666c <__libc_init_array+0x44>)
 8006642:	1b64      	subs	r4, r4, r5
 8006644:	10a4      	asrs	r4, r4, #2
 8006646:	42a6      	cmp	r6, r4
 8006648:	d105      	bne.n	8006656 <__libc_init_array+0x2e>
 800664a:	bd70      	pop	{r4, r5, r6, pc}
 800664c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006650:	4798      	blx	r3
 8006652:	3601      	adds	r6, #1
 8006654:	e7ee      	b.n	8006634 <__libc_init_array+0xc>
 8006656:	f855 3b04 	ldr.w	r3, [r5], #4
 800665a:	4798      	blx	r3
 800665c:	3601      	adds	r6, #1
 800665e:	e7f2      	b.n	8006646 <__libc_init_array+0x1e>
 8006660:	08006e3c 	.word	0x08006e3c
 8006664:	08006e3c 	.word	0x08006e3c
 8006668:	08006e3c 	.word	0x08006e3c
 800666c:	08006e40 	.word	0x08006e40

08006670 <memcpy>:
 8006670:	440a      	add	r2, r1
 8006672:	4291      	cmp	r1, r2
 8006674:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006678:	d100      	bne.n	800667c <memcpy+0xc>
 800667a:	4770      	bx	lr
 800667c:	b510      	push	{r4, lr}
 800667e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006682:	4291      	cmp	r1, r2
 8006684:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006688:	d1f9      	bne.n	800667e <memcpy+0xe>
 800668a:	bd10      	pop	{r4, pc}

0800668c <_init>:
 800668c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800668e:	bf00      	nop
 8006690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006692:	bc08      	pop	{r3}
 8006694:	469e      	mov	lr, r3
 8006696:	4770      	bx	lr

08006698 <_fini>:
 8006698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800669a:	bf00      	nop
 800669c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800669e:	bc08      	pop	{r3}
 80066a0:	469e      	mov	lr, r3
 80066a2:	4770      	bx	lr
