{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732991670854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 12:34:30 2024 " "Processing started: Sat Nov 30 12:34:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732991670855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732991670855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732991670855 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732991671412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732991671674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732991671674 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732991671721 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732991671721 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732991672342 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1732991672444 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732991672479 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732991672504 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732991672615 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732991672615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.911 " "Worst-case setup slack is -3.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.911             -66.245 iCLK  " "   -3.911             -66.245 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991672617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.350 " "Worst-case hold slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 iCLK  " "    0.350               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991672635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.693 " "Worst-case recovery slack is -1.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.693             -43.307 iCLK  " "   -1.693             -43.307 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991672643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.089 " "Worst-case removal slack is 4.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.089               0.000 iCLK  " "    4.089               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991672651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 iCLK  " "    9.623               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991672654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991672654 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991673089 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991673089 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.911 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.911" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991673112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.911 (VIOLATED) " "Path #1: Setup slack is -3.911 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "To Node      : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.383      3.383  R        clock network delay " "     3.383      3.383  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0 " "     3.646      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.536      2.890 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[6\] " "     6.536      2.890 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.251      0.715 RR    IC  IMem\|ram~50\|datad " "     7.251      0.715 RR    IC  IMem\|ram~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.406      0.155 RR  CELL  IMem\|ram~50\|combout " "     7.406      0.155 RR  CELL  IMem\|ram~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.111      1.705 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~0\|datab " "     9.111      1.705 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.513      0.402 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~0\|combout " "     9.513      0.402 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.961      0.448 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~1\|datab " "     9.961      0.448 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.379      0.418 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~1\|combout " "    10.379      0.418 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.824      2.445 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~19\|datac " "    12.824      2.445 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.111      0.287 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~19\|combout " "    13.111      0.287 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.735      0.624 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:10:MUXI\|g_Or\|o_F~1\|datad " "    13.735      0.624 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:10:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.890      0.155 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:10:MUXI\|g_Or\|o_F~1\|combout " "    13.890      0.155 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:10:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.647      0.757 RR    IC  e_equalityModule\|Equal0~23\|datad " "    14.647      0.757 RR    IC  e_equalityModule\|Equal0~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.786      0.139 RF  CELL  e_equalityModule\|Equal0~23\|combout " "    14.786      0.139 RF  CELL  e_equalityModule\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.062      0.276 FF    IC  e_equalityModule\|Equal0~26\|dataa " "    15.062      0.276 FF    IC  e_equalityModule\|Equal0~26\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.468      0.406 FR  CELL  e_equalityModule\|Equal0~26\|combout " "    15.468      0.406 FR  CELL  e_equalityModule\|Equal0~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.139      0.671 RR    IC  e_equalityModule\|Equal0~36\|datab " "    16.139      0.671 RR    IC  e_equalityModule\|Equal0~36\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.484      0.345 RR  CELL  e_equalityModule\|Equal0~36\|combout " "    16.484      0.345 RR  CELL  e_equalityModule\|Equal0~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.687      0.203 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    16.687      0.203 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.826      0.139 RF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    16.826      0.139 RF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.133      0.307 FF    IC  hazard_Detection\|s_FlushIFID~3\|datad " "    17.133      0.307 FF    IC  hazard_Detection\|s_FlushIFID~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.283      0.150 FR  CELL  hazard_Detection\|s_FlushIFID~3\|combout " "    17.283      0.150 FR  CELL  hazard_Detection\|s_FlushIFID~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.283      0.000 RR    IC  hazard_Detection\|s_FlushIFIDnot\|d " "    17.283      0.000 RR    IC  hazard_Detection\|s_FlushIFIDnot\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.370      0.087 RR  CELL  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    17.370      0.087 RR  CELL  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.453      3.453  F        clock network delay " "    13.453      3.453  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.461      0.008           clock pessimism removed " "    13.461      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.441     -0.020           clock uncertainty " "    13.441     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.459      0.018     uTsu  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    13.459      0.018     uTsu  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.370 " "Data Arrival Time  :    17.370" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.459 " "Data Required Time :    13.459" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.911 (VIOLATED) " "Slack              :    -3.911 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673113 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991673113 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.350 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.350" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991673131 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.350  " "Path #1: Hold slack is 0.350 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:24:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:24:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.982      2.982  R        clock network delay " "     2.982      2.982  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.214      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:24:REGI\|s_Q " "     3.214      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:24:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.214      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:24:REGI\|s_Q\|q " "     3.214      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:24:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.923      0.709 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[1\] " "     3.923      0.709 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.995      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.455      3.455  R        clock network delay " "     3.455      3.455  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.423     -0.032           clock pessimism removed " "     3.423     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.423      0.000           clock uncertainty " "     3.423      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.645      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.645      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.995 " "Data Arrival Time  :     3.995" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.645 " "Data Required Time :     3.645" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.350  " "Slack              :     0.350 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673131 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991673131 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -1.693 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -1.693" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673138 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991673138 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -1.693 (VIOLATED) " "Path #1: Recovery slack is -1.693 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.186      3.186  F        clock network delay " "    13.186      3.186  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.418      0.232     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q " "    13.418      0.232     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.418      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:4:REGI\|\\G_NBit_Reg:13:REGI\|s_Q\|q " "    13.418      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:4:REGI\|\\G_NBit_Reg:13:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.314      0.896 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~0\|datab " "    14.314      0.896 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.739      0.425 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~0\|combout " "    14.739      0.425 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.453      0.714 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~1\|datad " "    15.453      0.714 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.603      0.150 FR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~1\|combout " "    15.603      0.150 FR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.521      0.918 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~2\|datad " "    16.521      0.918 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.676      0.155 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~2\|combout " "    16.676      0.155 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.879      0.203 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~3\|datad " "    16.879      0.203 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.034      0.155 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~3\|combout " "    17.034      0.155 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.377      2.343 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~19\|datad " "    19.377      2.343 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.532      0.155 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~19\|combout " "    19.532      0.155 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.738      0.206 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|datad " "    19.738      0.206 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.893      0.155 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|combout " "    19.893      0.155 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.567      0.674 RR    IC  e_equalityModule\|Equal0~30\|datab " "    20.567      0.674 RR    IC  e_equalityModule\|Equal0~30\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.001      0.434 RF  CELL  e_equalityModule\|Equal0~30\|combout " "    21.001      0.434 RF  CELL  e_equalityModule\|Equal0~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.233      0.232 FF    IC  e_equalityModule\|Equal0~35\|datac " "    21.233      0.232 FF    IC  e_equalityModule\|Equal0~35\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.494      0.261 FR  CELL  e_equalityModule\|Equal0~35\|combout " "    21.494      0.261 FR  CELL  e_equalityModule\|Equal0~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.195      0.701 RR    IC  e_equalityModule\|Equal0~36\|datad " "    22.195      0.701 RR    IC  e_equalityModule\|Equal0~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.350      0.155 RR  CELL  e_equalityModule\|Equal0~36\|combout " "    22.350      0.155 RR  CELL  e_equalityModule\|Equal0~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.553      0.203 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    22.553      0.203 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.692      0.139 RF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    22.692      0.139 RF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.998      0.306 FF    IC  comb~3\|datad " "    22.998      0.306 FF    IC  comb~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.148      0.150 FR  CELL  comb~3\|combout " "    23.148      0.150 FR  CELL  comb~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.916      0.768 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn " "    23.916      0.768 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.685      0.769 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "    24.685      0.769 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.986      2.986  R        clock network delay " "    22.986      2.986  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.994      0.008           clock pessimism removed " "    22.994      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.974     -0.020           clock uncertainty " "    22.974     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.992      0.018     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "    22.992      0.018     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.685 " "Data Arrival Time  :    24.685" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.992 " "Data Required Time :    22.992" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.693 (VIOLATED) " "Slack              :    -1.693 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673139 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991673139 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.089 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.089" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991673146 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.089  " "Path #1: Removal slack is 4.089 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.411      3.411  R        clock network delay " "     3.411      3.411  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.643      0.232     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "     3.643      0.232     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.643      0.000 FF  CELL  hazard_Detection\|s_FlushIFID\|q " "     3.643      0.000 FF  CELL  hazard_Detection\|s_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.566      0.923 FF    IC  hazard_Detection\|o_FlushIFID~0\|datab " "     4.566      0.923 FF    IC  hazard_Detection\|o_FlushIFID~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.884      0.318 FF  CELL  hazard_Detection\|o_FlushIFID~0\|combout " "     4.884      0.318 FF  CELL  hazard_Detection\|o_FlushIFID~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.344      1.460 FF    IC  comb~3\|datac " "     6.344      1.460 FF    IC  comb~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.613      0.269 FF  CELL  comb~3\|combout " "     6.613      0.269 FF  CELL  comb~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.038      0.425 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:11:REGI\|s_Q\|clrn " "     7.038      0.425 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:11:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.777      0.739 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q " "     7.777      0.739 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      3.534  R        clock network delay " "     3.534      3.534  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.502     -0.032           clock pessimism removed " "     3.502     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.502      0.000           clock uncertainty " "     3.502      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.688      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q " "     3.688      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.777 " "Data Arrival Time  :     7.777" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.688 " "Data Required Time :     3.688" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.089  " "Slack              :     4.089 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991673146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991673146 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732991673147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732991673181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732991673854 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732991674093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732991674093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.863 " "Worst-case setup slack is -2.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.863             -31.244 iCLK  " "   -2.863             -31.244 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991674097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 iCLK  " "    0.349               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991674116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.793 " "Worst-case recovery slack is -0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.793             -14.503 iCLK  " "   -0.793             -14.503 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991674125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.661 " "Worst-case removal slack is 3.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.661               0.000 iCLK  " "    3.661               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991674134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991674138 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991674556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991674556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991674556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991674556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.956 ns " "Worst Case Available Settling Time: 17.956 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991674556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991674556 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991674556 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.863 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.863" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674576 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991674576 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.863 (VIOLATED) " "Path #1: Setup slack is -2.863 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "To Node      : hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.065      3.065  R        clock network delay " "     3.065      3.065  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0 " "     3.301      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_02e1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.919      2.618 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[6\] " "     5.919      2.618 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.594      0.675 RR    IC  IMem\|ram~50\|datad " "     6.594      0.675 RR    IC  IMem\|ram~50\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.738      0.144 RR  CELL  IMem\|ram~50\|combout " "     6.738      0.144 RR  CELL  IMem\|ram~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.321      1.583 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~0\|datab " "     8.321      1.583 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.690      0.369 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~0\|combout " "     8.690      0.369 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.118      0.428 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~1\|datab " "     9.118      0.428 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.499      0.381 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~1\|combout " "     9.499      0.381 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.792      2.293 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~19\|datac " "    11.792      2.293 RR    IC  g_REGFILE\|g_MUX_RS\|Mux21~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.057      0.265 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~19\|combout " "    12.057      0.265 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux21~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.649      0.592 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:10:MUXI\|g_Or\|o_F~1\|datad " "    12.649      0.592 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:10:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.793      0.144 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:10:MUXI\|g_Or\|o_F~1\|combout " "    12.793      0.144 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:10:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.499      0.706 RR    IC  e_equalityModule\|Equal0~23\|datad " "    13.499      0.706 RR    IC  e_equalityModule\|Equal0~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.624      0.125 RF  CELL  e_equalityModule\|Equal0~23\|combout " "    13.624      0.125 RF  CELL  e_equalityModule\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.873      0.249 FF    IC  e_equalityModule\|Equal0~26\|dataa " "    13.873      0.249 FF    IC  e_equalityModule\|Equal0~26\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.233      0.360 FR  CELL  e_equalityModule\|Equal0~26\|combout " "    14.233      0.360 FR  CELL  e_equalityModule\|Equal0~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.867      0.634 RR    IC  e_equalityModule\|Equal0~36\|datab " "    14.867      0.634 RR    IC  e_equalityModule\|Equal0~36\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.180      0.313 RR  CELL  e_equalityModule\|Equal0~36\|combout " "    15.180      0.313 RR  CELL  e_equalityModule\|Equal0~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.367      0.187 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    15.367      0.187 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.492      0.125 RF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    15.492      0.125 RF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.770      0.278 FF    IC  hazard_Detection\|s_FlushIFID~3\|datad " "    15.770      0.278 FF    IC  hazard_Detection\|s_FlushIFID~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.904      0.134 FR  CELL  hazard_Detection\|s_FlushIFID~3\|combout " "    15.904      0.134 FR  CELL  hazard_Detection\|s_FlushIFID~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.904      0.000 RR    IC  hazard_Detection\|s_FlushIFIDnot\|d " "    15.904      0.000 RR    IC  hazard_Detection\|s_FlushIFIDnot\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.984      0.080 RR  CELL  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    15.984      0.080 RR  CELL  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.115      3.115  F        clock network delay " "    13.115      3.115  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.122      0.007           clock pessimism removed " "    13.122      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.102     -0.020           clock uncertainty " "    13.102     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.121      0.019     uTsu  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot " "    13.121      0.019     uTsu  hazardDetectionUnit:hazard_Detection\|s_FlushIFIDnot" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.984 " "Data Arrival Time  :    15.984" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.121 " "Data Required Time :    13.121" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.863 (VIOLATED) " "Slack              :    -2.863 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674577 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991674577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.349 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.349" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991674593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.349  " "Path #1: Hold slack is 0.349 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      3.095  R        clock network delay " "     3.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      0.213     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "     3.308      0.213     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|q " "     3.308      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      0.000 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|datac " "     3.308      0.000 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.333 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|combout " "     3.641      0.333 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|d " "     3.641      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.703      0.062 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "     3.703      0.062 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      3.211  R        clock network delay " "     3.211      3.211  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.183     -0.028           clock pessimism removed " "     3.183     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.183      0.000           clock uncertainty " "     3.183      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.354      0.171      uTh  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "     3.354      0.171      uTh  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.703 " "Data Arrival Time  :     3.703" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.354 " "Data Required Time :     3.354" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.349  " "Slack              :     0.349 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991674593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.793 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.793" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991674600 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -0.793 (VIOLATED) " "Path #1: Recovery slack is -0.793 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.873      2.873  F        clock network delay " "    12.873      2.873  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.086      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q " "    13.086      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.086      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:4:REGI\|\\G_NBit_Reg:13:REGI\|s_Q\|q " "    13.086      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:4:REGI\|\\G_NBit_Reg:13:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.883      0.797 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~0\|datab " "    13.883      0.797 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.264      0.381 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~0\|combout " "    14.264      0.381 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.933      0.669 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~1\|datad " "    14.933      0.669 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.077      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~1\|combout " "    15.077      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.939      0.862 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~2\|datad " "    15.939      0.862 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.083      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~2\|combout " "    16.083      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.270      0.187 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~3\|datad " "    16.270      0.187 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.414      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~3\|combout " "    16.414      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.615      2.201 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~19\|datad " "    18.615      2.201 RR    IC  g_REGFILE\|g_MUX_RS\|Mux18~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.759      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~19\|combout " "    18.759      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux18~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.949      0.190 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|datad " "    18.949      0.190 RR    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.093      0.144 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|combout " "    19.093      0.144 RR  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.733      0.640 RR    IC  e_equalityModule\|Equal0~30\|datab " "    19.733      0.640 RR    IC  e_equalityModule\|Equal0~30\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.128      0.395 RF  CELL  e_equalityModule\|Equal0~30\|combout " "    20.128      0.395 RF  CELL  e_equalityModule\|Equal0~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.340      0.212 FF    IC  e_equalityModule\|Equal0~35\|datac " "    20.340      0.212 FF    IC  e_equalityModule\|Equal0~35\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.578      0.238 FR  CELL  e_equalityModule\|Equal0~35\|combout " "    20.578      0.238 FR  CELL  e_equalityModule\|Equal0~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.239      0.661 RR    IC  e_equalityModule\|Equal0~36\|datad " "    21.239      0.661 RR    IC  e_equalityModule\|Equal0~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.383      0.144 RR  CELL  e_equalityModule\|Equal0~36\|combout " "    21.383      0.144 RR  CELL  e_equalityModule\|Equal0~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.570      0.187 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    21.570      0.187 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.695      0.125 RF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    21.695      0.125 RF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.972      0.277 FF    IC  comb~3\|datad " "    21.972      0.277 FF    IC  comb~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.106      0.134 FR  CELL  comb~3\|combout " "    22.106      0.134 FR  CELL  comb~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.824      0.718 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn " "    22.824      0.718 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.514      0.690 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "    23.514      0.690 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.715      2.715  R        clock network delay " "    22.715      2.715  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.722      0.007           clock pessimism removed " "    22.722      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.702     -0.020           clock uncertainty " "    22.702     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.721      0.019     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "    22.721      0.019     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.514 " "Data Arrival Time  :    23.514" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.721 " "Data Required Time :    22.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.793 (VIOLATED) " "Slack              :    -0.793 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674600 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991674600 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.661 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.661" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991674607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.661  " "Path #1: Removal slack is 3.661 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.107      3.107  R        clock network delay " "     3.107      3.107  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.213     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "     3.320      0.213     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.000 FF  CELL  hazard_Detection\|s_FlushIFID\|q " "     3.320      0.000 FF  CELL  hazard_Detection\|s_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.144      0.824 FF    IC  hazard_Detection\|o_FlushIFID~0\|datab " "     4.144      0.824 FF    IC  hazard_Detection\|o_FlushIFID~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.425      0.281 FF  CELL  hazard_Detection\|o_FlushIFID~0\|combout " "     4.425      0.281 FF  CELL  hazard_Detection\|o_FlushIFID~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.735      1.310 FF    IC  comb~3\|datac " "     5.735      1.310 FF    IC  comb~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.976      0.241 FF  CELL  comb~3\|combout " "     5.976      0.241 FF  CELL  comb~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.358      0.382 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:11:REGI\|s_Q\|clrn " "     6.358      0.382 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:11:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.021      0.663 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q " "     7.021      0.663 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.217      3.217  R        clock network delay " "     3.217      3.217  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.189     -0.028           clock pessimism removed " "     3.189     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.189      0.000           clock uncertainty " "     3.189      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.360      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q " "     3.360      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.021 " "Data Arrival Time  :     7.021" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.360 " "Data Required Time :     3.360" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.661  " "Slack              :     3.661 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991674607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991674607 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732991674609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.519 " "Worst-case setup slack is 3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519               0.000 iCLK  " "    3.519               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991674799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 iCLK  " "    0.144               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991674818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.756 " "Worst-case recovery slack is 3.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.756               0.000 iCLK  " "    3.756               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991674828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.919 " "Worst-case removal slack is 1.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.919               0.000 iCLK  " "    1.919               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991674838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 iCLK  " "    9.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732991674843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732991674843 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991675238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991675238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991675238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991675238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.795 ns " "Worst Case Available Settling Time: 24.795 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991675238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732991675238 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991675238 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.519 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.519" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991675261 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.519  " "Path #1: Setup slack is 3.519 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:23:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.058      2.058  F        clock network delay " "    12.058      2.058  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.163      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q " "    12.163      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.163      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:4:REGI\|\\G_NBit_Reg:13:REGI\|s_Q\|q " "    12.163      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:4:REGI\|\\G_NBit_Reg:13:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.637      0.474 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~0\|datab " "    12.637      0.474 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.844      0.207 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~0\|combout " "    12.844      0.207 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.228      0.384 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~1\|datad " "    13.228      0.384 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.291      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~1\|combout " "    13.291      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.765      0.474 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~2\|datad " "    13.765      0.474 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.828      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~2\|combout " "    13.828      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.935      0.107 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~3\|datad " "    13.935      0.107 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.998      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~3\|combout " "    13.998      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.226      1.228 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~19\|datad " "    15.226      1.228 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.289      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~19\|combout " "    15.289      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.399      0.110 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|datad " "    15.399      0.110 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.462      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|combout " "    15.462      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.801      0.339 FF    IC  e_equalityModule\|Equal0~30\|datab " "    15.801      0.339 FF    IC  e_equalityModule\|Equal0~30\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.012      0.211 FR  CELL  e_equalityModule\|Equal0~30\|combout " "    16.012      0.211 FR  CELL  e_equalityModule\|Equal0~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.101      0.089 RR    IC  e_equalityModule\|Equal0~35\|datac " "    16.101      0.089 RR    IC  e_equalityModule\|Equal0~35\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.225      0.124 RF  CELL  e_equalityModule\|Equal0~35\|combout " "    16.225      0.124 RF  CELL  e_equalityModule\|Equal0~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.595      0.370 FF    IC  e_equalityModule\|Equal0~36\|datad " "    16.595      0.370 FF    IC  e_equalityModule\|Equal0~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.658      0.063 FF  CELL  e_equalityModule\|Equal0~36\|combout " "    16.658      0.063 FF  CELL  e_equalityModule\|Equal0~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.766      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    16.766      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.829      0.063 FF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    16.829      0.063 FF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.979      0.150 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:24:REGI\|s_Q~0\|datad " "    16.979      0.150 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:24:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.042      0.063 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:24:REGI\|s_Q~0\|combout " "    17.042      0.063 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:24:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.413      0.371 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~0\|datac " "    17.413      0.371 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.546      0.133 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~0\|combout " "    17.546      0.133 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.657      0.111 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~1\|datac " "    17.657      0.111 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.790      0.133 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~1\|combout " "    17.790      0.133 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.900      0.110 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~2\|datac " "    17.900      0.110 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.033      0.133 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~2\|combout " "    18.033      0.133 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:23:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.033      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q\|d " "    18.033      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.083      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:23:REGI\|s_Q " "    18.083      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.611      1.611  R        clock network delay " "    21.611      1.611  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.615      0.004           clock pessimism removed " "    21.615      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.595     -0.020           clock uncertainty " "    21.595     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.602      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:23:REGI\|s_Q " "    21.602      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.083 " "Data Arrival Time  :    18.083" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.602 " "Data Required Time :    21.602" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.519  " "Slack              :     3.519 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675261 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991675261 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.144 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.144" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991675277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.144  " "Path #1: Hold slack is 0.144 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:24:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:24:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.598      1.598  R        clock network delay " "     1.598      1.598  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:24:REGI\|s_Q " "     1.703      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:24:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:24:REGI\|s_Q\|q " "     1.703      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:24:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.036      0.333 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[1\] " "     2.036      0.333 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.072      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.844      1.844  R        clock network delay " "     1.844      1.844  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.824     -0.020           clock pessimism removed " "     1.824     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.824      0.000           clock uncertainty " "     1.824      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.928      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.072 " "Data Arrival Time  :     2.072" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.928 " "Data Required Time :     1.928" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.144  " "Slack              :     0.144 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991675278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.756 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.756" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675284 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991675284 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.756  " "Path #1: Recovery slack is 3.756 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.058      2.058  F        clock network delay " "    12.058      2.058  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.163      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q " "    12.163      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:4:REGI\|dffg:\\G_NBit_Reg:13:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.163      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:4:REGI\|\\G_NBit_Reg:13:REGI\|s_Q\|q " "    12.163      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:4:REGI\|\\G_NBit_Reg:13:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.637      0.474 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~0\|datab " "    12.637      0.474 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.844      0.207 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~0\|combout " "    12.844      0.207 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.228      0.384 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~1\|datad " "    13.228      0.384 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.291      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~1\|combout " "    13.291      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.765      0.474 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~2\|datad " "    13.765      0.474 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.828      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~2\|combout " "    13.828      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.935      0.107 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~3\|datad " "    13.935      0.107 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.998      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~3\|combout " "    13.998      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.226      1.228 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~19\|datad " "    15.226      1.228 FF    IC  g_REGFILE\|g_MUX_RS\|Mux18~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.289      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~19\|combout " "    15.289      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux18~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.399      0.110 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|datad " "    15.399      0.110 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.462      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|combout " "    15.462      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:13:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.801      0.339 FF    IC  e_equalityModule\|Equal0~30\|datab " "    15.801      0.339 FF    IC  e_equalityModule\|Equal0~30\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.012      0.211 FR  CELL  e_equalityModule\|Equal0~30\|combout " "    16.012      0.211 FR  CELL  e_equalityModule\|Equal0~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.101      0.089 RR    IC  e_equalityModule\|Equal0~35\|datac " "    16.101      0.089 RR    IC  e_equalityModule\|Equal0~35\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.225      0.124 RF  CELL  e_equalityModule\|Equal0~35\|combout " "    16.225      0.124 RF  CELL  e_equalityModule\|Equal0~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.595      0.370 FF    IC  e_equalityModule\|Equal0~36\|datad " "    16.595      0.370 FF    IC  e_equalityModule\|Equal0~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.658      0.063 FF  CELL  e_equalityModule\|Equal0~36\|combout " "    16.658      0.063 FF  CELL  e_equalityModule\|Equal0~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.766      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    16.766      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.838      0.072 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    16.838      0.072 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.965      0.127 RR    IC  comb~3\|datad " "    16.965      0.127 RR    IC  comb~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.031      0.066 RF  CELL  comb~3\|combout " "    17.031      0.066 RF  CELL  comb~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.445      0.414 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn " "    17.445      0.414 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.836      0.391 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "    17.836      0.391 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.601      1.601  R        clock network delay " "    21.601      1.601  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.605      0.004           clock pessimism removed " "    21.605      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.585     -0.020           clock uncertainty " "    21.585     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.592      0.007     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "    21.592      0.007     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.836 " "Data Arrival Time  :    17.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.592 " "Data Required Time :    21.592" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.756  " "Slack              :     3.756 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675285 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991675285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.919 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.919" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675291 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991675291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.919  " "Path #1: Removal slack is 1.919 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.805      1.805  R        clock network delay " "     1.805      1.805  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.910      0.105     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "     1.910      0.105     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.910      0.000 RR  CELL  hazard_Detection\|s_FlushIFID\|q " "     1.910      0.000 RR  CELL  hazard_Detection\|s_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.321      0.411 RR    IC  hazard_Detection\|o_FlushIFID~0\|datab " "     2.321      0.411 RR    IC  hazard_Detection\|o_FlushIFID~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.475      0.154 RR  CELL  hazard_Detection\|o_FlushIFID~0\|combout " "     2.475      0.154 RR  CELL  hazard_Detection\|o_FlushIFID~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.175      0.700 RR    IC  comb~3\|datac " "     3.175      0.700 RR    IC  comb~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.300      0.125 RR  CELL  comb~3\|combout " "     3.300      0.125 RR  CELL  comb~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.488      0.188 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:11:REGI\|s_Q\|clrn " "     3.488      0.188 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:11:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.854      0.366 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q " "     3.854      0.366 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.871      1.871  R        clock network delay " "     1.871      1.871  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851     -0.020           clock pessimism removed " "     1.851     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      0.000           clock uncertainty " "     1.851      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.935      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q " "     1.935      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.854 " "Data Arrival Time  :     3.854" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.935 " "Data Required Time :     1.935" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.919  " "Slack              :     1.919 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732991675292 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732991675292 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732991675715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732991675748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "872 " "Peak virtual memory: 872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732991675861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 12:34:35 2024 " "Processing ended: Sat Nov 30 12:34:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732991675861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732991675861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732991675861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732991675861 ""}
