// Seed: 2023990397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_4(
      .id_0(id_5),
      .id_1(1'b0),
      .id_2(~id_1),
      .id_3(1'd0 == id_5),
      .id_4(1'b0),
      .id_5(id_5),
      .id_6(1),
      .id_7(1)
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3
  );
endmodule
