

================================================================
== Vitis HLS Report for 'EntryConv_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Sun Jul  9 00:04:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vitis_workflow2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |       15|       15|        12|          2|          1|     3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    369|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     91|    -|
|Register         |        -|    -|     627|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     627|    556|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_255_p2                 |         +|   0|  0|  70|          63|          63|
    |add_ln8_fu_209_p2                  |         +|   0|  0|  10|           2|           1|
    |add_ln9_1_fu_193_p2                |         +|   0|  0|  70|          63|          63|
    |add_ln9_fu_221_p2                  |         +|   0|  0|  13|           4|           4|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter5  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_183_p2                 |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln9_1_fu_250_p2               |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln9_fu_245_p2                 |      icmp|   0|  0|  10|           2|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |or_ln9_fu_287_p2                   |        or|   0|  0|   2|           1|           1|
    |w_2_7_fu_299_p3                    |    select|   0|  0|  32|           1|          32|
    |w_2_8_fu_306_p3                    |    select|   0|  0|  32|           1|          32|
    |w_2_fu_291_p3                      |    select|   0|  0|  32|           1|          32|
    |x_2_5_fu_337_p3                    |    select|   0|  0|  32|           1|          32|
    |x_2_6_fu_344_p3                    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 369|         151|         304|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    2|          4|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_fu_72                  |   9|          2|    2|          4|
    |m_axi_gmem_ARADDR        |  14|          3|   64|        192|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  91|         20|   74|        213|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_471          |  32|   0|   32|          0|
    |gmem_addr_1_reg_460               |  64|   0|   64|          0|
    |gmem_addr_read_reg_466            |  32|   0|   32|          0|
    |gmem_addr_reg_440                 |  64|   0|   64|          0|
    |i_1_reg_428                       |   2|   0|    2|          0|
    |i_fu_72                           |   2|   0|    2|          0|
    |icmp_ln8_reg_436                  |   1|   0|    1|          0|
    |icmp_ln9_1_reg_452                |   1|   0|    1|          0|
    |icmp_ln9_reg_446                  |   1|   0|    1|          0|
    |sext_ln8_1_cast_reg_423           |  63|   0|   63|          0|
    |w_2_1_fu_76                       |  32|   0|   32|          0|
    |w_2_2_fu_80                       |  32|   0|   32|          0|
    |w_2_3_fu_84                       |  32|   0|   32|          0|
    |x_2_3_fu_92                       |  32|   0|   32|          0|
    |x_2_fu_88                         |  32|   0|   32|          0|
    |icmp_ln8_reg_436                  |  64|  32|    1|          0|
    |icmp_ln9_1_reg_452                |  64|  32|    1|          0|
    |icmp_ln9_reg_446                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 627|  96|  438|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  EntryConv_Pipeline_VITIS_LOOP_8_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|sext_ln8             |   in|   62|     ap_none|                           sext_ln8|        scalar|
|sext_ln8_1           |   in|   62|     ap_none|                         sext_ln8_1|        scalar|
|w_2_033_out          |  out|   32|      ap_vld|                        w_2_033_out|       pointer|
|w_2_033_out_ap_vld   |  out|    1|      ap_vld|                        w_2_033_out|       pointer|
|w_1_032_out          |  out|   32|      ap_vld|                        w_1_032_out|       pointer|
|w_1_032_out_ap_vld   |  out|    1|      ap_vld|                        w_1_032_out|       pointer|
|w_0_031_out          |  out|   32|      ap_vld|                        w_0_031_out|       pointer|
|w_0_031_out_ap_vld   |  out|    1|      ap_vld|                        w_0_031_out|       pointer|
|x_2_030_out          |  out|   32|      ap_vld|                        x_2_030_out|       pointer|
|x_2_030_out_ap_vld   |  out|    1|      ap_vld|                        x_2_030_out|       pointer|
|x_1_029_out          |  out|   32|      ap_vld|                        x_1_029_out|       pointer|
|x_1_029_out_ap_vld   |  out|    1|      ap_vld|                        x_1_029_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w_2_1 = alloca i32 1"   --->   Operation 16 'alloca' 'w_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w_2_2 = alloca i32 1"   --->   Operation 17 'alloca' 'w_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_2_3 = alloca i32 1"   --->   Operation 18 'alloca' 'w_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_2 = alloca i32 1"   --->   Operation 19 'alloca' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_2_3 = alloca i32 1"   --->   Operation 20 'alloca' 'x_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln8_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln8_1"   --->   Operation 21 'read' 'sext_ln8_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln8_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln8"   --->   Operation 22 'read' 'sext_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln8_1_cast = sext i62 %sext_ln8_1_read"   --->   Operation 23 'sext' 'sext_ln8_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln8_cast = sext i62 %sext_ln8_read"   --->   Operation 24 'sext' 'sext_ln8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [conv.cpp:8->conv.cpp:33]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.56ns)   --->   "%icmp_ln8 = icmp_eq  i2 %i_1, i2 3" [conv.cpp:8->conv.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.body.i.split_ifconv, void %OL.i.exitStub" [conv.cpp:8->conv.cpp:33]   --->   Operation 30 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_cast8 = zext i2 %i_1" [conv.cpp:8->conv.cpp:33]   --->   Operation 31 'zext' 'i_cast8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.46ns)   --->   "%add_ln9_1 = add i63 %i_cast8, i63 %sext_ln8_cast" [conv.cpp:9->conv.cpp:33]   --->   Operation 32 'add' 'add_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i63 %add_ln9_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 33 'sext' 'sext_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln9_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 34 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.56ns)   --->   "%add_ln8 = add i2 %i_1, i2 1" [conv.cpp:8->conv.cpp:33]   --->   Operation 37 'add' 'add_ln8' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [conv.cpp:9->conv.cpp:33]   --->   Operation 38 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln9 = add i4 %shl_ln9, i4 12" [conv.cpp:9->conv.cpp:33]   --->   Operation 39 'add' 'add_ln9' <Predicate = (!icmp_ln8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln9, i32 2, i32 3" [conv.cpp:9->conv.cpp:33]   --->   Operation 40 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i2 %trunc_ln9" [conv.cpp:9->conv.cpp:33]   --->   Operation 41 'sext' 'sext_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i62 %sext_ln9" [conv.cpp:9->conv.cpp:33]   --->   Operation 42 'zext' 'zext_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 43 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 44 [1/1] (1.56ns)   --->   "%icmp_ln9 = icmp_eq  i2 %i_1, i2 0" [conv.cpp:9->conv.cpp:33]   --->   Operation 44 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.56ns)   --->   "%icmp_ln9_1 = icmp_eq  i2 %i_1, i2 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 45 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln9, void %if.then.i, void %for.inc.i" [conv.cpp:10->conv.cpp:33]   --->   Operation 46 'br' 'br_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.46ns)   --->   "%add_ln11 = add i63 %zext_ln9, i63 %sext_ln8_1_cast" [conv.cpp:11->conv.cpp:33]   --->   Operation 47 'add' 'add_ln11' <Predicate = (!icmp_ln8 & !icmp_ln9)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i63 %add_ln11" [conv.cpp:11->conv.cpp:33]   --->   Operation 48 'sext' 'sext_ln11' <Predicate = (!icmp_ln8 & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln11" [conv.cpp:11->conv.cpp:33]   --->   Operation 49 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln8 & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln8 = store i2 %add_ln8, i2 %i" [conv.cpp:8->conv.cpp:33]   --->   Operation 50 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 51 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 52 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 53 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 53 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 54 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 54 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 55 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 55 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 56 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 56 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 57 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 57 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 58 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 58 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 59 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 59 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 60 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 60 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 61 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 61 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 62 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 62 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 63 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [conv.cpp:9->conv.cpp:33]   --->   Operation 63 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 64 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 64 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 65 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [conv.cpp:9->conv.cpp:33]   --->   Operation 65 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 66 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [conv.cpp:11->conv.cpp:33]   --->   Operation 66 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%w_2_1_load = load i32 %w_2_1"   --->   Operation 90 'load' 'w_2_1_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%w_2_2_load = load i32 %w_2_2"   --->   Operation 91 'load' 'w_2_2_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%w_2_3_load = load i32 %w_2_3"   --->   Operation 92 'load' 'w_2_3_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%x_2_load = load i32 %x_2"   --->   Operation 93 'load' 'x_2_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%x_2_3_load = load i32 %x_2_3"   --->   Operation 94 'load' 'x_2_3_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %w_2_033_out, i32 %w_2_3_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %w_1_032_out, i32 %w_2_2_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %w_0_031_out, i32 %w_2_1_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %x_2_030_out, i32 %x_2_3_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %x_1_029_out, i32 %x_2_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%w_2_1_load_1 = load i32 %w_2_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 67 'load' 'w_2_1_load_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%w_2_2_load_1 = load i32 %w_2_2" [conv.cpp:9->conv.cpp:33]   --->   Operation 68 'load' 'w_2_2_load_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%w_2_3_load_1 = load i32 %w_2_3" [conv.cpp:9->conv.cpp:33]   --->   Operation 69 'load' 'w_2_3_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [conv.cpp:8->conv.cpp:33]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv.cpp:8->conv.cpp:33]   --->   Operation 71 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%w_0 = bitcast i32 %gmem_addr_read" [conv.cpp:9->conv.cpp:33]   --->   Operation 72 'bitcast' 'w_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node w_2)   --->   "%or_ln9 = or i1 %icmp_ln9, i1 %icmp_ln9_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 73 'or' 'or_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_2 = select i1 %or_ln9, i32 %w_2_3_load_1, i32 %w_0" [conv.cpp:9->conv.cpp:33]   --->   Operation 74 'select' 'w_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (0.69ns)   --->   "%w_2_7 = select i1 %icmp_ln9_1, i32 %w_0, i32 %w_2_2_load_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 75 'select' 'w_2_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.69ns)   --->   "%w_2_8 = select i1 %icmp_ln9, i32 %w_0, i32 %w_2_1_load_1" [conv.cpp:9->conv.cpp:33]   --->   Operation 76 'select' 'w_2_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1" [conv.cpp:11->conv.cpp:33]   --->   Operation 77 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %w_2, i32 %w_2_3" [conv.cpp:8->conv.cpp:33]   --->   Operation 78 'store' 'store_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %w_2_7, i32 %w_2_2" [conv.cpp:8->conv.cpp:33]   --->   Operation 79 'store' 'store_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %w_2_8, i32 %w_2_1" [conv.cpp:8->conv.cpp:33]   --->   Operation 80 'store' 'store_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.body.i" [conv.cpp:8->conv.cpp:33]   --->   Operation 81 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.69>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%x_2_load_1 = load i32 %x_2" [conv.cpp:11->conv.cpp:33]   --->   Operation 82 'load' 'x_2_load_1' <Predicate = (!icmp_ln9 & !icmp_ln9_1)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%x_2_3_load_1 = load i32 %x_2_3" [conv.cpp:11->conv.cpp:33]   --->   Operation 83 'load' 'x_2_3_load_1' <Predicate = (!icmp_ln9 & icmp_ln9_1)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%x_1 = bitcast i32 %gmem_addr_1_read" [conv.cpp:11->conv.cpp:33]   --->   Operation 84 'bitcast' 'x_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.69ns)   --->   "%x_2_5 = select i1 %icmp_ln9_1, i32 %x_2_3_load_1, i32 %x_1" [conv.cpp:11->conv.cpp:33]   --->   Operation 85 'select' 'x_2_5' <Predicate = (!icmp_ln9)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.69ns)   --->   "%x_2_6 = select i1 %icmp_ln9_1, i32 %x_1, i32 %x_2_load_1" [conv.cpp:11->conv.cpp:33]   --->   Operation 86 'select' 'x_2_6' <Predicate = (!icmp_ln9)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %x_2_5, i32 %x_2_3" [conv.cpp:11->conv.cpp:33]   --->   Operation 87 'store' 'store_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %x_2_6, i32 %x_2" [conv.cpp:11->conv.cpp:33]   --->   Operation 88 'store' 'store_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc.i" [conv.cpp:11->conv.cpp:33]   --->   Operation 89 'br' 'br_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln8_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_2_033_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ w_1_032_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ w_0_031_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_2_030_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_1_029_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0110000000000]
w_2_1                 (alloca           ) [ 0111111111110]
w_2_2                 (alloca           ) [ 0111111111110]
w_2_3                 (alloca           ) [ 0111111111110]
x_2                   (alloca           ) [ 0111111111111]
x_2_3                 (alloca           ) [ 0111111111111]
sext_ln8_1_read       (read             ) [ 0000000000000]
sext_ln8_read         (read             ) [ 0000000000000]
sext_ln8_1_cast       (sext             ) [ 0010000000000]
sext_ln8_cast         (sext             ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
i_1                   (load             ) [ 0010000000000]
icmp_ln8              (icmp             ) [ 0111111111100]
br_ln8                (br               ) [ 0000000000000]
i_cast8               (zext             ) [ 0000000000000]
add_ln9_1             (add              ) [ 0000000000000]
sext_ln9_1            (sext             ) [ 0000000000000]
gmem_addr             (getelementptr    ) [ 0111111111100]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
add_ln8               (add              ) [ 0000000000000]
shl_ln9               (bitconcatenate   ) [ 0000000000000]
add_ln9               (add              ) [ 0000000000000]
trunc_ln9             (partselect       ) [ 0000000000000]
sext_ln9              (sext             ) [ 0000000000000]
zext_ln9              (zext             ) [ 0000000000000]
icmp_ln9              (icmp             ) [ 0111111111111]
icmp_ln9_1            (icmp             ) [ 0111111111111]
br_ln10               (br               ) [ 0000000000000]
add_ln11              (add              ) [ 0000000000000]
sext_ln11             (sext             ) [ 0000000000000]
gmem_addr_1           (getelementptr    ) [ 0111111111110]
store_ln8             (store            ) [ 0000000000000]
gmem_load_req         (readreq          ) [ 0000000000000]
gmem_addr_read        (read             ) [ 0100000000010]
gmem_load_1_req       (readreq          ) [ 0000000000000]
w_2_1_load_1          (load             ) [ 0000000000000]
w_2_2_load_1          (load             ) [ 0000000000000]
w_2_3_load_1          (load             ) [ 0000000000000]
speclooptripcount_ln8 (speclooptripcount) [ 0000000000000]
specloopname_ln8      (specloopname     ) [ 0000000000000]
w_0                   (bitcast          ) [ 0000000000000]
or_ln9                (or               ) [ 0000000000000]
w_2                   (select           ) [ 0000000000000]
w_2_7                 (select           ) [ 0000000000000]
w_2_8                 (select           ) [ 0000000000000]
gmem_addr_1_read      (read             ) [ 0010000000001]
store_ln8             (store            ) [ 0000000000000]
store_ln8             (store            ) [ 0000000000000]
store_ln8             (store            ) [ 0000000000000]
br_ln8                (br               ) [ 0000000000000]
x_2_load_1            (load             ) [ 0000000000000]
x_2_3_load_1          (load             ) [ 0000000000000]
x_1                   (bitcast          ) [ 0000000000000]
x_2_5                 (select           ) [ 0000000000000]
x_2_6                 (select           ) [ 0000000000000]
store_ln11            (store            ) [ 0000000000000]
store_ln11            (store            ) [ 0000000000000]
br_ln11               (br               ) [ 0000000000000]
w_2_1_load            (load             ) [ 0000000000000]
w_2_2_load            (load             ) [ 0000000000000]
w_2_3_load            (load             ) [ 0000000000000]
x_2_load              (load             ) [ 0000000000000]
x_2_3_load            (load             ) [ 0000000000000]
write_ln0             (write            ) [ 0000000000000]
write_ln0             (write            ) [ 0000000000000]
write_ln0             (write            ) [ 0000000000000]
write_ln0             (write            ) [ 0000000000000]
write_ln0             (write            ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln8_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_2_033_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_2_033_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_1_032_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_1_032_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_0_031_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_0_031_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_2_030_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_030_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_1_029_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_029_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="w_2_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_2_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="w_2_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_2_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="w_2_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_2_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_2_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln8_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="62" slack="0"/>
<pin id="98" dir="0" index="1" bw="62" slack="0"/>
<pin id="99" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln8_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln8_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="62" slack="0"/>
<pin id="104" dir="0" index="1" bw="62" slack="0"/>
<pin id="105" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln8_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_readreq_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="gmem_addr_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="9"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="127" class="1004" name="gmem_addr_1_read_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="9"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln0_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln8_1_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="62" slack="0"/>
<pin id="169" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8_1_cast/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sext_ln8_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="62" slack="0"/>
<pin id="173" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8_cast/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="2" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_1_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln8_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="2" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_cast8_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast8/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln9_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="62" slack="0"/>
<pin id="196" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln9_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="63" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="gmem_addr_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln8_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="shl_ln9_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="1"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln9_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln9_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="0" index="3" bw="3" slack="0"/>
<pin id="232" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln9_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln9_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln9_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="1"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln9_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln11_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="62" slack="0"/>
<pin id="257" dir="0" index="1" bw="62" slack="1"/>
<pin id="258" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln11_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="63" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="gmem_addr_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln8_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="1"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="w_2_1_load_1_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="10"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_2_1_load_1/11 "/>
</bind>
</comp>

<comp id="278" class="1004" name="w_2_2_load_1_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="10"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_2_2_load_1/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="w_2_3_load_1_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="10"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_2_3_load_1/11 "/>
</bind>
</comp>

<comp id="284" class="1004" name="w_0_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="w_0/11 "/>
</bind>
</comp>

<comp id="287" class="1004" name="or_ln9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="9"/>
<pin id="289" dir="0" index="1" bw="1" slack="9"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="w_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_2/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="w_2_7_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="9"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_2_7/11 "/>
</bind>
</comp>

<comp id="306" class="1004" name="w_2_8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="9"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_2_8/11 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln8_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="10"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln8_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="10"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/11 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln8_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="10"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/11 "/>
</bind>
</comp>

<comp id="328" class="1004" name="x_2_load_1_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="11"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load_1/12 "/>
</bind>
</comp>

<comp id="331" class="1004" name="x_2_3_load_1_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="11"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_3_load_1/12 "/>
</bind>
</comp>

<comp id="334" class="1004" name="x_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_1/12 "/>
</bind>
</comp>

<comp id="337" class="1004" name="x_2_5_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="10"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_2_5/12 "/>
</bind>
</comp>

<comp id="344" class="1004" name="x_2_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="10"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_2_6/12 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln11_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="11"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln11_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="11"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/12 "/>
</bind>
</comp>

<comp id="361" class="1004" name="w_2_1_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="9"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_2_1_load/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="w_2_2_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="9"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_2_2_load/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="w_2_3_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="9"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_2_3_load/10 "/>
</bind>
</comp>

<comp id="373" class="1004" name="x_2_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="9"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/10 "/>
</bind>
</comp>

<comp id="377" class="1004" name="x_2_3_load_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="9"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_3_load/10 "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="388" class="1005" name="w_2_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="9"/>
<pin id="390" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="w_2_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="w_2_2_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="9"/>
<pin id="397" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="w_2_2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="w_2_3_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="9"/>
<pin id="404" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="w_2_3 "/>
</bind>
</comp>

<comp id="409" class="1005" name="x_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="9"/>
<pin id="411" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="x_2_3_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="9"/>
<pin id="418" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="x_2_3 "/>
</bind>
</comp>

<comp id="423" class="1005" name="sext_ln8_1_cast_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="63" slack="1"/>
<pin id="425" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln8_1_cast "/>
</bind>
</comp>

<comp id="428" class="1005" name="i_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="1"/>
<pin id="430" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="icmp_ln8_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="440" class="1005" name="gmem_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln9_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="452" class="1005" name="icmp_ln9_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="9"/>
<pin id="454" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln9_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="gmem_addr_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="gmem_addr_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="gmem_addr_1_read_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="60" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="70" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="70" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="96" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="102" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="171" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="221" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="241" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="209" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="281" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="284" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="284" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="278" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="284" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="275" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="291" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="299" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="306" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="342"><net_src comp="331" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="334" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="328" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="337" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="344" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="368"><net_src comp="365" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="372"><net_src comp="369" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="380"><net_src comp="377" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="384"><net_src comp="72" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="391"><net_src comp="76" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="398"><net_src comp="80" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="405"><net_src comp="84" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="412"><net_src comp="88" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="419"><net_src comp="92" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="426"><net_src comp="167" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="431"><net_src comp="180" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="439"><net_src comp="183" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="203" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="449"><net_src comp="245" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="455"><net_src comp="250" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="463"><net_src comp="264" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="469"><net_src comp="122" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="474"><net_src comp="127" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="334" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: w_2_033_out | {10 }
	Port: w_1_032_out | {10 }
	Port: w_0_031_out | {10 }
	Port: x_2_030_out | {10 }
	Port: x_1_029_out | {10 }
 - Input state : 
	Port: EntryConv_Pipeline_VITIS_LOOP_8_1 : gmem | {2 3 4 5 6 7 8 9 10 11 }
	Port: EntryConv_Pipeline_VITIS_LOOP_8_1 : sext_ln8 | {1 }
	Port: EntryConv_Pipeline_VITIS_LOOP_8_1 : sext_ln8_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln8 : 2
		br_ln8 : 3
		i_cast8 : 2
		add_ln9_1 : 3
		sext_ln9_1 : 4
		gmem_addr : 5
	State 2
		add_ln9 : 1
		trunc_ln9 : 2
		sext_ln9 : 3
		zext_ln9 : 4
		br_ln10 : 1
		add_ln11 : 5
		sext_ln11 : 6
		gmem_addr_1 : 7
		store_ln8 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 11
		w_2_7 : 1
		w_2_8 : 1
		store_ln8 : 1
		store_ln8 : 2
		store_ln8 : 2
	State 12
		x_2_5 : 1
		x_2_6 : 1
		store_ln11 : 2
		store_ln11 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln9_1_fu_193       |    0    |    69   |
|    add   |        add_ln8_fu_209        |    0    |    10   |
|          |        add_ln9_fu_221        |    0    |    13   |
|          |        add_ln11_fu_255       |    0    |    69   |
|----------|------------------------------|---------|---------|
|          |          w_2_fu_291          |    0    |    32   |
|          |         w_2_7_fu_299         |    0    |    32   |
|  select  |         w_2_8_fu_306         |    0    |    32   |
|          |         x_2_5_fu_337         |    0    |    32   |
|          |         x_2_6_fu_344         |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |        icmp_ln8_fu_183       |    0    |    10   |
|   icmp   |        icmp_ln9_fu_245       |    0    |    10   |
|          |       icmp_ln9_1_fu_250      |    0    |    10   |
|----------|------------------------------|---------|---------|
|    or    |         or_ln9_fu_287        |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |  sext_ln8_1_read_read_fu_96  |    0    |    0    |
|   read   |   sext_ln8_read_read_fu_102  |    0    |    0    |
|          |  gmem_addr_read_read_fu_122  |    0    |    0    |
|          | gmem_addr_1_read_read_fu_127 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_108      |    0    |    0    |
|          |      grp_readreq_fu_115      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln0_write_fu_132    |    0    |    0    |
|          |    write_ln0_write_fu_139    |    0    |    0    |
|   write  |    write_ln0_write_fu_146    |    0    |    0    |
|          |    write_ln0_write_fu_153    |    0    |    0    |
|          |    write_ln0_write_fu_160    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    sext_ln8_1_cast_fu_167    |    0    |    0    |
|          |     sext_ln8_cast_fu_171     |    0    |    0    |
|   sext   |       sext_ln9_1_fu_199      |    0    |    0    |
|          |        sext_ln9_fu_237       |    0    |    0    |
|          |       sext_ln11_fu_260       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        i_cast8_fu_189        |    0    |    0    |
|          |        zext_ln9_fu_241       |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        shl_ln9_fu_214        |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|       trunc_ln9_fu_227       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   353   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|gmem_addr_1_read_reg_471|   32   |
|   gmem_addr_1_reg_460  |   32   |
| gmem_addr_read_reg_466 |   32   |
|    gmem_addr_reg_440   |   32   |
|       i_1_reg_428      |    2   |
|        i_reg_381       |    2   |
|    icmp_ln8_reg_436    |    1   |
|   icmp_ln9_1_reg_452   |    1   |
|    icmp_ln9_reg_446    |    1   |
| sext_ln8_1_cast_reg_423|   63   |
|      w_2_1_reg_388     |   32   |
|      w_2_2_reg_395     |   32   |
|      w_2_3_reg_402     |   32   |
|      x_2_3_reg_416     |   32   |
|       x_2_reg_409      |   32   |
+------------------------+--------+
|          Total         |   358  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   353  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   358  |    -   |
+-----------+--------+--------+
|   Total   |   358  |   353  |
+-----------+--------+--------+
