<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/steve/project_4/4010_lab_4.srcs/sources_1/imports/new/ALU_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/steve/project_4/4010_lab_4.srcs/sim_1/new/ALU_decoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder_tb
=======
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/mux2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_plus_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sources_1/imports/new/pc_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_target
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/4010_lab_4/4010_lab_4.srcs/sim_1/new/tb_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath
>>>>>>> 9c8ffcce526d4a22c6a071ade99b7f82d69be976
