--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml SPI_Top.twx SPI_Top.ncd -o SPI_Top.twr SPI_Top.pcf

Design file:              SPI_Top.ncd
Physical constraint file: SPI_Top.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SDI         |    0.829(R)|      SLOW  |    1.659(R)|      SLOW  |SCK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock SCK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SDO         |         8.831(R)|      SLOW  |         3.610(R)|      FAST  |SCK_BUFGP         |   0.000|
SS<0>       |         8.781(R)|      SLOW  |         3.575(R)|      FAST  |SCK_BUFGP         |   0.000|
SS<1>       |         8.880(R)|      SLOW  |         3.659(R)|      FAST  |SCK_BUFGP         |   0.000|
SS<2>       |         9.106(R)|      SLOW  |         3.799(R)|      FAST  |SCK_BUFGP         |   0.000|
SS<3>       |         8.899(R)|      SLOW  |         3.668(R)|      FAST  |SCK_BUFGP         |   0.000|
SS<4>       |         8.901(R)|      SLOW  |         3.690(R)|      FAST  |SCK_BUFGP         |   0.000|
SS<5>       |         8.971(R)|      SLOW  |         3.725(R)|      FAST  |SCK_BUFGP         |   0.000|
SS<6>       |         8.901(R)|      SLOW  |         3.690(R)|      FAST  |SCK_BUFGP         |   0.000|
SS<7>       |        10.734(R)|      SLOW  |         4.250(R)|      FAST  |SCK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCK            |    1.526|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 11 08:32:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 236 MB



