# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do mips_05_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/def.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:46 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/def.sv 
# -- Compiling package def
# 
# Top level modules:
# 	--none--
# End time: 07:37:46 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/param.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:46 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/param.sv 
# End time: 07:37:47 on Dec 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/write_back.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:47 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/write_back.sv 
# -- Compiling package write_back_sv_unit
# -- Importing package def
# -- Compiling module write_back
# 
# Top level modules:
# 	write_back
# End time: 07:37:47 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/mips32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:47 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/mips32.sv 
# -- Compiling package mips32_sv_unit
# -- Importing package def
# -- Compiling module mips32
# 
# Top level modules:
# 	mips32
# End time: 07:37:47 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/execute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:47 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/execute.sv 
# -- Compiling package execute_sv_unit
# -- Importing package def
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 07:37:47 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:47 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/control.sv 
# -- Compiling package control_sv_unit
# -- Importing package def
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 07:37:47 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:47 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/decode.sv 
# -- Compiling package decode_sv_unit
# -- Importing package def
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 07:37:47 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:47 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/reg_file.sv 
# -- Compiling package reg_file_sv_unit
# -- Importing package def
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 07:37:47 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:47 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Importing package def
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 07:37:47 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/i_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:47 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/i_mem.sv 
# -- Compiling package i_mem_sv_unit
# -- Importing package def
# -- Compiling module i_mem
# 
# Top level modules:
# 	i_mem
# End time: 07:37:47 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/dev/mips_05 {F:/dev/mips_05/d_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:37:47 on Dec 01,2017
# vlog -reportprogress 300 -sv -work work "+incdir+F:/dev/mips_05" F:/dev/mips_05/d_mem.sv 
# -- Compiling package d_mem_sv_unit
# -- Importing package def
# -- Compiling module d_mem
# 
# Top level modules:
# 	d_mem
# End time: 07:37:48 on Dec 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work F:/dev/mips_05/write_back.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:09 on Dec 01,2017
# vlog -reportprogress 300 -work work F:/dev/mips_05/write_back.sv 
# ** Warning: F:/dev/mips_05/write_back.sv(3): (vlog-13233) Design unit "write_back_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package write_back_sv_unit
# -- Importing package def
# -- Compiling module write_back
# 
# Top level modules:
# 	write_back
# End time: 07:38:09 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work F:/dev/mips_05/mips32_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:34 on Dec 01,2017
# vlog -reportprogress 300 -work work F:/dev/mips_05/mips32_tb.sv 
# -- Compiling package mips32_tb_sv_unit
# -- Importing package def
# -- Compiling module mips32_tb
# 
# Top level modules:
# 	mips32_tb
# End time: 07:38:34 on Dec 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.mips32_tb -t ns
# vsim -gui -l msim_transcript work.mips32_tb -t ns 
# Start time: 07:38:50 on Dec 01,2017
# Loading sv_std.std
# Loading work.def
# Loading work.mips32_tb_sv_unit
# Loading work.mips32_tb
# Loading work.mips32_sv_unit
# Loading work.mips32
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.i_mem_sv_unit
# Loading work.i_mem
# Loading work.control_sv_unit
# Loading work.control
# Loading work.decode_sv_unit
# Loading work.decode
# Loading work.reg_file_sv_unit
# Loading work.reg_file
# Loading work.execute_sv_unit
# Loading work.execute
# Loading work.write_back_sv_unit
# Loading work.write_back
# Loading work.d_mem_sv_unit
# Loading work.d_mem
add wave -position insertpoint sim:/mips32_tb/*
run -all
# ** Note: $stop    : F:/dev/mips_05/mips32_tb.sv(62)
#    Time: 500 ns  Iteration: 0  Instance: /mips32_tb
# Break in Module mips32_tb at F:/dev/mips_05/mips32_tb.sv line 62
# End time: 07:40:10 on Dec 01,2017, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
