<dec f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='15' type='llvm::InstructionSelector::MatcherState'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='1264' u='m' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='1265' u='m' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='1267' u='a' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='29' u='w' c='_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE'/>
<offset>768</offset>
