
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000591                       # Number of seconds simulated
sim_ticks                                   590955000                       # Number of ticks simulated
final_tick                                  590955000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147592                       # Simulator instruction rate (inst/s)
host_op_rate                                   286692                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50485194                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449092                       # Number of bytes of host memory used
host_seconds                                    11.71                       # Real time elapsed on the host
sim_insts                                     1727631                       # Number of instructions simulated
sim_ops                                       3355873                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    590955000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         284416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             380352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         162340618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         481281993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             643622611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    162340618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        162340618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124760769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124760769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124760769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        162340618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        481281993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            768383379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000222812750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          127                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          127                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13525                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1963                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5944                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2140                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 375552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  133568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  380416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               136960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     76                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     590953000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5944                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.091162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.527298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.212188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          432     30.06%     30.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          344     23.94%     54.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          165     11.48%     65.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           99      6.89%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           75      5.22%     77.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           55      3.83%     81.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      2.37%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.39%     85.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          213     14.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.078740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.353226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.571306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             72     56.69%     56.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            39     30.71%     87.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      4.72%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      3.94%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.79%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.79%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.79%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           127                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.433071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.410247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              101     79.53%     79.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.36%     81.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     13.39%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      4.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           127                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       282048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       133568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 158225245.577074408531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 477274919.410107374191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 226020593.784636735916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56751750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    161356000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14673739000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37834.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36308.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6856887.38                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    108082750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               218107750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18419.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37169.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       635.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       226.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    643.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4847                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1661                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73101.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7082880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3738075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24804360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                7944840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             58537860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1583040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       139905930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        23183520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         25771680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              331274505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            560.574841                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            458349500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2287000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     91276250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     60371000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     113783000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    306857750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3248700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1715340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17086020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2949300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         38107680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             51758850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2580000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       125006700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        35652960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         29317020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              307422570                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            520.213163                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            470744500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4486500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    103746750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     92846250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      99604000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    274151500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    590955000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  181881                       # Number of BP lookups
system.cpu.branchPred.condPredicted            181881                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8457                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                90435                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25467                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                380                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           90435                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              78720                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11715                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1742                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    590955000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      685590                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      120770                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           628                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           113                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    590955000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    590955000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      205812                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           389                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       590955000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1181911                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             248755                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1963957                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      181881                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             104187                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        842568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17364                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  183                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1813                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           85                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          151                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    205534                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3002                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1102237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.459409                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.671566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   523650     47.51%     47.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11384      1.03%     48.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51136      4.64%     53.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31261      2.84%     56.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34652      3.14%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29492      2.68%     61.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    11974      1.09%     62.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    21766      1.97%     64.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   386922     35.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1102237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.153887                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.661679                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   241470                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                298599                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    537800                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15686                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8682                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3738054                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8682                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   250298                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  153109                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5255                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    542962                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                141931                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3704508                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3101                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14054                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  45889                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78684                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4270986                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8240224                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3764414                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2565482                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   428283                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                158                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     72654                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               691248                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              125367                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37494                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12072                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3641699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 277                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3545510                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6930                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          286102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       447904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            213                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1102237                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.216649                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.820938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              333438     30.25%     30.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               65625      5.95%     36.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              108669      9.86%     46.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               94998      8.62%     54.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              116029     10.53%     65.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               92300      8.37%     73.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               91791      8.33%     81.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               93905      8.52%     90.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              105482      9.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1102237                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   12061      8.36%      8.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6675      4.63%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.01%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1100      0.76%     13.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59486     41.23%     55.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            36065     25.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1947      1.35%     81.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   734      0.51%     81.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             26106     18.10%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5869      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1525440     43.02%     43.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9074      0.26%     43.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1885      0.05%     43.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429494     12.11%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  78      0.00%     55.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  637      0.02%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19493      0.55%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1598      0.05%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296907      8.37%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                680      0.02%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236000      6.66%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8027      0.23%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.87%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               235435      6.64%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               95998      2.71%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          445190     12.56%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25705      0.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3545510                       # Type of FU issued
system.cpu.iq.rate                           2.999811                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      144261                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.040688                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4340658                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1960653                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1585267                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4003790                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1967496                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1922379                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1619276                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2064626                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109092                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        49435                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8597                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1011                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2023                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8682                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   99834                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6691                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3641976                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               429                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                691248                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               125367                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                162                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    838                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5393                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3354                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6909                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10263                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3525719                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                673484                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19791                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       794245                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   144169                       # Number of branches executed
system.cpu.iew.exec_stores                     120761                       # Number of stores executed
system.cpu.iew.exec_rate                     2.983066                       # Inst execution rate
system.cpu.iew.wb_sent                        3511335                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3507646                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2221121                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3543448                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.967775                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626825                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          286149                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8625                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1058973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.168988                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.181468                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       366548     34.61%     34.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       123912     11.70%     46.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        64912      6.13%     52.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67323      6.36%     58.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        73807      6.97%     65.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        51147      4.83%     70.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        50188      4.74%     75.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        41011      3.87%     79.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       220125     20.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1058973                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727631                       # Number of instructions committed
system.cpu.commit.committedOps                3355873                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758583                       # Number of memory references committed
system.cpu.commit.loads                        641813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386215     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208575      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355873                       # Class of committed instruction
system.cpu.commit.bw_lim_events                220125                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4480870                       # The number of ROB reads
system.cpu.rob.rob_writes                     7327773                       # The number of ROB writes
system.cpu.timesIdled                             789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727631                       # Number of Instructions Simulated
system.cpu.committedOps                       3355873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.684122                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.684122                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.461727                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.461727                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3448063                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1357946                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2538258                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1896155                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    608564                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   766359                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1089175                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    590955000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           936.818015                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              339892                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3420                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.383626                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   936.818015                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.914861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.914861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          948                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1383872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1383872                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    590955000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       555381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          555381                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115675                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       671056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           671056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       671056                       # number of overall hits
system.cpu.dcache.overall_hits::total          671056                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17560                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1098                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        18658                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18658                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18658                       # number of overall misses
system.cpu.dcache.overall_misses::total         18658                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1023991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1023991000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     72233997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72233997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1096224997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1096224997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1096224997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1096224997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       572941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       572941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       689714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       689714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       689714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       689714                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030649                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009403                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027052                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027052                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027052                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58313.838269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58313.838269                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65786.882514                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65786.882514                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58753.617590                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58753.617590                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58753.617590                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58753.617590                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        21305                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           92                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               368                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.894022                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    18.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1152                       # number of writebacks
system.cpu.dcache.writebacks::total              1152                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14208                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        14214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14214                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14214                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3352                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3352                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1092                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4444                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    231451000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    231451000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     70902497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     70902497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    302353497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    302353497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    302353497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    302353497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006443                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006443                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006443                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69048.627685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69048.627685                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64929.026557                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64929.026557                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68036.340459                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68036.340459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68036.340459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68036.340459                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3420                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    590955000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.839939                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               75806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               988                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             76.726721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.839939                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            412566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           412566                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    590955000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       203442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          203442                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       203442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           203442                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       203442                       # number of overall hits
system.cpu.icache.overall_hits::total          203442                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2091                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2091                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2091                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2091                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2091                       # number of overall misses
system.cpu.icache.overall_misses::total          2091                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136504999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136504999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    136504999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136504999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136504999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136504999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       205533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       205533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       205533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       205533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       205533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       205533                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010174                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010174                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65282.161167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65282.161167                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65282.161167                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65282.161167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65282.161167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65282.161167                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2328                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.538462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          988                       # number of writebacks
system.cpu.icache.writebacks::total               988                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          590                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          590                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1501                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1501                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1501                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1501                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1501                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1501                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104913999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104913999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104913999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104913999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104913999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104913999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007303                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69896.068621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69896.068621                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69896.068621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69896.068621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69896.068621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69896.068621                       # average overall mshr miss latency
system.cpu.icache.replacements                    988                       # number of replacements
system.membus.snoop_filter.tot_requests         10353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    590955000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4852                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1152                       # Transaction distribution
system.membus.trans_dist::WritebackClean          988                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2268                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1092                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1092                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1501                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3352                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       159168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       159168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       358144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       358144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  517312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5945                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001514                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038882                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5936     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5945                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20055500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7955998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23404500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
