int\r\nF_1 ( T_1 * V_1 , T_1 * V_2 ,\r\nunsigned int V_3 , unsigned int * V_4 )\r\n{\r\nregister unsigned int V_5 , V_6 ;\r\nregister int V_7 ;\r\nV_5 = * V_1 ;\r\nV_6 = * V_2 ;\r\nif( ( F_2 ( V_5 ) == V_8 )\r\n|| ( F_2 ( V_6 ) == V_8 ) )\r\n{\r\nif( ( ( F_2 ( V_5 ) == V_8 )\r\n&& F_3 ( V_5 )\r\n&& ( F_4 ( V_3 ) || F_5 ( V_5 ) ) )\r\n||\r\n( ( F_2 ( V_6 ) == V_8 )\r\n&& F_3 ( V_6 )\r\n&& ( F_4 ( V_3 ) || F_5 ( V_6 ) ) ) )\r\n{\r\nif( F_6 () ) {\r\nF_7 ( F_8 ( V_3 ) ) ;\r\nreturn ( V_9 ) ;\r\n}\r\nelse F_9 () ;\r\nF_7 ( F_8 ( V_3 ) ) ;\r\nreturn ( V_10 ) ;\r\n}\r\nelse if( ( ( F_2 ( V_5 ) == V_8 )\r\n&& F_3 ( V_5 ) )\r\n||\r\n( ( F_2 ( V_6 ) == V_8 )\r\n&& F_3 ( V_6 ) ) )\r\n{\r\nF_7 ( F_8 ( V_3 ) ) ;\r\nreturn ( V_10 ) ;\r\n}\r\n}\r\nF_10 ( V_5 , V_6 , V_7 ) ;\r\nif( V_7 < 0 )\r\n{\r\nif( F_11 ( V_5 )\r\n&& F_11 ( V_6 ) )\r\n{\r\nF_7 ( F_12 ( V_3 ) ) ;\r\n}\r\nelse if( F_13 ( V_5 ) )\r\n{\r\nF_7 ( F_14 ( V_3 ) ) ;\r\n}\r\nelse\r\n{\r\nF_7 ( F_15 ( V_3 ) ) ;\r\n}\r\n}\r\nelse if( F_16 ( V_5 ) == F_16 ( V_6 ) )\r\n{\r\nF_7 ( F_12 ( V_3 ) ) ;\r\n}\r\nelse if( F_17 ( V_5 ) )\r\n{\r\nif( F_16 ( V_5 ) < F_16 ( V_6 ) )\r\n{\r\nF_7 ( F_14 ( V_3 ) ) ;\r\n}\r\nelse\r\n{\r\nF_7 ( F_15 ( V_3 ) ) ;\r\n}\r\n}\r\nelse\r\n{\r\nif( F_16 ( V_5 ) > F_16 ( V_6 ) )\r\n{\r\nF_7 ( F_14 ( V_3 ) ) ;\r\n}\r\nelse\r\n{\r\nF_7 ( F_15 ( V_3 ) ) ;\r\n}\r\n}\r\nreturn ( V_10 ) ;\r\n}
