/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2002 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      Taiwan Semiconductor Manufacturing Ltd..  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   ram_128x16_fast
 *      Instance Name:  ram_128x16
 *      Words:          128
 *      Word Width:     16
 *      Mux:            4
 *      Pipeline:       No
 *      Process:        fast
 *      Delays:		min
 *
 *      Creation Date:  2002-01-13 20:13:08Z
 *      Version:        2000Q3V1
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(ram_128x16_fast) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2002-01-13 20:13:08Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2002 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 0.000;
	nom_voltage		: 1.980;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.0012;
	k_temp_cell_rise		: 0.0012;
	k_temp_hold_fall                : 0.0012;
	k_temp_hold_rise                : 0.0012;
	k_temp_min_pulse_width_high     : 0.0012;
	k_temp_min_pulse_width_low      : 0.0012;
	k_temp_min_period               : 0.0012;
	k_temp_rise_propagation         : 0.0012;
	k_temp_fall_propagation         : 0.0012;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.0012;
	k_temp_recovery_rise            : 0.0012;
	k_temp_setup_fall               : 0.0012;
	k_temp_setup_rise               : 0.0012;
	k_volt_cell_fall                : -0.52046;
	k_volt_cell_rise                : -0.52046;
	k_volt_hold_fall                : -0.52046;
	k_volt_hold_rise                : -0.52046;
	k_volt_min_pulse_width_high     : -0.52046;
	k_volt_min_pulse_width_low      : -0.52046;
	k_volt_min_period               : -0.52046;
	k_volt_rise_propagation         : -0.52046;
	k_volt_fall_propagation         : -0.52046;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.52046;
	k_volt_recovery_rise            : -0.52046;
	k_volt_setup_fall               : -0.52046;
	k_volt_setup_rise               : -0.52046;
	operating_conditions(fast) {
		process	 : 1;
		temperature	 : 0.000;
		voltage	 : 1.980;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : fast;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(ram_128x16_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(ram_128x16_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(ram_128x16_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(ram_128x16_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (ram_128x16_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 16;
		bit_from : 15;
		bit_to : 0 ;
		downto : true ;
	}
	type (ram_128x16_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 7;
		bit_from : 6;
		bit_to : 0 ;
		downto : true ;
	}
cell(ram_128x16) {
	area		 : 48994.500;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 7;
		word_width : 16;
	}
	bus(Q)	 {
		bus_type : ram_128x16_DATA;
		direction : output;
		max_capacitance : 2.221;
		capacitance : 0.021;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ( \
			  "0.688, 0.733, 0.780, 0.870, 1.051", \
			  "0.681, 0.727, 0.773, 0.863, 1.044", \
			  "0.667, 0.713, 0.759, 0.849, 1.030", \
			  "0.640, 0.686, 0.732, 0.822, 1.003", \
			  "0.623, 0.669, 0.715, 0.805, 0.986" \
			)
			}
			rise_transition(ram_128x16_load_template) {
			index_1 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ("0.066, 0.236, 0.413, 0.759, 1.452")
			}
			cell_fall(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ( \
			  "0.688, 0.733, 0.780, 0.870, 1.051", \
			  "0.681, 0.727, 0.773, 0.863, 1.044", \
			  "0.667, 0.713, 0.759, 0.849, 1.030", \
			  "0.640, 0.686, 0.732, 0.822, 1.003", \
			  "0.623, 0.669, 0.715, 0.805, 0.986" \
			)
			}
			fall_transition(ram_128x16_load_template) {
			index_1 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ("0.028, 0.109, 0.193, 0.357, 0.685")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ( \
			  "0.366, 0.415, 0.415, 0.415, 0.415", \
			  "0.406, 0.406, 0.406, 0.406, 0.406", \
			  "0.388, 0.388, 0.388, 0.388, 0.388", \
			  "0.352, 0.352, 0.352, 0.352, 0.352", \
			  "0.329, 0.329, 0.329, 0.329, 0.329" \
			)
                       }
			rise_transition(ram_128x16_load_template) {
			index_1 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ("0.066, 0.236, 0.413, 0.759, 1.452")
			}
			cell_fall(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ( \
			  "0.327, 0.371, 0.415, 0.415, 0.415", \
			  "0.381, 0.406, 0.406, 0.406, 0.406", \
			  "0.388, 0.388, 0.388, 0.388, 0.388", \
			  "0.352, 0.352, 0.352, 0.352, 0.352", \
			  "0.329, 0.329, 0.329, 0.329, 0.329" \
			)
			}
			fall_transition(ram_128x16_load_template) {
			index_1 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ("0.028, 0.109, 0.193, 0.357, 0.685")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ( \
			  "0.366, 0.415, 0.415, 0.415, 0.415", \
			  "0.406, 0.406, 0.406, 0.406, 0.406", \
			  "0.388, 0.388, 0.388, 0.388, 0.388", \
			  "0.352, 0.352, 0.352, 0.352, 0.352", \
			  "0.329, 0.329, 0.329, 0.329, 0.329" \
			)
                       }
			rise_transition(ram_128x16_load_template) {
			index_1 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ("0.066, 0.236, 0.413, 0.759, 1.452")
			}
			cell_fall(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ( \
			  "0.327, 0.371, 0.415, 0.415, 0.415", \
			  "0.381, 0.406, 0.406, 0.406, 0.406", \
			  "0.388, 0.388, 0.388, 0.388, 0.388", \
			  "0.352, 0.352, 0.352, 0.352, 0.352", \
			  "0.329, 0.329, 0.329, 0.329, 0.329" \
			)
			}
			fall_transition(ram_128x16_load_template) {
			index_1 ("0.021, 0.291, 0.571, 1.121, 2.221");
			values ("0.028, 0.109, 0.193, 0.357, 0.685")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.181
		clock	: true;
		min_pulse_width_low	: 0.103;
		min_pulse_width_high	: 0.083;
		min_period		: 0.686;
		max_transition		: 4.000;
		internal_power(){
			when : "CEN";
			power(ram_128x16_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
		internal_power(){
			when : "!CEN & WEN";
        		power(ram_128x16_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("110.750, 110.750")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			power(ram_128x16_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("119.499, 119.499")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.014;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.241, 0.243, 0.336, 0.523, 0.639", \
			  "0.248, 0.250, 0.343, 0.529, 0.646", \
			  "0.262, 0.263, 0.357, 0.543, 0.660", \
			  "0.289, 0.291, 0.384, 0.570, 0.687", \
			  "0.306, 0.308, 0.401, 0.588, 0.704" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.241, 0.243, 0.336, 0.523, 0.639", \
			  "0.248, 0.250, 0.343, 0.529, 0.646", \
			  "0.262, 0.263, 0.357, 0.543, 0.660", \
			  "0.289, 0.291, 0.384, 0.570, 0.687", \
			  "0.306, 0.308, 0.401, 0.588, 0.704" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.035, 0.114, 0.163", \
			  "0.000, 0.000, 0.028, 0.107, 0.156", \
			  "0.000, 0.000, 0.014, 0.093, 0.142", \
			  "0.000, 0.000, 0.000, 0.066, 0.115", \
			  "0.000, 0.000, 0.000, 0.049, 0.098" \
			)
				
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.035, 0.114, 0.163", \
			  "0.000, 0.000, 0.028, 0.107, 0.156", \
			  "0.000, 0.000, 0.014, 0.093, 0.142", \
			  "0.000, 0.000, 0.000, 0.066, 0.115", \
			  "0.000, 0.000, 0.000, 0.049, 0.098" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.010;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.238, 0.286, 0.382, 0.575, 0.695", \
			  "0.245, 0.293, 0.389, 0.582, 0.702", \
			  "0.259, 0.307, 0.403, 0.595, 0.715", \
			  "0.286, 0.334, 0.430, 0.623, 0.743", \
			  "0.303, 0.351, 0.447, 0.640, 0.760" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.238, 0.286, 0.382, 0.575, 0.695", \
			  "0.245, 0.293, 0.389, 0.582, 0.702", \
			  "0.259, 0.307, 0.403, 0.595, 0.715", \
			  "0.286, 0.334, 0.430, 0.623, 0.743", \
			  "0.303, 0.351, 0.447, 0.640, 0.760" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.048, 0.081", \
			  "0.000, 0.000, 0.000, 0.041, 0.074", \
			  "0.000, 0.000, 0.000, 0.027, 0.060", \
			  "0.000, 0.000, 0.000, 0.000, 0.033", \
			  "0.000, 0.000, 0.000, 0.000, 0.016" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.048, 0.081", \
			  "0.000, 0.000, 0.000, 0.041, 0.074", \
			  "0.000, 0.000, 0.000, 0.027, 0.060", \
			  "0.000, 0.000, 0.000, 0.000, 0.033", \
			  "0.000, 0.000, 0.000, 0.000, 0.016" \
			)
	}	}	}

	bus(A)  {
		bus_type : ram_128x16_ADDRESS;
		direction : input;
		capacitance : 0.053;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.178, 0.160, 0.194, 0.330, 0.415", \
			  "0.184, 0.167, 0.200, 0.337, 0.422", \
			  "0.198, 0.181, 0.214, 0.350, 0.435", \
			  "0.225, 0.208, 0.241, 0.378, 0.463", \
			  "0.242, 0.225, 0.258, 0.395, 0.480" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.178, 0.160, 0.194, 0.330, 0.415", \
			  "0.184, 0.167, 0.200, 0.337, 0.422", \
			  "0.198, 0.181, 0.214, 0.350, 0.435", \
			  "0.225, 0.208, 0.241, 0.378, 0.463", \
			  "0.242, 0.225, 0.258, 0.395, 0.480" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.063, 0.081, 0.115, 0.185, 0.228", \
			  "0.056, 0.074, 0.108, 0.178, 0.221", \
			  "0.043, 0.060, 0.095, 0.164, 0.207", \
			  "0.015, 0.033, 0.067, 0.137, 0.180", \
			  "0.000, 0.016, 0.050, 0.120, 0.163" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.063, 0.081, 0.115, 0.185, 0.228", \
			  "0.056, 0.074, 0.108, 0.178, 0.221", \
			  "0.043, 0.060, 0.095, 0.164, 0.207", \
			  "0.015, 0.033, 0.067, 0.137, 0.180", \
			  "0.000, 0.016, 0.050, 0.120, 0.163" \
			)
	}	}	}
	bus(D)	 {
		bus_type : ram_128x16_DATA;
		direction : input;
		capacitance : 0.005;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.111, 0.170, 0.288, 0.524, 0.672", \
			  "0.118, 0.177, 0.295, 0.531, 0.678", \
			  "0.132, 0.191, 0.309, 0.545, 0.692", \
			  "0.159, 0.218, 0.336, 0.572, 0.719", \
			  "0.176, 0.235, 0.353, 0.589, 0.736" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.111, 0.170, 0.288, 0.524, 0.672", \
			  "0.118, 0.177, 0.295, 0.531, 0.678", \
			  "0.132, 0.191, 0.309, 0.545, 0.692", \
			  "0.159, 0.218, 0.336, 0.572, 0.719", \
			  "0.176, 0.235, 0.353, 0.589, 0.736" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.010, 0.101, 0.158", \
			  "0.000, 0.000, 0.003, 0.094, 0.152", \
			  "0.000, 0.000, 0.000, 0.081, 0.138", \
			  "0.000, 0.000, 0.000, 0.053, 0.111", \
			  "0.000, 0.000, 0.000, 0.036, 0.093" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.010, 0.101, 0.158", \
			  "0.000, 0.000, 0.003, 0.094, 0.152", \
			  "0.000, 0.000, 0.000, 0.081, 0.138", \
			  "0.000, 0.000, 0.000, 0.053, 0.111", \
			  "0.000, 0.000, 0.000, 0.036, 0.093" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
