TimeQuest Timing Analyzer report for sd_bmp_hdmi
Fri Jan 23 20:47:40 2026
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. MTBF Summary
 44. Synchronizer Summary
 45. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 48. Slow 1200mV 0C Model Fmax Summary
 49. Slow 1200mV 0C Model Setup Summary
 50. Slow 1200mV 0C Model Hold Summary
 51. Slow 1200mV 0C Model Recovery Summary
 52. Slow 1200mV 0C Model Removal Summary
 53. Slow 1200mV 0C Model Minimum Pulse Width Summary
 54. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 59. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 61. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 63. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 64. Slow 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 67. Slow 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Output Enable Times
 81. Minimum Output Enable Times
 82. Output Disable Times
 83. Minimum Output Disable Times
 84. MTBF Summary
 85. Synchronizer Summary
 86. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 89. Fast 1200mV 0C Model Setup Summary
 90. Fast 1200mV 0C Model Hold Summary
 91. Fast 1200mV 0C Model Recovery Summary
 92. Fast 1200mV 0C Model Removal Summary
 93. Fast 1200mV 0C Model Minimum Pulse Width Summary
 94. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 97. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
 98. Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
 99. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
101. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
103. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
104. Fast 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
106. Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
109. Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'
116. Setup Times
117. Hold Times
118. Clock to Output Times
119. Minimum Clock to Output Times
120. Output Enable Times
121. Minimum Output Enable Times
122. Output Disable Times
123. Minimum Output Disable Times
124. MTBF Summary
125. Synchronizer Summary
126. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
129. Multicorner Timing Analysis Summary
130. Setup Times
131. Hold Times
132. Clock to Output Times
133. Minimum Clock to Output Times
134. Board Trace Model Assignments
135. Input Transition Times
136. Signal Integrity Metrics (Slow 1200mv 0c Model)
137. Signal Integrity Metrics (Slow 1200mv 85c Model)
138. Signal Integrity Metrics (Fast 1200mv 0c Model)
139. Setup Transfers
140. Hold Transfers
141. Recovery Transfers
142. Removal Transfers
143. Report TCCS
144. Report RSKM
145. Unconstrained Paths
146. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; sd_bmp_hdmi                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; sd_bmp_hdmi.sdc ; OK     ; Fri Jan 23 20:47:37 2026 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ; Generated ; 10.000 ; 100.0 MHz ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[1] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; Generated ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] }  ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; Generated ; 20.000 ; 50.0 MHz  ; 10.000 ; 20.000 ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; sys_clk ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] }  ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384 ; 65.0 MHz  ; 0.000  ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 3.076  ; 325.1 MHz ; 0.000  ; 1.538  ; 50.00      ; 2         ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                             ; { sys_clk }                                                   ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 29.42 MHz  ; 29.42 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 102.31 MHz ; 102.31 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;      ;
; 116.32 MHz ; 116.32 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
; 290.11 MHz ; 290.11 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;      ;
; 372.44 MHz ; 372.44 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -18.610 ; -281.508      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.619  ; -59.467       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.391   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 4.792   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 6.835   ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.137 ; -0.232        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.394  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.432  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.452  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.518 ; -222.563      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.568  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 4.640  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.859 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.831 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 2.766 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.589 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.692 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.390 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.718 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.718 ; 0.000         ;
; sys_clk                                                   ; 9.832 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -18.610 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.429     ;
; -18.599 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.418     ;
; -18.567 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.386     ;
; -18.549 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.368     ;
; -18.542 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.361     ;
; -18.538 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.357     ;
; -18.506 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.325     ;
; -18.481 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.300     ;
; -18.464 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.283     ;
; -18.453 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.272     ;
; -18.423 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.242     ;
; -18.421 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.240     ;
; -18.401 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.220     ;
; -18.396 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.215     ;
; -18.390 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.209     ;
; -18.362 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.181     ;
; -18.358 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.177     ;
; -18.333 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.152     ;
; -18.332 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.151     ;
; -18.318 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.137     ;
; -18.307 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.126     ;
; -18.277 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.096     ;
; -18.275 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.094     ;
; -18.271 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.090     ;
; -18.250 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.069     ;
; -18.248 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.067     ;
; -18.214 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.033     ;
; -18.187 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.006     ;
; -18.186 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 34.005     ;
; -18.160 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.979     ;
; -18.131 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.950     ;
; -18.131 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.950     ;
; -18.123 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.942     ;
; -18.102 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.921     ;
; -18.099 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.918     ;
; -18.070 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.889     ;
; -18.040 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.859     ;
; -18.039 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.858     ;
; -18.033 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.852     ;
; -18.014 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.833     ;
; -17.985 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.804     ;
; -17.985 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.804     ;
; -17.972 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.791     ;
; -17.960 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.779     ;
; -17.956 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.775     ;
; -17.951 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.770     ;
; -17.924 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.743     ;
; -17.922 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.741     ;
; -17.899 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.718     ;
; -17.887 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.706     ;
; -17.868 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.687     ;
; -17.839 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.658     ;
; -17.839 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.658     ;
; -17.834 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.653     ;
; -17.824 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.643     ;
; -17.814 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.633     ;
; -17.804 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.623     ;
; -17.776 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.595     ;
; -17.773 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.592     ;
; -17.751 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.570     ;
; -17.743 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.562     ;
; -17.741 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.560     ;
; -17.693 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.512     ;
; -17.688 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.507     ;
; -17.676 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.495     ;
; -17.668 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.487     ;
; -17.665 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.484     ;
; -17.658 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.477     ;
; -17.633 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.452     ;
; -17.625 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.444     ;
; -17.608 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.427     ;
; -17.595 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.414     ;
; -17.574 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.882     ;
; -17.563 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.871     ;
; -17.542 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.361     ;
; -17.531 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.839     ;
; -17.512 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.331     ;
; -17.506 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.814     ;
; -17.489 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.308     ;
; -17.398 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.217     ;
; -17.387 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.695     ;
; -17.314 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.133     ;
; -17.296 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.604     ;
; -17.226 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.045     ;
; -17.212 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.520     ;
; -17.197 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 33.016     ;
; -17.124 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.432     ;
; -17.099 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 32.918     ;
; -17.095 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.403     ;
; -17.051 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 32.870     ;
; -17.026 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 32.845     ;
; -16.997 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.305     ;
; -16.949 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.257     ;
; -16.924 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 32.232     ;
; -16.911 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 32.730     ;
; -16.900 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 32.719     ;
; -16.900 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 32.719     ;
; -16.870 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 32.689     ;
; -16.868 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 32.687     ;
; -16.843 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.434      ; 32.662     ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.619 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.886     ; 3.380      ;
; -3.618 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.886     ; 3.379      ;
; -3.618 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.886     ; 3.379      ;
; -3.464 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.886     ; 3.225      ;
; -3.463 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.886     ; 3.224      ;
; -3.463 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.886     ; 3.224      ;
; -3.414 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.214      ;
; -3.413 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.213      ;
; -3.413 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.213      ;
; -3.413 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.213      ;
; -3.413 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.213      ;
; -3.412 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.212      ;
; -3.411 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.211      ;
; -3.411 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.211      ;
; -3.411 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.211      ;
; -3.410 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.210      ;
; -3.410 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.210      ;
; -3.410 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.210      ;
; -3.259 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.059      ;
; -3.258 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.058      ;
; -3.258 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.058      ;
; -3.258 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.058      ;
; -3.258 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.058      ;
; -3.257 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.057      ;
; -3.256 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.056      ;
; -3.256 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.056      ;
; -3.256 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.056      ;
; -3.255 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.055      ;
; -3.255 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.055      ;
; -3.255 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.847     ; 3.055      ;
; -3.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.324     ; 2.503      ;
; -3.157 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.324     ; 2.480      ;
; -2.960 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.324     ; 2.283      ;
; -2.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.324     ; 2.216      ;
; -2.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.810     ; 2.557      ;
; -2.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.810     ; 2.535      ;
; -2.603 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.324     ; 1.926      ;
; -2.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.810     ; 2.233      ;
; -2.353 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.810     ; 2.190      ;
; -2.239 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.810     ; 2.076      ;
; -2.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.810     ; 2.056      ;
; -1.771 ; vs_d0                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.324     ; 1.094      ;
; -1.570 ; vs_d1                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.324     ; 0.893      ;
; 1.403  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.508      ;
; 1.405  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.506      ;
; 1.410  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.501      ;
; 1.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.452      ;
; 1.561  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.350      ;
; 1.583  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.328      ;
; 1.585  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.326      ;
; 1.590  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.321      ;
; 1.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.272      ;
; 1.681  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.230      ;
; 1.683  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.228      ;
; 1.688  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.223      ;
; 1.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.174      ;
; 1.741  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.170      ;
; 1.826  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.085      ;
; 1.839  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.072      ;
; 1.875  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.036      ;
; 1.877  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.034      ;
; 1.882  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.029      ;
; 1.931  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.980      ;
; 1.977  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.934      ;
; 1.978  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.933      ;
; 2.006  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.905      ;
; 2.033  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.878      ;
; 2.104  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.807      ;
; 2.157  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.754      ;
; 2.158  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.753      ;
; 2.165  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.755      ;
; 2.165  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.755      ;
; 2.165  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.755      ;
; 2.165  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.755      ;
; 2.165  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.755      ;
; 2.165  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.755      ;
; 2.165  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.755      ;
; 2.165  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.755      ;
; 2.165  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.755      ;
; 2.165  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.755      ;
; 2.173  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.738      ;
; 2.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.736      ;
; 2.180  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.731      ;
; 2.229  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.682      ;
; 2.252  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.659      ;
; 2.254  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.657      ;
; 2.255  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.656      ;
; 2.256  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.655      ;
; 2.259  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.652      ;
; 2.298  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.613      ;
; 2.304  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.228      ; 7.840      ;
; 2.304  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.228      ; 7.840      ;
; 2.304  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.228      ; 7.840      ;
; 2.304  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.228      ; 7.840      ;
; 2.304  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.228      ; 7.840      ;
; 2.304  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.228      ; 7.840      ;
; 2.304  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.228      ; 7.840      ;
; 2.308  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.603      ;
; 2.313  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.600      ;
; 2.317  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 7.596      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.391 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.608      ;
; 0.398 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.601      ;
; 0.562 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.435      ;
; 0.564 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.433      ;
; 0.566 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.431      ;
; 0.568 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.429      ;
; 0.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.425      ;
; 0.588 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.409      ;
; 0.597 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.402      ;
; 0.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.395      ;
; 0.607 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.390      ;
; 0.609 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.388      ;
; 0.612 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.385      ;
; 0.613 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.384      ;
; 0.615 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.382      ;
; 0.657 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.340      ;
; 0.657 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.340      ;
; 0.657 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.340      ;
; 0.679 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.319      ;
; 0.679 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.319      ;
; 0.679 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.319      ;
; 0.679 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.319      ;
; 0.705 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.833      ;
; 0.736 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.802      ;
; 0.755 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.244      ;
; 0.757 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.788      ;
; 0.788 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.757      ;
; 0.801 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.198      ;
; 0.808 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.191      ;
; 0.813 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.184      ;
; 0.815 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.182      ;
; 0.818 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.179      ;
; 0.819 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.178      ;
; 0.821 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.176      ;
; 0.821 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.176      ;
; 0.821 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.176      ;
; 0.823 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.174      ;
; 0.823 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.174      ;
; 0.825 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.172      ;
; 0.854 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.142      ;
; 0.857 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 2.005      ;
; 0.858 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.138      ;
; 0.860 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.136      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.134      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 2.134      ;
; 0.865 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 2.131      ;
; 0.885 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.113      ;
; 0.885 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.113      ;
; 0.885 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.113      ;
; 0.885 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 2.113      ;
; 0.942 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.928      ;
; 0.950 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.912      ;
; 0.956 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.589      ;
; 0.961 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 2.038      ;
; 0.967 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.578      ;
; 1.017 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.980      ;
; 1.019 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.978      ;
; 1.022 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.975      ;
; 1.023 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.974      ;
; 1.025 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.972      ;
; 1.027 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.970      ;
; 1.027 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.970      ;
; 1.029 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.968      ;
; 1.029 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.968      ;
; 1.031 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.966      ;
; 1.035 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.835      ;
; 1.056 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.487      ;
; 1.060 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.936      ;
; 1.064 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.932      ;
; 1.066 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.930      ;
; 1.067 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.930      ;
; 1.067 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.930      ;
; 1.071 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.925      ;
; 1.082 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.076     ; 1.461      ;
; 1.089 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.909      ;
; 1.089 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.909      ;
; 1.089 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.909      ;
; 1.089 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.909      ;
; 1.132 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.737      ;
; 1.165 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.078     ; 1.834      ;
; 1.171 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.184     ; 1.722      ;
; 1.185 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.811      ;
; 1.185 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.812      ;
; 1.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.811      ;
; 1.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.810      ;
; 1.188 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.809      ;
; 1.189 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.808      ;
; 1.190 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.807      ;
; 1.191 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.805      ;
; 1.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.803      ;
; 1.203 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.793      ;
; 1.207 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.082     ; 1.788      ;
; 1.209 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.788      ;
; 1.209 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.787      ;
; 1.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.783      ;
; 1.217 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.079     ; 1.781      ;
; 1.222 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.775      ;
; 1.226 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.643      ;
; 1.227 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.769      ;
; 1.227 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.770      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.792  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 5.039      ;
; 5.090  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 4.741      ;
; 5.692  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 4.139      ;
; 5.864  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.965      ;
; 6.153  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.170     ; 3.678      ;
; 6.464  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 3.365      ;
; 6.894  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 2.941      ;
; 7.001  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 2.834      ;
; 7.192  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 2.643      ;
; 7.221  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 2.614      ;
; 7.300  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 2.514      ;
; 7.320  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.187     ; 2.494      ;
; 7.338  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 2.483      ;
; 7.469  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 2.352      ;
; 7.555  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 2.262      ;
; 7.555  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 2.262      ;
; 7.555  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 2.262      ;
; 7.555  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 2.262      ;
; 7.733  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 2.084      ;
; 7.734  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 2.083      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 7.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.867      ;
; 8.084  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 1.737      ;
; 8.336  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 1.490      ;
; 8.380  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 1.455      ;
; 8.497  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 1.330      ;
; 8.530  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.298      ;
; 8.557  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.271      ;
; 8.558  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.270      ;
; 8.559  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.269      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.097      ;
; 8.734  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.094      ;
; 8.735  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.093      ;
; 8.736  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.092      ;
; 8.736  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.092      ;
; 8.756  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.072      ;
; 8.767  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 1.061      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.226 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.691      ;
; 10.275 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.644      ;
; 10.275 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.644      ;
; 10.275 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.644      ;
; 10.275 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.644      ;
; 10.275 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.644      ;
; 10.275 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.644      ;
; 10.275 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.644      ;
; 10.275 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.644      ;
; 10.275 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.644      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.310 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.607      ;
; 10.359 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.560      ;
; 10.359 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.560      ;
; 10.359 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.560      ;
; 10.359 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.560      ;
; 10.359 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.560      ;
; 10.359 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.560      ;
; 10.359 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.560      ;
; 10.359 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.560      ;
; 10.359 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 9.560      ;
; 10.391 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.526      ;
; 10.391 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.526      ;
; 10.391 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.526      ;
; 10.391 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.526      ;
; 10.391 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.526      ;
; 10.391 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.526      ;
; 10.391 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.526      ;
; 10.391 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.526      ;
; 10.391 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 9.526      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.835  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.982      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.092  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.725      ;
; 7.362  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.184     ; 2.455      ;
; 16.553 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.366      ;
; 16.614 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.305      ;
; 16.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.208      ;
; 16.811 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.108      ;
; 16.861 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 3.058      ;
; 16.939 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.979      ;
; 16.958 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.961      ;
; 16.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.923      ;
; 16.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.923      ;
; 16.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.923      ;
; 16.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.923      ;
; 16.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.923      ;
; 16.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.923      ;
; 16.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.923      ;
; 16.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.923      ;
; 16.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.923      ;
; 17.005 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.914      ;
; 17.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.895      ;
; 17.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.895      ;
; 17.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.895      ;
; 17.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.895      ;
; 17.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.895      ;
; 17.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.895      ;
; 17.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.895      ;
; 17.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.895      ;
; 17.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.895      ;
; 17.083 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.836      ;
; 17.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.827      ;
; 17.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.827      ;
; 17.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.827      ;
; 17.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.827      ;
; 17.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.827      ;
; 17.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.827      ;
; 17.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.827      ;
; 17.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.827      ;
; 17.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.827      ;
; 17.095 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.824      ;
; 17.114 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.804      ;
; 17.271 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.647      ;
; 17.275 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.645      ;
; 17.275 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.645      ;
; 17.275 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.645      ;
; 17.275 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.645      ;
; 17.275 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.645      ;
; 17.275 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.645      ;
; 17.275 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.645      ;
; 17.275 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.645      ;
; 17.275 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.645      ;
; 17.279 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.639      ;
; 17.301 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.617      ;
; 17.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.613      ;
; 17.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.604      ;
; 17.369 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.550      ;
; 17.411 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.508      ;
; 17.426 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.493      ;
; 17.449 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.469      ;
; 17.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.463      ;
; 17.463 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.456      ;
; 17.465 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.454      ;
; 17.476 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.442      ;
; 17.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.441      ;
; 17.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.422      ;
; 17.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.422      ;
; 17.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.422      ;
; 17.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.422      ;
; 17.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.422      ;
; 17.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.422      ;
; 17.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.422      ;
; 17.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.422      ;
; 17.498 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.081     ; 2.422      ;
; 17.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.404      ;
; 17.597 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.321      ;
; 17.614 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.305      ;
; 17.633 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.286      ;
; 17.633 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.285      ;
; 17.635 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.284      ;
; 17.641 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.277      ;
; 17.653 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.266      ;
; 17.659 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.260      ;
; 17.676 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.083     ; 2.242      ;
; 17.682 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.237      ;
; 17.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.236      ;
; 17.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.082     ; 2.236      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 1.539      ;
; -0.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.305      ; 1.564      ;
; 0.083  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 1.759      ;
; 0.161  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.305      ; 1.820      ;
; 0.284  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.305      ; 1.943      ;
; 0.290  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 1.966      ;
; 0.305  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.305      ; 1.964      ;
; 0.313  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.305      ; 1.972      ;
; 0.361  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 2.037      ;
; 0.409  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 2.085      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.483  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.500  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.508  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.512  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.517  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.535  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.535  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.544  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.322      ; 2.220      ;
; 0.564  ; pipe_gen:u_pipe_gen|pipe2_x[4]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[4]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.857      ;
; 0.571  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.237      ;
; 0.573  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.576  ; pipe_gen:u_pipe_gen|pipe2_x[3]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[3]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.583  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.238      ;
; 0.606  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.262      ;
; 0.617  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.283      ;
; 0.625  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.919      ;
; 0.637  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[7]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.930      ;
; 0.639  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.644  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.301      ;
; 0.655  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.948      ;
; 0.656  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.949      ;
; 0.666  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.960      ;
; 0.684  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.710  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.003      ;
; 0.714  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.010      ;
; 0.715  ; vs_d0                                                                                                                                                                  ; vs_d1                                                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.009      ;
; 0.732  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.025      ;
; 0.735  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                                            ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.738  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.740  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.741  ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.742  ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742  ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.743  ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743  ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744  ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745  ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.748  ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.752  ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.753  ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.047      ;
; 0.755  ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.049      ;
; 0.757  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757  ; pipe_gen:u_pipe_gen|pipe2_x[2]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[2]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.762  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.766  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768  ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                           ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.770  ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.770  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.776  ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.070      ;
; 0.776  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.780  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.789  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.791  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.791  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.085      ;
; 0.793  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.086      ;
; 0.796  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.394 ; bird_load_addr[4]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.128      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.164      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.189      ;
; 0.465 ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.208      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.778      ;
; 0.494 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.512      ; 1.260      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.799      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.244      ;
; 0.524 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.513      ; 1.292      ;
; 0.526 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.821      ;
; 0.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.821      ;
; 0.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.828      ;
; 0.542 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.836      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.842      ;
; 0.558 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.851      ;
; 0.559 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.853      ;
; 0.560 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.854      ;
; 0.560 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.854      ;
; 0.564 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.858      ;
; 0.569 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.863      ;
; 0.581 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 1.329      ;
; 0.625 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.494      ; 1.373      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.951      ;
; 0.668 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.962      ;
; 0.669 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.963      ;
; 0.681 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.974      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.975      ;
; 0.687 ; bird_load_addr[12]                                                                                                                                                     ; bird_load_addr[12]                                                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.980      ;
; 0.691 ; bird_load_en                                                                                                                                                           ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_we_reg                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.418      ;
; 0.691 ; pipe_load_addr[3]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.427      ;
; 0.692 ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.984      ;
; 0.692 ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.984      ;
; 0.695 ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.988      ;
; 0.696 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.989      ;
; 0.697 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.990      ;
; 0.697 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.477      ; 1.429      ;
; 0.699 ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.992      ;
; 0.702 ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.994      ;
; 0.708 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.001      ;
; 0.709 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.002      ;
; 0.719 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.013      ;
; 0.720 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.014      ;
; 0.721 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.015      ;
; 0.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.017      ;
; 0.724 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.018      ;
; 0.724 ; bird_load_addr[9]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.492      ; 1.470      ;
; 0.726 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.020      ;
; 0.727 ; bird_load_addr[7]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.461      ;
; 0.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.027      ;
; 0.736 ; seg_driver:u_seg_driver|scan_cnt[3]                                                                                                                                    ; seg_driver:u_seg_driver|scan_cnt[3]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; seg_driver:u_seg_driver|scan_cnt[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_cnt[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.739 ; seg_driver:u_seg_driver|scan_cnt[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_cnt[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.432 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.442 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.176      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.190      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.788      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.245      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.805      ;
; 0.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.256      ;
; 0.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.268      ;
; 0.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.271      ;
; 0.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.824      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.829      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.269      ;
; 0.539 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.272      ;
; 0.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.861      ;
; 0.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.865      ;
; 0.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.238      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.933      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.954      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.952      ;
; 0.661 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.954      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.963      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.975      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.976      ;
; 0.686 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.979      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.999      ;
; 0.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.002      ;
; 0.713 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.005      ;
; 0.713 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.010      ;
; 0.718 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.011      ;
; 0.722 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.015      ;
; 0.724 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.020      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.021      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.025      ;
; 0.733 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.025      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.743 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.750 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.044      ;
; 0.750 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.044      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.047      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.500 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.794      ;
; 0.641 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.936      ;
; 0.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.960      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.001      ;
; 0.728 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.022      ;
; 0.728 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.022      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.041      ;
; 0.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.050      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.056      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.065      ;
; 0.795 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.089      ;
; 0.821 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.115      ;
; 0.828 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.122      ;
; 0.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.123      ;
; 0.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.123      ;
; 0.829 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.123      ;
; 0.892 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.185      ;
; 0.892 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.185      ;
; 0.892 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.185      ;
; 0.892 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.185      ;
; 0.892 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.185      ;
; 0.893 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.186      ;
; 0.893 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.186      ;
; 0.893 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.186      ;
; 0.893 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.186      ;
; 0.893 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.186      ;
; 0.894 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.187      ;
; 0.894 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.187      ;
; 0.894 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.187      ;
; 0.894 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.187      ;
; 0.894 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.187      ;
; 0.898 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.192      ;
; 0.899 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.193      ;
; 0.901 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.195      ;
; 0.919 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.213      ;
; 0.951 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.246      ;
; 1.008 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.302      ;
; 1.023 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.317      ;
; 1.042 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.336      ;
; 1.045 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.339      ;
; 1.048 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.342      ;
; 1.069 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.363      ;
; 1.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.393      ;
; 1.103 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.397      ;
; 1.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.399      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.402      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.403      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.411      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.412      ;
; 1.126 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.420      ;
; 1.130 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.424      ;
; 1.148 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.442      ;
; 1.162 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.456      ;
; 1.183 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.477      ;
; 1.183 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.477      ;
; 1.185 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.479      ;
; 1.189 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.483      ;
; 1.190 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.484      ;
; 1.212 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.506      ;
; 1.214 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.508      ;
; 1.222 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.516      ;
; 1.229 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.523      ;
; 1.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.524      ;
; 1.234 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.528      ;
; 1.239 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.533      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.525 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.934      ;
; 0.526 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.934      ;
; 0.526 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.934      ;
; 0.526 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.935      ;
; 0.527 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.936      ;
; 0.527 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.936      ;
; 0.527 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.935      ;
; 0.528 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.936      ;
; 0.528 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 0.936      ;
; 0.535 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.944      ;
; 0.540 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.949      ;
; 0.543 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.836      ;
; 0.546 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.839      ;
; 0.551 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.844      ;
; 0.557 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.850      ;
; 0.570 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.979      ;
; 0.571 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.980      ;
; 0.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.981      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.982      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.982      ;
; 0.573 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.982      ;
; 0.574 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.983      ;
; 0.576 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.985      ;
; 0.579 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 0.988      ;
; 0.613 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.021      ;
; 0.624 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.033      ;
; 0.628 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.037      ;
; 0.642 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.054      ;
; 0.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.646 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.054      ;
; 0.653 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.946      ;
; 0.653 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.946      ;
; 0.667 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.960      ;
; 0.670 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.963      ;
; 0.687 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.181      ; 1.096      ;
; 0.740 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.750 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.753 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.046      ;
; 0.761 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.776 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.184      ;
; 0.787 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.082      ;
; 0.791 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.083      ;
; 0.792 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.084      ;
; 0.793 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.085      ;
; 0.795 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.089      ;
; 0.796 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.090      ;
; 0.798 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.092      ;
; 0.799 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.092      ;
; 0.801 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.094      ;
; 0.812 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.106      ;
; 0.814 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.108      ;
; 0.815 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.109      ;
; 0.824 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.117      ;
; 0.827 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.120      ;
; 0.846 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.139      ;
; 0.847 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.139      ;
; 0.855 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.148      ;
; 0.895 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.188      ;
; 0.953 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.247      ;
; 0.956 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.250      ;
; 0.971 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.178      ; 1.377      ;
; 0.989 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.282      ;
; 1.033 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.325      ;
; 1.048 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.343      ;
; 1.056 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.351      ;
; 1.059 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.180      ; 1.467      ;
; 1.078 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.371      ;
; 1.100 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.396      ;
; 1.137 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.431      ;
; 1.137 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.430      ;
; 1.140 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.434      ;
; 1.142 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.170 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.465      ;
; 1.171 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.356      ;
; 1.202 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.496      ;
; 1.211 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.507      ;
; 1.223 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.408      ;
; 1.229 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.177      ; 1.634      ;
; 1.240 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.534      ;
; 1.246 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.539      ;
; 1.259 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.552      ;
; 1.264 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.557      ;
; 1.274 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.567      ;
; 1.278 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.463      ;
; 1.290 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.473      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.539      ; 3.696      ;
; -2.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.539      ; 3.696      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.534      ; 3.676      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.700      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.700      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.534      ; 3.676      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.534      ; 3.676      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.700      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.700      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.684      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.534      ; 3.676      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.690      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.701      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.701      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.701      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.701      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.701      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.701      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.701      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.701      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.702      ;
; -2.502 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.683      ;
; -2.492 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.691      ;
; -2.492 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.561      ; 3.692      ;
; -2.492 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.561      ; 3.692      ;
; -2.357 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.539      ; 3.535      ;
; -2.357 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.539      ; 3.535      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.534      ; 3.515      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.539      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.539      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.534      ; 3.515      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.534      ; 3.515      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.539      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.558      ; 3.539      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.523      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.534      ; 3.515      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.548      ; 3.529      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.540      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.540      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.540      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.540      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.540      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.540      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.540      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.559      ; 3.540      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.541      ;
; -2.341 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.542      ; 3.522      ;
; -2.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.560      ; 3.530      ;
; -2.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.561      ; 3.531      ;
; -2.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.561      ; 3.531      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.536      ;
; 4.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.536      ;
; 4.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.536      ;
; 4.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.536      ;
; 4.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.536      ;
; 4.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.536      ;
; 4.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.536      ;
; 4.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.536      ;
; 4.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.536      ;
; 4.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.195      ; 5.600      ;
; 4.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 5.151      ;
; 4.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 5.151      ;
; 4.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 5.151      ;
; 4.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 5.151      ;
; 4.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 5.151      ;
; 4.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 5.151      ;
; 4.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 5.151      ;
; 4.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 5.151      ;
; 4.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.359      ;
; 4.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.359      ;
; 4.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.359      ;
; 4.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.359      ;
; 4.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.359      ;
; 4.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.359      ;
; 4.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.359      ;
; 4.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.359      ;
; 4.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 5.359      ;
; 4.746 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 5.124      ;
; 4.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 5.117      ;
; 4.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 5.117      ;
; 4.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 5.117      ;
; 4.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 5.117      ;
; 4.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 5.117      ;
; 4.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 5.117      ;
; 4.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 5.117      ;
; 4.820 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.195      ; 5.423      ;
; 4.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.974      ;
; 4.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.974      ;
; 4.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.974      ;
; 4.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.974      ;
; 4.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.974      ;
; 4.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.974      ;
; 4.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.974      ;
; 4.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.974      ;
; 4.923 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 4.947      ;
; 4.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 4.940      ;
; 4.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 4.940      ;
; 4.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 4.940      ;
; 4.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 4.940      ;
; 4.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 4.940      ;
; 4.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 4.940      ;
; 4.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 4.940      ;
; 4.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 5.141      ;
; 4.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 5.141      ;
; 4.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 5.141      ;
; 4.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 5.141      ;
; 4.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 5.141      ;
; 4.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 5.141      ;
; 4.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 5.141      ;
; 5.036 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.193      ; 5.205      ;
; 5.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 4.964      ;
; 5.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 4.964      ;
; 5.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 4.964      ;
; 5.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 4.964      ;
; 5.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 4.964      ;
; 5.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 4.964      ;
; 5.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.186      ; 4.964      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 4.679      ;
; 5.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 4.677      ;
; 5.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 4.677      ;
; 5.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 4.677      ;
; 5.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 4.677      ;
; 5.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 4.677      ;
; 5.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 4.677      ;
; 5.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 4.677      ;
; 5.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 4.677      ;
; 5.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.131     ; 4.677      ;
; 5.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.674      ;
; 5.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.674      ;
; 5.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.674      ;
; 5.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.674      ;
; 5.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.674      ;
; 5.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.674      ;
; 5.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.674      ;
; 5.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.674      ;
; 5.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.674      ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 5.151      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 5.142      ;
; 4.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 5.124      ;
; 4.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 5.124      ;
; 4.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 5.124      ;
; 4.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 5.124      ;
; 4.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 5.124      ;
; 4.674 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 5.117      ;
; 4.674 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 5.117      ;
; 4.674 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 5.117      ;
; 4.674 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 5.117      ;
; 4.674 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 5.117      ;
; 4.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.974      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.965      ;
; 4.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 4.947      ;
; 4.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 4.947      ;
; 4.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 4.947      ;
; 4.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 4.947      ;
; 4.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 4.947      ;
; 4.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.940      ;
; 4.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.940      ;
; 4.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.940      ;
; 4.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.940      ;
; 4.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.940      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.731      ;
; 5.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 4.677      ;
; 5.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 4.677      ;
; 5.137 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.216     ; 4.648      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.554      ;
; 5.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 4.500      ;
; 5.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 4.500      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.216     ; 4.471      ;
; 5.647 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.180      ;
; 5.647 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.180      ;
; 5.647 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.180      ;
; 5.647 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.180      ;
; 5.647 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.180      ;
; 5.647 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.180      ;
; 5.647 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.180      ;
; 5.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.019      ;
; 5.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.019      ;
; 5.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.019      ;
; 5.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.019      ;
; 5.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.019      ;
; 5.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.019      ;
; 5.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.019      ;
; 5.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 3.874      ;
; 5.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 3.874      ;
; 5.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 3.874      ;
; 5.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 3.874      ;
; 5.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 3.874      ;
; 5.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 3.874      ;
; 5.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 3.874      ;
; 6.104 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 3.722      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.859 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.639      ; 2.894      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.643      ; 2.938      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 2.892      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 2.892      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 2.892      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 2.892      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 2.892      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 2.892      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 2.892      ;
; 0.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 2.936      ;
; 0.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 2.936      ;
; 0.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 2.936      ;
; 0.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 2.936      ;
; 0.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 2.936      ;
; 0.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 2.936      ;
; 0.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 2.936      ;
; 0.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 2.936      ;
; 0.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 2.936      ;
; 0.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.658      ;
; 0.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.658      ;
; 0.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.658      ;
; 0.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.658      ;
; 0.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.658      ;
; 0.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.658      ;
; 1.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.318      ; 2.691      ;
; 1.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.318      ; 2.691      ;
; 1.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.318      ; 2.691      ;
; 1.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.318      ; 2.691      ;
; 1.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.318      ; 2.691      ;
; 1.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.705      ;
; 1.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.705      ;
; 1.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.705      ;
; 1.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.705      ;
; 1.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.705      ;
; 1.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 2.705      ;
; 1.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 2.755      ;
; 1.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 2.755      ;
; 1.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 2.755      ;
; 1.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 2.755      ;
; 1.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 2.755      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 2.785      ;
; 1.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 2.785      ;
; 1.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.302      ; 2.869      ;
; 1.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.302      ; 2.869      ;
; 1.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.302      ; 2.869      ;
; 1.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.302      ; 2.869      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.639      ; 3.279      ;
; 1.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.643      ; 3.323      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 3.277      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 3.277      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 3.277      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 3.277      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 3.277      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 3.277      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.634      ; 3.277      ;
; 1.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.321      ;
; 1.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.321      ;
; 1.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.321      ;
; 1.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.321      ;
; 1.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.321      ;
; 1.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.321      ;
; 1.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.321      ;
; 1.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.321      ;
; 1.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.638      ; 3.321      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.043      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.043      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.043      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.043      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.043      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.043      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.318      ; 3.076      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.318      ; 3.076      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.318      ; 3.076      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.318      ; 3.076      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.318      ; 3.076      ;
; 1.411 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.705      ;
; 1.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.090      ;
; 1.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.090      ;
; 1.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.090      ;
; 1.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.090      ;
; 1.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.090      ;
; 1.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.317      ; 3.090      ;
; 1.454 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.747      ;
; 1.454 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.747      ;
; 1.454 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.747      ;
; 1.454 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.747      ;
; 1.454 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.747      ;
; 1.457 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.749      ;
; 1.457 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.749      ;
; 1.457 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.749      ;
; 1.457 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.749      ;
; 1.457 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.749      ;
; 1.457 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.749      ;
; 1.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 3.140      ;
; 1.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 3.140      ;
; 1.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 3.140      ;
; 1.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 3.140      ;
; 1.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.321      ; 3.140      ;
; 1.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.170      ;
; 1.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.324      ; 3.170      ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.831 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 2.658      ;
; 1.831 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 2.658      ;
; 2.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.374      ;
; 2.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.374      ;
; 2.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.374      ;
; 2.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.374      ;
; 2.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.374      ;
; 2.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.374      ;
; 2.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.374      ;
; 2.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.374      ;
; 2.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.374      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.387      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.424      ;
; 2.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 3.043      ;
; 2.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 3.043      ;
; 2.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.664      ;
; 2.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.664      ;
; 2.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.664      ;
; 2.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.664      ;
; 2.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.664      ;
; 2.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.664      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.745      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.745      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.745      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.745      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.745      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.745      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.745      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.745      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.745      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.757      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.755      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.755      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.755      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.755      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.755      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.755      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.755      ;
; 2.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.755      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.804      ;
; 2.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.869      ;
; 2.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.869      ;
; 2.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.869      ;
; 2.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.869      ;
; 2.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.869      ;
; 2.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.869      ;
; 2.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.970      ;
; 2.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.049      ;
; 2.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.049      ;
; 2.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.049      ;
; 2.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.049      ;
; 2.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.049      ;
; 2.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 3.049      ;
; 2.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.118      ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.161      ; 3.159      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.766 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 3.161      ;
; 2.775 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.001           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 3.198      ;
; 2.775 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.010           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 3.198      ;
; 2.775 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_start_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 3.198      ;
; 2.775 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 3.198      ;
; 2.775 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 3.198      ;
; 2.775 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.011           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 3.198      ;
; 2.775 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.000           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 3.198      ;
; 2.777 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.199      ;
; 2.777 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.199      ;
; 2.777 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.199      ;
; 2.777 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.199      ;
; 2.777 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.199      ;
; 2.777 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.199      ;
; 2.777 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.199      ;
; 2.777 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.199      ;
; 2.777 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.199      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.202      ; 3.212      ;
; 2.779 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.201      ; 3.212      ;
; 2.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_switch          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 3.203      ;
; 2.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 3.211      ;
; 2.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 3.211      ;
; 2.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 3.211      ;
; 2.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 3.211      ;
; 2.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 3.211      ;
; 2.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 3.211      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 3.211      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 3.211      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 3.211      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 3.211      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 3.211      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 3.211      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 3.211      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[20] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[21] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[18] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[19] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[17] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[12] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[11] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[13] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[16] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.203      ;
; 2.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 3.181      ;
; 2.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 3.181      ;
; 2.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 3.181      ;
; 2.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.215      ;
; 2.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.215      ;
; 2.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.215      ;
; 2.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.215      ;
; 2.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.188      ; 3.213      ;
; 2.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.188      ; 3.213      ;
; 2.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.188      ; 3.213      ;
; 2.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.188      ; 3.213      ;
; 2.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.215      ;
; 2.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 3.215      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.260 ; 1.480        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.379 ; 1.537        ; 0.158          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.379 ; 1.537        ; 0.158          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                     ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[1]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[2]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[3]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[12]                                                                                                                       ;
; 7.390 ; 7.610        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[9]                                                                                                                        ;
; 7.397 ; 7.617        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[1]                                                                                                                        ;
; 7.398 ; 7.618        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                                                                                                 ;
; 7.398 ; 7.618        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                                                 ;
; 7.398 ; 7.618        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                                                 ;
; 7.398 ; 7.618        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                                                 ;
; 7.398 ; 7.618        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                                                 ;
; 7.398 ; 7.618        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                                                 ;
; 7.398 ; 7.618        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                                                 ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                                                 ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                                                 ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                           ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                          ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                           ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                           ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                                                                                                      ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vs_d0                                                                                                                                                              ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vs_d1                                                                                                                                                              ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                 ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                 ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                               ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                   ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                     ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                                                                                  ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                                                                                 ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                 ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                                                 ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[3]                                                                                 ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                               ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                               ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[4]                                                                               ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[5]                                                                               ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[6]                                                                               ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[7]                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk        ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28]     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy        ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_start_en                    ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.000                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.001                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.010                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.011                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[27]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi        ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                 ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                 ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                 ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                 ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                 ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                 ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                 ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                 ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.870 ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.871 ; 10.059       ; 0.188          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 9.967 ; 9.967        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[8]|clk                                     ;
; 9.987 ; 9.987        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_en_t|clk                                            ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[0]|clk                                       ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[10]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[11]|clk                                      ;
; 9.988 ; 9.988        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[12]|clk                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.874  ; 9.874        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.126 ; 10.126       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.704  ; 5.908  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.922  ; 5.247  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.704  ; 5.908  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 5.303  ; 5.539  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 5.065  ; 5.293  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.890  ; 5.158  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 4.728  ; 4.983  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.736  ; 5.080  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 5.316  ; 5.551  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.256  ; 5.489  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.926  ; 5.188  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.723  ; 4.977  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.713  ; 4.968  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.809  ; 5.039  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.757  ; 5.007  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.975  ; 5.217  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.785  ; 5.023  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 5.605  ; 5.909  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -3.319 ; -3.032 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 1.144  ; 1.375  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -3.918 ; -4.150 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -4.130 ; -4.445 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -4.886 ; -5.082 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -4.502 ; -4.727 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -4.256 ; -4.462 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -4.105 ; -4.361 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -3.933 ; -4.165 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -3.936 ; -4.257 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -4.514 ; -4.739 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -4.454 ; -4.678 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -4.139 ; -4.389 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -3.928 ; -4.160 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -3.918 ; -4.150 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -4.011 ; -4.219 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -3.960 ; -4.188 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -4.187 ; -4.418 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -3.987 ; -4.204 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -4.716 ; -5.047 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 5.527  ; 5.274  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.537 ; -0.775 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 8.773  ; 8.648  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.336  ; 5.504  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 5.534  ; 5.629  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 5.694  ; 5.772  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 5.568  ; 5.769  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 6.002  ; 6.131  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.831  ; 5.966  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 5.480  ; 5.613  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.659  ; 5.838  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 5.535  ; 5.672  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 5.162  ; 5.255  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 8.773  ; 8.648  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 5.243  ; 5.329  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 5.469  ; 5.633  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 6.156  ; 6.376  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 6.023  ; 6.154  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 6.156  ; 6.376  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 5.172  ; 5.290  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 4.286  ; 4.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 4.293  ; 4.384  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 7.486  ; 7.608  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.870  ; 4.783  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.134  ; 5.009  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.738  ; 4.646  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 5.008  ; 4.846  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.324  ; 4.260  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 7.486  ; 7.608  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.886  ; 4.801  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 5.059  ; 4.933  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.634  ; 5.517  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.720  ; 4.614  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.574  ; 4.513  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.882  ; 4.797  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.882  ; 4.807  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.877  ; 4.798  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.514  ; 4.461  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.515  ; 4.453  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.992  ; 5.124  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.445  ; 4.492  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 1.145  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 1.043  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 7.484  ; 7.547  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 6.095  ; 5.852  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.112  ; 6.035  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 11.603 ; 11.491 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 8.472  ; 8.372  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 8.437  ; 8.310  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 10.676 ; 10.496 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 8.424  ; 8.325  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 8.728  ; 8.586  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 8.665  ; 8.562  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 11.603 ; 11.491 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 5.938  ; 6.082  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 5.570  ; 5.709  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 5.579  ; 5.736  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 5.938  ; 6.082  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 5.773  ; 5.823  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 5.876  ; 6.059  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 5.824  ; 6.028  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 16.571 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 16.620 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 12.344 ; 12.236 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 9.212  ; 9.130  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 9.179  ; 9.068  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 11.419 ; 11.233 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 9.157  ; 9.075  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 9.469  ; 9.344  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 9.444  ; 9.301  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 12.344 ; 12.236 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.397  ; 4.365  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.385  ; 4.353  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.375  ; 4.343  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.362  ; 4.330  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.350  ; 4.318  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.340  ; 4.308  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.574  ; 4.664  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 4.740  ; 4.903  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.927  ; 5.021  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 5.081  ; 5.158  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.960  ; 5.155  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 5.378  ; 5.503  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.215  ; 5.347  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.873  ; 5.002  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.050  ; 5.223  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.933  ; 5.065  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.574  ; 4.664  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 8.152  ; 8.023  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.651  ; 4.734  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.868  ; 5.026  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 5.392  ; 5.519  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 5.392  ; 5.519  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 5.520  ; 5.733  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.583  ; 4.697  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.733  ; 3.722  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.738  ; 3.827  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.762  ; 3.699  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.292  ; 4.207  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.540  ; 4.418  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.159  ; 4.070  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.418  ; 4.261  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 3.762  ; 3.699  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.908  ; 7.033  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.308  ; 4.224  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.468  ; 4.346  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.027  ; 4.914  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.142  ; 4.039  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.009  ; 3.950  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.305  ; 4.222  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.305  ; 4.232  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.300  ; 4.223  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 3.951  ; 3.900  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 3.953  ; 3.893  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.403  ; 4.530  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 3.877  ; 3.923  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.646  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.547  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 6.804  ; 6.864  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 5.201  ; 4.957  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 5.003  ; 4.801  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 5.766  ; 5.635  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 5.816  ; 5.683  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 5.800  ; 5.672  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 7.950  ; 7.864  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 5.766  ; 5.635  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 6.135  ; 5.887  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 6.061  ; 5.892  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 8.901  ; 8.827  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 4.334  ; 4.529  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 4.334  ; 4.529  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 4.337  ; 4.530  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 4.649  ; 4.884  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 4.468  ; 4.711  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 4.776  ; 4.843  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 4.704  ; 4.787  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.874 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.905 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 6.872  ; 6.733  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 6.936  ; 6.795  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 6.913  ; 6.774  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 9.062  ; 8.918  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 6.872  ; 6.733  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 7.241  ; 7.002  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 7.239  ; 7.001  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 9.997  ; 9.934  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.056  ; 4.024  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.045  ; 4.013  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.035  ; 4.003  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.046  ; 4.014  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.035  ; 4.003  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.039  ; 4.007  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.023  ; 3.991  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.011  ; 3.979  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.001  ; 3.969  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.013  ; 3.981  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.001  ; 3.969  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.005  ; 3.973  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.842 ; 4.750 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.969 ; 5.856 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.565 ; 5.473 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.593 ; 5.501 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.592 ; 5.500 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.212 ; 5.120 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.986 ; 8.122 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.969 ; 5.856 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.592 ; 5.500 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 6.022 ; 5.947 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.842 ; 4.750 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.023 ; 4.948 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.385 ; 5.310 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.023 ; 4.948 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.023 ; 4.948 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.393 ; 5.318 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.393 ; 5.318 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.274 ; 4.182 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.322 ; 5.209 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.969 ; 4.877 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.996 ; 4.904 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.994 ; 4.902 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.630 ; 4.538 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.403 ; 7.539 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.322 ; 5.209 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.994 ; 4.902 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.414 ; 5.339 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.274 ; 4.182 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.455 ; 4.380 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.803 ; 4.728 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.455 ; 4.380 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.455 ; 4.380 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.811 ; 4.736 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.811 ; 4.736 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.688     ; 4.780     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.699     ; 5.812     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.364     ; 5.456     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.380     ; 5.472     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.388     ; 5.480     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.025     ; 5.117     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.038     ; 7.902     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.699     ; 5.812     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.388     ; 5.480     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.768     ; 5.843     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.688     ; 4.780     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.886     ; 4.961     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.220     ; 5.295     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.886     ; 4.961     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.886     ; 4.961     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.223     ; 5.298     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.223     ; 5.298     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.123     ; 4.215     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.058     ; 5.171     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.772     ; 4.864     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.787     ; 4.879     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.795     ; 4.887     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.447     ; 4.539     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.459     ; 7.323     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.058     ; 5.171     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.795     ; 4.887     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.168     ; 5.243     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.123     ; 4.215     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.321     ; 4.396     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.642     ; 4.717     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.321     ; 4.396     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.321     ; 4.396     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.645     ; 4.720     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.645     ; 4.720     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.236 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.236         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.236       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.332         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 8.497        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 17.835       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 26.696         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 9.042        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 8.516        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 6.683        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 2.455        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 32.29 MHz  ; 32.29 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 109.31 MHz ; 109.31 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;                                                ;
; 124.69 MHz ; 124.69 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 318.78 MHz ; 318.78 MHz      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;                                                ;
; 403.88 MHz ; 402.09 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -15.587 ; -232.970      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.216  ; -52.189       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.600   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 5.024   ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 7.003   ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.072 ; -0.110        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.369  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.380  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.400  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.265 ; -204.543      ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.861  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 4.911  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.855 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.631 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 2.505 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.589 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.664 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.361 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.714 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.714 ; 0.000         ;
; sys_clk                                                   ; 9.835 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -15.587 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.389     ;
; -15.577 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.379     ;
; -15.530 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.332     ;
; -15.510 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.312     ;
; -15.508 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.310     ;
; -15.500 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.302     ;
; -15.459 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.261     ;
; -15.453 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.255     ;
; -15.449 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.251     ;
; -15.431 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.233     ;
; -15.405 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.207     ;
; -15.402 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.204     ;
; -15.382 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.184     ;
; -15.380 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.182     ;
; -15.372 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.174     ;
; -15.328 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.130     ;
; -15.325 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.127     ;
; -15.323 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.125     ;
; -15.322 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.124     ;
; -15.313 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.115     ;
; -15.303 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.105     ;
; -15.277 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.079     ;
; -15.266 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.068     ;
; -15.254 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.056     ;
; -15.245 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.047     ;
; -15.244 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.046     ;
; -15.200 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 31.002     ;
; -15.196 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.998     ;
; -15.194 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.996     ;
; -15.177 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.979     ;
; -15.154 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.956     ;
; -15.141 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.943     ;
; -15.126 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.928     ;
; -15.119 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.921     ;
; -15.117 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.919     ;
; -15.077 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.879     ;
; -15.068 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.870     ;
; -15.064 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.866     ;
; -15.058 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.860     ;
; -15.049 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.851     ;
; -15.028 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.830     ;
; -15.026 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.828     ;
; -15.006 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.808     ;
; -14.991 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.793     ;
; -14.990 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.792     ;
; -14.987 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.789     ;
; -14.951 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.753     ;
; -14.949 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.751     ;
; -14.936 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.738     ;
; -14.932 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.734     ;
; -14.929 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.731     ;
; -14.900 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.702     ;
; -14.897 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.699     ;
; -14.890 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.692     ;
; -14.878 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.680     ;
; -14.871 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.673     ;
; -14.859 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.661     ;
; -14.823 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.625     ;
; -14.820 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.622     ;
; -14.801 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.603     ;
; -14.800 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.602     ;
; -14.794 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.596     ;
; -14.769 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.571     ;
; -14.764 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.566     ;
; -14.743 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.545     ;
; -14.742 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.544     ;
; -14.719 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.521     ;
; -14.709 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.511     ;
; -14.692 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.494     ;
; -14.666 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.468     ;
; -14.662 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.464     ;
; -14.657 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.976     ;
; -14.647 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.966     ;
; -14.640 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.442     ;
; -14.633 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.435     ;
; -14.607 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.409     ;
; -14.600 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.919     ;
; -14.578 ; pipe_gen:u_pipe_gen|lfsr[4]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.897     ;
; -14.537 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.339     ;
; -14.475 ; pipe_gen:u_pipe_gen|lfsr[7]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.794     ;
; -14.454 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.256     ;
; -14.392 ; pipe_gen:u_pipe_gen|lfsr[6]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.711     ;
; -14.386 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.188     ;
; -14.328 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.130     ;
; -14.324 ; pipe_gen:u_pipe_gen|lfsr[8]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.643     ;
; -14.286 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 30.088     ;
; -14.266 ; pipe_gen:u_pipe_gen|lfsr[9]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.585     ;
; -14.224 ; pipe_gen:u_pipe_gen|lfsr[11] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.543     ;
; -14.196 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 29.998     ;
; -14.160 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 29.962     ;
; -14.138 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 29.940     ;
; -14.134 ; pipe_gen:u_pipe_gen|lfsr[10] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.453     ;
; -14.098 ; pipe_gen:u_pipe_gen|lfsr[13] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.417     ;
; -14.076 ; pipe_gen:u_pipe_gen|lfsr[12] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.395     ;
; -14.036 ; pipe_gen:u_pipe_gen|lfsr[2]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 29.838     ;
; -14.029 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 29.831     ;
; -14.026 ; pipe_gen:u_pipe_gen|lfsr[3]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 29.828     ;
; -14.003 ; pipe_gen:u_pipe_gen|lfsr[14] ; pipe_gen:u_pipe_gen|pipe2_gap_y[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 29.805     ;
; -13.979 ; pipe_gen:u_pipe_gen|lfsr[5]  ; pipe_gen:u_pipe_gen|pipe2_gap_y[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.416      ; 29.781     ;
; -13.967 ; pipe_gen:u_pipe_gen|lfsr[15] ; pipe_gen:u_pipe_gen|pipe2_gap_y[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.067     ; 29.286     ;
+---------+------------------------------+------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.216 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.715     ; 3.149      ;
; -3.216 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.715     ; 3.149      ;
; -3.215 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.715     ; 3.148      ;
; -3.091 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.715     ; 3.024      ;
; -3.091 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.715     ; 3.024      ;
; -3.090 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.715     ; 3.023      ;
; -2.998 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.971      ;
; -2.997 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.970      ;
; -2.997 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.970      ;
; -2.997 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.970      ;
; -2.997 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.970      ;
; -2.996 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.969      ;
; -2.995 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.968      ;
; -2.995 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.968      ;
; -2.995 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.968      ;
; -2.994 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.967      ;
; -2.994 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.967      ;
; -2.994 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.967      ;
; -2.873 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.846      ;
; -2.872 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.845      ;
; -2.872 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.845      ;
; -2.872 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.845      ;
; -2.872 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.845      ;
; -2.871 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.844      ;
; -2.870 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.843      ;
; -2.870 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.843      ;
; -2.870 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.843      ;
; -2.869 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.842      ;
; -2.869 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.842      ;
; -2.869 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.675     ; 2.842      ;
; -2.783 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 2.308      ;
; -2.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 2.298      ;
; -2.575 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 2.100      ;
; -2.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 2.032      ;
; -2.345 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.638     ; 2.355      ;
; -2.338 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.638     ; 2.348      ;
; -2.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 1.744      ;
; -2.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.638     ; 2.072      ;
; -2.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.638     ; 2.028      ;
; -1.901 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.638     ; 1.911      ;
; -1.894 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.638     ; 1.904      ;
; -1.465 ; vs_d0                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 0.990      ;
; -1.288 ; vs_d1                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -1.123     ; 0.813      ;
; 1.980  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.940      ;
; 1.982  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.938      ;
; 1.986  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.934      ;
; 2.044  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.876      ;
; 2.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.800      ;
; 2.138  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.782      ;
; 2.140  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.780      ;
; 2.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.776      ;
; 2.202  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.718      ;
; 2.220  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.700      ;
; 2.222  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.698      ;
; 2.226  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.694      ;
; 2.278  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.642      ;
; 2.284  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.636      ;
; 2.360  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.560      ;
; 2.381  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.539      ;
; 2.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.520      ;
; 2.402  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.518      ;
; 2.406  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.514      ;
; 2.464  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.456      ;
; 2.515  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.405      ;
; 2.517  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.403      ;
; 2.539  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.381      ;
; 2.540  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.380      ;
; 2.579  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.351      ;
; 2.579  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.351      ;
; 2.579  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.351      ;
; 2.579  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.351      ;
; 2.579  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.351      ;
; 2.579  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.351      ;
; 2.579  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.351      ;
; 2.579  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.351      ;
; 2.579  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.351      ;
; 2.579  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.351      ;
; 2.598  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.325      ;
; 2.603  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.320      ;
; 2.621  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.299      ;
; 2.659  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.261      ;
; 2.661  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.259      ;
; 2.665  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.255      ;
; 2.673  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.247      ;
; 2.675  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.245      ;
; 2.723  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.197      ;
; 2.735  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.188      ;
; 2.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.183      ;
; 2.739  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.181      ;
; 2.740  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.183      ;
; 2.743  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.177      ;
; 2.755  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.165      ;
; 2.757  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.163      ;
; 2.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.129      ;
; 2.797  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.133      ;
; 2.797  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.133      ;
; 2.797  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.133      ;
; 2.797  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.133      ;
; 2.797  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.133      ;
; 2.797  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.133      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.408      ;
; 0.607 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.401      ;
; 0.691 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.316      ;
; 0.692 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.315      ;
; 0.694 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.313      ;
; 0.696 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.311      ;
; 0.700 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.307      ;
; 0.720 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.287      ;
; 0.769 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.239      ;
; 0.776 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.232      ;
; 0.777 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.230      ;
; 0.797 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.209      ;
; 0.799 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.207      ;
; 0.802 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.204      ;
; 0.804 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.202      ;
; 0.805 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.201      ;
; 0.830 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.177      ;
; 0.830 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.177      ;
; 0.834 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.747      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.145      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.145      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.145      ;
; 0.863 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.145      ;
; 0.874 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.080     ; 1.707      ;
; 0.899 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.690      ;
; 0.932 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.076      ;
; 0.939 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.650      ;
; 0.940 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.068      ;
; 0.947 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 2.061      ;
; 0.966 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.040      ;
; 0.968 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.038      ;
; 0.971 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.035      ;
; 0.973 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.897      ;
; 0.973 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.033      ;
; 0.974 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 2.032      ;
; 0.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.008      ;
; 0.999 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.008      ;
; 1.005 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.002      ;
; 1.005 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.002      ;
; 1.007 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 2.000      ;
; 1.008 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.999      ;
; 1.010 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.997      ;
; 1.032 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.976      ;
; 1.032 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.976      ;
; 1.032 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.976      ;
; 1.032 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.976      ;
; 1.055 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.950      ;
; 1.055 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.824      ;
; 1.056 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.949      ;
; 1.060 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.945      ;
; 1.062 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.943      ;
; 1.076 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.081     ; 1.794      ;
; 1.101 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.907      ;
; 1.106 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.482      ;
; 1.124 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.464      ;
; 1.137 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.869      ;
; 1.139 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.867      ;
; 1.142 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.864      ;
; 1.144 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.862      ;
; 1.145 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.861      ;
; 1.158 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.721      ;
; 1.170 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.837      ;
; 1.170 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.837      ;
; 1.174 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.833      ;
; 1.174 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.833      ;
; 1.176 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.831      ;
; 1.177 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.830      ;
; 1.179 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.828      ;
; 1.188 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.399      ;
; 1.203 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.805      ;
; 1.203 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.805      ;
; 1.203 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.805      ;
; 1.203 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.805      ;
; 1.224 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.781      ;
; 1.225 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.780      ;
; 1.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.359      ;
; 1.229 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.776      ;
; 1.231 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.774      ;
; 1.241 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.074     ; 1.636      ;
; 1.270 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.164     ; 1.644      ;
; 1.272 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.736      ;
; 1.290 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.718      ;
; 1.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.699      ;
; 1.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.698      ;
; 1.309 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.697      ;
; 1.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.691      ;
; 1.321 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.686      ;
; 1.323 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.683      ;
; 1.327 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.070     ; 1.681      ;
; 1.328 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.678      ;
; 1.337 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.075     ; 1.539      ;
; 1.337 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.669      ;
; 1.345 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.662      ;
; 1.345 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.662      ;
; 1.346 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.660      ;
; 1.347 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.660      ;
; 1.348 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.659      ;
; 1.350 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.071     ; 1.657      ;
; 1.351 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.072     ; 1.655      ;
; 1.363 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.073     ; 1.642      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.024  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 4.830      ;
; 5.373  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 4.481      ;
; 5.936  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.918      ;
; 6.102  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.750      ;
; 6.349  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.148     ; 3.505      ;
; 6.636  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.216      ;
; 7.116  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.739      ;
; 7.213  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.642      ;
; 7.384  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.471      ;
; 7.423  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.432      ;
; 7.470  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 2.365      ;
; 7.525  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 2.310      ;
; 7.551  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 2.292      ;
; 7.621  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 2.222      ;
; 7.732  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 2.107      ;
; 7.732  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 2.107      ;
; 7.732  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 2.107      ;
; 7.732  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 2.107      ;
; 7.924  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 1.915      ;
; 7.925  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 1.914      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.079  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.767      ;
; 8.201  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 1.642      ;
; 8.442  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.404      ;
; 8.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 1.370      ;
; 8.575  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 1.271      ;
; 8.635  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.212      ;
; 8.669  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.178      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.176      ;
; 8.679  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.168      ;
; 8.808  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.039      ;
; 8.810  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.037      ;
; 8.811  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.036      ;
; 8.811  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.036      ;
; 8.811  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.036      ;
; 8.837  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.010      ;
; 8.844  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 1.003      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.852 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.074      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.855 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 9.071      ;
; 10.890 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.039      ;
; 10.890 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.039      ;
; 10.890 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.039      ;
; 10.890 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.039      ;
; 10.890 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.039      ;
; 10.890 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.039      ;
; 10.890 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.039      ;
; 10.890 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.039      ;
; 10.890 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.039      ;
; 10.893 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.036      ;
; 10.893 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.036      ;
; 10.893 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.036      ;
; 10.893 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.036      ;
; 10.893 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.036      ;
; 10.893 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.036      ;
; 10.893 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.036      ;
; 10.893 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.036      ;
; 10.893 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 9.036      ;
; 10.973 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 8.953      ;
; 10.973 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 8.953      ;
; 10.973 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 8.953      ;
; 10.973 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 8.953      ;
; 10.973 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 8.953      ;
; 10.973 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 8.953      ;
; 10.973 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 8.953      ;
; 10.973 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 8.953      ;
; 10.973 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 8.953      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.003  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.836      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.262  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.577      ;
; 7.493  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.163     ; 2.346      ;
; 16.863 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.066      ;
; 16.920 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 3.009      ;
; 17.001 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.928      ;
; 17.092 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.837      ;
; 17.129 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.800      ;
; 17.176 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.752      ;
; 17.217 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.712      ;
; 17.217 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.712      ;
; 17.217 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.712      ;
; 17.217 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.712      ;
; 17.217 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.712      ;
; 17.217 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.712      ;
; 17.217 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.712      ;
; 17.217 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.712      ;
; 17.217 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.712      ;
; 17.219 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.710      ;
; 17.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.708      ;
; 17.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.708      ;
; 17.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.708      ;
; 17.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.708      ;
; 17.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.708      ;
; 17.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.708      ;
; 17.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.708      ;
; 17.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.708      ;
; 17.221 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.708      ;
; 17.255 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.674      ;
; 17.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.637      ;
; 17.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.637      ;
; 17.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.637      ;
; 17.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.637      ;
; 17.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.637      ;
; 17.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.637      ;
; 17.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.637      ;
; 17.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.637      ;
; 17.292 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.637      ;
; 17.327 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.601      ;
; 17.335 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.594      ;
; 17.356 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.573      ;
; 17.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.491      ;
; 17.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.491      ;
; 17.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.491      ;
; 17.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.491      ;
; 17.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.491      ;
; 17.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.491      ;
; 17.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.491      ;
; 17.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.491      ;
; 17.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.491      ;
; 17.467 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.461      ;
; 17.475 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.453      ;
; 17.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.432      ;
; 17.505 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.423      ;
; 17.531 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.398      ;
; 17.593 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.336      ;
; 17.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.305      ;
; 17.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.305      ;
; 17.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.285      ;
; 17.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.278      ;
; 17.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.278      ;
; 17.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.278      ;
; 17.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.278      ;
; 17.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.278      ;
; 17.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.278      ;
; 17.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.278      ;
; 17.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.278      ;
; 17.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.278      ;
; 17.656 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.272      ;
; 17.680 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.249      ;
; 17.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.235      ;
; 17.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.233      ;
; 17.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.226      ;
; 17.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.212      ;
; 17.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.171      ;
; 17.796 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.132      ;
; 17.804 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.124      ;
; 17.825 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.103      ;
; 17.828 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.101      ;
; 17.836 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.093      ;
; 17.846 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.083      ;
; 17.864 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.065      ;
; 17.871 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.073     ; 2.058      ;
; 17.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.046      ;
; 17.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.046      ;
; 17.882 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.074     ; 2.046      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.072 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 1.387      ;
; -0.038 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.106      ; 1.405      ;
; 0.119  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 1.578      ;
; 0.209  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.106      ; 1.652      ;
; 0.303  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 1.762      ;
; 0.303  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.106      ; 1.746      ;
; 0.345  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.106      ; 1.788      ;
; 0.348  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.106      ; 1.791      ;
; 0.399  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 1.858      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 1.864      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.448  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.469  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.476  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.478  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.490  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.495  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.525  ; pipe_gen:u_pipe_gen|pipe2_x[4]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[4]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.537  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 1.996      ;
; 0.537  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.127      ;
; 0.541  ; pipe_gen:u_pipe_gen|pipe2_x[3]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[3]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.809      ;
; 0.543  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.810      ;
; 0.548  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.131      ;
; 0.565  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.149      ;
; 0.579  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.580  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.170      ;
; 0.591  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[7]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.859      ;
; 0.594  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.862      ;
; 0.600  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.187      ;
; 0.605  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.605  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.613  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.881      ;
; 0.619  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.636  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.904      ;
; 0.636  ; vs_d0                                                                                                                                                                  ; vs_d1                                                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.904      ;
; 0.646  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.662  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.929      ;
; 0.679  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                                            ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.946      ;
; 0.685  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.688  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.690  ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690  ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690  ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691  ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691  ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.694  ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695  ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696  ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697  ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698  ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698  ; pipe_gen:u_pipe_gen|pipe2_x[2]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[2]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.703  ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703  ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705  ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.707  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.712  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.714  ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                           ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.717  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.721  ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.721  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.725  ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.725  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.731  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.735  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.736  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.738  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.744  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.011      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.369 ; bird_load_addr[4]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.025      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.409 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.062      ;
; 0.416 ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.432 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.421      ; 1.083      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.101      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.716      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.739      ;
; 0.481 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.453      ; 1.164      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.135      ;
; 0.483 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.752      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.752      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.755      ;
; 0.490 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.761      ;
; 0.499 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.768      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.768      ;
; 0.501 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.185      ;
; 0.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.779      ;
; 0.512 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.780      ;
; 0.515 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.784      ;
; 0.516 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.785      ;
; 0.520 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.789      ;
; 0.522 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.791      ;
; 0.526 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.795      ;
; 0.541 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.207      ;
; 0.586 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.252      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.876      ;
; 0.616 ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.883      ;
; 0.616 ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.883      ;
; 0.618 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.887      ;
; 0.618 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.887      ;
; 0.619 ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.886      ;
; 0.619 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.886      ;
; 0.619 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.886      ;
; 0.621 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.889      ;
; 0.623 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.891      ;
; 0.623 ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.890      ;
; 0.624 ; bird_load_addr[12]                                                                                                                                                     ; bird_load_addr[12]                                                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.892      ;
; 0.625 ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.892      ;
; 0.629 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.896      ;
; 0.630 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.897      ;
; 0.633 ; bird_load_en                                                                                                                                                           ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_we_reg                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.282      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.900      ;
; 0.634 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.901      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.288      ;
; 0.639 ; pipe_load_addr[3]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.295      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.922      ;
; 0.667 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.935      ;
; 0.668 ; bird_load_addr[9]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.333      ;
; 0.669 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.937      ;
; 0.669 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.938      ;
; 0.670 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.939      ;
; 0.670 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.939      ;
; 0.671 ; bird_load_addr[7]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.426      ; 1.327      ;
; 0.672 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.939      ;
; 0.672 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.941      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.942      ;
; 0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.944      ;
; 0.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.945      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.077      ;
; 0.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.086      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.458 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.725      ;
; 0.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.729      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.145      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.152      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.764      ;
; 0.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.767      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.770      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.163      ;
; 0.503 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.158      ;
; 0.505 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.166      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.170      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.801      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.804      ;
; 0.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.129      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.862      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.878      ;
; 0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.878      ;
; 0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.877      ;
; 0.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.904      ;
; 0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.905      ;
; 0.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.903      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.908      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.909      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.650 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.917      ;
; 0.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.926      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.928      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.932      ;
; 0.667 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.672 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.939      ;
; 0.674 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.681 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.949      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.950      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.730      ;
; 0.598 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.868      ;
; 0.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.888      ;
; 0.661 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.929      ;
; 0.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.950      ;
; 0.682 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.951      ;
; 0.693 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.967      ;
; 0.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.972      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.981      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.982      ;
; 0.721 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.989      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.014      ;
; 0.770 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.038      ;
; 0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.039      ;
; 0.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.042      ;
; 0.773 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.042      ;
; 0.774 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.043      ;
; 0.791 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.059      ;
; 0.791 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.059      ;
; 0.791 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.059      ;
; 0.792 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.060      ;
; 0.792 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.060      ;
; 0.792 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.060      ;
; 0.792 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.060      ;
; 0.792 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.060      ;
; 0.793 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.061      ;
; 0.793 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.061      ;
; 0.793 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.061      ;
; 0.793 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.061      ;
; 0.794 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.062      ;
; 0.794 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.062      ;
; 0.794 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.062      ;
; 0.822 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.090      ;
; 0.824 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.092      ;
; 0.840 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.109      ;
; 0.845 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.113      ;
; 0.865 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.134      ;
; 0.898 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.167      ;
; 0.924 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.192      ;
; 0.960 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.228      ;
; 0.966 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.234      ;
; 0.980 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.249      ;
; 0.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.265      ;
; 1.012 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.280      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.285      ;
; 1.019 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.287      ;
; 1.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.289      ;
; 1.029 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.297      ;
; 1.031 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.301      ;
; 1.054 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.323      ;
; 1.059 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.327      ;
; 1.078 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.346      ;
; 1.090 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.358      ;
; 1.091 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.359      ;
; 1.092 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.360      ;
; 1.097 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.365      ;
; 1.105 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.373      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.376      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.378      ;
; 1.113 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.381      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.384      ;
; 1.119 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.387      ;
; 1.127 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.395      ;
; 1.134 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.403      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.495 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.865      ;
; 0.495 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.865      ;
; 0.495 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.865      ;
; 0.496 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.867      ;
; 0.497 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.867      ;
; 0.497 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.867      ;
; 0.497 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.867      ;
; 0.498 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.868      ;
; 0.498 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.868      ;
; 0.502 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.770      ;
; 0.506 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.876      ;
; 0.506 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.877      ;
; 0.506 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.877      ;
; 0.508 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.878      ;
; 0.508 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.879      ;
; 0.509 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.879      ;
; 0.509 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.879      ;
; 0.509 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.880      ;
; 0.510 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.880      ;
; 0.510 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.778      ;
; 0.511 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.882      ;
; 0.515 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.783      ;
; 0.516 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.887      ;
; 0.521 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.789      ;
; 0.545 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.915      ;
; 0.584 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.160      ; 0.955      ;
; 0.592 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.962      ;
; 0.599 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.610 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.980      ;
; 0.610 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 0.980      ;
; 0.610 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.877      ;
; 0.611 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.878      ;
; 0.618 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.886      ;
; 0.621 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.641 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.159      ; 1.011      ;
; 0.686 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.954      ;
; 0.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.710 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.158      ; 1.079      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.720 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.989      ;
; 0.722 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.991      ;
; 0.723 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.992      ;
; 0.731 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.000      ;
; 0.733 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.000      ;
; 0.735 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.735 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.003      ;
; 0.737 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.004      ;
; 0.744 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.012      ;
; 0.747 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.016      ;
; 0.747 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.015      ;
; 0.748 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.017      ;
; 0.750 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.019      ;
; 0.769 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.037      ;
; 0.770 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.038      ;
; 0.775 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.043      ;
; 0.784 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.050      ;
; 0.790 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.058      ;
; 0.833 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.101      ;
; 0.868 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.157      ; 1.236      ;
; 0.898 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.167      ;
; 0.902 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.171      ;
; 0.925 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.191      ;
; 0.925 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.193      ;
; 0.929 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.199      ;
; 0.939 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.158      ; 1.308      ;
; 0.944 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.214      ;
; 0.959 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.254      ;
; 1.036 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.304      ;
; 1.051 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.321      ;
; 1.057 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.215      ;
; 1.068 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.337      ;
; 1.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.341      ;
; 1.074 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.343      ;
; 1.083 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.354      ;
; 1.091 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.156      ; 1.458      ;
; 1.099 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.368      ;
; 1.106 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.372      ;
; 1.120 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.278      ;
; 1.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.416      ;
; 1.154 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.312      ;
; 1.160 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.428      ;
; 1.161 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.429      ;
; 1.162 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.319      ;
; 1.167 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.435      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                                           ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.265 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.434      ; 3.339      ;
; -2.265 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.434      ; 3.339      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.344      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.427      ; 3.320      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.342      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.342      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.427      ; 3.320      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.427      ; 3.320      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.342      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.342      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.329      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.427      ; 3.320      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.433      ; 3.326      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.441      ; 3.334      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.343      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.343      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.343      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.343      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.343      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.343      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.343      ;
; -2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.343      ;
; -2.242 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.452      ; 3.334      ;
; -2.241 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.453      ; 3.334      ;
; -2.241 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.453      ; 3.334      ;
; -2.133 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.433      ; 3.206      ;
; -2.133 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.433      ; 3.206      ;
; -2.133 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.433      ; 3.206      ;
; -2.133 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.433      ; 3.206      ;
; -2.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.434      ; 3.204      ;
; -2.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.434      ; 3.204      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.209      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.427      ; 3.185      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.207      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.207      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.427      ; 3.185      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.427      ; 3.185      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.207      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.449      ; 3.207      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.436      ; 3.194      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.427      ; 3.185      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.433      ; 3.191      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.441      ; 3.199      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.208      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.208      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.208      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.208      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.208      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.208      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.450      ; 3.208      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 5.227      ;
; 4.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 5.227      ;
; 4.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 5.227      ;
; 4.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 5.227      ;
; 4.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 5.227      ;
; 4.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 5.227      ;
; 4.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 5.227      ;
; 4.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 5.227      ;
; 4.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 5.227      ;
; 4.921 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.170      ; 5.288      ;
; 4.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.902      ;
; 4.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.902      ;
; 4.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.902      ;
; 4.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.902      ;
; 4.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.902      ;
; 4.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.902      ;
; 4.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.902      ;
; 4.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.902      ;
; 5.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.871      ;
; 5.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.866      ;
; 5.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.866      ;
; 5.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.866      ;
; 5.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.866      ;
; 5.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.866      ;
; 5.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.866      ;
; 5.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.866      ;
; 5.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 4.983      ;
; 5.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 4.983      ;
; 5.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 4.983      ;
; 5.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 4.983      ;
; 5.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 4.983      ;
; 5.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 4.983      ;
; 5.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 4.983      ;
; 5.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 4.983      ;
; 5.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.164      ; 4.983      ;
; 5.165 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.170      ; 5.044      ;
; 5.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.658      ;
; 5.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.658      ;
; 5.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.658      ;
; 5.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.658      ;
; 5.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.658      ;
; 5.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.658      ;
; 5.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.658      ;
; 5.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.658      ;
; 5.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.163      ; 4.851      ;
; 5.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.163      ; 4.851      ;
; 5.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.163      ; 4.851      ;
; 5.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.163      ; 4.851      ;
; 5.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.163      ; 4.851      ;
; 5.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.163      ; 4.851      ;
; 5.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.163      ; 4.851      ;
; 5.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.627      ;
; 5.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.622      ;
; 5.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.622      ;
; 5.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.622      ;
; 5.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.622      ;
; 5.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.622      ;
; 5.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.622      ;
; 5.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.622      ;
; 5.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.169      ; 4.912      ;
; 5.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.451      ;
; 5.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.451      ;
; 5.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.451      ;
; 5.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.451      ;
; 5.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.451      ;
; 5.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.451      ;
; 5.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.451      ;
; 5.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.451      ;
; 5.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.451      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.448      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.446      ;
; 5.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.418      ;
; 5.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.418      ;
; 5.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.418      ;
; 5.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.418      ;
; 5.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.418      ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.902      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.890      ;
; 4.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.871      ;
; 4.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.871      ;
; 4.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.871      ;
; 4.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.871      ;
; 4.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.871      ;
; 4.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.866      ;
; 4.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.866      ;
; 4.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.866      ;
; 4.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.866      ;
; 4.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.866      ;
; 5.155 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.658      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 4.646      ;
; 5.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.627      ;
; 5.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.627      ;
; 5.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.627      ;
; 5.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.627      ;
; 5.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.627      ;
; 5.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.622      ;
; 5.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.622      ;
; 5.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.622      ;
; 5.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.622      ;
; 5.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.622      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.499      ;
; 5.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.451      ;
; 5.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.451      ;
; 5.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 4.418      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 4.255      ;
; 5.605 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.207      ;
; 5.605 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.207      ;
; 5.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.192     ; 4.174      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.790      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.790      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.790      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.790      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.790      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.790      ;
; 6.062 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.790      ;
; 6.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.655      ;
; 6.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.655      ;
; 6.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.655      ;
; 6.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.655      ;
; 6.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.655      ;
; 6.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.655      ;
; 6.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.655      ;
; 6.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.521      ;
; 6.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.521      ;
; 6.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.521      ;
; 6.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.521      ;
; 6.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.521      ;
; 6.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.521      ;
; 6.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 3.521      ;
; 6.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 3.363      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.855 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.402      ; 2.629      ;
; 0.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.403      ; 2.668      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.626      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.626      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.626      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.626      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.626      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.626      ;
; 0.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.626      ;
; 0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.665      ;
; 0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.665      ;
; 0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.665      ;
; 0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.665      ;
; 0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.665      ;
; 0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.665      ;
; 0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.665      ;
; 0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.665      ;
; 0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.665      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.407      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.407      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.407      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.407      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.407      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.407      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.435      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.435      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.435      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.435      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.435      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.452      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.452      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.452      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.452      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.452      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.452      ;
; 1.045 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.504      ;
; 1.045 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.504      ;
; 1.045 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.504      ;
; 1.045 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.504      ;
; 1.045 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.504      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.123      ; 2.531      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.123      ; 2.531      ;
; 1.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.105      ; 2.606      ;
; 1.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.105      ; 2.606      ;
; 1.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.105      ; 2.606      ;
; 1.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.105      ; 2.606      ;
; 1.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.402      ; 2.962      ;
; 1.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.403      ; 3.001      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.959      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.959      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.959      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.959      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.959      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.959      ;
; 1.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.395      ; 2.959      ;
; 1.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.998      ;
; 1.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.998      ;
; 1.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.998      ;
; 1.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.998      ;
; 1.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.998      ;
; 1.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.998      ;
; 1.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.998      ;
; 1.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.998      ;
; 1.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.396      ; 2.998      ;
; 1.270 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.539      ;
; 1.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.740      ;
; 1.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.740      ;
; 1.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.740      ;
; 1.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.740      ;
; 1.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.740      ;
; 1.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.740      ;
; 1.306 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.306 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.306 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.306 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.306 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.768      ;
; 1.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.768      ;
; 1.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.768      ;
; 1.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.768      ;
; 1.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.121      ; 2.768      ;
; 1.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.579      ;
; 1.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.579      ;
; 1.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.579      ;
; 1.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.579      ;
; 1.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.579      ;
; 1.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.579      ;
; 1.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.785      ;
; 1.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.785      ;
; 1.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.785      ;
; 1.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.785      ;
; 1.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.785      ;
; 1.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.120      ; 2.785      ;
; 1.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.837      ;
; 1.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.837      ;
; 1.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.837      ;
; 1.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.837      ;
; 1.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.122      ; 2.837      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.123      ; 2.864      ;
; 1.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 1.123      ; 2.864      ;
+-------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.407      ;
; 1.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.407      ;
; 1.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.153      ;
; 1.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.153      ;
; 1.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.153      ;
; 1.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.153      ;
; 1.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.153      ;
; 1.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.153      ;
; 1.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.153      ;
; 1.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.153      ;
; 1.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.153      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.166      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.201      ;
; 1.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.740      ;
; 1.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 2.740      ;
; 2.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.416      ;
; 2.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.416      ;
; 2.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.416      ;
; 2.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.416      ;
; 2.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.416      ;
; 2.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.416      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.486      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.486      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.486      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.486      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.486      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.486      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.486      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.486      ;
; 2.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.486      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.499      ;
; 2.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.504      ;
; 2.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.504      ;
; 2.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.504      ;
; 2.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.504      ;
; 2.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.504      ;
; 2.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.504      ;
; 2.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.504      ;
; 2.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.504      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.534      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.606      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.606      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.606      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.606      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.606      ;
; 2.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.606      ;
; 2.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.685      ;
; 2.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.749      ;
; 2.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.749      ;
; 2.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.749      ;
; 2.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.749      ;
; 2.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.749      ;
; 2.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.749      ;
; 2.561 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.828      ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.141      ; 2.861      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.142      ; 2.862      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.001           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.898      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.010           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.898      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_start_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.898      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.898      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.898      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.011           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.898      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.000           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.898      ;
; 2.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.908      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 2.910      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.908      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.908      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.908      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.908      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.908      ;
; 2.514 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.908      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_switch          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[20] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[21] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[18] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[19] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[17] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[12] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[11] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[13] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[16] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.901      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.907      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.907      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.907      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.907      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.907      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.907      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.907      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.902      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.902      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.902      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.902      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.902      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.902      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.902      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.902      ;
; 2.516 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.902      ;
; 2.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.147      ; 2.880      ;
; 2.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.147      ; 2.880      ;
; 2.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.147      ; 2.880      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.914      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.914      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.914      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.914      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.912      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.912      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.912      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.912      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.171      ; 2.914      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.912      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 0.589 ; 3.076        ; 2.487          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.257 ; 1.473        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.259 ; 1.475        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.380 ; 1.530        ; 0.150          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.380 ; 1.530        ; 0.150          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                             ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                             ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                              ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[0]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[0]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[9]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[1]                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                                                                                                     ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                                                     ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                                                     ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                                                     ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                                                     ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                                                     ;
; 7.361 ; 7.577        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                                                     ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[12]                                                                                                                           ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[1]                                                                                                                            ;
; 7.368 ; 7.584        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[9]                                                                                                                            ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x[0]                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x[1]                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x[2]                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x[3]                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x[4]                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x[6]                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[10]                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[11]                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[2]                                                                                                                                      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[3]                                                                                                                                      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[4]                                                                                                                                      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[5]                                                                                                                                      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[6]                                                                                                                                      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[7]                                                                                                                                      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[8]                                                                                                                                      ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x_d1[9]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                   ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                                                                                      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                       ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                              ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                                                                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                                                                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                                                                                                          ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[1]                                                                                                                                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[0]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[10]                                                                                                                                        ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[11]                                                                                                                                        ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[1]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[2]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[3]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[4]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[5]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[6]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[7]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[8]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe1_x[9]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[0]                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x[7]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_x[8]                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                 ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy        ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0] ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1] ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2] ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3] ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs          ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                     ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                     ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_start_en                    ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.000                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.001                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.010                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|state.011                      ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[27]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39]     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                     ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_en                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]     ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                     ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                             ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                           ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                      ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                      ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                      ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                      ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                     ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                     ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                     ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                     ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                     ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                     ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6]                     ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7]                     ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                     ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                      ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                            ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                       ;
; 9.881 ; 10.065       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                            ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                       ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                      ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                      ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                      ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                      ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                      ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                       ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                       ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                       ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                       ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                       ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                       ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                       ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                       ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                       ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 9.965 ; 9.965        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                                      ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                                      ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                                      ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                                      ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[0]|clk                                       ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[10]|clk                                      ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[11]|clk                                      ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[12]|clk                                      ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[13]|clk                                      ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[14]|clk                                      ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[15]|clk                                      ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[1]|clk                                       ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[2]|clk                                       ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[3]|clk                                       ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[4]|clk                                       ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[5]|clk                                       ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[6]|clk                                       ;
; 9.984 ; 9.984        ; 0.000          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[7]|clk                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.875  ; 9.875        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.124 ; 10.124       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.069  ; 5.095  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.300  ; 4.493  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.069  ; 5.095  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.685  ; 4.759  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.468  ; 4.518  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.287  ; 4.422  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 4.148  ; 4.240  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.149  ; 4.327  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.700  ; 4.774  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.634  ; 4.718  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.323  ; 4.449  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.140  ; 4.239  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.130  ; 4.224  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.227  ; 4.291  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.177  ; 4.260  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.370  ; 4.478  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.201  ; 4.279  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 4.943  ; 5.519  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -4.046 ; -3.907 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 0.990  ; 1.312  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -3.423 ; -3.504 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -3.599 ; -3.788 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -4.340 ; -4.366 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -3.972 ; -4.043 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -3.747 ; -3.786 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -3.589 ; -3.719 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -3.440 ; -3.520 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -3.438 ; -3.604 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -3.986 ; -4.057 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -3.921 ; -4.002 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -3.624 ; -3.745 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -3.433 ; -3.519 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -3.423 ; -3.504 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -3.516 ; -3.569 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -3.468 ; -3.539 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -3.669 ; -3.773 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -3.491 ; -3.557 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -4.152 ; -4.749 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 6.061  ; 5.985  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.449 ; -0.771 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 7.761  ; 7.859  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 4.871  ; 5.161  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 5.044  ; 5.277  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 5.193  ; 5.400  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 5.075  ; 5.420  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 5.479  ; 5.744  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.317  ; 5.617  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.994  ; 5.265  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.148  ; 5.492  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 5.049  ; 5.302  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.707  ; 4.915  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.761  ; 7.859  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.785  ; 4.987  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.979  ; 5.287  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 5.613  ; 5.993  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 5.489  ; 5.764  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 5.613  ; 5.993  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.717  ; 4.937  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.972  ; 3.920  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.936  ; 4.083  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 6.734  ; 6.719  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.539  ; 4.382  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.808  ; 4.572  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.423  ; 4.246  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.688  ; 4.427  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.022  ; 3.900  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.734  ; 6.719  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.553  ; 4.396  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.725  ; 4.503  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.287  ; 5.024  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.400  ; 4.215  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.257  ; 4.130  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.555  ; 4.381  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.550  ; 4.389  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.545  ; 4.382  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.198  ; 4.082  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.203  ; 4.076  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.557  ; 4.783  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.062  ; 4.172  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.927  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.785  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 6.972  ; 6.931  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 5.683  ; 5.354  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 5.668  ; 5.581  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 10.455 ; 10.506 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 7.910  ; 7.777  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 7.879  ; 7.688  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 10.071 ; 9.655  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 7.860  ; 7.716  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 8.166  ; 7.963  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 8.102  ; 7.934  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 10.455 ; 10.506 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 5.421  ; 5.650  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 5.149  ; 5.268  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 5.151  ; 5.294  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 5.420  ; 5.650  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 5.258  ; 5.456  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 5.421  ; 5.614  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 5.379  ; 5.577  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 16.181 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.997 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 11.140 ; 11.191 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 8.572  ; 8.462  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 8.564  ; 8.373  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 10.756 ; 10.340 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 8.544  ; 8.401  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 8.739  ; 8.648  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 8.833  ; 8.619  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 11.140 ; 11.191 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.958  ; 3.916  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.946  ; 3.904  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.940  ; 3.898  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.948  ; 3.906  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.936  ; 3.894  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.940  ; 3.898  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.926  ; 3.885  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.914  ; 3.873  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.908  ; 3.867  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.916  ; 3.875  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.904  ; 3.863  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.908  ; 3.867  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.169  ; 4.369  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 4.323  ; 4.603  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 4.489  ; 4.714  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 4.632  ; 4.832  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 4.517  ; 4.851  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 4.908  ; 5.163  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 4.753  ; 5.043  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 4.438  ; 4.700  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 4.592  ; 4.923  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 4.499  ; 4.743  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 4.169  ; 4.369  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 7.193  ; 7.282  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 4.244  ; 4.438  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 4.429  ; 4.726  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 4.913  ; 5.178  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 4.913  ; 5.178  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 5.032  ; 5.398  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 4.179  ; 4.391  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 3.464  ; 3.413  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 3.425  ; 3.568  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.506  ; 3.387  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.006  ; 3.853  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 4.261  ; 4.033  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 3.891  ; 3.719  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 4.145  ; 3.893  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 3.506  ; 3.387  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 6.203  ; 6.194  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.020  ; 3.867  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 4.181  ; 3.967  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 4.727  ; 4.474  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 3.869  ; 3.689  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 3.738  ; 3.616  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.024  ; 3.856  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.020  ; 3.864  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.015  ; 3.857  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 3.681  ; 3.570  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 3.686  ; 3.563  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.018  ; 4.236  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 3.542  ; 3.649  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 0.466  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 0.329  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 6.345  ; 6.304  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 4.868  ; 4.527  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 4.664  ; 4.400  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 5.329  ; 5.140  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 5.379  ; 5.193  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 5.359  ; 5.181  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 7.464  ; 7.128  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 5.329  ; 5.140  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 5.733  ; 5.369  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 5.624  ; 5.375  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 7.875  ; 7.951  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 3.969  ; 4.204  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 3.969  ; 4.204  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 3.971  ; 4.205  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 4.251  ; 4.545  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 4.089  ; 4.382  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 4.350  ; 4.531  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 4.293  ; 4.470  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 15.537 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 15.340 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 6.223  ; 6.027  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 6.288  ; 6.095  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 6.261  ; 6.073  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 8.365  ; 8.134  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 6.223  ; 6.027  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 6.739  ; 6.274  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 6.737  ; 6.273  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 8.761  ; 8.847  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.656  ; 3.614  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.644  ; 3.602  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.634  ; 3.592  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.646  ; 3.604  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.634  ; 3.592  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.638  ; 3.596  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.627  ; 3.585  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.615  ; 3.573  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.605  ; 3.563  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.617  ; 3.575  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.605  ; 3.563  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.608  ; 3.566  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.491 ; 4.394 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.581 ; 5.474 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.179 ; 5.082 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.206 ; 5.109 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.210 ; 5.113 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.841 ; 4.744 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.181 ; 7.252 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.581 ; 5.474 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.210 ; 5.113 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.627 ; 5.538 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.491 ; 4.394 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.654 ; 4.565 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.000 ; 4.911 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.654 ; 4.565 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.654 ; 4.565 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.004 ; 4.915 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.004 ; 4.915 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.986 ; 3.889 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.990 ; 4.883 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.647 ; 4.550 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.673 ; 4.576 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.677 ; 4.580 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.323 ; 4.226 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.661 ; 6.732 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.990 ; 4.883 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.677 ; 4.580 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.083 ; 4.994 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.986 ; 3.889 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.149 ; 4.060 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.482 ; 4.393 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.149 ; 4.060 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.149 ; 4.060 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.486 ; 4.397 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.486 ; 4.397 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.263     ; 4.360     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.183     ; 5.290     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.871     ; 4.968     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.885     ; 4.982     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.890     ; 4.987     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.566     ; 4.663     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.076     ; 7.005     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.183     ; 5.290     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.890     ; 4.987     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.221     ; 5.310     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.263     ; 4.360     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.433     ; 4.522     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.730     ; 4.819     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.433     ; 4.522     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.433     ; 4.522     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.737     ; 4.826     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.737     ; 4.826     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.763     ; 3.860     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.605     ; 4.712     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.348     ; 4.445     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.361     ; 4.458     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.365     ; 4.462     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.054     ; 4.151     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.564     ; 6.493     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.605     ; 4.712     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.365     ; 4.462     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.690     ; 4.779     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.763     ; 3.860     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.934     ; 4.023     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.218     ; 4.307     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 3.934     ; 4.023     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.934     ; 4.023     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.225     ; 4.314     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.225     ; 4.314     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.344 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.344         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.344       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.530         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 8.575        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 17.955       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 27.330         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 9.137        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 8.580        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 6.878        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 2.735        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -1.274 ; -21.023       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.358 ; -0.472        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.927  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 7.726  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 8.592  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.292 ; -0.566        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.127  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.153  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.186  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.695 ; -59.073       ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 7.528  ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 7.538  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.194 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.837 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 1.244 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.076 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 4.734 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.428 ; 0.000         ;
; sys_clk                                                   ; 9.423 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 9.733 ; 0.000         ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 9.798 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                              ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.274 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.523     ; 1.384      ;
; -1.273 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.523     ; 1.383      ;
; -1.272 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.523     ; 1.382      ;
; -1.237 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.523     ; 1.347      ;
; -1.236 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.523     ; 1.346      ;
; -1.235 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.523     ; 1.345      ;
; -1.216 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.340      ;
; -1.215 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.339      ;
; -1.215 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.339      ;
; -1.214 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.338      ;
; -1.214 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.338      ;
; -1.213 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.337      ;
; -1.211 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.335      ;
; -1.211 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.335      ;
; -1.211 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.335      ;
; -1.210 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.334      ;
; -1.210 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.334      ;
; -1.210 ; game_ctrl:u_game_ctrl|state[1]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.334      ;
; -1.179 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.303      ;
; -1.178 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.302      ;
; -1.178 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.302      ;
; -1.177 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.301      ;
; -1.177 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.301      ;
; -1.176 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.300      ;
; -1.174 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.298      ;
; -1.174 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.298      ;
; -1.174 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.298      ;
; -1.173 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.297      ;
; -1.173 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.297      ;
; -1.173 ; game_ctrl:u_game_ctrl|state[0]                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.509     ; 1.297      ;
; -1.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.095      ;
; -1.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 1.037      ;
; -1.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.963      ;
; -1.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.951      ;
; -0.963 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.498     ; 1.098      ;
; -0.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.498     ; 1.082      ;
; -0.913 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.845      ;
; -0.824 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.498     ; 0.959      ;
; -0.811 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.498     ; 0.946      ;
; -0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.498     ; 0.882      ;
; -0.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.498     ; 0.880      ;
; -0.528 ; vs_d0                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.460      ;
; -0.436 ; vs_d1                                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.701     ; 0.368      ;
; 6.366  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.580      ;
; 6.367  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.579      ;
; 6.368  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.578      ;
; 6.372  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.574      ;
; 6.440  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.506      ;
; 6.443  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.503      ;
; 6.444  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.502      ;
; 6.445  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.501      ;
; 6.449  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.497      ;
; 6.481  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.465      ;
; 6.482  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.464      ;
; 6.483  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.463      ;
; 6.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.459      ;
; 6.513  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.435      ;
; 6.517  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.429      ;
; 6.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.429      ;
; 6.542  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.404      ;
; 6.548  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.398      ;
; 6.549  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.397      ;
; 6.550  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.396      ;
; 6.554  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.392      ;
; 6.555  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.391      ;
; 6.566  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.382      ;
; 6.572  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.376      ;
; 6.598  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.350      ;
; 6.604  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.344      ;
; 6.607  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.345      ;
; 6.609  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.337      ;
; 6.610  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.336      ;
; 6.610  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.336      ;
; 6.611  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.335      ;
; 6.611  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.335      ;
; 6.613  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.339      ;
; 6.615  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.331      ;
; 6.619  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.327      ;
; 6.622  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.324      ;
; 6.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.312      ;
; 6.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.312      ;
; 6.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.312      ;
; 6.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.312      ;
; 6.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.312      ;
; 6.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.312      ;
; 6.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.312      ;
; 6.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.312      ;
; 6.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.312      ;
; 6.639  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.312      ;
; 6.657  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.289      ;
; 6.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.261      ;
; 6.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.274      ;
; 6.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.274      ;
; 6.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.274      ;
; 6.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.274      ;
; 6.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.274      ;
; 6.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.274      ;
; 6.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.274      ;
; 6.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.274      ;
; 6.674  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.274      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.308      ;
; -0.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.181      ;
; -0.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.074      ;
; -0.114 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 1.074      ;
; -0.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 1.067      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 1.065      ;
; -0.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 1.031      ;
; -0.066 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.016      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 1.020      ;
; -0.035 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.335      ; 0.995      ;
; 0.191  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 0.759      ;
; 0.672  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.870     ;
; 0.672  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.870     ;
; 0.683  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.859     ;
; 0.685  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.857     ;
; 0.687  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.855     ;
; 0.687  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.855     ;
; 0.698  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.844     ;
; 0.700  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.842     ;
; 0.735  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.807     ;
; 0.735  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.807     ;
; 0.740  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.802     ;
; 0.746  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.796     ;
; 0.748  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.794     ;
; 0.755  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.787     ;
; 0.757  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.785     ;
; 0.757  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.785     ;
; 0.768  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.774     ;
; 0.770  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.772     ;
; 0.789  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.753     ;
; 0.803  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.739     ;
; 0.803  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.739     ;
; 0.803  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.739     ;
; 0.804  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.738     ;
; 0.814  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.728     ;
; 0.816  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.726     ;
; 0.824  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.718     ;
; 0.825  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.717     ;
; 0.839  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.703     ;
; 0.852  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.690     ;
; 0.871  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.671     ;
; 0.874  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.668     ;
; 0.876  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.666     ;
; 0.886  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.656     ;
; 0.887  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.655     ;
; 0.891  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.651     ;
; 0.901  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.641     ;
; 0.909  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.633     ;
; 0.920  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.622     ;
; 0.924  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.618     ;
; 0.939  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.603     ;
; 0.939  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.603     ;
; 0.945  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.597     ;
; 0.949  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.593     ;
; 0.955  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.587     ;
; 0.956  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.586     ;
; 0.960  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.582     ;
; 0.961  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.581     ;
; 0.971  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.571     ;
; 0.971  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.571     ;
; 0.987  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.555     ;
; 1.007  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.535     ;
; 1.008  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.534     ;
; 1.009  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.533     ;
; 1.015  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.527     ;
; 1.017  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.525     ;
; 1.019  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.523     ;
; 1.029  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.513     ;
; 1.030  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.512     ;
; 1.030  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.512     ;
; 1.037  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.505     ;
; 1.037  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.505     ;
; 1.041  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.501     ;
; 1.044  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.498     ;
; 1.048  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.494     ;
; 1.050  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.492     ;
; 1.055  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.487     ;
; 1.076  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.466     ;
; 1.078  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.464     ;
; 1.087  ; pipe_gen:u_pipe_gen|lfsr[12]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.455     ;
; 1.092  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.450     ;
; 1.100  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.442     ;
; 1.105  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.437     ;
; 1.107  ; pipe_gen:u_pipe_gen|lfsr[5]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 14.232     ;
; 1.107  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 14.232     ;
; 1.114  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.428     ;
; 1.118  ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 14.221     ;
; 1.120  ; pipe_gen:u_pipe_gen|lfsr[4]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 14.219     ;
; 1.146  ; pipe_gen:u_pipe_gen|lfsr[15]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.396     ;
; 1.154  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.388     ;
; 1.160  ; pipe_gen:u_pipe_gen|lfsr[14]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.382     ;
; 1.175  ; pipe_gen:u_pipe_gen|lfsr[7]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 14.164     ;
; 1.189  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.353     ;
; 1.224  ; pipe_gen:u_pipe_gen|lfsr[6]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 14.115     ;
; 1.241  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.301     ;
; 1.251  ; pipe_gen:u_pipe_gen|lfsr[9]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.291     ;
; 1.259  ; pipe_gen:u_pipe_gen|lfsr[8]                                                                                                                    ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 14.080     ;
; 1.289  ; pipe_gen:u_pipe_gen|lfsr[10]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.253     ;
; 1.310  ; pipe_gen:u_pipe_gen|lfsr[13]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.171      ; 14.232     ;
; 1.311  ; pipe_gen:u_pipe_gen|lfsr[11]                                                                                                                   ; pipe_gen:u_pipe_gen|pipe2_gap_y[2]                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 14.028     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.927 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.101      ;
; 1.939 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.089      ;
; 1.945 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.083      ;
; 1.946 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 1.085      ;
; 1.953 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 1.078      ;
; 1.953 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.075      ;
; 1.955 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.073      ;
; 1.958 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.070      ;
; 1.998 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 1.030      ;
; 2.031 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.996      ;
; 2.033 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.798      ;
; 2.033 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.994      ;
; 2.036 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.991      ;
; 2.037 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.990      ;
; 2.039 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.988      ;
; 2.045 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.986      ;
; 2.051 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.780      ;
; 2.053 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.978      ;
; 2.066 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.965      ;
; 2.067 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.961      ;
; 2.067 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.961      ;
; 2.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.957      ;
; 2.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.957      ;
; 2.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.957      ;
; 2.072 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.957      ;
; 2.074 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.764      ;
; 2.074 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.957      ;
; 2.092 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.746      ;
; 2.099 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.932      ;
; 2.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.915      ;
; 2.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.913      ;
; 2.117 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.910      ;
; 2.118 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.910      ;
; 2.119 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.908      ;
; 2.119 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.908      ;
; 2.120 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.717      ;
; 2.120 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.908      ;
; 2.121 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.907      ;
; 2.121 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.907      ;
; 2.121 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.906      ;
; 2.123 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.849      ;
; 2.123 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.905      ;
; 2.125 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.902      ;
; 2.126 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.043     ; 0.846      ;
; 2.126 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.901      ;
; 2.127 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.900      ;
; 2.140 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.887      ;
; 2.142 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.885      ;
; 2.146 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.881      ;
; 2.147 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.690      ;
; 2.147 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.880      ;
; 2.148 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.879      ;
; 2.159 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.869      ;
; 2.159 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.869      ;
; 2.168 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.861      ;
; 2.168 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.861      ;
; 2.168 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.861      ;
; 2.168 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.861      ;
; 2.174 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.806      ;
; 2.177 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.803      ;
; 2.180 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.848      ;
; 2.180 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.848      ;
; 2.189 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.840      ;
; 2.189 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.840      ;
; 2.189 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.840      ;
; 2.189 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.840      ;
; 2.191 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.645      ;
; 2.203 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.828      ;
; 2.209 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.627      ;
; 2.210 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.818      ;
; 2.213 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.815      ;
; 2.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.090     ; 0.759      ;
; 2.214 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.814      ;
; 2.215 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.810      ;
; 2.215 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.813      ;
; 2.216 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.811      ;
; 2.216 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.812      ;
; 2.218 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.809      ;
; 2.219 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.808      ;
; 2.221 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.806      ;
; 2.221 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.806      ;
; 2.223 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.804      ;
; 2.224 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.032     ; 0.807      ;
; 2.227 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.800      ;
; 2.231 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.797      ;
; 2.234 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.794      ;
; 2.235 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.794      ;
; 2.235 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.793      ;
; 2.236 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.792      ;
; 2.237 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.035     ; 0.791      ;
; 2.240 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.037     ; 0.738      ;
; 2.240 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.038     ; 0.785      ;
; 2.241 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.786      ;
; 2.244 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.034     ; 0.785      ;
; 2.245 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.782      ;
; 2.246 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.781      ;
; 2.246 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.781      ;
; 2.250 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.777      ;
; 2.250 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.777      ;
; 2.255 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.076        ; -0.036     ; 0.772      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.726  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 2.182      ;
; 7.851  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 2.057      ;
; 8.157  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 1.751      ;
; 8.226  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.679      ;
; 8.323  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 1.585      ;
; 8.467  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.438      ;
; 8.641  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 1.267      ;
; 8.694  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 1.214      ;
; 8.764  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.132      ;
; 8.765  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 1.131      ;
; 8.775  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 1.133      ;
; 8.785  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 1.123      ;
; 8.789  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.116      ;
; 8.866  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.039      ;
; 8.926  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 0.973      ;
; 8.926  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 0.973      ;
; 8.926  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 0.973      ;
; 8.926  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 0.973      ;
; 8.994  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 0.905      ;
; 8.995  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 0.904      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.115  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.789      ;
; 9.127  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.778      ;
; 9.278  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 0.630      ;
; 9.286  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.083     ; 0.618      ;
; 9.337  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.568      ;
; 9.367  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.538      ;
; 9.380  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.525      ;
; 9.381  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.524      ;
; 9.381  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.524      ;
; 9.433  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.472      ;
; 9.433  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.472      ;
; 9.434  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.471      ;
; 9.434  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.471      ;
; 9.436  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.469      ;
; 9.445  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.460      ;
; 9.446  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 0.459      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.905 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.043      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.908 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 4.040      ;
; 15.929 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.021      ;
; 15.929 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.021      ;
; 15.929 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.021      ;
; 15.929 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.021      ;
; 15.929 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.021      ;
; 15.929 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.021      ;
; 15.929 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.021      ;
; 15.929 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.021      ;
; 15.929 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.021      ;
; 15.932 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.018      ;
; 15.932 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.018      ;
; 15.932 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.018      ;
; 15.932 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.018      ;
; 15.932 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.018      ;
; 15.932 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.018      ;
; 15.932 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.018      ;
; 15.932 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.018      ;
; 15.932 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 4.018      ;
; 15.977 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[31]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 3.971      ;
; 15.977 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[27]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 3.971      ;
; 15.977 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[23]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 3.971      ;
; 15.977 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[21]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 3.971      ;
; 15.977 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[19]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 3.971      ;
; 15.977 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[18]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 3.971      ;
; 15.977 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[16]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 3.971      ;
; 15.977 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[14]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 3.971      ;
; 15.977 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[13]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 3.971      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.592  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.306      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.695  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.090     ; 1.202      ;
; 8.817  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.089     ; 1.081      ;
; 18.485 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.465      ;
; 18.521 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.429      ;
; 18.560 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.390      ;
; 18.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.342      ;
; 18.631 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.319      ;
; 18.678 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.272      ;
; 18.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.260      ;
; 18.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.260      ;
; 18.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.260      ;
; 18.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.260      ;
; 18.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.260      ;
; 18.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.260      ;
; 18.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.260      ;
; 18.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.260      ;
; 18.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.260      ;
; 18.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.252      ;
; 18.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.253      ;
; 18.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.253      ;
; 18.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.253      ;
; 18.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.253      ;
; 18.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.253      ;
; 18.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.253      ;
; 18.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.253      ;
; 18.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.253      ;
; 18.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.253      ;
; 18.714 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.236      ;
; 18.723 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.227      ;
; 18.737 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.214      ;
; 18.737 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.214      ;
; 18.737 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.214      ;
; 18.737 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.214      ;
; 18.737 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.214      ;
; 18.737 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.214      ;
; 18.737 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.214      ;
; 18.737 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.214      ;
; 18.737 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.214      ;
; 18.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.204      ;
; 18.790 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.160      ;
; 18.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.128      ;
; 18.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.128      ;
; 18.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.128      ;
; 18.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.128      ;
; 18.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.128      ;
; 18.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.128      ;
; 18.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.128      ;
; 18.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.128      ;
; 18.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.128      ;
; 18.863 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.087      ;
; 18.864 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.086      ;
; 18.868 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.082      ;
; 18.869 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.081      ;
; 18.869 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.081      ;
; 18.876 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.074      ;
; 18.885 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.065      ;
; 18.889 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.061      ;
; 18.890 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.060      ;
; 18.893 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.057      ;
; 18.898 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.052      ;
; 18.909 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.042      ;
; 18.915 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.036      ;
; 18.915 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.036      ;
; 18.915 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.036      ;
; 18.915 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.036      ;
; 18.915 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.036      ;
; 18.915 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.036      ;
; 18.915 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.036      ;
; 18.915 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.036      ;
; 18.915 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 1.036      ;
; 18.935 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.015      ;
; 18.945 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 1.005      ;
; 18.951 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.999      ;
; 18.966 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.984      ;
; 18.972 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.978      ;
; 18.976 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.974      ;
; 18.978 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.972      ;
; 18.978 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.972      ;
; 18.992 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.036     ; 0.959      ;
; 18.998 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.952      ;
; 18.998 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.952      ;
; 18.998 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.952      ;
; 18.998 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.952      ;
; 18.998 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.952      ;
; 18.998 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.037     ; 0.952      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.636      ;
; -0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.691      ; 0.643      ;
; -0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.734      ;
; -0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.691      ; 0.739      ;
; -0.145 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.783      ;
; -0.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.691      ; 0.795      ;
; -0.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.810      ;
; -0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.691      ; 0.802      ;
; -0.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.691      ; 0.804      ;
; -0.101 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.827      ;
; -0.067 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.702      ; 0.861      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|de_q                                                                                         ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.209  ; game_ctrl:u_game_ctrl|score_bcd[8]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[9]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.213  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.506      ;
; 0.218  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.507      ;
; 0.218  ; game_ctrl:u_game_ctrl|score_bcd[0]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[1]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.219  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.221  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.509      ;
; 0.223  ; pipe_gen:u_pipe_gen|pipe2_x[4]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[4]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.343      ;
; 0.230  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.523      ;
; 0.232  ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                             ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.352      ;
; 0.233  ; pipe_gen:u_pipe_gen|pipe2_x[3]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[3]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.235  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.527      ;
; 0.253  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.260  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[7]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[3]                                                                                   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.261  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.264  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.267  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.272  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[5]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[6]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.275  ; vs_d0                                                                                                                                                                  ; vs_d1                                                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.278  ; game_ctrl:u_game_ctrl|score_bcd[12]                                                                                                                                    ; game_ctrl:u_game_ctrl|score_bcd[13]                                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.283  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.286  ; pipe_gen:u_pipe_gen|lfsr[2]                                                                                                                                            ; pipe_gen:u_pipe_gen|lfsr[3]                                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.294  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295  ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[9]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296  ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296  ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[7]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296  ; pipe_gen:u_pipe_gen|pipe2_x[2]                                                                                                                                         ; pipe_gen:u_pipe_gen|pipe2_x_d1[2]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297  ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[5]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[8]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[6]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[4]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[3]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.301  ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.303  ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[1]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[2]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.305  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.308  ; bird_ctrl:u_bird_ctrl|key_d1                                                                                                                                           ; game_ctrl:u_game_ctrl|current_state.S_IDLE                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311  ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                      ; bird_ctrl:u_bird_ctrl|clk_cnt[20]                                                                                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313  ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                              ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.320  ; game_ctrl:u_game_ctrl|current_state.S_PLAY                                                                                                                             ; game_ctrl:u_game_ctrl|current_state.S_OVER                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.322  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                     ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[5]                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.323  ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                               ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324  ; game_ctrl:u_game_ctrl|score_bcd[4]                                                                                                                                     ; game_ctrl:u_game_ctrl|score_bcd[5]                                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.127 ; bird_load_addr[4]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.456      ;
; 0.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.477      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.479      ;
; 0.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.491      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.507      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                      ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                            ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.010                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.240      ; 0.532      ;
; 0.193 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[0]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]                                                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.241      ; 0.540      ;
; 0.204 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.327      ;
; 0.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.547      ;
; 0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.334      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                  ; sd_multi_pic:u_sd_multi_pic|rd_start_en                                                                                                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.339      ;
; 0.222 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.343      ;
; 0.222 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.343      ;
; 0.232 ; seg_driver:u_seg_driver|scan_sel[2]                                                                                                                                    ; seg_driver:u_seg_driver|scan_sel[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.352      ;
; 0.232 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.353      ;
; 0.233 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.354      ;
; 0.238 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.359      ;
; 0.239 ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                             ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.575      ;
; 0.242 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.363      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.587      ;
; 0.261 ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.381      ;
; 0.265 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; bird_load_addr[12]                                                                                                                                                     ; bird_load_addr[12]                                                                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1                                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0                                                                                                                                 ; sd_multi_pic:u_sd_multi_pic|state.011                                                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; pipe_load_addr[3]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.597      ;
; 0.266 ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]                                                                                                                             ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]                                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]                                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]                                                                                                                              ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]                                                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.278 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; bird_load_addr[9]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_address_reg0                                                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.230      ; 0.613      ;
; 0.280 ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38]                                                                                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; bird_load_addr[7]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.610      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; pipe_load_addr[1]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.616      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.408      ;
; 0.288 ; bird_load_addr[4]                                                                                                                                                      ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~porta_address_reg0                                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.610      ;
; 0.288 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                                                                             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.409      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.411      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; seg_driver:u_seg_driver|scan_cnt[3]                                                                                                                                    ; seg_driver:u_seg_driver|scan_cnt[3]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; seg_driver:u_seg_driver|scan_cnt[1]                                                                                                                                    ; seg_driver:u_seg_driver|scan_cnt[1]                                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.483      ;
; 0.155 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.485      ;
; 0.172 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.506      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.512      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.516      ;
; 0.184 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.514      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.522      ;
; 0.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.518      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.508      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.229 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.349      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.350      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[9]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.618      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.619      ;
; 0.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[5]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.202 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.322      ;
; 0.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.375      ;
; 0.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.385      ;
; 0.273 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.394      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.431      ;
; 0.324 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.445      ;
; 0.332 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.453      ;
; 0.341 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.462      ;
; 0.342 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.463      ;
; 0.344 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.464      ;
; 0.344 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.464      ;
; 0.344 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.464      ;
; 0.345 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.465      ;
; 0.346 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.466      ;
; 0.346 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.466      ;
; 0.346 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.466      ;
; 0.346 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.466      ;
; 0.347 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.467      ;
; 0.347 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.467      ;
; 0.347 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.467      ;
; 0.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.473      ;
; 0.363 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.484      ;
; 0.382 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.503      ;
; 0.384 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.505      ;
; 0.385 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.506      ;
; 0.390 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.511      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.522      ;
; 0.419 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.539      ;
; 0.429 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.550      ;
; 0.431 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.552      ;
; 0.436 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.557      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.569      ;
; 0.451 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.573      ;
; 0.455 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.582      ;
; 0.465 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.586      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.597      ;
; 0.484 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.605      ;
; 0.491 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.612      ;
; 0.493 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.614      ;
; 0.494 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.615      ;
; 0.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.616      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.635      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.372      ;
; 0.186 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.372      ;
; 0.186 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.372      ;
; 0.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.373      ;
; 0.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.374      ;
; 0.188 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.374      ;
; 0.188 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.373      ;
; 0.189 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.375      ;
; 0.189 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.375      ;
; 0.193 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.379      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.380      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.379      ;
; 0.194 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.381      ;
; 0.195 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.381      ;
; 0.195 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.380      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.382      ;
; 0.196 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.381      ;
; 0.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.382      ;
; 0.197 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.382      ;
; 0.198 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.383      ;
; 0.210 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.084      ; 0.394      ;
; 0.215 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.335      ;
; 0.220 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.341      ;
; 0.228 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.348      ;
; 0.229 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.085      ; 0.414      ;
; 0.231 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.417      ;
; 0.235 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.421      ;
; 0.235 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.421      ;
; 0.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
; 0.258 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.086      ; 0.444      ;
; 0.260 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.381      ;
; 0.271 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.084      ; 0.455      ;
; 0.275 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.292 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.301 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.309 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.432      ;
; 0.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.434      ;
; 0.312 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.434      ;
; 0.314 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.322 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.441      ;
; 0.323 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.446      ;
; 0.328 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.448      ;
; 0.336 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.340 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.349 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.469      ;
; 0.362 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.081      ; 0.543      ;
; 0.364 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.484      ;
; 0.374 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.496      ;
; 0.377 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.499      ;
; 0.396 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.084      ; 0.580      ;
; 0.400 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.519      ;
; 0.401 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.521      ;
; 0.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.536      ;
; 0.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.539      ;
; 0.422 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.545      ;
; 0.428 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.552      ;
; 0.448 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.570      ;
; 0.451 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.573      ;
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]                          ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.004       ; 0.081      ; 0.634      ;
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.575      ;
; 0.468 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.591      ;
; 0.480 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.600      ;
; 0.482 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.604      ;
; 0.483 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.603      ;
; 0.485 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.609      ;
; 0.496 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.576      ;
; 0.498 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.578      ;
; 0.500 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.620      ;
; 0.504 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.624      ;
; 0.504 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.624      ;
; 0.509 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]             ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.631      ;
; 0.518 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.640      ;
; 0.526 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]   ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                                           ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.645      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.317      ; 1.632      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.317      ; 1.632      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.317      ; 1.632      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.636      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.317      ; 1.632      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.327      ; 1.642      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.644      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.645      ;
; -0.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.320      ; 1.634      ;
; -0.684 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.641      ;
; -0.684 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.332      ; 1.641      ;
; -0.683 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.331      ; 1.639      ;
; -0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.324      ; 1.607      ;
; -0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.324      ; 1.607      ;
; -0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.324      ; 1.607      ;
; -0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.324      ; 1.607      ;
; -0.609 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.559      ;
; -0.609 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.325      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.317      ; 1.546      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.317      ; 1.546      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.317      ; 1.546      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[11]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[11]                                                                                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.321      ; 1.550      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.317      ; 1.546      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en                                                                                                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.327      ; 1.556      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[7]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[8]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[9]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[10]                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.329      ; 1.558      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[2]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[3]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[4]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[5]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[6]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[7]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[8]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[9]                                                                                                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
; -0.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[10]                                                                                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; 0.330      ; 1.559      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.358      ;
; 7.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.348      ;
; 7.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.341      ;
; 7.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.341      ;
; 7.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.341      ;
; 7.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.341      ;
; 7.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.341      ;
; 7.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.328      ;
; 7.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.328      ;
; 7.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.328      ;
; 7.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.328      ;
; 7.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.328      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.234      ;
; 7.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.224      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.217      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.217      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.217      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.217      ;
; 7.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.217      ;
; 7.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.204      ;
; 7.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.204      ;
; 7.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.204      ;
; 7.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.204      ;
; 7.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.204      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.156      ;
; 7.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.104     ; 2.126      ;
; 7.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.104     ; 2.126      ;
; 7.767 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.105     ; 2.115      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 2.032      ;
; 7.881 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.104     ; 2.002      ;
; 7.881 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.104     ; 2.002      ;
; 7.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.105     ; 1.991      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.850      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.850      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.850      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.850      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.850      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.850      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.850      ;
; 8.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.778      ;
; 8.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.778      ;
; 8.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.778      ;
; 8.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.778      ;
; 8.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.778      ;
; 8.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.778      ;
; 8.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.778      ;
; 8.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[17]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.721      ;
; 8.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[24]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.721      ;
; 8.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[25]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.721      ;
; 8.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[26]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.721      ;
; 8.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[28]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.721      ;
; 8.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[29]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.721      ;
; 8.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[30]                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.721      ;
; 8.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]                                                                                                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.079     ; 1.663      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.501      ;
; 7.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.501      ;
; 7.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.501      ;
; 7.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.501      ;
; 7.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.501      ;
; 7.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.501      ;
; 7.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.501      ;
; 7.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.501      ;
; 7.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.501      ;
; 7.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.348      ;
; 7.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.348      ;
; 7.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.348      ;
; 7.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.348      ;
; 7.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.348      ;
; 7.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.348      ;
; 7.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.348      ;
; 7.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.348      ;
; 7.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.341      ;
; 7.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.341      ;
; 7.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.341      ;
; 7.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.341      ;
; 7.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.341      ;
; 7.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.341      ;
; 7.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.341      ;
; 7.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.328      ;
; 7.601 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.492      ;
; 7.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.377      ;
; 7.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.377      ;
; 7.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.377      ;
; 7.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.377      ;
; 7.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.377      ;
; 7.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.377      ;
; 7.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.377      ;
; 7.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.377      ;
; 7.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.377      ;
; 7.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.224      ;
; 7.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.224      ;
; 7.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[4]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.224      ;
; 7.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.224      ;
; 7.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[5]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.224      ;
; 7.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.224      ;
; 7.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.224      ;
; 7.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.224      ;
; 7.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.083      ; 2.331      ;
; 7.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.083      ; 2.331      ;
; 7.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.083      ; 2.331      ;
; 7.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.083      ; 2.331      ;
; 7.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.083      ; 2.331      ;
; 7.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.083      ; 2.331      ;
; 7.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                             ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.083      ; 2.331      ;
; 7.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[8]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.217      ;
; 7.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[7]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.217      ;
; 7.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.217      ;
; 7.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[9]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.217      ;
; 7.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.217      ;
; 7.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.217      ;
; 7.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 2.217      ;
; 7.718 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.204      ;
; 7.725 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.084      ; 2.368      ;
; 7.770 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.083      ; 2.322      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.126      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.126      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.126      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.126      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[1]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.126      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.126      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.126      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.126      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[4]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.126      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[5]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[6]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[7]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[8]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[9]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.127      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[0]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[2]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[3]                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 2.121      ;
; 7.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.115      ;
; 7.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.115      ;
; 7.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.115      ;
; 7.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.115      ;
; 7.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 2.115      ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.849      ; 1.289      ;
; 0.200 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.849      ; 1.295      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.293      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.293      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.293      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.293      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.293      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.293      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.293      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.299      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.299      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.299      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.299      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.299      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.299      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.299      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.299      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.299      ;
; 0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.171      ;
; 0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.171      ;
; 0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.171      ;
; 0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.171      ;
; 0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.171      ;
; 0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.171      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.185      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.185      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.185      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.185      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.185      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.193      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.193      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.193      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.193      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.193      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.193      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.389      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.389      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.389      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.389      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.389      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.389      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.389      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.849      ; 1.407      ;
; 0.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.240      ;
; 0.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.240      ;
; 0.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.240      ;
; 0.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.240      ;
; 0.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.240      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.395      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.395      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.395      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.395      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.395      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.395      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.395      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.395      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.848      ; 1.395      ;
; 0.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.701      ; 1.243      ;
; 0.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.701      ; 1.243      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.849      ; 1.413      ;
; 0.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.267      ;
; 0.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.267      ;
; 0.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.267      ;
; 0.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.267      ;
; 0.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.267      ;
; 0.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.267      ;
; 0.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.281      ;
; 0.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.281      ;
; 0.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.281      ;
; 0.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.281      ;
; 0.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.281      ;
; 0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.289      ;
; 0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.289      ;
; 0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.289      ;
; 0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.289      ;
; 0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.289      ;
; 0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.289      ;
; 0.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.690      ; 1.284      ;
; 0.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.690      ; 1.284      ;
; 0.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.690      ; 1.284      ;
; 0.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.690      ; 1.284      ;
; 0.410 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.336      ;
; 0.410 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.336      ;
; 0.410 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.336      ;
; 0.410 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.336      ;
; 0.410 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.700      ; 1.336      ;
; 0.412 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.701      ; 1.339      ;
; 0.412 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.701      ; 1.339      ;
; 0.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.690      ; 1.380      ;
; 0.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.690      ; 1.380      ;
; 0.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.690      ; 1.380      ;
; 0.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.690      ; 1.380      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.698      ; 1.430      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.431      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.699      ; 1.431      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req                                                                                                                            ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.686      ; 1.425      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.435      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.435      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.435      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]                                                                                                                       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.696      ; 1.435      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.837 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.171      ;
; 0.837 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.171      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.042      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.042      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.042      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.042      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.042      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.042      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.042      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.042      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.042      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.053      ;
; 0.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.267      ;
; 0.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.267      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.078      ;
; 1.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[1]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[5]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[6]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[7]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.138      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.149      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.174      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.195      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.195      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.195      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.195      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.195      ;
; 1.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.195      ;
; 1.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.240      ;
; 1.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.240      ;
; 1.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.240      ;
; 1.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                        ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.240      ;
; 1.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.240      ;
; 1.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.240      ;
; 1.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.240      ;
; 1.121 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe9a[8]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.240      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.284      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.284      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.284      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.284      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.284      ;
; 1.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.284      ;
; 1.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[2]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.291      ;
; 1.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[3]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.291      ;
; 1.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe9a[4]                               ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.291      ;
; 1.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.291      ;
; 1.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.291      ;
; 1.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.291      ;
; 1.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.314      ;
; 1.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.336      ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[6]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[14]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[7]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[15]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[23]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[22]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[14]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[15]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 1.416      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[5]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[13]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[19]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[21]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[20]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[13]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[4]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[12]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[3]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_data_t[11]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.245 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rgb888_data[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.418      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.001           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.445      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.010           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.445      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_start_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.445      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d0          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.445      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_busy_d1          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.445      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.011           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.445      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|state.000           ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.445      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[2]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.446      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[5]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.446      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[6]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.446      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[8]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.446      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[10]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.446      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[11]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.446      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[15]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.446      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[20]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.446      ;
; 1.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[22]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.446      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[20] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[21] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[18] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[19] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[17] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[6]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[12] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[1]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[10] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[11] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[13] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_base_addr[16] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.444      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[0]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[2]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[3]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[4]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[5]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[6]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[7]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[8]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[9]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[10]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[11]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[12]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[13]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[14]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_cnt[15]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.451      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_switch          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.445      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[0]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[1]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[2]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[3]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[4]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[5]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|col_word_cnt[6]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.449      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[1]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.428      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|val_en_cnt[0]       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.428      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|sdram_wr_en         ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.428      ;
; 1.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[1]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 1.450      ;
; 1.257 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[9]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.454      ;
; 1.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[0]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.455      ;
; 1.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[2]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.455      ;
; 1.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[1]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.455      ;
; 1.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|pic_cnt[3]          ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.455      ;
; 1.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[0]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.453      ;
; 1.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[3]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.453      ;
; 1.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[4]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.453      ;
; 1.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[7]      ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.453      ;
; 1.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; sd_multi_pic:u_sd_multi_pic|rd_sec_addr[12]     ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 1.455      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI   ;
; 1.076 ; 3.076        ; 2.000          ; Min Period       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO   ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[0]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[1]                                                                                     ;
; 1.335 ; 1.551        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[0]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                               ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_fall_shift[4]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|datain_rise_shift[4]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[0]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[1]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[2]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[3]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_fall_shift[4]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[0]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[1]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|datain_rise_shift[2]                                                                                   ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[0]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_fall_shift[4]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[0]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|datain_rise_shift[4]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[0]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_fall_shift[4]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[0]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[1]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[2]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[3]                                                                                     ;
; 1.336 ; 1.552        ; 0.216          ; High Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|datain_rise_shift[4]                                                                                     ;
; 1.337 ; 1.521        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                               ;
; 1.337 ; 1.521        ; 0.184          ; Low Pulse Width  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_we_reg        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0  ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                    ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                            ;
; 4.773 ; 4.957        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                             ;
; 4.780 ; 4.964        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                            ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                            ;
; 4.784 ; 4.968        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                       ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~portb_address_reg0                                                             ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~portb_address_reg0                                                              ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a5~portb_address_reg0 ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~portb_address_reg0                                                             ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a4~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~portb_address_reg0                                                              ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a9~portb_address_reg0                                                              ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[3]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[4]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[5]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[6]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[7]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[8]                                                                                                                                                  ;
; 7.462 ; 7.646        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[9]                                                                                                                                                  ;
; 7.470 ; 7.654        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[1]                                                                                                                                         ;
; 7.478 ; 7.662        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[12]                                                                                                                                        ;
; 7.478 ; 7.662        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sprite_render:u_sprite_render|bg_data_d1[9]                                                                                                                                         ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_q                                                                                                      ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4]                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                                    ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                                                                  ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[2]                                                                                                ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[3]                                                                                                ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[4]                                                                                                ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[5]                                                                                                ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[6]                                                                                                ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[7]                                                                                                ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|lfsr[1]                                                                                                                                                         ;
; 7.488 ; 7.672        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pipe_gen:u_pipe_gen|pipe2_gap_y[0]                                                                                                                                                  ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[0]                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[10]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[11]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[1]                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[2]                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[3]                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[4]                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[5]                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[6]                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[7]                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[8]                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|bird_y[9]                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[0]                                                                                                                                                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[10]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[11]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[12]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[13]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[14]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[15]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[16]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[17]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[18]                                                                                                                                                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bird_ctrl:u_bird_ctrl|clk_cnt[19]                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                       ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                         ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                     ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]            ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                             ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_we_reg                                                                   ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_address_reg0                                                             ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_we_reg                                                                   ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_address_reg0                                                             ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_we_reg                                                                   ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_address_reg0                                                             ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_we_reg                                                                   ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~porta_address_reg0                                                              ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_address_reg0                                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_we_reg                                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a4~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a4~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_we_reg                                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a9~porta_address_reg0                                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a9~porta_we_reg                                                                    ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a12~porta_datain_reg0                                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a13~porta_datain_reg0                                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a15~porta_datain_reg0                                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a7~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a10~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a14~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a3~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a6~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:bird_ram_rtl_0|altsyncram_49d1:auto_generated|ram_block1a9~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a11~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a12~porta_datain_reg0                                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a1~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a4~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a5~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a8~porta_datain_reg0                                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sprite_render:u_sprite_render|altsyncram:pipe_ram_rtl_0|altsyncram_i8d1:auto_generated|ram_block1a9~porta_datain_reg0                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[0]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[10]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[11]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[12]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[13]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[14]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[15]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[1]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[2]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[3]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[4]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[5]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[6]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[7]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[8]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pipe_load_addr[9]                                                                                                                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[0]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[1]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[2]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[3]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[4]                                                                                                                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_multi_pic:u_sd_multi_pic|bmp_head_cnt[5]                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]  ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]  ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]  ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en   ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ;
; 9.798 ; 9.982        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[6] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[7] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8] ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[0]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[1]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[2]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_bit_cnt[3]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[0]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[1]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[2]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[3]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[4]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[5]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[6]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[7]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_cnt[8]|clk                 ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_data_t[15]|clk                  ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_en_t|clk                        ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_finish_en|clk                   ;
; 9.978 ; 9.978        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|rx_flag|clk                        ;
; 9.979 ; 9.979        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[0]|clk                 ;
; 9.979 ; 9.979        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[1]|clk                 ;
; 9.979 ; 9.979        ; 0.000          ; Low Pulse Width  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; u_sd_ctrl_top|u_sd_read|res_bit_cnt[2]|clk                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.683  ; 3.476  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.370  ; 3.140  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.683  ; 3.476  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 2.505  ; 3.277  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 2.412  ; 3.185  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 2.336  ; 3.081  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 2.269  ; 3.029  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.301  ; 3.096  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 2.516  ; 3.288  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.483  ; 3.249  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 2.343  ; 3.090  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 2.273  ; 3.030  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 2.258  ; 3.013  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 2.294  ; 3.058  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 2.275  ; 3.036  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 2.364  ; 3.111  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 2.290  ; 3.053  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 2.822  ; 3.129  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -6.873 ; -6.117 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 0.556  ; 1.050  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -1.894 ; -2.636 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -2.008 ; -2.769 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -2.307 ; -3.092 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -2.135 ; -2.900 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -2.041 ; -2.800 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -1.974 ; -2.712 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -1.904 ; -2.651 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -1.937 ; -2.715 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -2.146 ; -2.911 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -2.115 ; -2.874 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -1.980 ; -2.720 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -1.908 ; -2.652 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -1.894 ; -2.636 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -1.929 ; -2.679 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -1.910 ; -2.657 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -2.000 ; -2.742 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -1.924 ; -2.674 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -2.413 ; -2.737 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 7.861  ; 7.097  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.283 ; -0.786 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.822  ; 4.370  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.537  ; 2.445  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.639  ; 2.509  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.724  ; 2.590  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.652  ; 2.545  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 2.906  ; 2.760  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.801  ; 2.668  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 2.619  ; 2.493  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.743  ; 2.560  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.711  ; 2.534  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.497  ; 2.340  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.822  ; 4.370  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.554  ; 2.389  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 2.658  ; 2.482  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 2.983  ; 2.817  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.905  ; 2.734  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 2.983  ; 2.817  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 2.505  ; 2.357  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.937  ; 2.048  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 2.000  ; 1.963  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 3.859  ; 4.228  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 2.194  ; 2.268  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.276  ; 2.373  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 2.103  ; 2.180  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 2.189  ; 2.267  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 1.927  ; 1.976  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.859  ; 4.228  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 2.198  ; 2.272  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 2.242  ; 2.328  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.491  ; 2.675  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 2.079  ; 2.153  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 2.046  ; 2.166  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 2.174  ; 2.305  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 2.172  ; 2.312  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 2.165  ; 2.302  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 2.022  ; 2.138  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 2.021  ; 2.134  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 2.359  ; 2.270  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 2.069  ; 2.001  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.586 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.543 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 3.395  ; 3.627  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 2.693  ; 2.772  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 2.757  ; 2.786  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 5.996  ; 5.685  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 3.798  ; 3.813  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 3.761  ; 3.822  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 4.732  ; 4.931  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 3.760  ; 3.781  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 3.891  ; 3.914  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 3.872  ; 3.900  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 5.996  ; 5.685  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 2.834  ; 2.724  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 2.591  ; 2.568  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 2.641  ; 2.585  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 2.834  ; 2.721  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 2.698  ; 2.558  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 2.758  ; 2.715  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 2.731  ; 2.724  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.961 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 13.327 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 6.424  ; 6.103  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 4.232  ; 4.239  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 4.195  ; 4.247  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 5.157  ; 5.352  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 4.185  ; 4.209  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 4.325  ; 4.299  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 4.306  ; 4.344  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 6.424  ; 6.103  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.150  ; 2.171  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.138  ; 2.159  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.132  ; 2.153  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.140  ; 2.161  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.128  ; 2.149  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.132  ; 2.153  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.166  ; 2.187  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.154  ; 2.175  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.148  ; 2.169  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.156  ; 2.177  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.144  ; 2.165  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.148  ; 2.169  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 2.223  ; 2.069  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.254  ; 2.167  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.351  ; 2.226  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.433  ; 2.305  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.364  ; 2.261  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 2.608  ; 2.469  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.509  ; 2.382  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 2.335  ; 2.214  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.458  ; 2.280  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.430  ; 2.257  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.223  ; 2.069  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.531  ; 4.084  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.277  ; 2.116  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 2.376  ; 2.205  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 2.608  ; 2.444  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.608  ; 2.444  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 2.683  ; 2.524  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 2.230  ; 2.085  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.681  ; 1.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 1.739  ; 1.703  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 1.668  ; 1.716  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 1.924  ; 1.995  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.003  ; 2.097  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 1.837  ; 1.912  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 1.920  ; 1.994  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 1.668  ; 1.716  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.594  ; 3.960  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 1.927  ; 1.998  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 1.971  ; 2.054  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.213  ; 2.393  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 1.814  ; 1.885  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 1.786  ; 1.904  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 1.908  ; 2.038  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 1.907  ; 2.045  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 1.900  ; 2.035  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 1.763  ; 1.878  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 1.762  ; 1.874  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 2.084  ; 1.997  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 1.804  ; 1.740  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.821 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.779 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 3.081  ; 3.307  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 2.286  ; 2.378  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 2.217  ; 2.272  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 2.510  ; 2.563  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 2.542  ; 2.590  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 2.540  ; 2.587  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 3.525  ; 3.652  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 2.510  ; 2.563  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 2.630  ; 2.732  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 2.635  ; 2.692  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 4.771  ; 4.421  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 2.069  ; 2.019  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 2.069  ; 2.019  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 2.070  ; 2.020  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 2.233  ; 2.167  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 2.090  ; 2.093  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 2.299  ; 2.138  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 2.217  ; 2.129  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.643 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.993 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 3.059  ; 3.097  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 3.107  ; 3.140  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 3.097  ; 3.129  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 4.118  ; 4.192  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 3.059  ; 3.097  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 3.197  ; 3.342  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 3.199  ; 3.345  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 5.307  ; 4.972  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.988  ; 2.009  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.976  ; 1.997  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.004  ; 2.024  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.992  ; 2.012  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.179 ; 2.159 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.656 ; 2.629 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.497 ; 2.477 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.498 ; 2.478 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.503 ; 2.483 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.331 ; 2.311 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.117 ; 4.393 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.656 ; 2.629 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.503 ; 2.483 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.678 ; 2.719 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.179 ; 2.159 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.268 ; 2.309 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.417 ; 2.458 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.268 ; 2.309 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.268 ; 2.309 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.420 ; 2.461 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.420 ; 2.461 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 1.918 ; 1.898 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.368 ; 2.341 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.223 ; 2.203 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.224 ; 2.204 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.229 ; 2.209 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.064 ; 2.044 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.849 ; 4.125 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.368 ; 2.341 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.229 ; 2.209 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.401 ; 2.442 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 1.918 ; 1.898 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.007 ; 2.048 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.150 ; 2.191 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.007 ; 2.048 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.007 ; 2.048 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.153 ; 2.194 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.153 ; 2.194 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.230     ; 2.250     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.749     ; 2.776     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.588     ; 2.608     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.589     ; 2.609     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.599     ; 2.619     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.400     ; 2.420     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.489     ; 4.213     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.749     ; 2.776     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.599     ; 2.619     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.832     ; 2.791     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.230     ; 2.250     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.380     ; 2.339     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.549     ; 2.508     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.380     ; 2.339     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.380     ; 2.339     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.550     ; 2.509     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.550     ; 2.509     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 1.966     ; 1.986     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.457     ; 2.484     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.309     ; 2.329     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.310     ; 2.330     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.320     ; 2.340     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.129     ; 2.149     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.218     ; 3.942     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.457     ; 2.484     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.320     ; 2.340     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.549     ; 2.508     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 1.966     ; 1.986     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.116     ; 2.075     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.278     ; 2.237     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.116     ; 2.075     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.116     ; 2.075     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.279     ; 2.238     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.279     ; 2.238     ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.886 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                     ; Synchronization Node                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1 ; Not Calculated       ; No                      ;
; sd_miso                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                          ; Not Calculated       ; No                      ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1              ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------+
; Source Node             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;
; Synchronization Node    ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;
; Typical MTBF (years)    ; Not Calculated                                                                                  ;
; Included in Design MTBF ; No                                                                                              ;
+-------------------------+-------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 14.886         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 8.125          ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]                                       ;                ; 15.384       ; 65.0 MHz         ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_1              ;                ;              ;                  ; 14.886       ;
;  hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------+
; Chain Summary                                                                       ;
+-------------------------+-----------------------------------------------------------+
; Property                ; Value                                                     ;
+-------------------------+-----------------------------------------------------------+
; Source Node             ; sd_miso                                                   ;
; Synchronization Node    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15] ;
; Typical MTBF (years)    ; Not Calculated                                            ;
; Included in Design MTBF ; No                                                        ;
+-------------------------+-----------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 28.319         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  sd_miso                                                                  ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                ;                ;              ;                  ; 9.337        ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]              ;                ;              ;                  ; 18.982       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync ;
; Synchronization Node    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                       ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                            ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                     ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                     ; 33.993         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                        ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                     ;                ;              ;                  ;              ;
;  Unknown                                                                                         ;                ;              ;                  ;              ;
; Synchronization Clock                                                                            ;                ;              ;                  ;              ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]                                        ;                ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                              ;                ;              ;                  ;              ;
;  pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll_lock_sync     ;                ;              ;                  ;              ;
;  sys_rst_n                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                        ;                ;              ;                  ;              ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                           ;                ;              ;                  ; 9.580        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                           ;                ;              ;                  ; 9.317        ;
;  sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                            ;                ;              ;                  ; 8.530        ;
;  sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ;                ;              ;                  ; 6.566        ;
+--------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                           ; -18.610  ; -0.292 ; -2.518   ; 0.194   ; 0.589               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -3.619   ; 0.153  ; 4.568    ; 0.837   ; 4.664               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 4.792    ; 0.127  ; 4.640    ; 1.244   ; 9.714               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 6.835    ; 0.186  ; N/A      ; N/A     ; 9.714               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -18.610  ; -0.292 ; -2.518   ; 0.194   ; 7.361               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.391    ; 0.186  ; N/A      ; N/A     ; 0.589               ;
;  sys_clk                                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                            ; -340.975 ; -0.566 ; -222.563 ; 0.0     ; 0.0                 ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; -59.467  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -281.508 ; -0.566 ; -222.563 ; 0.000   ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.704  ; 5.908  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.922  ; 5.247  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.704  ; 5.908  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 5.303  ; 5.539  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 5.065  ; 5.293  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.890  ; 5.158  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 4.728  ; 4.983  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.736  ; 5.080  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 5.316  ; 5.551  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.256  ; 5.489  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.926  ; 5.188  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.723  ; 4.977  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.713  ; 4.968  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.809  ; 5.039  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.757  ; 5.007  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.975  ; 5.217  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.785  ; 5.023  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; 5.605  ; 5.909  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; -3.319 ; -3.032 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; 1.144  ; 1.375  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; -1.894 ; -2.636 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; -2.008 ; -2.769 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; -2.307 ; -3.092 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; -2.135 ; -2.900 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; -2.041 ; -2.800 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; -1.974 ; -2.712 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; -1.904 ; -2.651 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; -1.937 ; -2.715 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; -2.146 ; -2.911 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; -2.115 ; -2.874 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; -1.980 ; -2.720 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; -1.908 ; -2.652 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; -1.894 ; -2.636 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; -1.929 ; -2.679 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; -1.910 ; -2.657 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; -2.000 ; -2.742 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; -1.924 ; -2.674 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sys_rst_n       ; sys_clk    ; -2.413 ; -2.737 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sd_miso         ; sys_clk    ; 7.861  ; 7.097  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; key_jump        ; sys_clk    ; -0.283 ; -0.771 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 8.773  ; 8.648  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 5.336  ; 5.504  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 5.534  ; 5.629  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 5.694  ; 5.772  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 5.568  ; 5.769  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 6.002  ; 6.131  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 5.831  ; 5.966  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 5.480  ; 5.613  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 5.659  ; 5.838  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 5.535  ; 5.672  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 5.162  ; 5.255  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 8.773  ; 8.648  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 5.243  ; 5.329  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 5.469  ; 5.633  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 6.156  ; 6.376  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 6.023  ; 6.154  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 6.156  ; 6.376  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 5.172  ; 5.290  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 4.286  ; 4.275  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 4.293  ; 4.384  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 7.486  ; 7.608  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 4.870  ; 4.783  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 5.134  ; 5.009  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 4.738  ; 4.646  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 5.008  ; 4.846  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 4.324  ; 4.260  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 7.486  ; 7.608  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 4.886  ; 4.801  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 5.059  ; 4.933  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 5.634  ; 5.517  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 4.720  ; 4.614  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 4.574  ; 4.513  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 4.882  ; 4.797  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 4.882  ; 4.807  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 4.877  ; 4.798  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 4.514  ; 4.461  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 4.515  ; 4.453  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 4.992  ; 5.124  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 4.445  ; 4.492  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; 1.145  ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; 1.043  ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 7.484  ; 7.547  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 6.095  ; 5.852  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 6.112  ; 6.035  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 11.603 ; 11.491 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 8.472  ; 8.372  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 8.437  ; 8.310  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 10.676 ; 10.496 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 8.424  ; 8.325  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 8.728  ; 8.586  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 8.665  ; 8.562  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 11.603 ; 11.491 ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 5.938  ; 6.082  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 5.570  ; 5.709  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 5.579  ; 5.736  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 5.938  ; 6.082  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 5.773  ; 5.823  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 5.876  ; 6.059  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 5.824  ; 6.028  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 16.571 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 16.620 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 12.344 ; 12.236 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 9.212  ; 9.130  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 9.179  ; 9.068  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 11.419 ; 11.233 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 9.157  ; 9.075  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 9.469  ; 9.344  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 9.444  ; 9.301  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 12.344 ; 12.236 ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.397  ; 4.365  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.385  ; 4.353  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.387  ; 4.355  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.375  ; 4.343  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.380  ; 4.348  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 4.362  ; 4.330  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 4.350  ; 4.318  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 4.352  ; 4.320  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 4.340  ; 4.308  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 4.344  ; 4.312  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 2.223  ; 2.069  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[0]  ; sys_clk    ; 2.254  ; 2.167  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[1]  ; sys_clk    ; 2.351  ; 2.226  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[2]  ; sys_clk    ; 2.433  ; 2.305  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[3]  ; sys_clk    ; 2.364  ; 2.261  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[4]  ; sys_clk    ; 2.608  ; 2.469  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[5]  ; sys_clk    ; 2.509  ; 2.382  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[6]  ; sys_clk    ; 2.335  ; 2.214  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[7]  ; sys_clk    ; 2.458  ; 2.280  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[8]  ; sys_clk    ; 2.430  ; 2.257  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[9]  ; sys_clk    ; 2.223  ; 2.069  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[10] ; sys_clk    ; 4.531  ; 4.084  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[11] ; sys_clk    ; 2.277  ; 2.116  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_addr[12] ; sys_clk    ; 2.376  ; 2.205  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ba[*]     ; sys_clk    ; 2.608  ; 2.444  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[0]    ; sys_clk    ; 2.608  ; 2.444  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_ba[1]    ; sys_clk    ; 2.683  ; 2.524  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cas_n     ; sys_clk    ; 2.230  ; 2.085  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cke       ; sys_clk    ; 1.681  ; 1.792  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_cs_n      ; sys_clk    ; 1.739  ; 1.703  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_data[*]   ; sys_clk    ; 1.668  ; 1.716  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[0]  ; sys_clk    ; 1.924  ; 1.995  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[1]  ; sys_clk    ; 2.003  ; 2.097  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[2]  ; sys_clk    ; 1.837  ; 1.912  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[3]  ; sys_clk    ; 1.920  ; 1.994  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[4]  ; sys_clk    ; 1.668  ; 1.716  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[5]  ; sys_clk    ; 3.594  ; 3.960  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[6]  ; sys_clk    ; 1.927  ; 1.998  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[7]  ; sys_clk    ; 1.971  ; 2.054  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[8]  ; sys_clk    ; 2.213  ; 2.393  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[9]  ; sys_clk    ; 1.814  ; 1.885  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[10] ; sys_clk    ; 1.786  ; 1.904  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[11] ; sys_clk    ; 1.908  ; 2.038  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[12] ; sys_clk    ; 1.907  ; 2.045  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[13] ; sys_clk    ; 1.900  ; 2.035  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[14] ; sys_clk    ; 1.763  ; 1.878  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  sdram_data[15] ; sys_clk    ; 1.762  ; 1.874  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_ras_n     ; sys_clk    ; 2.084  ; 1.997  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_we_n      ; sys_clk    ; 1.804  ; 1.740  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; sdram_clk       ; sys_clk    ; -0.821 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sdram_clk       ; sys_clk    ;        ; -0.779 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; sd_clk          ; sys_clk    ; 3.081  ; 3.307  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_cs           ; sys_clk    ; 2.286  ; 2.378  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_mosi         ; sys_clk    ; 2.217  ; 2.272  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_led[*]      ; sys_clk    ; 2.510  ; 2.563  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[0]     ; sys_clk    ; 2.542  ; 2.590  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[1]     ; sys_clk    ; 2.540  ; 2.587  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[2]     ; sys_clk    ; 3.525  ; 3.652  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[3]     ; sys_clk    ; 2.510  ; 2.563  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[4]     ; sys_clk    ; 2.630  ; 2.732  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[5]     ; sys_clk    ; 2.635  ; 2.692  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_led[6]     ; sys_clk    ; 4.771  ; 4.421  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; seg_sel[*]      ; sys_clk    ; 2.069  ; 2.019  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[0]     ; sys_clk    ; 2.069  ; 2.019  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[1]     ; sys_clk    ; 2.070  ; 2.020  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[2]     ; sys_clk    ; 2.233  ; 2.167  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[3]     ; sys_clk    ; 2.090  ; 2.093  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[4]     ; sys_clk    ; 2.299  ; 2.138  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
;  seg_sel[5]     ; sys_clk    ; 2.217  ; 2.129  ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; sd_clk          ; sys_clk    ; 12.643 ;        ; Rise       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; sd_clk          ; sys_clk    ;        ; 12.993 ; Fall       ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; seg_led[*]      ; sys_clk    ; 3.059  ; 3.097  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[0]     ; sys_clk    ; 3.107  ; 3.140  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[1]     ; sys_clk    ; 3.097  ; 3.129  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[2]     ; sys_clk    ; 4.118  ; 4.192  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[3]     ; sys_clk    ; 3.059  ; 3.097  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[4]     ; sys_clk    ; 3.197  ; 3.342  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[5]     ; sys_clk    ; 3.199  ; 3.345  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  seg_led[6]     ; sys_clk    ; 5.307  ; 4.972  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tmds_clk_n      ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.988  ; 2.009  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.976  ; 1.997  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.978  ; 1.999  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.966  ; 1.987  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.970  ; 1.991  ; Rise       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.004  ; 2.024  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.992  ; 2.012  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.994  ; 2.014  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.982  ; 2.002  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.986  ; 2.006  ; Fall       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; sdram_data[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_rst_n      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sd_miso        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_jump       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sd_clk         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sd_cs          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sd_mosi        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_clk_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; seg_sel[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; seg_led[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_led[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; seg_led[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5753         ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 51           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 161          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 21           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 26305        ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 36           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 17           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 253          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 21           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169          ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 5753         ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 51           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 161          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 21           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 26305        ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 36           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 17           ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]  ; 253          ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 21           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 30           ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169          ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 294      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 426      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 242      ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; 294      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]  ; 426      ; 0        ; 0        ; 0        ;
; pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 242      ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 44       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 1057  ; 1057 ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 223   ; 223  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 23 20:47:37 2026
Info: Command: quartus_sta sd_bmp_hdmi -c sd_bmp_hdmi
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: 'sd_bmp_hdmi.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]} {pll_clk_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -18.610
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.610            -281.508 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.619             -59.467 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.391               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.792               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.835               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.137              -0.232 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.394               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.432               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.453               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -2.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.518            -222.563 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.568               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.640               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.859               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.831               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.766               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.692               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.390               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.718               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.718               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.832               0.000 sys_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.236 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.587            -232.970 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.216             -52.189 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.600               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.024               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.003               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.072              -0.110 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.369               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.380               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.401               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -2.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.265            -204.543 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.861               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.911               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.855               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.631               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.505               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.589               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.664               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.361               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.714               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.714               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.835               0.000 sys_clk 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.344 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.274
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.274             -21.023 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.358              -0.472 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.927               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.726               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.592               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.292              -0.566 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.127               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.153               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.186               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -0.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.695             -59.073 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.528               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.538               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.194               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.837               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.244               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 1.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.076               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.734               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.428               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 sys_clk 
    Info (332119):     9.733               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.798               0.000 pll_clk_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.886 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Fri Jan 23 20:47:40 2026
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


