// One ROM Main startup code (clock and GPIO initialisation)

// Copyright (C) 2025 Piers Finlayson <piers@piers.rocks>
//
// MIT License

#include "include.h"

#if !defined(RP235X) && !defined(STM32F4)
    #error "Unsupported MCU line - please define RP235X or STM32F4"
#endif // !RP2350 && !STM32F4

const char sdrr_build_date[] = __DATE__ " " __TIME__;

sdrr_runtime_info_t sdrr_runtime_info __attribute__((section(".sdrr_runtime_info"))) = {
    .magic = {'s', 'd', 'r', 'r'},  // Lower case to distinguish from firmware magic
    .runtime_info_size = sizeof(sdrr_runtime_info_t),
    .image_sel = 0xFF,
    .rom_set_index = 0xFF,
    .count_rom_access = 0x00,
    .access_count = 0xFFFFFFFF,
    .rom_table = NULL,
    .rom_table_size = 0,
    .bootloader_entry = 0,
};

// This function checks the state of the image select pins, and returns an
// integer value, as if the sel pins control bit 0, 1, 2, 3, etc in order of
// that integer.  The first sel pin in the array is bit 0, the second bit 1, 
// etc.
uint32_t check_sel_pins(uint32_t *sel_mask) {
    uint32_t num_sel_pins;
    uint32_t orig_sel_mask, gpio_value, sel_value;

    // Setup the pins first.  Do this first to allow any pull-ups to settle
    // before reading.
    num_sel_pins = setup_sel_pins(&orig_sel_mask);
    if (num_sel_pins == 0) {
        LOG("No image select pins");
        disable_sel_pins();
        *sel_mask = 0;
        return 0;
    }

    // Read the actual GPIO value, masked appropriately
    gpio_value = get_sel_value(orig_sel_mask);

    (void)num_sel_pins;  // In case unused - no DEBUG logging 
    DEBUG("Read SIO_GPIO_IN: 0x%08X, %d Sel pins, mask 0x%08X", gpio_value, num_sel_pins, orig_sel_mask);

    disable_sel_pins();

    // Now turn the GPIO value into a SEL value, with the bits consecutive
    // starting from bit 0, based on which pin the SEL value is.  At the same
    // time we have to update sel_mask, to match.  This gives us an integer
    // which can be used as an index into the rom set
    *sel_mask = 0;
    sel_value = 0;
    for (int ii = 0; ii < MAX_IMG_SEL_PINS; ii++) {
        uint8_t pin = sdrr_info.pins->sel[ii];
        if (pin < MAX_USED_GPIOS) {
            if (gpio_value & (1 << pin)) {
                sel_value |= (1 << ii);
            }
            *sel_mask |= (1 << ii);
        }
    }

    LOG("Sel pin value: %d mask: 0x%08X", sel_value, *sel_mask);

    // Store the value of the pins in sdrr_runtime_info
    sdrr_runtime_info.image_sel = sel_value;

    return sel_value;
}

// Check whether we shoud enter the device's bootloader and, if so, enter it.
// This is indicated via jumping SEL0, SEL1, and SEL2 - PB0-2.  These are all
// pulled up to enter the bootloader.  STM32F4 variant from rev E onwards also
// include PB7 as the most significant bit.
//
// This must be done before we set up the PLL, peripheral clocks, etc, as
// those must be disabled for the bootloader.
void check_enter_bootloader(void) {
    uint32_t sel_pins, sel_mask;
    sel_pins = check_sel_pins(&sel_mask);

    LOG("Checking whether to enter bootloader");

    if (sel_mask == 0) {
        // Failure - no sel pins
        return;
    }
    if ((sel_pins & sel_mask) == sel_mask) {
        // SEL pins are all high - enter the bootloader
        LOG("Entering bootloader");

        // Pause to allow the log to be received
        for (volatile int ii = 0; ii < 1000000; ii++);

        enter_bootloader();
    }
}

// Check the metadata is present
uint8_t metadata_present(const sdrr_info_t *info) {
    onerom_metadata_header_t *metadata = (onerom_metadata_header_t *)info->metadata_header;
    uint8_t present = 1;

    // Check for magic in metadata
    for (int ii = 0; ii < 16; ii++) {
        if (metadata->magic[ii] != "ONEROM_METADATA"[ii]) {
            present = 0;
            break;
        }
    }

    if (present) {
        if (metadata->version == 1) {
            LOG("Metadata version 1 present, %d ROM sets", metadata->rom_set_count);
        } else {
            LOG("!!! Unsupported metadata version: %d", metadata->version);
            present = 0;
        }
    } else {
        LOG("Valid metadata header not found");
    }

    return present;
}

void limp_mode(limp_mode_pattern_t pattern) {
    LOG("Entering limp mode with blink pattern %d", pattern);

    uint32_t on_time, off_time;

    switch (pattern) {
        case LIMP_MODE_NO_ROMS:
            // Slow blink - around 0.5s on, 2.5s off
            // Running off HSI->PLL at this point. 
            on_time = 5000000;
            off_time = 25000000;
            break;

        case LIMP_MODE_INVALID_CONFIG:
            // Faster blink - around 0.5s on, 0.5s off
            // Running off 12MHz HSI clock at this point.
            on_time = 1000000;
            off_time = 1000000;
            break;

        default:
            // Very fast blink
            // Who knows what clock we're running off
            on_time = 100000;
            off_time = 500000;
            break;
    }

    while (1) {
        blink_pattern(on_time, off_time, 1);
    }
}

// Needs to do the following:
// - Set up the clock to 68.8Mhz
// - Set up GPIO ports A, B and C to inputs
// - Load the selected ROM image into RAM for faster access
// - Run the main loop, from RAM
//
// Startup needs to be a small number of hundreds of ms, so it's complete and
// the main loop is running before the other hardware is accessing the ROM.
//
// The hardware takes around 200us to power up, then maybe 200us for the PLL to
// lock, in clock_init().  The rest of time we have for our code.
//
// preload_rom_image is likely to take the longest, as it is copying an 8KB
// ROM image to RAM, and having to deal with the internal complexity of
// remapping the data to the bit ordering we need, and to skip bit 3 (and use
// bit 14 instead).
int main(void) {
    // Platform specific initialization
    platform_specific_init();

    // Initialize GPIOs.  Do it now before checking bootloader mode.
    DEBUG("Setting up GPIO");
    setup_gpio();

    // Enable logging
    if (sdrr_info.boot_logging_enabled) {
        LOG_INIT();
    }

    // Check if we should enter bootloader mode as the first thing we do
    if (sdrr_info.bootloader_capable) {
        check_enter_bootloader();
    }

    // Initialize clock
    setup_clock();

    if (sdrr_info.extra->usb_dfu) {
        // Set up VBUS detect interrupt
        LOG("USB DFU supported - setting up VBUS detect");
        setup_vbus_interrupt();
    }

    const sdrr_rom_set_t *set = NULL;
    uint8_t md = metadata_present(&sdrr_info);
    if (md && (sdrr_info.metadata_header->rom_set_count > 0)) {
        sdrr_runtime_info.rom_set_index = get_rom_set_index();
        set = sdrr_info.metadata_header->rom_sets + sdrr_runtime_info.rom_set_index;
#if !defined(TIMER_TEST) && !defined(TOGGLE_PA4)
        // Set up the ROM table
        if (sdrr_info.preload_image_to_ram) {
            sdrr_runtime_info.rom_table = preload_rom_image(set);
        } else {
            // If we are not preloading the ROM image, we need to set up the
            // rom_table to point to the flash location of the ROM image.
            sdrr_runtime_info.rom_table = (void *)&(set->data[0]);
        }
        sdrr_runtime_info.rom_table_size = set->size;
#endif // !TIMER_TEST && !TOGGLE_PA4
    } else if (!md) {
        LOG("No metadata present (valid state for fresh One ROM");
    } else {
        LOG("!!! No ROM sets in this firmware");
    }

    // Startup MCO after preloading the ROM - this allows us to test (with a
    // scope), how long the startup takes.
    if (sdrr_info.mco_enabled) {
        setup_mco();
    }

    // Setup status LED up now, so we don't need to call the function from the
    // main loop - which might be running from RAM.
    if (sdrr_info.status_led_enabled) {
        setup_status_led();
    }

    if (set == NULL) {
        // Brief blink pattern to indicate no ROM being served.  Stays off for
        // a fifth of the time as it is on.  Exact timings depend on clock
        // speed.  At 100MHz this is roughly 0.5s on 2.5s off.
        LOG("No ROM set to serve - entering limp mode");
        limp_mode(LIMP_MODE_NO_ROMS);
    }

    // Do final checks before entering the main loop
    check_config(&sdrr_info, set);

    // Startup - from a stable 5V supply to here - takes:
    // - ~3ms    F411 100MHz BOOT_LOGGING=1
    // - ~1.5ms  F411 100MHz BOOT_LOGGING=0

// Check for incompatible options
#if defined(EXECUTE_FROM_RAM) && defined(XIP_CACHE_WARM)
#error "EXECUTE_FROM_RAM and XIP_CACHE_WARM cannot be defined at the same time"
#endif

#if !defined(PRELOAD_TO_RAM)
#if defined(EXECUTE_FROM_RAM)
// PRELOAD_TO_RAM is for the ROM image, EXECUTE_FROM_RAM is main_loop()
#error "PRELOAD_TO_RAM must be defined when EXECUTE_FROM_RAM is enabled"
#endif // EXECUT_FROM_RAM
#if defined(XIP_CACHE_WARM)
#error "XIP_CACHE_WARM cannot be defined when EXECUTE_FROM_RAM is enabled"
#endif // XIP_CACHE_WARM
#endif // PRELOAD_TO_RAM

#if !defined(EXECUTE_FROM_RAM) && !defined(XIP_CACHE_WARM)
    // Execute the main_loop
#if !defined(MAIN_LOOP_LOGGING)
    LOG("Start main loop - logging ends");
#endif // !MAIN_LOOP_LOGGING
    //XIP_QMI_M0_TIMING &= ~0x04;
    //XIP_QMI_M0_TIMING |= 0x01;
    main_loop(&sdrr_info, set);
#endif

#if defined(EXECUTE_FROM_RAM) || defined(XIP_CACHE_WARM)
    // We need to set up a copy of some of sdrr_info and linked to data, in
    // order for main_loop() to be able to access it.  If we don't do this,
    // main_loop() will try to access the original sdrr_info, which is in
    // flash, and it will use relative addressing, which won't work when 
    // executing from RAM, or is sub-optimal, if using XIP cache pinning.

    // Set up addresses to copy sdrr_info and related data to

    // These come from the linker
    extern uint8_t _sdrr_info_ram_start[];
    extern uint8_t _sdrr_info_ram_end[];

    // The _addresses_ of the linker variables are the locations we're
    // interested in
    uint8_t *sdrr_info_ram_start = &_sdrr_info_ram_start[0];
    uint8_t *sdrr_info_ram_end = &_sdrr_info_ram_end[0];
    uint32_t ram_size = sdrr_info_ram_end - sdrr_info_ram_start;
    uint32_t required_size = sizeof(sdrr_info_t) + sizeof(sdrr_pins_t) + sizeof(sdrr_rom_set_t);
    DEBUG("RAM start: 0x%08X, end: 0x%08X", (unsigned int)sdrr_info_ram_start, (unsigned int)sdrr_info_ram_end);
    DEBUG("RAM size: 0x%08X bytes, required size: 0x%08X bytes", ram_size, required_size);
    if (required_size > ram_size) {
        LOG("!!! Not enough RAM for sdrr_info and related data");
    }
    // Continue anyway :-|

    // Copy sdrr_info to RAM
    uint8_t *ptr = sdrr_info_ram_start;
    sdrr_info_t *info = (sdrr_info_t *)ptr;
    memcpy(info, &sdrr_info, sizeof(sdrr_info_t));
    DEBUG("Copied sdrr_info to RAM at 0x%08X", (uint32_t)info);
    ptr += sizeof(sdrr_info_t);

    // Copy the pins and update sdrr_info which points to pins
    sdrr_pins_t *pins = (sdrr_pins_t *)ptr;
    memcpy(pins, sdrr_info.pins, sizeof(sdrr_pins_t));
    DEBUG("Copied sdrr_pins to RAM at 0x%08X", (uint32_t)pins);
    info->pins = pins;
    ptr += sizeof(sdrr_pins_t);

    // Copy the rom_set to RAM
    sdrr_rom_set_t *rom_set = (sdrr_rom_set_t *)ptr;
    memcpy(rom_set, set, sizeof(sdrr_rom_set_t));
    DEBUG("Copied sdrr_rom_set to RAM at 0x%08X", (uint32_t)rom_set);
    ptr += sizeof(sdrr_rom_set_t);
#endif // EXECUTE_FROM_RAM || XIP_CACHE_WARM

#if defined(XIP_CACHE_WARM)
    // Start and end of main_loop section in FLASH - these are variables
    // from the linker effectively located at these locations on flash, so we
    // need to use & to get the actual addresses.
    extern uint32_t _main_loop_start;
    //extern uint32_t _main_loop_end;

    // Get as addresses
    uint32_t main_loop_start_addr = (uint32_t)&_main_loop_start;
    uint32_t main_loop_end_addr = (uint32_t)&_main_loop_end;

    // Get offset from start of flash main_loop() is located at, and its
    // length
    uint32_t offset = main_loop_start_addr - FLASH_BASE;
    uint32_t length = main_loop_end_addr - main_loop_start_addr;

    // "Read" the main_loop so it gets loads into the cache 
    volatile uint32_t *code_ptr = (volatile uint32_t *)main_loop_start_addr;
    for (uint32_t ii = 0; ii < length; ii += 4) {
        volatile uint32_t dummy = code_ptr[ii/4];
        (void)dummy;
    }

    DEBUG("Warming 0x%08X bytes from 0x%08X, offset: 0x%08X", length, main_loop_start_addr, offset);

    LOG("Finished warming up main_loop %d bytes in XIP cache", length);
    // Execute the main_loop
#if !defined(MAIN_LOOP_LOGGING)
    LOG("Start main loop - logging ends");
#endif // !MAIN_LOOP_LOGGING
    main_loop(info, rom_set);
#endif // XIP_CACHE_WARM

#if defined(EXECUTE_FROM_RAM)
    // The main loop function was copied to RAM in the ResetHandler
    extern uint32_t _ram_func_start;
    void (*ram_func)(const sdrr_info_t *, const sdrr_rom_set_t *set) = (void(*)(const sdrr_info_t *, const sdrr_rom_set_t *set))((uint32_t)&_ram_func_start | 1);
    LOG("Executing main_loop from RAM at 0x%08X", (uint32_t)ram_func);
#if !defined(MAIN_LOOP_LOGGING)
    LOG("Start main loop - logging ends");
#endif // !MAIN_LOOP_LOGGING
    ram_func(info, rom_set);
#endif // EXECUTE_FROM_RAM

    LOG("!!! Unreachable code reached - main_loop() returned or never executed");

    return 0;
}
