PPA Report for Timer_SyncLoad.v (Module: Timer_SyncLoad)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 15
FF Count: 9
IO Count: 12
Cell Count: 62

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 609.01 MHz
Reg-to-Reg Critical Path Delay: 1.509 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
