Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 23 07:13:56 2024
| Host         : DESKTOP-U46VS5R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             114 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                             Enable Signal                            |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                      | reset_cond/M_reset_cond_in                                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                      |                                                                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | button_conditioner_gen_0[2].button_conditioner/E[0]                  | reset_cond/Q[0]                                                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | button_conditioner_gen_0[0].button_conditioner/sel                   | button_conditioner_gen_0[0].button_conditioner/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_conditioner_gen_0[1].button_conditioner/M_ctr_q[0]_i_2__1_n_0 | button_conditioner_gen_0[1].button_conditioner/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_conditioner_gen_0[2].button_conditioner/M_ctr_q[0]_i_2_n_0    | button_conditioner_gen_0[2].button_conditioner/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_conditioner_gen_0[0].button_conditioner/E[0]                  | reset_cond/Q[0]                                                       |               10 |             24 |         2.40 |
|  clk_IBUF_BUFG | button_conditioner_gen_0[1].button_conditioner/E[0]                  | reset_cond/Q[0]                                                       |               11 |             24 |         2.18 |
+----------------+----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+


