
TP-FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006374  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08006544  08006544  00016544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066d4  080066d4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080066d4  080066d4  000166d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080066dc  080066dc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066dc  080066dc  000166dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066e0  080066e0  000166e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080066e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000040b8  20000074  08006758  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000412c  08006758  0002412c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001712f  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003481  00000000  00000000  000371d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001370  00000000  00000000  0003a658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001208  00000000  00000000  0003b9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028dd2  00000000  00000000  0003cbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001707d  00000000  00000000  000659a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa19d  00000000  00000000  0007ca1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00176bbc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057f4  00000000  00000000  00176c0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800652c 	.word	0x0800652c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	0800652c 	.word	0x0800652c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	4a07      	ldr	r2, [pc, #28]	; (80005e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80005c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005c6:	68bb      	ldr	r3, [r7, #8]
 80005c8:	4a06      	ldr	r2, [pc, #24]	; (80005e4 <vApplicationGetIdleTaskMemory+0x30>)
 80005ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2280      	movs	r2, #128	; 0x80
 80005d0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005d2:	bf00      	nop
 80005d4:	3714      	adds	r7, #20
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	20000094 	.word	0x20000094
 80005e4:	200000e8 	.word	0x200000e8

080005e8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e8:	b5b0      	push	{r4, r5, r7, lr}
 80005ea:	b088      	sub	sp, #32
 80005ec:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ee:	4b0a      	ldr	r3, [pc, #40]	; (8000618 <MX_FREERTOS_Init+0x30>)
 80005f0:	1d3c      	adds	r4, r7, #4
 80005f2:	461d      	mov	r5, r3
 80005f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f002 ffa7 	bl	8003558 <osThreadCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a03      	ldr	r2, [pc, #12]	; (800061c <MX_FREERTOS_Init+0x34>)
 800060e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000610:	bf00      	nop
 8000612:	3720      	adds	r7, #32
 8000614:	46bd      	mov	sp, r7
 8000616:	bdb0      	pop	{r4, r5, r7, pc}
 8000618:	08006550 	.word	0x08006550
 800061c:	20000090 	.word	0x20000090

08000620 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000628:	2001      	movs	r0, #1
 800062a:	f002 ffe1 	bl	80035f0 <osDelay>
 800062e:	e7fb      	b.n	8000628 <StartDefaultTask+0x8>

08000630 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b08a      	sub	sp, #40	; 0x28
 8000634:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000636:	f107 0314 	add.w	r3, r7, #20
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
 8000644:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000646:	4b23      	ldr	r3, [pc, #140]	; (80006d4 <MX_GPIO_Init+0xa4>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	4a22      	ldr	r2, [pc, #136]	; (80006d4 <MX_GPIO_Init+0xa4>)
 800064c:	f043 0301 	orr.w	r3, r3, #1
 8000650:	6313      	str	r3, [r2, #48]	; 0x30
 8000652:	4b20      	ldr	r3, [pc, #128]	; (80006d4 <MX_GPIO_Init+0xa4>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	f003 0301 	and.w	r3, r3, #1
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800065e:	4b1d      	ldr	r3, [pc, #116]	; (80006d4 <MX_GPIO_Init+0xa4>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000662:	4a1c      	ldr	r2, [pc, #112]	; (80006d4 <MX_GPIO_Init+0xa4>)
 8000664:	f043 0302 	orr.w	r3, r3, #2
 8000668:	6313      	str	r3, [r2, #48]	; 0x30
 800066a:	4b1a      	ldr	r3, [pc, #104]	; (80006d4 <MX_GPIO_Init+0xa4>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	f003 0302 	and.w	r3, r3, #2
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000676:	4b17      	ldr	r3, [pc, #92]	; (80006d4 <MX_GPIO_Init+0xa4>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	4a16      	ldr	r2, [pc, #88]	; (80006d4 <MX_GPIO_Init+0xa4>)
 800067c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000680:	6313      	str	r3, [r2, #48]	; 0x30
 8000682:	4b14      	ldr	r3, [pc, #80]	; (80006d4 <MX_GPIO_Init+0xa4>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800068a:	60bb      	str	r3, [r7, #8]
 800068c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800068e:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <MX_GPIO_Init+0xa4>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a10      	ldr	r2, [pc, #64]	; (80006d4 <MX_GPIO_Init+0xa4>)
 8000694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b0e      	ldr	r3, [pc, #56]	; (80006d4 <MX_GPIO_Init+0xa4>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80006a6:	2200      	movs	r2, #0
 80006a8:	2102      	movs	r1, #2
 80006aa:	480b      	ldr	r0, [pc, #44]	; (80006d8 <MX_GPIO_Init+0xa8>)
 80006ac:	f000 fe6a 	bl	8001384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80006b0:	2302      	movs	r3, #2
 80006b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b4:	2301      	movs	r3, #1
 80006b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2300      	movs	r3, #0
 80006ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006bc:	2300      	movs	r3, #0
 80006be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80006c0:	f107 0314 	add.w	r3, r7, #20
 80006c4:	4619      	mov	r1, r3
 80006c6:	4804      	ldr	r0, [pc, #16]	; (80006d8 <MX_GPIO_Init+0xa8>)
 80006c8:	f000 fcb0 	bl	800102c <HAL_GPIO_Init>

}
 80006cc:	bf00      	nop
 80006ce:	3728      	adds	r7, #40	; 0x28
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	40023800 	.word	0x40023800
 80006d8:	40022000 	.word	0x40022000

080006dc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80006e0:	f3bf 8f4f 	dsb	sy
}
 80006e4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80006e6:	4b06      	ldr	r3, [pc, #24]	; (8000700 <__NVIC_SystemReset+0x24>)
 80006e8:	68db      	ldr	r3, [r3, #12]
 80006ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80006ee:	4904      	ldr	r1, [pc, #16]	; (8000700 <__NVIC_SystemReset+0x24>)
 80006f0:	4b04      	ldr	r3, [pc, #16]	; (8000704 <__NVIC_SystemReset+0x28>)
 80006f2:	4313      	orrs	r3, r2
 80006f4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80006f6:	f3bf 8f4f 	dsb	sy
}
 80006fa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80006fc:	bf00      	nop
 80006fe:	e7fd      	b.n	80006fc <__NVIC_SystemReset+0x20>
 8000700:	e000ed00 	.word	0xe000ed00
 8000704:	05fa0004 	.word	0x05fa0004

08000708 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000710:	1d39      	adds	r1, r7, #4
 8000712:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000716:	2201      	movs	r2, #1
 8000718:	4803      	ldr	r0, [pc, #12]	; (8000728 <__io_putchar+0x20>)
 800071a:	f002 fa77 	bl	8002c0c <HAL_UART_Transmit>
	return ch;
 800071e:	687b      	ldr	r3, [r7, #4]
}
 8000720:	4618      	mov	r0, r3
 8000722:	3708      	adds	r7, #8
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000344 	.word	0x20000344

0800072c <taskGive>:
		printf("Take a pris une notification = %d\r\n", error);
	}
}
*/

void taskGive(void * unused){
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	int my_time=100;
 8000734:	2364      	movs	r3, #100	; 0x64
 8000736:	60fb      	str	r3, [r7, #12]
	for(;;){
		printf("Give ecris dans la queue\r\n");
 8000738:	480b      	ldr	r0, [pc, #44]	; (8000768 <taskGive+0x3c>)
 800073a:	f004 ff79 	bl	8005630 <puts>
		xQueueSend(h_Queue, (void *) &my_time, portMAX_DELAY);
 800073e:	4b0b      	ldr	r3, [pc, #44]	; (800076c <taskGive+0x40>)
 8000740:	6818      	ldr	r0, [r3, #0]
 8000742:	f107 010c 	add.w	r1, r7, #12
 8000746:	2300      	movs	r3, #0
 8000748:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800074c:	f003 f8e4 	bl	8003918 <xQueueGenericSend>
		printf("Give a ecris dans la queue\r\n");
 8000750:	4807      	ldr	r0, [pc, #28]	; (8000770 <taskGive+0x44>)
 8000752:	f004 ff6d 	bl	8005630 <puts>
		vTaskDelay(my_time);
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	4618      	mov	r0, r3
 800075a:	f003 fd75 	bl	8004248 <vTaskDelay>
		my_time=my_time+100;
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	3364      	adds	r3, #100	; 0x64
 8000762:	60fb      	str	r3, [r7, #12]
		printf("Give ecris dans la queue\r\n");
 8000764:	e7e8      	b.n	8000738 <taskGive+0xc>
 8000766:	bf00      	nop
 8000768:	0800656c 	.word	0x0800656c
 800076c:	200002f0 	.word	0x200002f0
 8000770:	08006588 	.word	0x08006588

08000774 <taskTake>:
	}
}
void taskTake(void * unused){
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	int timer;
	for(;;){
		printf("Take prend dans la queue \r\n");
 800077c:	480d      	ldr	r0, [pc, #52]	; (80007b4 <taskTake+0x40>)
 800077e:	f004 ff57 	bl	8005630 <puts>
		BaseType_t error = xQueueReceive(h_Queue, (void *)&timer, 1000);
 8000782:	4b0d      	ldr	r3, [pc, #52]	; (80007b8 <taskTake+0x44>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	f107 0108 	add.w	r1, r7, #8
 800078a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800078e:	4618      	mov	r0, r3
 8000790:	f003 f9c8 	bl	8003b24 <xQueueReceive>
 8000794:	60f8      	str	r0, [r7, #12]
		if (error == 0)
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d104      	bne.n	80007a6 <taskTake+0x32>
		{
			printf("Timeout error\r\n");
 800079c:	4807      	ldr	r0, [pc, #28]	; (80007bc <taskTake+0x48>)
 800079e:	f004 ff47 	bl	8005630 <puts>
			NVIC_SystemReset();
 80007a2:	f7ff ff9b 	bl	80006dc <__NVIC_SystemReset>
//			Error_Handler();
		}
		printf("Take a pris dans la queue = %d\r\n", timer);
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	4619      	mov	r1, r3
 80007aa:	4805      	ldr	r0, [pc, #20]	; (80007c0 <taskTake+0x4c>)
 80007ac:	f004 feba 	bl	8005524 <iprintf>
	for(;;){
 80007b0:	e7e4      	b.n	800077c <taskTake+0x8>
 80007b2:	bf00      	nop
 80007b4:	080065a4 	.word	0x080065a4
 80007b8:	200002f0 	.word	0x200002f0
 80007bc:	080065c0 	.word	0x080065c0
 80007c0:	080065d0 	.word	0x080065d0

080007c4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80007ca:	f000 fb20 	bl	8000e0e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007ce:	f000 f847 	bl	8000860 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80007d2:	f7ff ff2d 	bl	8000630 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 80007d6:	f000 fa3f 	bl	8000c58 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	printf("\r\n===== START =====\r\n");
 80007da:	4819      	ldr	r0, [pc, #100]	; (8000840 <main+0x7c>)
 80007dc:	f004 ff28 	bl	8005630 <puts>
	/*	 */
	BaseType_t xReturned;
	TaskHandle_t xHandle1 = NULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	607b      	str	r3, [r7, #4]
	{
		Error_Handler();
	}

	*/
	sem = xSemaphoreCreateBinary();
 80007e4:	2203      	movs	r2, #3
 80007e6:	2100      	movs	r1, #0
 80007e8:	2001      	movs	r0, #1
 80007ea:	f003 f833 	bl	8003854 <xQueueGenericCreate>
 80007ee:	4603      	mov	r3, r0
 80007f0:	4a14      	ldr	r2, [pc, #80]	; (8000844 <main+0x80>)
 80007f2:	6013      	str	r3, [r2, #0]
	h_Queue = xQueueCreate(Q_LENGTH, Q_SIZE);
 80007f4:	2200      	movs	r2, #0
 80007f6:	2104      	movs	r1, #4
 80007f8:	200a      	movs	r0, #10
 80007fa:	f003 f82b 	bl	8003854 <xQueueGenericCreate>
 80007fe:	4603      	mov	r3, r0
 8000800:	4a11      	ldr	r2, [pc, #68]	; (8000848 <main+0x84>)
 8000802:	6013      	str	r3, [r2, #0]

	xTaskCreate(taskGive, "Give", 256, NULL, 2, NULL);
 8000804:	2300      	movs	r3, #0
 8000806:	9301      	str	r3, [sp, #4]
 8000808:	2302      	movs	r3, #2
 800080a:	9300      	str	r3, [sp, #0]
 800080c:	2300      	movs	r3, #0
 800080e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000812:	490e      	ldr	r1, [pc, #56]	; (800084c <main+0x88>)
 8000814:	480e      	ldr	r0, [pc, #56]	; (8000850 <main+0x8c>)
 8000816:	f003 fbde 	bl	8003fd6 <xTaskCreate>
	xTaskCreate(taskTake, "Take", 256, NULL, 1, &h_tasktake);
 800081a:	4b0e      	ldr	r3, [pc, #56]	; (8000854 <main+0x90>)
 800081c:	9301      	str	r3, [sp, #4]
 800081e:	2301      	movs	r3, #1
 8000820:	9300      	str	r3, [sp, #0]
 8000822:	2300      	movs	r3, #0
 8000824:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000828:	490b      	ldr	r1, [pc, #44]	; (8000858 <main+0x94>)
 800082a:	480c      	ldr	r0, [pc, #48]	; (800085c <main+0x98>)
 800082c:	f003 fbd3 	bl	8003fd6 <xTaskCreate>

	vTaskStartScheduler();
 8000830:	f003 fd40 	bl	80042b4 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in freertos.c) */
	MX_FREERTOS_Init();
 8000834:	f7ff fed8 	bl	80005e8 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000838:	f002 fe87 	bl	800354a <osKernelStart>
	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 800083c:	e7fe      	b.n	800083c <main+0x78>
 800083e:	bf00      	nop
 8000840:	080065f4 	.word	0x080065f4
 8000844:	200002e8 	.word	0x200002e8
 8000848:	200002f0 	.word	0x200002f0
 800084c:	0800660c 	.word	0x0800660c
 8000850:	0800072d 	.word	0x0800072d
 8000854:	200002ec 	.word	0x200002ec
 8000858:	08006614 	.word	0x08006614
 800085c:	08000775 	.word	0x08000775

08000860 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b094      	sub	sp, #80	; 0x50
 8000864:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000866:	f107 0320 	add.w	r3, r7, #32
 800086a:	2230      	movs	r2, #48	; 0x30
 800086c:	2100      	movs	r1, #0
 800086e:	4618      	mov	r0, r3
 8000870:	f004 fe50 	bl	8005514 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000874:	f107 030c 	add.w	r3, r7, #12
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]
 8000882:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000884:	4b2a      	ldr	r3, [pc, #168]	; (8000930 <SystemClock_Config+0xd0>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000888:	4a29      	ldr	r2, [pc, #164]	; (8000930 <SystemClock_Config+0xd0>)
 800088a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800088e:	6413      	str	r3, [r2, #64]	; 0x40
 8000890:	4b27      	ldr	r3, [pc, #156]	; (8000930 <SystemClock_Config+0xd0>)
 8000892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800089c:	4b25      	ldr	r3, [pc, #148]	; (8000934 <SystemClock_Config+0xd4>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a24      	ldr	r2, [pc, #144]	; (8000934 <SystemClock_Config+0xd4>)
 80008a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008a6:	6013      	str	r3, [r2, #0]
 80008a8:	4b22      	ldr	r3, [pc, #136]	; (8000934 <SystemClock_Config+0xd4>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008b4:	2302      	movs	r3, #2
 80008b6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008b8:	2301      	movs	r3, #1
 80008ba:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008bc:	2310      	movs	r3, #16
 80008be:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c0:	2302      	movs	r3, #2
 80008c2:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008c4:	2300      	movs	r3, #0
 80008c6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80008c8:	2308      	movs	r3, #8
 80008ca:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 216;
 80008cc:	23d8      	movs	r3, #216	; 0xd8
 80008ce:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008d0:	2302      	movs	r3, #2
 80008d2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80008d4:	2302      	movs	r3, #2
 80008d6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d8:	f107 0320 	add.w	r3, r7, #32
 80008dc:	4618      	mov	r0, r3
 80008de:	f000 fdbb 	bl	8001458 <HAL_RCC_OscConfig>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <SystemClock_Config+0x8c>
	{
		Error_Handler();
 80008e8:	f000 f838 	bl	800095c <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80008ec:	f000 fd64 	bl	80013b8 <HAL_PWREx_EnableOverDrive>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <SystemClock_Config+0x9a>
	{
		Error_Handler();
 80008f6:	f000 f831 	bl	800095c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fa:	230f      	movs	r3, #15
 80008fc:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008fe:	2302      	movs	r3, #2
 8000900:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000902:	2300      	movs	r3, #0
 8000904:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000906:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800090a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800090c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000910:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000912:	f107 030c 	add.w	r3, r7, #12
 8000916:	2107      	movs	r1, #7
 8000918:	4618      	mov	r0, r3
 800091a:	f001 f841 	bl	80019a0 <HAL_RCC_ClockConfig>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <SystemClock_Config+0xc8>
	{
		Error_Handler();
 8000924:	f000 f81a 	bl	800095c <Error_Handler>
	}
}
 8000928:	bf00      	nop
 800092a:	3750      	adds	r7, #80	; 0x50
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40023800 	.word	0x40023800
 8000934:	40007000 	.word	0x40007000

08000938 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a04      	ldr	r2, [pc, #16]	; (8000958 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d101      	bne.n	800094e <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 800094a:	f000 fa6d 	bl	8000e28 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40001000 	.word	0x40001000

0800095c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000960:	b672      	cpsid	i
}
 8000962:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000964:	e7fe      	b.n	8000964 <Error_Handler+0x8>
	...

08000968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800096e:	4b11      	ldr	r3, [pc, #68]	; (80009b4 <HAL_MspInit+0x4c>)
 8000970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000972:	4a10      	ldr	r2, [pc, #64]	; (80009b4 <HAL_MspInit+0x4c>)
 8000974:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000978:	6413      	str	r3, [r2, #64]	; 0x40
 800097a:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <HAL_MspInit+0x4c>)
 800097c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000982:	607b      	str	r3, [r7, #4]
 8000984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000986:	4b0b      	ldr	r3, [pc, #44]	; (80009b4 <HAL_MspInit+0x4c>)
 8000988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098a:	4a0a      	ldr	r2, [pc, #40]	; (80009b4 <HAL_MspInit+0x4c>)
 800098c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000990:	6453      	str	r3, [r2, #68]	; 0x44
 8000992:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <HAL_MspInit+0x4c>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800099a:	603b      	str	r3, [r7, #0]
 800099c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800099e:	2200      	movs	r2, #0
 80009a0:	210f      	movs	r1, #15
 80009a2:	f06f 0001 	mvn.w	r0, #1
 80009a6:	f000 fb17 	bl	8000fd8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009aa:	bf00      	nop
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40023800 	.word	0x40023800

080009b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b08e      	sub	sp, #56	; 0x38
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80009c0:	2300      	movs	r3, #0
 80009c2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80009c4:	2300      	movs	r3, #0
 80009c6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80009c8:	4b33      	ldr	r3, [pc, #204]	; (8000a98 <HAL_InitTick+0xe0>)
 80009ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009cc:	4a32      	ldr	r2, [pc, #200]	; (8000a98 <HAL_InitTick+0xe0>)
 80009ce:	f043 0310 	orr.w	r3, r3, #16
 80009d2:	6413      	str	r3, [r2, #64]	; 0x40
 80009d4:	4b30      	ldr	r3, [pc, #192]	; (8000a98 <HAL_InitTick+0xe0>)
 80009d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d8:	f003 0310 	and.w	r3, r3, #16
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009e0:	f107 0210 	add.w	r2, r7, #16
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	4611      	mov	r1, r2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f001 f9be 	bl	8001d6c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80009f0:	6a3b      	ldr	r3, [r7, #32]
 80009f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80009f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d103      	bne.n	8000a02 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80009fa:	f001 f98f 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
 80009fe:	6378      	str	r0, [r7, #52]	; 0x34
 8000a00:	e004      	b.n	8000a0c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a02:	f001 f98b 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
 8000a06:	4603      	mov	r3, r0
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a0e:	4a23      	ldr	r2, [pc, #140]	; (8000a9c <HAL_InitTick+0xe4>)
 8000a10:	fba2 2303 	umull	r2, r3, r2, r3
 8000a14:	0c9b      	lsrs	r3, r3, #18
 8000a16:	3b01      	subs	r3, #1
 8000a18:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000a1a:	4b21      	ldr	r3, [pc, #132]	; (8000aa0 <HAL_InitTick+0xe8>)
 8000a1c:	4a21      	ldr	r2, [pc, #132]	; (8000aa4 <HAL_InitTick+0xec>)
 8000a1e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000a20:	4b1f      	ldr	r3, [pc, #124]	; (8000aa0 <HAL_InitTick+0xe8>)
 8000a22:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a26:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000a28:	4a1d      	ldr	r2, [pc, #116]	; (8000aa0 <HAL_InitTick+0xe8>)
 8000a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a2c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000a2e:	4b1c      	ldr	r3, [pc, #112]	; (8000aa0 <HAL_InitTick+0xe8>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a34:	4b1a      	ldr	r3, [pc, #104]	; (8000aa0 <HAL_InitTick+0xe8>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a3a:	4b19      	ldr	r3, [pc, #100]	; (8000aa0 <HAL_InitTick+0xe8>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000a40:	4817      	ldr	r0, [pc, #92]	; (8000aa0 <HAL_InitTick+0xe8>)
 8000a42:	f001 fdb5 	bl	80025b0 <HAL_TIM_Base_Init>
 8000a46:	4603      	mov	r3, r0
 8000a48:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000a4c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d11b      	bne.n	8000a8c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000a54:	4812      	ldr	r0, [pc, #72]	; (8000aa0 <HAL_InitTick+0xe8>)
 8000a56:	f001 fe0d 	bl	8002674 <HAL_TIM_Base_Start_IT>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000a60:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d111      	bne.n	8000a8c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a68:	2036      	movs	r0, #54	; 0x36
 8000a6a:	f000 fad1 	bl	8001010 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b0f      	cmp	r3, #15
 8000a72:	d808      	bhi.n	8000a86 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000a74:	2200      	movs	r2, #0
 8000a76:	6879      	ldr	r1, [r7, #4]
 8000a78:	2036      	movs	r0, #54	; 0x36
 8000a7a:	f000 faad 	bl	8000fd8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a7e:	4a0a      	ldr	r2, [pc, #40]	; (8000aa8 <HAL_InitTick+0xf0>)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	6013      	str	r3, [r2, #0]
 8000a84:	e002      	b.n	8000a8c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
 8000a88:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a8c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	3738      	adds	r7, #56	; 0x38
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	431bde83 	.word	0x431bde83
 8000aa0:	200002f4 	.word	0x200002f4
 8000aa4:	40001000 	.word	0x40001000
 8000aa8:	20000004 	.word	0x20000004

08000aac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ab0:	e7fe      	b.n	8000ab0 <NMI_Handler+0x4>

08000ab2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ab6:	e7fe      	b.n	8000ab6 <HardFault_Handler+0x4>

08000ab8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000abc:	e7fe      	b.n	8000abc <MemManage_Handler+0x4>

08000abe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac2:	e7fe      	b.n	8000ac2 <BusFault_Handler+0x4>

08000ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <UsageFault_Handler+0x4>

08000aca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aca:	b480      	push	{r7}
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr

08000ad8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000adc:	4802      	ldr	r0, [pc, #8]	; (8000ae8 <TIM6_DAC_IRQHandler+0x10>)
 8000ade:	f001 fe41 	bl	8002764 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	200002f4 	.word	0x200002f4

08000aec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	60b9      	str	r1, [r7, #8]
 8000af6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af8:	2300      	movs	r3, #0
 8000afa:	617b      	str	r3, [r7, #20]
 8000afc:	e00a      	b.n	8000b14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000afe:	f3af 8000 	nop.w
 8000b02:	4601      	mov	r1, r0
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	1c5a      	adds	r2, r3, #1
 8000b08:	60ba      	str	r2, [r7, #8]
 8000b0a:	b2ca      	uxtb	r2, r1
 8000b0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	3301      	adds	r3, #1
 8000b12:	617b      	str	r3, [r7, #20]
 8000b14:	697a      	ldr	r2, [r7, #20]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	dbf0      	blt.n	8000afe <_read+0x12>
  }

  return len;
 8000b1c:	687b      	ldr	r3, [r7, #4]
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3718      	adds	r7, #24
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b086      	sub	sp, #24
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	60f8      	str	r0, [r7, #12]
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]
 8000b36:	e009      	b.n	8000b4c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	1c5a      	adds	r2, r3, #1
 8000b3c:	60ba      	str	r2, [r7, #8]
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fde1 	bl	8000708 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	617b      	str	r3, [r7, #20]
 8000b4c:	697a      	ldr	r2, [r7, #20]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	dbf1      	blt.n	8000b38 <_write+0x12>
  }
  return len;
 8000b54:	687b      	ldr	r3, [r7, #4]
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <_close>:

int _close(int file)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	b083      	sub	sp, #12
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
 8000b7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b86:	605a      	str	r2, [r3, #4]
  return 0;
 8000b88:	2300      	movs	r3, #0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr

08000b96 <_isatty>:

int _isatty(int file)
{
 8000b96:	b480      	push	{r7}
 8000b98:	b083      	sub	sp, #12
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b9e:	2301      	movs	r3, #1
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bb8:	2300      	movs	r3, #0
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3714      	adds	r7, #20
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
	...

08000bc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bd0:	4a14      	ldr	r2, [pc, #80]	; (8000c24 <_sbrk+0x5c>)
 8000bd2:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <_sbrk+0x60>)
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bdc:	4b13      	ldr	r3, [pc, #76]	; (8000c2c <_sbrk+0x64>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d102      	bne.n	8000bea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000be4:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <_sbrk+0x64>)
 8000be6:	4a12      	ldr	r2, [pc, #72]	; (8000c30 <_sbrk+0x68>)
 8000be8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bea:	4b10      	ldr	r3, [pc, #64]	; (8000c2c <_sbrk+0x64>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d207      	bcs.n	8000c08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bf8:	f004 fc54 	bl	80054a4 <__errno>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	220c      	movs	r2, #12
 8000c00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c06:	e009      	b.n	8000c1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c08:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c0e:	4b07      	ldr	r3, [pc, #28]	; (8000c2c <_sbrk+0x64>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	4a05      	ldr	r2, [pc, #20]	; (8000c2c <_sbrk+0x64>)
 8000c18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20050000 	.word	0x20050000
 8000c28:	00000400 	.word	0x00000400
 8000c2c:	20000340 	.word	0x20000340
 8000c30:	20004130 	.word	0x20004130

08000c34 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c38:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <SystemInit+0x20>)
 8000c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c3e:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <SystemInit+0x20>)
 8000c40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	e000ed00 	.word	0xe000ed00

08000c58 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c5c:	4b14      	ldr	r3, [pc, #80]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c5e:	4a15      	ldr	r2, [pc, #84]	; (8000cb4 <MX_USART1_UART_Init+0x5c>)
 8000c60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c62:	4b13      	ldr	r3, [pc, #76]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c6a:	4b11      	ldr	r3, [pc, #68]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c70:	4b0f      	ldr	r3, [pc, #60]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c76:	4b0e      	ldr	r3, [pc, #56]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c7c:	4b0c      	ldr	r3, [pc, #48]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c7e:	220c      	movs	r2, #12
 8000c80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c82:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c88:	4b09      	ldr	r3, [pc, #36]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c8e:	4b08      	ldr	r3, [pc, #32]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c94:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c9a:	4805      	ldr	r0, [pc, #20]	; (8000cb0 <MX_USART1_UART_Init+0x58>)
 8000c9c:	f001 ff68 	bl	8002b70 <HAL_UART_Init>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000ca6:	f7ff fe59 	bl	800095c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	20000344 	.word	0x20000344
 8000cb4:	40011000 	.word	0x40011000

08000cb8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b0ac      	sub	sp, #176	; 0xb0
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]
 8000cce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cd0:	f107 0318 	add.w	r3, r7, #24
 8000cd4:	2284      	movs	r2, #132	; 0x84
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f004 fc1b 	bl	8005514 <memset>
  if(uartHandle->Instance==USART1)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4a32      	ldr	r2, [pc, #200]	; (8000dac <HAL_UART_MspInit+0xf4>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d15c      	bne.n	8000da2 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ce8:	2340      	movs	r3, #64	; 0x40
 8000cea:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000cec:	2300      	movs	r3, #0
 8000cee:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cf0:	f107 0318 	add.w	r3, r7, #24
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f001 f86b 	bl	8001dd0 <HAL_RCCEx_PeriphCLKConfig>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d00:	f7ff fe2c 	bl	800095c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d04:	4b2a      	ldr	r3, [pc, #168]	; (8000db0 <HAL_UART_MspInit+0xf8>)
 8000d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d08:	4a29      	ldr	r2, [pc, #164]	; (8000db0 <HAL_UART_MspInit+0xf8>)
 8000d0a:	f043 0310 	orr.w	r3, r3, #16
 8000d0e:	6453      	str	r3, [r2, #68]	; 0x44
 8000d10:	4b27      	ldr	r3, [pc, #156]	; (8000db0 <HAL_UART_MspInit+0xf8>)
 8000d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d14:	f003 0310 	and.w	r3, r3, #16
 8000d18:	617b      	str	r3, [r7, #20]
 8000d1a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1c:	4b24      	ldr	r3, [pc, #144]	; (8000db0 <HAL_UART_MspInit+0xf8>)
 8000d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d20:	4a23      	ldr	r2, [pc, #140]	; (8000db0 <HAL_UART_MspInit+0xf8>)
 8000d22:	f043 0302 	orr.w	r3, r3, #2
 8000d26:	6313      	str	r3, [r2, #48]	; 0x30
 8000d28:	4b21      	ldr	r3, [pc, #132]	; (8000db0 <HAL_UART_MspInit+0xf8>)
 8000d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2c:	f003 0302 	and.w	r3, r3, #2
 8000d30:	613b      	str	r3, [r7, #16]
 8000d32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d34:	4b1e      	ldr	r3, [pc, #120]	; (8000db0 <HAL_UART_MspInit+0xf8>)
 8000d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d38:	4a1d      	ldr	r2, [pc, #116]	; (8000db0 <HAL_UART_MspInit+0xf8>)
 8000d3a:	f043 0301 	orr.w	r3, r3, #1
 8000d3e:	6313      	str	r3, [r2, #48]	; 0x30
 8000d40:	4b1b      	ldr	r3, [pc, #108]	; (8000db0 <HAL_UART_MspInit+0xf8>)
 8000d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d44:	f003 0301 	and.w	r3, r3, #1
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d4c:	2380      	movs	r3, #128	; 0x80
 8000d4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d52:	2302      	movs	r3, #2
 8000d54:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d64:	2307      	movs	r3, #7
 8000d66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d6a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4810      	ldr	r0, [pc, #64]	; (8000db4 <HAL_UART_MspInit+0xfc>)
 8000d72:	f000 f95b 	bl	800102c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d90:	2307      	movs	r3, #7
 8000d92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d96:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4806      	ldr	r0, [pc, #24]	; (8000db8 <HAL_UART_MspInit+0x100>)
 8000d9e:	f000 f945 	bl	800102c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000da2:	bf00      	nop
 8000da4:	37b0      	adds	r7, #176	; 0xb0
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40011000 	.word	0x40011000
 8000db0:	40023800 	.word	0x40023800
 8000db4:	40020400 	.word	0x40020400
 8000db8:	40020000 	.word	0x40020000

08000dbc <Reset_Handler>:
 8000dbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000df4 <LoopFillZerobss+0x12>
 8000dc0:	480d      	ldr	r0, [pc, #52]	; (8000df8 <LoopFillZerobss+0x16>)
 8000dc2:	490e      	ldr	r1, [pc, #56]	; (8000dfc <LoopFillZerobss+0x1a>)
 8000dc4:	4a0e      	ldr	r2, [pc, #56]	; (8000e00 <LoopFillZerobss+0x1e>)
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	e002      	b.n	8000dd0 <LoopCopyDataInit>

08000dca <CopyDataInit>:
 8000dca:	58d4      	ldr	r4, [r2, r3]
 8000dcc:	50c4      	str	r4, [r0, r3]
 8000dce:	3304      	adds	r3, #4

08000dd0 <LoopCopyDataInit>:
 8000dd0:	18c4      	adds	r4, r0, r3
 8000dd2:	428c      	cmp	r4, r1
 8000dd4:	d3f9      	bcc.n	8000dca <CopyDataInit>
 8000dd6:	4a0b      	ldr	r2, [pc, #44]	; (8000e04 <LoopFillZerobss+0x22>)
 8000dd8:	4c0b      	ldr	r4, [pc, #44]	; (8000e08 <LoopFillZerobss+0x26>)
 8000dda:	2300      	movs	r3, #0
 8000ddc:	e001      	b.n	8000de2 <LoopFillZerobss>

08000dde <FillZerobss>:
 8000dde:	6013      	str	r3, [r2, #0]
 8000de0:	3204      	adds	r2, #4

08000de2 <LoopFillZerobss>:
 8000de2:	42a2      	cmp	r2, r4
 8000de4:	d3fb      	bcc.n	8000dde <FillZerobss>
 8000de6:	f7ff ff25 	bl	8000c34 <SystemInit>
 8000dea:	f004 fb61 	bl	80054b0 <__libc_init_array>
 8000dee:	f7ff fce9 	bl	80007c4 <main>
 8000df2:	4770      	bx	lr
 8000df4:	20050000 	.word	0x20050000
 8000df8:	20000000 	.word	0x20000000
 8000dfc:	20000074 	.word	0x20000074
 8000e00:	080066e4 	.word	0x080066e4
 8000e04:	20000074 	.word	0x20000074
 8000e08:	2000412c 	.word	0x2000412c

08000e0c <ADC_IRQHandler>:
 8000e0c:	e7fe      	b.n	8000e0c <ADC_IRQHandler>

08000e0e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e12:	2003      	movs	r0, #3
 8000e14:	f000 f8d5 	bl	8000fc2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e18:	200f      	movs	r0, #15
 8000e1a:	f7ff fdcd 	bl	80009b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e1e:	f7ff fda3 	bl	8000968 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e22:	2300      	movs	r3, #0
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e2c:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <HAL_IncTick+0x20>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	461a      	mov	r2, r3
 8000e32:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <HAL_IncTick+0x24>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4413      	add	r3, r2
 8000e38:	4a04      	ldr	r2, [pc, #16]	; (8000e4c <HAL_IncTick+0x24>)
 8000e3a:	6013      	str	r3, [r2, #0]
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	20000008 	.word	0x20000008
 8000e4c:	200003cc 	.word	0x200003cc

08000e50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  return uwTick;
 8000e54:	4b03      	ldr	r3, [pc, #12]	; (8000e64 <HAL_GetTick+0x14>)
 8000e56:	681b      	ldr	r3, [r3, #0]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	200003cc 	.word	0x200003cc

08000e68 <__NVIC_SetPriorityGrouping>:
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	f003 0307 	and.w	r3, r3, #7
 8000e76:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e78:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <__NVIC_SetPriorityGrouping+0x40>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e7e:	68ba      	ldr	r2, [r7, #8]
 8000e80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e84:	4013      	ands	r3, r2
 8000e86:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <__NVIC_SetPriorityGrouping+0x44>)
 8000e92:	4313      	orrs	r3, r2
 8000e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e96:	4a04      	ldr	r2, [pc, #16]	; (8000ea8 <__NVIC_SetPriorityGrouping+0x40>)
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	60d3      	str	r3, [r2, #12]
}
 8000e9c:	bf00      	nop
 8000e9e:	3714      	adds	r7, #20
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00
 8000eac:	05fa0000 	.word	0x05fa0000

08000eb0 <__NVIC_GetPriorityGrouping>:
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb4:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <__NVIC_GetPriorityGrouping+0x18>)
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	0a1b      	lsrs	r3, r3, #8
 8000eba:	f003 0307 	and.w	r3, r3, #7
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	e000ed00 	.word	0xe000ed00

08000ecc <__NVIC_EnableIRQ>:
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	db0b      	blt.n	8000ef6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	f003 021f 	and.w	r2, r3, #31
 8000ee4:	4907      	ldr	r1, [pc, #28]	; (8000f04 <__NVIC_EnableIRQ+0x38>)
 8000ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eea:	095b      	lsrs	r3, r3, #5
 8000eec:	2001      	movs	r0, #1
 8000eee:	fa00 f202 	lsl.w	r2, r0, r2
 8000ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	e000e100 	.word	0xe000e100

08000f08 <__NVIC_SetPriority>:
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	6039      	str	r1, [r7, #0]
 8000f12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	db0a      	blt.n	8000f32 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	b2da      	uxtb	r2, r3
 8000f20:	490c      	ldr	r1, [pc, #48]	; (8000f54 <__NVIC_SetPriority+0x4c>)
 8000f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f26:	0112      	lsls	r2, r2, #4
 8000f28:	b2d2      	uxtb	r2, r2
 8000f2a:	440b      	add	r3, r1
 8000f2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000f30:	e00a      	b.n	8000f48 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	b2da      	uxtb	r2, r3
 8000f36:	4908      	ldr	r1, [pc, #32]	; (8000f58 <__NVIC_SetPriority+0x50>)
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	f003 030f 	and.w	r3, r3, #15
 8000f3e:	3b04      	subs	r3, #4
 8000f40:	0112      	lsls	r2, r2, #4
 8000f42:	b2d2      	uxtb	r2, r2
 8000f44:	440b      	add	r3, r1
 8000f46:	761a      	strb	r2, [r3, #24]
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	e000e100 	.word	0xe000e100
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <NVIC_EncodePriority>:
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b089      	sub	sp, #36	; 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	f1c3 0307 	rsb	r3, r3, #7
 8000f76:	2b04      	cmp	r3, #4
 8000f78:	bf28      	it	cs
 8000f7a:	2304      	movcs	r3, #4
 8000f7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	3304      	adds	r3, #4
 8000f82:	2b06      	cmp	r3, #6
 8000f84:	d902      	bls.n	8000f8c <NVIC_EncodePriority+0x30>
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	3b03      	subs	r3, #3
 8000f8a:	e000      	b.n	8000f8e <NVIC_EncodePriority+0x32>
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	43da      	mvns	r2, r3
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	401a      	ands	r2, r3
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	fa01 f303 	lsl.w	r3, r1, r3
 8000fae:	43d9      	mvns	r1, r3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb4:	4313      	orrs	r3, r2
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3724      	adds	r7, #36	; 0x24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr

08000fc2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b082      	sub	sp, #8
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f7ff ff4c 	bl	8000e68 <__NVIC_SetPriorityGrouping>
}
 8000fd0:	bf00      	nop
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
 8000fe4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fea:	f7ff ff61 	bl	8000eb0 <__NVIC_GetPriorityGrouping>
 8000fee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	68b9      	ldr	r1, [r7, #8]
 8000ff4:	6978      	ldr	r0, [r7, #20]
 8000ff6:	f7ff ffb1 	bl	8000f5c <NVIC_EncodePriority>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001000:	4611      	mov	r1, r2
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff ff80 	bl	8000f08 <__NVIC_SetPriority>
}
 8001008:	bf00      	nop
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff ff54 	bl	8000ecc <__NVIC_EnableIRQ>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800102c:	b480      	push	{r7}
 800102e:	b089      	sub	sp, #36	; 0x24
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800103e:	2300      	movs	r3, #0
 8001040:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001042:	2300      	movs	r3, #0
 8001044:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
 800104a:	e175      	b.n	8001338 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800104c:	2201      	movs	r2, #1
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	697a      	ldr	r2, [r7, #20]
 800105c:	4013      	ands	r3, r2
 800105e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001060:	693a      	ldr	r2, [r7, #16]
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	429a      	cmp	r2, r3
 8001066:	f040 8164 	bne.w	8001332 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f003 0303 	and.w	r3, r3, #3
 8001072:	2b01      	cmp	r3, #1
 8001074:	d005      	beq.n	8001082 <HAL_GPIO_Init+0x56>
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f003 0303 	and.w	r3, r3, #3
 800107e:	2b02      	cmp	r3, #2
 8001080:	d130      	bne.n	80010e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	2203      	movs	r2, #3
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	43db      	mvns	r3, r3
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	4013      	ands	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	68da      	ldr	r2, [r3, #12]
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010b8:	2201      	movs	r2, #1
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	43db      	mvns	r3, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4013      	ands	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	091b      	lsrs	r3, r3, #4
 80010ce:	f003 0201 	and.w	r2, r3, #1
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4313      	orrs	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f003 0303 	and.w	r3, r3, #3
 80010ec:	2b03      	cmp	r3, #3
 80010ee:	d017      	beq.n	8001120 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	2203      	movs	r2, #3
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	689a      	ldr	r2, [r3, #8]
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4313      	orrs	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f003 0303 	and.w	r3, r3, #3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d123      	bne.n	8001174 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	08da      	lsrs	r2, r3, #3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3208      	adds	r2, #8
 8001134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	f003 0307 	and.w	r3, r3, #7
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	220f      	movs	r2, #15
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	43db      	mvns	r3, r3
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4013      	ands	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	691a      	ldr	r2, [r3, #16]
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	f003 0307 	and.w	r3, r3, #7
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4313      	orrs	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	08da      	lsrs	r2, r3, #3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	3208      	adds	r2, #8
 800116e:	69b9      	ldr	r1, [r7, #24]
 8001170:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	2203      	movs	r2, #3
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	43db      	mvns	r3, r3
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	4013      	ands	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f003 0203 	and.w	r2, r3, #3
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	4313      	orrs	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	f000 80be 	beq.w	8001332 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b6:	4b66      	ldr	r3, [pc, #408]	; (8001350 <HAL_GPIO_Init+0x324>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ba:	4a65      	ldr	r2, [pc, #404]	; (8001350 <HAL_GPIO_Init+0x324>)
 80011bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011c0:	6453      	str	r3, [r2, #68]	; 0x44
 80011c2:	4b63      	ldr	r3, [pc, #396]	; (8001350 <HAL_GPIO_Init+0x324>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80011ce:	4a61      	ldr	r2, [pc, #388]	; (8001354 <HAL_GPIO_Init+0x328>)
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	089b      	lsrs	r3, r3, #2
 80011d4:	3302      	adds	r3, #2
 80011d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	f003 0303 	and.w	r3, r3, #3
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	220f      	movs	r2, #15
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	43db      	mvns	r3, r3
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	4013      	ands	r3, r2
 80011f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a58      	ldr	r2, [pc, #352]	; (8001358 <HAL_GPIO_Init+0x32c>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d037      	beq.n	800126a <HAL_GPIO_Init+0x23e>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a57      	ldr	r2, [pc, #348]	; (800135c <HAL_GPIO_Init+0x330>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d031      	beq.n	8001266 <HAL_GPIO_Init+0x23a>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a56      	ldr	r2, [pc, #344]	; (8001360 <HAL_GPIO_Init+0x334>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d02b      	beq.n	8001262 <HAL_GPIO_Init+0x236>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a55      	ldr	r2, [pc, #340]	; (8001364 <HAL_GPIO_Init+0x338>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d025      	beq.n	800125e <HAL_GPIO_Init+0x232>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a54      	ldr	r2, [pc, #336]	; (8001368 <HAL_GPIO_Init+0x33c>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d01f      	beq.n	800125a <HAL_GPIO_Init+0x22e>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a53      	ldr	r2, [pc, #332]	; (800136c <HAL_GPIO_Init+0x340>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d019      	beq.n	8001256 <HAL_GPIO_Init+0x22a>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a52      	ldr	r2, [pc, #328]	; (8001370 <HAL_GPIO_Init+0x344>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d013      	beq.n	8001252 <HAL_GPIO_Init+0x226>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a51      	ldr	r2, [pc, #324]	; (8001374 <HAL_GPIO_Init+0x348>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d00d      	beq.n	800124e <HAL_GPIO_Init+0x222>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4a50      	ldr	r2, [pc, #320]	; (8001378 <HAL_GPIO_Init+0x34c>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d007      	beq.n	800124a <HAL_GPIO_Init+0x21e>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4a4f      	ldr	r2, [pc, #316]	; (800137c <HAL_GPIO_Init+0x350>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d101      	bne.n	8001246 <HAL_GPIO_Init+0x21a>
 8001242:	2309      	movs	r3, #9
 8001244:	e012      	b.n	800126c <HAL_GPIO_Init+0x240>
 8001246:	230a      	movs	r3, #10
 8001248:	e010      	b.n	800126c <HAL_GPIO_Init+0x240>
 800124a:	2308      	movs	r3, #8
 800124c:	e00e      	b.n	800126c <HAL_GPIO_Init+0x240>
 800124e:	2307      	movs	r3, #7
 8001250:	e00c      	b.n	800126c <HAL_GPIO_Init+0x240>
 8001252:	2306      	movs	r3, #6
 8001254:	e00a      	b.n	800126c <HAL_GPIO_Init+0x240>
 8001256:	2305      	movs	r3, #5
 8001258:	e008      	b.n	800126c <HAL_GPIO_Init+0x240>
 800125a:	2304      	movs	r3, #4
 800125c:	e006      	b.n	800126c <HAL_GPIO_Init+0x240>
 800125e:	2303      	movs	r3, #3
 8001260:	e004      	b.n	800126c <HAL_GPIO_Init+0x240>
 8001262:	2302      	movs	r3, #2
 8001264:	e002      	b.n	800126c <HAL_GPIO_Init+0x240>
 8001266:	2301      	movs	r3, #1
 8001268:	e000      	b.n	800126c <HAL_GPIO_Init+0x240>
 800126a:	2300      	movs	r3, #0
 800126c:	69fa      	ldr	r2, [r7, #28]
 800126e:	f002 0203 	and.w	r2, r2, #3
 8001272:	0092      	lsls	r2, r2, #2
 8001274:	4093      	lsls	r3, r2
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4313      	orrs	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800127c:	4935      	ldr	r1, [pc, #212]	; (8001354 <HAL_GPIO_Init+0x328>)
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	089b      	lsrs	r3, r3, #2
 8001282:	3302      	adds	r3, #2
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800128a:	4b3d      	ldr	r3, [pc, #244]	; (8001380 <HAL_GPIO_Init+0x354>)
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	43db      	mvns	r3, r3
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	4013      	ands	r3, r2
 8001298:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d003      	beq.n	80012ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ae:	4a34      	ldr	r2, [pc, #208]	; (8001380 <HAL_GPIO_Init+0x354>)
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012b4:	4b32      	ldr	r3, [pc, #200]	; (8001380 <HAL_GPIO_Init+0x354>)
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	43db      	mvns	r3, r3
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	4013      	ands	r3, r2
 80012c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d003      	beq.n	80012d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012d8:	4a29      	ldr	r2, [pc, #164]	; (8001380 <HAL_GPIO_Init+0x354>)
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012de:	4b28      	ldr	r3, [pc, #160]	; (8001380 <HAL_GPIO_Init+0x354>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	43db      	mvns	r3, r3
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4013      	ands	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d003      	beq.n	8001302 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80012fa:	69ba      	ldr	r2, [r7, #24]
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	4313      	orrs	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001302:	4a1f      	ldr	r2, [pc, #124]	; (8001380 <HAL_GPIO_Init+0x354>)
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001308:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <HAL_GPIO_Init+0x354>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d003      	beq.n	800132c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	4313      	orrs	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800132c:	4a14      	ldr	r2, [pc, #80]	; (8001380 <HAL_GPIO_Init+0x354>)
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	3301      	adds	r3, #1
 8001336:	61fb      	str	r3, [r7, #28]
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	2b0f      	cmp	r3, #15
 800133c:	f67f ae86 	bls.w	800104c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001340:	bf00      	nop
 8001342:	bf00      	nop
 8001344:	3724      	adds	r7, #36	; 0x24
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	40023800 	.word	0x40023800
 8001354:	40013800 	.word	0x40013800
 8001358:	40020000 	.word	0x40020000
 800135c:	40020400 	.word	0x40020400
 8001360:	40020800 	.word	0x40020800
 8001364:	40020c00 	.word	0x40020c00
 8001368:	40021000 	.word	0x40021000
 800136c:	40021400 	.word	0x40021400
 8001370:	40021800 	.word	0x40021800
 8001374:	40021c00 	.word	0x40021c00
 8001378:	40022000 	.word	0x40022000
 800137c:	40022400 	.word	0x40022400
 8001380:	40013c00 	.word	0x40013c00

08001384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	460b      	mov	r3, r1
 800138e:	807b      	strh	r3, [r7, #2]
 8001390:	4613      	mov	r3, r2
 8001392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001394:	787b      	ldrb	r3, [r7, #1]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d003      	beq.n	80013a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800139a:	887a      	ldrh	r2, [r7, #2]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80013a0:	e003      	b.n	80013aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80013a2:	887b      	ldrh	r3, [r7, #2]
 80013a4:	041a      	lsls	r2, r3, #16
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	619a      	str	r2, [r3, #24]
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
	...

080013b8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80013c2:	4b23      	ldr	r3, [pc, #140]	; (8001450 <HAL_PWREx_EnableOverDrive+0x98>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c6:	4a22      	ldr	r2, [pc, #136]	; (8001450 <HAL_PWREx_EnableOverDrive+0x98>)
 80013c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013cc:	6413      	str	r3, [r2, #64]	; 0x40
 80013ce:	4b20      	ldr	r3, [pc, #128]	; (8001450 <HAL_PWREx_EnableOverDrive+0x98>)
 80013d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013d6:	603b      	str	r3, [r7, #0]
 80013d8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80013da:	4b1e      	ldr	r3, [pc, #120]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a1d      	ldr	r2, [pc, #116]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 80013e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013e4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013e6:	f7ff fd33 	bl	8000e50 <HAL_GetTick>
 80013ea:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80013ec:	e009      	b.n	8001402 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80013ee:	f7ff fd2f 	bl	8000e50 <HAL_GetTick>
 80013f2:	4602      	mov	r2, r0
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	1ad3      	subs	r3, r2, r3
 80013f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013fc:	d901      	bls.n	8001402 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e022      	b.n	8001448 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001402:	4b14      	ldr	r3, [pc, #80]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800140a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800140e:	d1ee      	bne.n	80013ee <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001410:	4b10      	ldr	r3, [pc, #64]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a0f      	ldr	r2, [pc, #60]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001416:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800141a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800141c:	f7ff fd18 	bl	8000e50 <HAL_GetTick>
 8001420:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001422:	e009      	b.n	8001438 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001424:	f7ff fd14 	bl	8000e50 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001432:	d901      	bls.n	8001438 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e007      	b.n	8001448 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001438:	4b06      	ldr	r3, [pc, #24]	; (8001454 <HAL_PWREx_EnableOverDrive+0x9c>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001440:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001444:	d1ee      	bne.n	8001424 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001446:	2300      	movs	r3, #0
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40023800 	.word	0x40023800
 8001454:	40007000 	.word	0x40007000

08001458 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b086      	sub	sp, #24
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001460:	2300      	movs	r3, #0
 8001462:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e291      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	2b00      	cmp	r3, #0
 8001478:	f000 8087 	beq.w	800158a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800147c:	4b96      	ldr	r3, [pc, #600]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 030c 	and.w	r3, r3, #12
 8001484:	2b04      	cmp	r3, #4
 8001486:	d00c      	beq.n	80014a2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001488:	4b93      	ldr	r3, [pc, #588]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	f003 030c 	and.w	r3, r3, #12
 8001490:	2b08      	cmp	r3, #8
 8001492:	d112      	bne.n	80014ba <HAL_RCC_OscConfig+0x62>
 8001494:	4b90      	ldr	r3, [pc, #576]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800149c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014a0:	d10b      	bne.n	80014ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014a2:	4b8d      	ldr	r3, [pc, #564]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d06c      	beq.n	8001588 <HAL_RCC_OscConfig+0x130>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d168      	bne.n	8001588 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e26b      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014c2:	d106      	bne.n	80014d2 <HAL_RCC_OscConfig+0x7a>
 80014c4:	4b84      	ldr	r3, [pc, #528]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a83      	ldr	r2, [pc, #524]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ce:	6013      	str	r3, [r2, #0]
 80014d0:	e02e      	b.n	8001530 <HAL_RCC_OscConfig+0xd8>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d10c      	bne.n	80014f4 <HAL_RCC_OscConfig+0x9c>
 80014da:	4b7f      	ldr	r3, [pc, #508]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a7e      	ldr	r2, [pc, #504]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014e4:	6013      	str	r3, [r2, #0]
 80014e6:	4b7c      	ldr	r3, [pc, #496]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a7b      	ldr	r2, [pc, #492]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80014ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014f0:	6013      	str	r3, [r2, #0]
 80014f2:	e01d      	b.n	8001530 <HAL_RCC_OscConfig+0xd8>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014fc:	d10c      	bne.n	8001518 <HAL_RCC_OscConfig+0xc0>
 80014fe:	4b76      	ldr	r3, [pc, #472]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a75      	ldr	r2, [pc, #468]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001504:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	4b73      	ldr	r3, [pc, #460]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a72      	ldr	r2, [pc, #456]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001514:	6013      	str	r3, [r2, #0]
 8001516:	e00b      	b.n	8001530 <HAL_RCC_OscConfig+0xd8>
 8001518:	4b6f      	ldr	r3, [pc, #444]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a6e      	ldr	r2, [pc, #440]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800151e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001522:	6013      	str	r3, [r2, #0]
 8001524:	4b6c      	ldr	r3, [pc, #432]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a6b      	ldr	r2, [pc, #428]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800152a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800152e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d013      	beq.n	8001560 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001538:	f7ff fc8a 	bl	8000e50 <HAL_GetTick>
 800153c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800153e:	e008      	b.n	8001552 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001540:	f7ff fc86 	bl	8000e50 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	2b64      	cmp	r3, #100	; 0x64
 800154c:	d901      	bls.n	8001552 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e21f      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001552:	4b61      	ldr	r3, [pc, #388]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0f0      	beq.n	8001540 <HAL_RCC_OscConfig+0xe8>
 800155e:	e014      	b.n	800158a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001560:	f7ff fc76 	bl	8000e50 <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001568:	f7ff fc72 	bl	8000e50 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b64      	cmp	r3, #100	; 0x64
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e20b      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800157a:	4b57      	ldr	r3, [pc, #348]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d1f0      	bne.n	8001568 <HAL_RCC_OscConfig+0x110>
 8001586:	e000      	b.n	800158a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0302 	and.w	r3, r3, #2
 8001592:	2b00      	cmp	r3, #0
 8001594:	d069      	beq.n	800166a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001596:	4b50      	ldr	r3, [pc, #320]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f003 030c 	and.w	r3, r3, #12
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00b      	beq.n	80015ba <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015a2:	4b4d      	ldr	r3, [pc, #308]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f003 030c 	and.w	r3, r3, #12
 80015aa:	2b08      	cmp	r3, #8
 80015ac:	d11c      	bne.n	80015e8 <HAL_RCC_OscConfig+0x190>
 80015ae:	4b4a      	ldr	r3, [pc, #296]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d116      	bne.n	80015e8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ba:	4b47      	ldr	r3, [pc, #284]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d005      	beq.n	80015d2 <HAL_RCC_OscConfig+0x17a>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d001      	beq.n	80015d2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e1df      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d2:	4b41      	ldr	r3, [pc, #260]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	493d      	ldr	r1, [pc, #244]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015e2:	4313      	orrs	r3, r2
 80015e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015e6:	e040      	b.n	800166a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d023      	beq.n	8001638 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015f0:	4b39      	ldr	r3, [pc, #228]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a38      	ldr	r2, [pc, #224]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80015f6:	f043 0301 	orr.w	r3, r3, #1
 80015fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fc:	f7ff fc28 	bl	8000e50 <HAL_GetTick>
 8001600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001604:	f7ff fc24 	bl	8000e50 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e1bd      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001616:	4b30      	ldr	r3, [pc, #192]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d0f0      	beq.n	8001604 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001622:	4b2d      	ldr	r3, [pc, #180]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	4929      	ldr	r1, [pc, #164]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001632:	4313      	orrs	r3, r2
 8001634:	600b      	str	r3, [r1, #0]
 8001636:	e018      	b.n	800166a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001638:	4b27      	ldr	r3, [pc, #156]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a26      	ldr	r2, [pc, #152]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 800163e:	f023 0301 	bic.w	r3, r3, #1
 8001642:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001644:	f7ff fc04 	bl	8000e50 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800164c:	f7ff fc00 	bl	8000e50 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b02      	cmp	r3, #2
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e199      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165e:	4b1e      	ldr	r3, [pc, #120]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0302 	and.w	r3, r3, #2
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1f0      	bne.n	800164c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0308 	and.w	r3, r3, #8
 8001672:	2b00      	cmp	r3, #0
 8001674:	d038      	beq.n	80016e8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d019      	beq.n	80016b2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800167e:	4b16      	ldr	r3, [pc, #88]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001680:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001682:	4a15      	ldr	r2, [pc, #84]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800168a:	f7ff fbe1 	bl	8000e50 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001692:	f7ff fbdd 	bl	8000e50 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e176      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80016a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016a8:	f003 0302 	and.w	r3, r3, #2
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0f0      	beq.n	8001692 <HAL_RCC_OscConfig+0x23a>
 80016b0:	e01a      	b.n	80016e8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016b2:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80016b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016b6:	4a08      	ldr	r2, [pc, #32]	; (80016d8 <HAL_RCC_OscConfig+0x280>)
 80016b8:	f023 0301 	bic.w	r3, r3, #1
 80016bc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016be:	f7ff fbc7 	bl	8000e50 <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016c4:	e00a      	b.n	80016dc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016c6:	f7ff fbc3 	bl	8000e50 <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d903      	bls.n	80016dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e15c      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
 80016d8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016dc:	4b91      	ldr	r3, [pc, #580]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80016de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1ee      	bne.n	80016c6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0304 	and.w	r3, r3, #4
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f000 80a4 	beq.w	800183e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016f6:	4b8b      	ldr	r3, [pc, #556]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d10d      	bne.n	800171e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001702:	4b88      	ldr	r3, [pc, #544]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001706:	4a87      	ldr	r2, [pc, #540]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800170c:	6413      	str	r3, [r2, #64]	; 0x40
 800170e:	4b85      	ldr	r3, [pc, #532]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800171a:	2301      	movs	r3, #1
 800171c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800171e:	4b82      	ldr	r3, [pc, #520]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001726:	2b00      	cmp	r3, #0
 8001728:	d118      	bne.n	800175c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800172a:	4b7f      	ldr	r3, [pc, #508]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a7e      	ldr	r2, [pc, #504]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001730:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001734:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001736:	f7ff fb8b 	bl	8000e50 <HAL_GetTick>
 800173a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800173c:	e008      	b.n	8001750 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800173e:	f7ff fb87 	bl	8000e50 <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b64      	cmp	r3, #100	; 0x64
 800174a:	d901      	bls.n	8001750 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e120      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001750:	4b75      	ldr	r3, [pc, #468]	; (8001928 <HAL_RCC_OscConfig+0x4d0>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001758:	2b00      	cmp	r3, #0
 800175a:	d0f0      	beq.n	800173e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d106      	bne.n	8001772 <HAL_RCC_OscConfig+0x31a>
 8001764:	4b6f      	ldr	r3, [pc, #444]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001766:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001768:	4a6e      	ldr	r2, [pc, #440]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 800176a:	f043 0301 	orr.w	r3, r3, #1
 800176e:	6713      	str	r3, [r2, #112]	; 0x70
 8001770:	e02d      	b.n	80017ce <HAL_RCC_OscConfig+0x376>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d10c      	bne.n	8001794 <HAL_RCC_OscConfig+0x33c>
 800177a:	4b6a      	ldr	r3, [pc, #424]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 800177c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800177e:	4a69      	ldr	r2, [pc, #420]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	6713      	str	r3, [r2, #112]	; 0x70
 8001786:	4b67      	ldr	r3, [pc, #412]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800178a:	4a66      	ldr	r2, [pc, #408]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 800178c:	f023 0304 	bic.w	r3, r3, #4
 8001790:	6713      	str	r3, [r2, #112]	; 0x70
 8001792:	e01c      	b.n	80017ce <HAL_RCC_OscConfig+0x376>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	2b05      	cmp	r3, #5
 800179a:	d10c      	bne.n	80017b6 <HAL_RCC_OscConfig+0x35e>
 800179c:	4b61      	ldr	r3, [pc, #388]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 800179e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a0:	4a60      	ldr	r2, [pc, #384]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80017a2:	f043 0304 	orr.w	r3, r3, #4
 80017a6:	6713      	str	r3, [r2, #112]	; 0x70
 80017a8:	4b5e      	ldr	r3, [pc, #376]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80017aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ac:	4a5d      	ldr	r2, [pc, #372]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80017ae:	f043 0301 	orr.w	r3, r3, #1
 80017b2:	6713      	str	r3, [r2, #112]	; 0x70
 80017b4:	e00b      	b.n	80017ce <HAL_RCC_OscConfig+0x376>
 80017b6:	4b5b      	ldr	r3, [pc, #364]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80017b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ba:	4a5a      	ldr	r2, [pc, #360]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80017bc:	f023 0301 	bic.w	r3, r3, #1
 80017c0:	6713      	str	r3, [r2, #112]	; 0x70
 80017c2:	4b58      	ldr	r3, [pc, #352]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80017c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c6:	4a57      	ldr	r2, [pc, #348]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80017c8:	f023 0304 	bic.w	r3, r3, #4
 80017cc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d015      	beq.n	8001802 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d6:	f7ff fb3b 	bl	8000e50 <HAL_GetTick>
 80017da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017dc:	e00a      	b.n	80017f4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017de:	f7ff fb37 	bl	8000e50 <HAL_GetTick>
 80017e2:	4602      	mov	r2, r0
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e0ce      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f4:	4b4b      	ldr	r3, [pc, #300]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80017f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0ee      	beq.n	80017de <HAL_RCC_OscConfig+0x386>
 8001800:	e014      	b.n	800182c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001802:	f7ff fb25 	bl	8000e50 <HAL_GetTick>
 8001806:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001808:	e00a      	b.n	8001820 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800180a:	f7ff fb21 	bl	8000e50 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	f241 3288 	movw	r2, #5000	; 0x1388
 8001818:	4293      	cmp	r3, r2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e0b8      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001820:	4b40      	ldr	r3, [pc, #256]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d1ee      	bne.n	800180a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800182c:	7dfb      	ldrb	r3, [r7, #23]
 800182e:	2b01      	cmp	r3, #1
 8001830:	d105      	bne.n	800183e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001832:	4b3c      	ldr	r3, [pc, #240]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001836:	4a3b      	ldr	r2, [pc, #236]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001838:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800183c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	699b      	ldr	r3, [r3, #24]
 8001842:	2b00      	cmp	r3, #0
 8001844:	f000 80a4 	beq.w	8001990 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001848:	4b36      	ldr	r3, [pc, #216]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f003 030c 	and.w	r3, r3, #12
 8001850:	2b08      	cmp	r3, #8
 8001852:	d06b      	beq.n	800192c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	2b02      	cmp	r3, #2
 800185a:	d149      	bne.n	80018f0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800185c:	4b31      	ldr	r3, [pc, #196]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a30      	ldr	r2, [pc, #192]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001862:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001866:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001868:	f7ff faf2 	bl	8000e50 <HAL_GetTick>
 800186c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800186e:	e008      	b.n	8001882 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001870:	f7ff faee 	bl	8000e50 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	2b02      	cmp	r3, #2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e087      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001882:	4b28      	ldr	r3, [pc, #160]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d1f0      	bne.n	8001870 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	69da      	ldr	r2, [r3, #28]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	431a      	orrs	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189c:	019b      	lsls	r3, r3, #6
 800189e:	431a      	orrs	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a4:	085b      	lsrs	r3, r3, #1
 80018a6:	3b01      	subs	r3, #1
 80018a8:	041b      	lsls	r3, r3, #16
 80018aa:	431a      	orrs	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b0:	061b      	lsls	r3, r3, #24
 80018b2:	4313      	orrs	r3, r2
 80018b4:	4a1b      	ldr	r2, [pc, #108]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80018b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80018ba:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018bc:	4b19      	ldr	r3, [pc, #100]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a18      	ldr	r2, [pc, #96]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80018c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c8:	f7ff fac2 	bl	8000e50 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d0:	f7ff fabe 	bl	8000e50 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e057      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e2:	4b10      	ldr	r3, [pc, #64]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f0      	beq.n	80018d0 <HAL_RCC_OscConfig+0x478>
 80018ee:	e04f      	b.n	8001990 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018f0:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a0b      	ldr	r2, [pc, #44]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 80018f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80018fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fc:	f7ff faa8 	bl	8000e50 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001904:	f7ff faa4 	bl	8000e50 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e03d      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001916:	4b03      	ldr	r3, [pc, #12]	; (8001924 <HAL_RCC_OscConfig+0x4cc>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x4ac>
 8001922:	e035      	b.n	8001990 <HAL_RCC_OscConfig+0x538>
 8001924:	40023800 	.word	0x40023800
 8001928:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800192c:	4b1b      	ldr	r3, [pc, #108]	; (800199c <HAL_RCC_OscConfig+0x544>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	699b      	ldr	r3, [r3, #24]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d028      	beq.n	800198c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001944:	429a      	cmp	r2, r3
 8001946:	d121      	bne.n	800198c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001952:	429a      	cmp	r2, r3
 8001954:	d11a      	bne.n	800198c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800195c:	4013      	ands	r3, r2
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001962:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001964:	4293      	cmp	r3, r2
 8001966:	d111      	bne.n	800198c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001972:	085b      	lsrs	r3, r3, #1
 8001974:	3b01      	subs	r3, #1
 8001976:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001978:	429a      	cmp	r2, r3
 800197a:	d107      	bne.n	800198c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001986:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001988:	429a      	cmp	r2, r3
 800198a:	d001      	beq.n	8001990 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e000      	b.n	8001992 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40023800 	.word	0x40023800

080019a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e0d0      	b.n	8001b5a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019b8:	4b6a      	ldr	r3, [pc, #424]	; (8001b64 <HAL_RCC_ClockConfig+0x1c4>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 030f 	and.w	r3, r3, #15
 80019c0:	683a      	ldr	r2, [r7, #0]
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d910      	bls.n	80019e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019c6:	4b67      	ldr	r3, [pc, #412]	; (8001b64 <HAL_RCC_ClockConfig+0x1c4>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f023 020f 	bic.w	r2, r3, #15
 80019ce:	4965      	ldr	r1, [pc, #404]	; (8001b64 <HAL_RCC_ClockConfig+0x1c4>)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d6:	4b63      	ldr	r3, [pc, #396]	; (8001b64 <HAL_RCC_ClockConfig+0x1c4>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d001      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e0b8      	b.n	8001b5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d020      	beq.n	8001a36 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0304 	and.w	r3, r3, #4
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d005      	beq.n	8001a0c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a00:	4b59      	ldr	r3, [pc, #356]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	4a58      	ldr	r2, [pc, #352]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0308 	and.w	r3, r3, #8
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d005      	beq.n	8001a24 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a18:	4b53      	ldr	r3, [pc, #332]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	4a52      	ldr	r2, [pc, #328]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a24:	4b50      	ldr	r3, [pc, #320]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	494d      	ldr	r1, [pc, #308]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a32:	4313      	orrs	r3, r2
 8001a34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d040      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d107      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4a:	4b47      	ldr	r3, [pc, #284]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d115      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e07f      	b.n	8001b5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d107      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a62:	4b41      	ldr	r3, [pc, #260]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d109      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e073      	b.n	8001b5a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a72:	4b3d      	ldr	r3, [pc, #244]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e06b      	b.n	8001b5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a82:	4b39      	ldr	r3, [pc, #228]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f023 0203 	bic.w	r2, r3, #3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	4936      	ldr	r1, [pc, #216]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001a90:	4313      	orrs	r3, r2
 8001a92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a94:	f7ff f9dc 	bl	8000e50 <HAL_GetTick>
 8001a98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9a:	e00a      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a9c:	f7ff f9d8 	bl	8000e50 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e053      	b.n	8001b5a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab2:	4b2d      	ldr	r3, [pc, #180]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f003 020c 	and.w	r2, r3, #12
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d1eb      	bne.n	8001a9c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac4:	4b27      	ldr	r3, [pc, #156]	; (8001b64 <HAL_RCC_ClockConfig+0x1c4>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 030f 	and.w	r3, r3, #15
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d210      	bcs.n	8001af4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad2:	4b24      	ldr	r3, [pc, #144]	; (8001b64 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f023 020f 	bic.w	r2, r3, #15
 8001ada:	4922      	ldr	r1, [pc, #136]	; (8001b64 <HAL_RCC_ClockConfig+0x1c4>)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae2:	4b20      	ldr	r3, [pc, #128]	; (8001b64 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 030f 	and.w	r3, r3, #15
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d001      	beq.n	8001af4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e032      	b.n	8001b5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0304 	and.w	r3, r3, #4
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d008      	beq.n	8001b12 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b00:	4b19      	ldr	r3, [pc, #100]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	4916      	ldr	r1, [pc, #88]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0308 	and.w	r3, r3, #8
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d009      	beq.n	8001b32 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b1e:	4b12      	ldr	r3, [pc, #72]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	691b      	ldr	r3, [r3, #16]
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	490e      	ldr	r1, [pc, #56]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b32:	f000 f821 	bl	8001b78 <HAL_RCC_GetSysClockFreq>
 8001b36:	4602      	mov	r2, r0
 8001b38:	4b0b      	ldr	r3, [pc, #44]	; (8001b68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	091b      	lsrs	r3, r3, #4
 8001b3e:	f003 030f 	and.w	r3, r3, #15
 8001b42:	490a      	ldr	r1, [pc, #40]	; (8001b6c <HAL_RCC_ClockConfig+0x1cc>)
 8001b44:	5ccb      	ldrb	r3, [r1, r3]
 8001b46:	fa22 f303 	lsr.w	r3, r2, r3
 8001b4a:	4a09      	ldr	r2, [pc, #36]	; (8001b70 <HAL_RCC_ClockConfig+0x1d0>)
 8001b4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b4e:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <HAL_RCC_ClockConfig+0x1d4>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe ff30 	bl	80009b8 <HAL_InitTick>

  return HAL_OK;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40023c00 	.word	0x40023c00
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	08006624 	.word	0x08006624
 8001b70:	20000000 	.word	0x20000000
 8001b74:	20000004 	.word	0x20000004

08001b78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b7c:	b090      	sub	sp, #64	; 0x40
 8001b7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	637b      	str	r3, [r7, #52]	; 0x34
 8001b84:	2300      	movs	r3, #0
 8001b86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b88:	2300      	movs	r3, #0
 8001b8a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b90:	4b59      	ldr	r3, [pc, #356]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f003 030c 	and.w	r3, r3, #12
 8001b98:	2b08      	cmp	r3, #8
 8001b9a:	d00d      	beq.n	8001bb8 <HAL_RCC_GetSysClockFreq+0x40>
 8001b9c:	2b08      	cmp	r3, #8
 8001b9e:	f200 80a1 	bhi.w	8001ce4 <HAL_RCC_GetSysClockFreq+0x16c>
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d002      	beq.n	8001bac <HAL_RCC_GetSysClockFreq+0x34>
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	d003      	beq.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001baa:	e09b      	b.n	8001ce4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bac:	4b53      	ldr	r3, [pc, #332]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x184>)
 8001bae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001bb0:	e09b      	b.n	8001cea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bb2:	4b53      	ldr	r3, [pc, #332]	; (8001d00 <HAL_RCC_GetSysClockFreq+0x188>)
 8001bb4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001bb6:	e098      	b.n	8001cea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bb8:	4b4f      	ldr	r3, [pc, #316]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bc0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001bc2:	4b4d      	ldr	r3, [pc, #308]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d028      	beq.n	8001c20 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bce:	4b4a      	ldr	r3, [pc, #296]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	099b      	lsrs	r3, r3, #6
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	623b      	str	r3, [r7, #32]
 8001bd8:	627a      	str	r2, [r7, #36]	; 0x24
 8001bda:	6a3b      	ldr	r3, [r7, #32]
 8001bdc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001be0:	2100      	movs	r1, #0
 8001be2:	4b47      	ldr	r3, [pc, #284]	; (8001d00 <HAL_RCC_GetSysClockFreq+0x188>)
 8001be4:	fb03 f201 	mul.w	r2, r3, r1
 8001be8:	2300      	movs	r3, #0
 8001bea:	fb00 f303 	mul.w	r3, r0, r3
 8001bee:	4413      	add	r3, r2
 8001bf0:	4a43      	ldr	r2, [pc, #268]	; (8001d00 <HAL_RCC_GetSysClockFreq+0x188>)
 8001bf2:	fba0 1202 	umull	r1, r2, r0, r2
 8001bf6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001bf8:	460a      	mov	r2, r1
 8001bfa:	62ba      	str	r2, [r7, #40]	; 0x28
 8001bfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bfe:	4413      	add	r3, r2
 8001c00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c04:	2200      	movs	r2, #0
 8001c06:	61bb      	str	r3, [r7, #24]
 8001c08:	61fa      	str	r2, [r7, #28]
 8001c0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c0e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c12:	f7fe fb4d 	bl	80002b0 <__aeabi_uldivmod>
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c1e:	e053      	b.n	8001cc8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c20:	4b35      	ldr	r3, [pc, #212]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	099b      	lsrs	r3, r3, #6
 8001c26:	2200      	movs	r2, #0
 8001c28:	613b      	str	r3, [r7, #16]
 8001c2a:	617a      	str	r2, [r7, #20]
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001c32:	f04f 0b00 	mov.w	fp, #0
 8001c36:	4652      	mov	r2, sl
 8001c38:	465b      	mov	r3, fp
 8001c3a:	f04f 0000 	mov.w	r0, #0
 8001c3e:	f04f 0100 	mov.w	r1, #0
 8001c42:	0159      	lsls	r1, r3, #5
 8001c44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c48:	0150      	lsls	r0, r2, #5
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	ebb2 080a 	subs.w	r8, r2, sl
 8001c52:	eb63 090b 	sbc.w	r9, r3, fp
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	f04f 0300 	mov.w	r3, #0
 8001c5e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001c62:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001c66:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001c6a:	ebb2 0408 	subs.w	r4, r2, r8
 8001c6e:	eb63 0509 	sbc.w	r5, r3, r9
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	00eb      	lsls	r3, r5, #3
 8001c7c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c80:	00e2      	lsls	r2, r4, #3
 8001c82:	4614      	mov	r4, r2
 8001c84:	461d      	mov	r5, r3
 8001c86:	eb14 030a 	adds.w	r3, r4, sl
 8001c8a:	603b      	str	r3, [r7, #0]
 8001c8c:	eb45 030b 	adc.w	r3, r5, fp
 8001c90:	607b      	str	r3, [r7, #4]
 8001c92:	f04f 0200 	mov.w	r2, #0
 8001c96:	f04f 0300 	mov.w	r3, #0
 8001c9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c9e:	4629      	mov	r1, r5
 8001ca0:	028b      	lsls	r3, r1, #10
 8001ca2:	4621      	mov	r1, r4
 8001ca4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ca8:	4621      	mov	r1, r4
 8001caa:	028a      	lsls	r2, r1, #10
 8001cac:	4610      	mov	r0, r2
 8001cae:	4619      	mov	r1, r3
 8001cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	60fa      	str	r2, [r7, #12]
 8001cb8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cbc:	f7fe faf8 	bl	80002b0 <__aeabi_uldivmod>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	0c1b      	lsrs	r3, r3, #16
 8001cce:	f003 0303 	and.w	r3, r3, #3
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8001cd8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ce2:	e002      	b.n	8001cea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ce4:	4b05      	ldr	r3, [pc, #20]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x184>)
 8001ce6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ce8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3740      	adds	r7, #64	; 0x40
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	00f42400 	.word	0x00f42400
 8001d00:	017d7840 	.word	0x017d7840

08001d04 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d08:	4b03      	ldr	r3, [pc, #12]	; (8001d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	20000000 	.word	0x20000000

08001d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d20:	f7ff fff0 	bl	8001d04 <HAL_RCC_GetHCLKFreq>
 8001d24:	4602      	mov	r2, r0
 8001d26:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	0a9b      	lsrs	r3, r3, #10
 8001d2c:	f003 0307 	and.w	r3, r3, #7
 8001d30:	4903      	ldr	r1, [pc, #12]	; (8001d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d32:	5ccb      	ldrb	r3, [r1, r3]
 8001d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	08006634 	.word	0x08006634

08001d44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d48:	f7ff ffdc 	bl	8001d04 <HAL_RCC_GetHCLKFreq>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	4b05      	ldr	r3, [pc, #20]	; (8001d64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	0b5b      	lsrs	r3, r3, #13
 8001d54:	f003 0307 	and.w	r3, r3, #7
 8001d58:	4903      	ldr	r1, [pc, #12]	; (8001d68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d5a:	5ccb      	ldrb	r3, [r1, r3]
 8001d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40023800 	.word	0x40023800
 8001d68:	08006634 	.word	0x08006634

08001d6c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	220f      	movs	r2, #15
 8001d7a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d7c:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <HAL_RCC_GetClockConfig+0x5c>)
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f003 0203 	and.w	r2, r3, #3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d88:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <HAL_RCC_GetClockConfig+0x5c>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d94:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <HAL_RCC_GetClockConfig+0x5c>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <HAL_RCC_GetClockConfig+0x5c>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	08db      	lsrs	r3, r3, #3
 8001da6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001dae:	4b07      	ldr	r3, [pc, #28]	; (8001dcc <HAL_RCC_GetClockConfig+0x60>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 020f 	and.w	r2, r3, #15
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	601a      	str	r2, [r3, #0]
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	40023c00 	.word	0x40023c00

08001dd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001de8:	2300      	movs	r3, #0
 8001dea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d012      	beq.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001df8:	4b69      	ldr	r3, [pc, #420]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	4a68      	ldr	r2, [pc, #416]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dfe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001e02:	6093      	str	r3, [r2, #8]
 8001e04:	4b66      	ldr	r3, [pc, #408]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e06:	689a      	ldr	r2, [r3, #8]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e0c:	4964      	ldr	r1, [pc, #400]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d017      	beq.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e2a:	4b5d      	ldr	r3, [pc, #372]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e30:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e38:	4959      	ldr	r1, [pc, #356]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e48:	d101      	bne.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001e56:	2301      	movs	r3, #1
 8001e58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d017      	beq.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001e66:	4b4e      	ldr	r3, [pc, #312]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e6c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e74:	494a      	ldr	r1, [pc, #296]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e76:	4313      	orrs	r3, r2
 8001e78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e84:	d101      	bne.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001e86:	2301      	movs	r3, #1
 8001e88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001e92:	2301      	movs	r3, #1
 8001e94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0320 	and.w	r3, r3, #32
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f000 808b 	beq.w	8001fca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001eb4:	4b3a      	ldr	r3, [pc, #232]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb8:	4a39      	ldr	r2, [pc, #228]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ebe:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec0:	4b37      	ldr	r3, [pc, #220]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec8:	60bb      	str	r3, [r7, #8]
 8001eca:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001ecc:	4b35      	ldr	r3, [pc, #212]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a34      	ldr	r2, [pc, #208]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ed8:	f7fe ffba 	bl	8000e50 <HAL_GetTick>
 8001edc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ee0:	f7fe ffb6 	bl	8000e50 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b64      	cmp	r3, #100	; 0x64
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e357      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001ef2:	4b2c      	ldr	r3, [pc, #176]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0f0      	beq.n	8001ee0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001efe:	4b28      	ldr	r3, [pc, #160]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f06:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d035      	beq.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d02e      	beq.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f1c:	4b20      	ldr	r3, [pc, #128]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f24:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f26:	4b1e      	ldr	r3, [pc, #120]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f2a:	4a1d      	ldr	r2, [pc, #116]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f30:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f32:	4b1b      	ldr	r3, [pc, #108]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f36:	4a1a      	ldr	r2, [pc, #104]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f3c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001f3e:	4a18      	ldr	r2, [pc, #96]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f44:	4b16      	ldr	r3, [pc, #88]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d114      	bne.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f50:	f7fe ff7e 	bl	8000e50 <HAL_GetTick>
 8001f54:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f56:	e00a      	b.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f58:	f7fe ff7a 	bl	8000e50 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d901      	bls.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e319      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d0ee      	beq.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001f86:	d111      	bne.n	8001fac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001f88:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f94:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001f96:	400b      	ands	r3, r1
 8001f98:	4901      	ldr	r1, [pc, #4]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	608b      	str	r3, [r1, #8]
 8001f9e:	e00b      	b.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	40007000 	.word	0x40007000
 8001fa8:	0ffffcff 	.word	0x0ffffcff
 8001fac:	4baa      	ldr	r3, [pc, #680]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	4aa9      	ldr	r2, [pc, #676]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fb2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001fb6:	6093      	str	r3, [r2, #8]
 8001fb8:	4ba7      	ldr	r3, [pc, #668]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fc4:	49a4      	ldr	r1, [pc, #656]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0310 	and.w	r3, r3, #16
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d010      	beq.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001fd6:	4ba0      	ldr	r3, [pc, #640]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fdc:	4a9e      	ldr	r2, [pc, #632]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fe2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001fe6:	4b9c      	ldr	r3, [pc, #624]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001fe8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ff0:	4999      	ldr	r1, [pc, #612]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d00a      	beq.n	800201a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002004:	4b94      	ldr	r3, [pc, #592]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800200a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002012:	4991      	ldr	r1, [pc, #580]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002014:	4313      	orrs	r3, r2
 8002016:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d00a      	beq.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002026:	4b8c      	ldr	r3, [pc, #560]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002028:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800202c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002034:	4988      	ldr	r1, [pc, #544]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002036:	4313      	orrs	r3, r2
 8002038:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00a      	beq.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002048:	4b83      	ldr	r3, [pc, #524]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800204a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800204e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002056:	4980      	ldr	r1, [pc, #512]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002058:	4313      	orrs	r3, r2
 800205a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d00a      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800206a:	4b7b      	ldr	r3, [pc, #492]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800206c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002070:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002078:	4977      	ldr	r1, [pc, #476]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800207a:	4313      	orrs	r3, r2
 800207c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002088:	2b00      	cmp	r3, #0
 800208a:	d00a      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800208c:	4b72      	ldr	r3, [pc, #456]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800208e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002092:	f023 0203 	bic.w	r2, r3, #3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209a:	496f      	ldr	r1, [pc, #444]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800209c:	4313      	orrs	r3, r2
 800209e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00a      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020ae:	4b6a      	ldr	r3, [pc, #424]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020b4:	f023 020c 	bic.w	r2, r3, #12
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020bc:	4966      	ldr	r1, [pc, #408]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00a      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020d0:	4b61      	ldr	r3, [pc, #388]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020d6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020de:	495e      	ldr	r1, [pc, #376]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00a      	beq.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020f2:	4b59      	ldr	r3, [pc, #356]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020f8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002100:	4955      	ldr	r1, [pc, #340]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002102:	4313      	orrs	r3, r2
 8002104:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002110:	2b00      	cmp	r3, #0
 8002112:	d00a      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002114:	4b50      	ldr	r3, [pc, #320]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800211a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002122:	494d      	ldr	r1, [pc, #308]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002124:	4313      	orrs	r3, r2
 8002126:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00a      	beq.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002136:	4b48      	ldr	r3, [pc, #288]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002138:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800213c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002144:	4944      	ldr	r1, [pc, #272]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002146:	4313      	orrs	r3, r2
 8002148:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00a      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002158:	4b3f      	ldr	r3, [pc, #252]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800215a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800215e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002166:	493c      	ldr	r1, [pc, #240]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002168:	4313      	orrs	r3, r2
 800216a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00a      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800217a:	4b37      	ldr	r3, [pc, #220]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800217c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002180:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002188:	4933      	ldr	r1, [pc, #204]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800218a:	4313      	orrs	r3, r2
 800218c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d00a      	beq.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800219c:	4b2e      	ldr	r3, [pc, #184]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800219e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021a2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021aa:	492b      	ldr	r1, [pc, #172]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d011      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80021be:	4b26      	ldr	r3, [pc, #152]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021c4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021cc:	4922      	ldr	r1, [pc, #136]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80021dc:	d101      	bne.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80021de:	2301      	movs	r3, #1
 80021e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0308 	and.w	r3, r3, #8
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80021ee:	2301      	movs	r3, #1
 80021f0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00a      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021fe:	4b16      	ldr	r3, [pc, #88]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002204:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800220c:	4912      	ldr	r1, [pc, #72]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800220e:	4313      	orrs	r3, r2
 8002210:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00b      	beq.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002220:	4b0d      	ldr	r3, [pc, #52]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002226:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002230:	4909      	ldr	r1, [pc, #36]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002232:	4313      	orrs	r3, r2
 8002234:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d006      	beq.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 80d9 	beq.w	80023fe <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800224c:	4b02      	ldr	r3, [pc, #8]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a01      	ldr	r2, [pc, #4]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002252:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002256:	e001      	b.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002258:	40023800 	.word	0x40023800
 800225c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800225e:	f7fe fdf7 	bl	8000e50 <HAL_GetTick>
 8002262:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002264:	e008      	b.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002266:	f7fe fdf3 	bl	8000e50 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b64      	cmp	r3, #100	; 0x64
 8002272:	d901      	bls.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e194      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002278:	4b6c      	ldr	r3, [pc, #432]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d1f0      	bne.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	2b00      	cmp	r3, #0
 800228e:	d021      	beq.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002294:	2b00      	cmp	r3, #0
 8002296:	d11d      	bne.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002298:	4b64      	ldr	r3, [pc, #400]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800229a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800229e:	0c1b      	lsrs	r3, r3, #16
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80022a6:	4b61      	ldr	r3, [pc, #388]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80022a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022ac:	0e1b      	lsrs	r3, r3, #24
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	019a      	lsls	r2, r3, #6
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	041b      	lsls	r3, r3, #16
 80022be:	431a      	orrs	r2, r3
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	061b      	lsls	r3, r3, #24
 80022c4:	431a      	orrs	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	071b      	lsls	r3, r3, #28
 80022cc:	4957      	ldr	r1, [pc, #348]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80022ce:	4313      	orrs	r3, r2
 80022d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d004      	beq.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022e8:	d00a      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d02e      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022fe:	d129      	bne.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002300:	4b4a      	ldr	r3, [pc, #296]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002302:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002306:	0c1b      	lsrs	r3, r3, #16
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800230e:	4b47      	ldr	r3, [pc, #284]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002310:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002314:	0f1b      	lsrs	r3, r3, #28
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	019a      	lsls	r2, r3, #6
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	041b      	lsls	r3, r3, #16
 8002326:	431a      	orrs	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	061b      	lsls	r3, r3, #24
 800232e:	431a      	orrs	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	071b      	lsls	r3, r3, #28
 8002334:	493d      	ldr	r1, [pc, #244]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002336:	4313      	orrs	r3, r2
 8002338:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800233c:	4b3b      	ldr	r3, [pc, #236]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800233e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002342:	f023 021f 	bic.w	r2, r3, #31
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234a:	3b01      	subs	r3, #1
 800234c:	4937      	ldr	r1, [pc, #220]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800234e:	4313      	orrs	r3, r2
 8002350:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d01d      	beq.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002360:	4b32      	ldr	r3, [pc, #200]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002362:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002366:	0e1b      	lsrs	r3, r3, #24
 8002368:	f003 030f 	and.w	r3, r3, #15
 800236c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800236e:	4b2f      	ldr	r3, [pc, #188]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002370:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002374:	0f1b      	lsrs	r3, r3, #28
 8002376:	f003 0307 	and.w	r3, r3, #7
 800237a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	019a      	lsls	r2, r3, #6
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	041b      	lsls	r3, r3, #16
 8002388:	431a      	orrs	r2, r3
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	061b      	lsls	r3, r3, #24
 800238e:	431a      	orrs	r2, r3
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	071b      	lsls	r3, r3, #28
 8002394:	4925      	ldr	r1, [pc, #148]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002396:	4313      	orrs	r3, r2
 8002398:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d011      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	019a      	lsls	r2, r3, #6
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	041b      	lsls	r3, r3, #16
 80023b4:	431a      	orrs	r2, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	061b      	lsls	r3, r3, #24
 80023bc:	431a      	orrs	r2, r3
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	071b      	lsls	r3, r3, #28
 80023c4:	4919      	ldr	r1, [pc, #100]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80023cc:	4b17      	ldr	r3, [pc, #92]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a16      	ldr	r2, [pc, #88]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023d8:	f7fe fd3a 	bl	8000e50 <HAL_GetTick>
 80023dc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80023de:	e008      	b.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80023e0:	f7fe fd36 	bl	8000e50 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b64      	cmp	r3, #100	; 0x64
 80023ec:	d901      	bls.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e0d7      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80023f2:	4b0e      	ldr	r3, [pc, #56]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d0f0      	beq.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	2b01      	cmp	r3, #1
 8002402:	f040 80cd 	bne.w	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002406:	4b09      	ldr	r3, [pc, #36]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a08      	ldr	r2, [pc, #32]	; (800242c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800240c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002410:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002412:	f7fe fd1d 	bl	8000e50 <HAL_GetTick>
 8002416:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002418:	e00a      	b.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800241a:	f7fe fd19 	bl	8000e50 <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b64      	cmp	r3, #100	; 0x64
 8002426:	d903      	bls.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e0ba      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800242c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002430:	4b5e      	ldr	r3, [pc, #376]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002438:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800243c:	d0ed      	beq.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800244e:	2b00      	cmp	r3, #0
 8002450:	d009      	beq.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800245a:	2b00      	cmp	r3, #0
 800245c:	d02e      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	2b00      	cmp	r3, #0
 8002464:	d12a      	bne.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002466:	4b51      	ldr	r3, [pc, #324]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002468:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800246c:	0c1b      	lsrs	r3, r3, #16
 800246e:	f003 0303 	and.w	r3, r3, #3
 8002472:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002474:	4b4d      	ldr	r3, [pc, #308]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800247a:	0f1b      	lsrs	r3, r3, #28
 800247c:	f003 0307 	and.w	r3, r3, #7
 8002480:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	019a      	lsls	r2, r3, #6
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	041b      	lsls	r3, r3, #16
 800248c:	431a      	orrs	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	061b      	lsls	r3, r3, #24
 8002494:	431a      	orrs	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	071b      	lsls	r3, r3, #28
 800249a:	4944      	ldr	r1, [pc, #272]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800249c:	4313      	orrs	r3, r2
 800249e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80024a2:	4b42      	ldr	r3, [pc, #264]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80024a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024a8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b0:	3b01      	subs	r3, #1
 80024b2:	021b      	lsls	r3, r3, #8
 80024b4:	493d      	ldr	r1, [pc, #244]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80024b6:	4313      	orrs	r3, r2
 80024b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d022      	beq.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80024cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024d0:	d11d      	bne.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80024d2:	4b36      	ldr	r3, [pc, #216]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80024d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024d8:	0e1b      	lsrs	r3, r3, #24
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80024e0:	4b32      	ldr	r3, [pc, #200]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80024e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e6:	0f1b      	lsrs	r3, r3, #28
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	019a      	lsls	r2, r3, #6
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	041b      	lsls	r3, r3, #16
 80024fa:	431a      	orrs	r2, r3
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	061b      	lsls	r3, r3, #24
 8002500:	431a      	orrs	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	071b      	lsls	r3, r3, #28
 8002506:	4929      	ldr	r1, [pc, #164]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002508:	4313      	orrs	r3, r2
 800250a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0308 	and.w	r3, r3, #8
 8002516:	2b00      	cmp	r3, #0
 8002518:	d028      	beq.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800251a:	4b24      	ldr	r3, [pc, #144]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800251c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002520:	0e1b      	lsrs	r3, r3, #24
 8002522:	f003 030f 	and.w	r3, r3, #15
 8002526:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002528:	4b20      	ldr	r3, [pc, #128]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800252a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800252e:	0c1b      	lsrs	r3, r3, #16
 8002530:	f003 0303 	and.w	r3, r3, #3
 8002534:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	019a      	lsls	r2, r3, #6
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	041b      	lsls	r3, r3, #16
 8002540:	431a      	orrs	r2, r3
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	061b      	lsls	r3, r3, #24
 8002546:	431a      	orrs	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69db      	ldr	r3, [r3, #28]
 800254c:	071b      	lsls	r3, r3, #28
 800254e:	4917      	ldr	r1, [pc, #92]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002556:	4b15      	ldr	r3, [pc, #84]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002558:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800255c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002564:	4911      	ldr	r1, [pc, #68]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002566:	4313      	orrs	r3, r2
 8002568:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800256c:	4b0f      	ldr	r3, [pc, #60]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a0e      	ldr	r2, [pc, #56]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002572:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002576:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002578:	f7fe fc6a 	bl	8000e50 <HAL_GetTick>
 800257c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002580:	f7fe fc66 	bl	8000e50 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b64      	cmp	r3, #100	; 0x64
 800258c:	d901      	bls.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e007      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002592:	4b06      	ldr	r3, [pc, #24]	; (80025ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800259a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800259e:	d1ef      	bne.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3720      	adds	r7, #32
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40023800 	.word	0x40023800

080025b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e049      	b.n	8002656 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d106      	bne.n	80025dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 f841 	bl	800265e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2202      	movs	r2, #2
 80025e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3304      	adds	r3, #4
 80025ec:	4619      	mov	r1, r3
 80025ee:	4610      	mov	r0, r2
 80025f0:	f000 fa00 	bl	80029f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800265e:	b480      	push	{r7}
 8002660:	b083      	sub	sp, #12
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
	...

08002674 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b01      	cmp	r3, #1
 8002686:	d001      	beq.n	800268c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e054      	b.n	8002736 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2202      	movs	r2, #2
 8002690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68da      	ldr	r2, [r3, #12]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f042 0201 	orr.w	r2, r2, #1
 80026a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a26      	ldr	r2, [pc, #152]	; (8002744 <HAL_TIM_Base_Start_IT+0xd0>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d022      	beq.n	80026f4 <HAL_TIM_Base_Start_IT+0x80>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026b6:	d01d      	beq.n	80026f4 <HAL_TIM_Base_Start_IT+0x80>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a22      	ldr	r2, [pc, #136]	; (8002748 <HAL_TIM_Base_Start_IT+0xd4>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d018      	beq.n	80026f4 <HAL_TIM_Base_Start_IT+0x80>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a21      	ldr	r2, [pc, #132]	; (800274c <HAL_TIM_Base_Start_IT+0xd8>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d013      	beq.n	80026f4 <HAL_TIM_Base_Start_IT+0x80>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a1f      	ldr	r2, [pc, #124]	; (8002750 <HAL_TIM_Base_Start_IT+0xdc>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d00e      	beq.n	80026f4 <HAL_TIM_Base_Start_IT+0x80>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a1e      	ldr	r2, [pc, #120]	; (8002754 <HAL_TIM_Base_Start_IT+0xe0>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d009      	beq.n	80026f4 <HAL_TIM_Base_Start_IT+0x80>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a1c      	ldr	r2, [pc, #112]	; (8002758 <HAL_TIM_Base_Start_IT+0xe4>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d004      	beq.n	80026f4 <HAL_TIM_Base_Start_IT+0x80>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a1b      	ldr	r2, [pc, #108]	; (800275c <HAL_TIM_Base_Start_IT+0xe8>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d115      	bne.n	8002720 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689a      	ldr	r2, [r3, #8]
 80026fa:	4b19      	ldr	r3, [pc, #100]	; (8002760 <HAL_TIM_Base_Start_IT+0xec>)
 80026fc:	4013      	ands	r3, r2
 80026fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2b06      	cmp	r3, #6
 8002704:	d015      	beq.n	8002732 <HAL_TIM_Base_Start_IT+0xbe>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800270c:	d011      	beq.n	8002732 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f042 0201 	orr.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800271e:	e008      	b.n	8002732 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f042 0201 	orr.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	e000      	b.n	8002734 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002732:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3714      	adds	r7, #20
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	40010000 	.word	0x40010000
 8002748:	40000400 	.word	0x40000400
 800274c:	40000800 	.word	0x40000800
 8002750:	40000c00 	.word	0x40000c00
 8002754:	40010400 	.word	0x40010400
 8002758:	40014000 	.word	0x40014000
 800275c:	40001800 	.word	0x40001800
 8002760:	00010007 	.word	0x00010007

08002764 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	2b02      	cmp	r3, #2
 8002778:	d122      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b02      	cmp	r3, #2
 8002786:	d11b      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f06f 0202 	mvn.w	r2, #2
 8002790:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	f003 0303 	and.w	r3, r3, #3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f905 	bl	80029b6 <HAL_TIM_IC_CaptureCallback>
 80027ac:	e005      	b.n	80027ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f8f7 	bl	80029a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 f908 	bl	80029ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f003 0304 	and.w	r3, r3, #4
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	d122      	bne.n	8002814 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	2b04      	cmp	r3, #4
 80027da:	d11b      	bne.n	8002814 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 0204 	mvn.w	r2, #4
 80027e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2202      	movs	r2, #2
 80027ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f8db 	bl	80029b6 <HAL_TIM_IC_CaptureCallback>
 8002800:	e005      	b.n	800280e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 f8cd 	bl	80029a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f000 f8de 	bl	80029ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f003 0308 	and.w	r3, r3, #8
 800281e:	2b08      	cmp	r3, #8
 8002820:	d122      	bne.n	8002868 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f003 0308 	and.w	r3, r3, #8
 800282c:	2b08      	cmp	r3, #8
 800282e:	d11b      	bne.n	8002868 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f06f 0208 	mvn.w	r2, #8
 8002838:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2204      	movs	r2, #4
 800283e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	f003 0303 	and.w	r3, r3, #3
 800284a:	2b00      	cmp	r3, #0
 800284c:	d003      	beq.n	8002856 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f8b1 	bl	80029b6 <HAL_TIM_IC_CaptureCallback>
 8002854:	e005      	b.n	8002862 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 f8a3 	bl	80029a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f000 f8b4 	bl	80029ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	2b10      	cmp	r3, #16
 8002874:	d122      	bne.n	80028bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f003 0310 	and.w	r3, r3, #16
 8002880:	2b10      	cmp	r3, #16
 8002882:	d11b      	bne.n	80028bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f06f 0210 	mvn.w	r2, #16
 800288c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2208      	movs	r2, #8
 8002892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 f887 	bl	80029b6 <HAL_TIM_IC_CaptureCallback>
 80028a8:	e005      	b.n	80028b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f879 	bl	80029a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 f88a 	bl	80029ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d10e      	bne.n	80028e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d107      	bne.n	80028e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0201 	mvn.w	r2, #1
 80028e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7fe f828 	bl	8000938 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028f2:	2b80      	cmp	r3, #128	; 0x80
 80028f4:	d10e      	bne.n	8002914 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002900:	2b80      	cmp	r3, #128	; 0x80
 8002902:	d107      	bne.n	8002914 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800290c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f91a 	bl	8002b48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800291e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002922:	d10e      	bne.n	8002942 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800292e:	2b80      	cmp	r3, #128	; 0x80
 8002930:	d107      	bne.n	8002942 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800293a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 f90d 	bl	8002b5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800294c:	2b40      	cmp	r3, #64	; 0x40
 800294e:	d10e      	bne.n	800296e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800295a:	2b40      	cmp	r3, #64	; 0x40
 800295c:	d107      	bne.n	800296e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002966:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 f838 	bl	80029de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	f003 0320 	and.w	r3, r3, #32
 8002978:	2b20      	cmp	r3, #32
 800297a:	d10e      	bne.n	800299a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	f003 0320 	and.w	r3, r3, #32
 8002986:	2b20      	cmp	r3, #32
 8002988:	d107      	bne.n	800299a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f06f 0220 	mvn.w	r2, #32
 8002992:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f000 f8cd 	bl	8002b34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800299a:	bf00      	nop
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029ca:	b480      	push	{r7}
 80029cc:	b083      	sub	sp, #12
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029de:	b480      	push	{r7}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029e6:	bf00      	nop
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
	...

080029f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4a40      	ldr	r2, [pc, #256]	; (8002b08 <TIM_Base_SetConfig+0x114>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d013      	beq.n	8002a34 <TIM_Base_SetConfig+0x40>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a12:	d00f      	beq.n	8002a34 <TIM_Base_SetConfig+0x40>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a3d      	ldr	r2, [pc, #244]	; (8002b0c <TIM_Base_SetConfig+0x118>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d00b      	beq.n	8002a34 <TIM_Base_SetConfig+0x40>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a3c      	ldr	r2, [pc, #240]	; (8002b10 <TIM_Base_SetConfig+0x11c>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d007      	beq.n	8002a34 <TIM_Base_SetConfig+0x40>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a3b      	ldr	r2, [pc, #236]	; (8002b14 <TIM_Base_SetConfig+0x120>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d003      	beq.n	8002a34 <TIM_Base_SetConfig+0x40>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4a3a      	ldr	r2, [pc, #232]	; (8002b18 <TIM_Base_SetConfig+0x124>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d108      	bne.n	8002a46 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a2f      	ldr	r2, [pc, #188]	; (8002b08 <TIM_Base_SetConfig+0x114>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d02b      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a54:	d027      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a2c      	ldr	r2, [pc, #176]	; (8002b0c <TIM_Base_SetConfig+0x118>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d023      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a2b      	ldr	r2, [pc, #172]	; (8002b10 <TIM_Base_SetConfig+0x11c>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d01f      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a2a      	ldr	r2, [pc, #168]	; (8002b14 <TIM_Base_SetConfig+0x120>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d01b      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a29      	ldr	r2, [pc, #164]	; (8002b18 <TIM_Base_SetConfig+0x124>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d017      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a28      	ldr	r2, [pc, #160]	; (8002b1c <TIM_Base_SetConfig+0x128>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d013      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a27      	ldr	r2, [pc, #156]	; (8002b20 <TIM_Base_SetConfig+0x12c>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d00f      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a26      	ldr	r2, [pc, #152]	; (8002b24 <TIM_Base_SetConfig+0x130>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d00b      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a25      	ldr	r2, [pc, #148]	; (8002b28 <TIM_Base_SetConfig+0x134>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d007      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a24      	ldr	r2, [pc, #144]	; (8002b2c <TIM_Base_SetConfig+0x138>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d003      	beq.n	8002aa6 <TIM_Base_SetConfig+0xb2>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a23      	ldr	r2, [pc, #140]	; (8002b30 <TIM_Base_SetConfig+0x13c>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d108      	bne.n	8002ab8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002aac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	695b      	ldr	r3, [r3, #20]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a0a      	ldr	r2, [pc, #40]	; (8002b08 <TIM_Base_SetConfig+0x114>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d003      	beq.n	8002aec <TIM_Base_SetConfig+0xf8>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a0c      	ldr	r2, [pc, #48]	; (8002b18 <TIM_Base_SetConfig+0x124>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d103      	bne.n	8002af4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	691a      	ldr	r2, [r3, #16]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	615a      	str	r2, [r3, #20]
}
 8002afa:	bf00      	nop
 8002afc:	3714      	adds	r7, #20
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40010000 	.word	0x40010000
 8002b0c:	40000400 	.word	0x40000400
 8002b10:	40000800 	.word	0x40000800
 8002b14:	40000c00 	.word	0x40000c00
 8002b18:	40010400 	.word	0x40010400
 8002b1c:	40014000 	.word	0x40014000
 8002b20:	40014400 	.word	0x40014400
 8002b24:	40014800 	.word	0x40014800
 8002b28:	40001800 	.word	0x40001800
 8002b2c:	40001c00 	.word	0x40001c00
 8002b30:	40002000 	.word	0x40002000

08002b34 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e040      	b.n	8002c04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d106      	bne.n	8002b98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7fe f890 	bl	8000cb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2224      	movs	r2, #36	; 0x24
 8002b9c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 0201 	bic.w	r2, r2, #1
 8002bac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 f8b0 	bl	8002d14 <UART_SetConfig>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d101      	bne.n	8002bbe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e022      	b.n	8002c04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 fb08 	bl	80031dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002bda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689a      	ldr	r2, [r3, #8]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002bea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f042 0201 	orr.w	r2, r2, #1
 8002bfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f000 fb8f 	bl	8003320 <UART_CheckIdleState>
 8002c02:	4603      	mov	r3, r0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b08a      	sub	sp, #40	; 0x28
 8002c10:	af02      	add	r7, sp, #8
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	603b      	str	r3, [r7, #0]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c20:	2b20      	cmp	r3, #32
 8002c22:	d171      	bne.n	8002d08 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <HAL_UART_Transmit+0x24>
 8002c2a:	88fb      	ldrh	r3, [r7, #6]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e06a      	b.n	8002d0a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2221      	movs	r2, #33	; 0x21
 8002c40:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c42:	f7fe f905 	bl	8000e50 <HAL_GetTick>
 8002c46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	88fa      	ldrh	r2, [r7, #6]
 8002c4c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	88fa      	ldrh	r2, [r7, #6]
 8002c54:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c60:	d108      	bne.n	8002c74 <HAL_UART_Transmit+0x68>
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d104      	bne.n	8002c74 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	61bb      	str	r3, [r7, #24]
 8002c72:	e003      	b.n	8002c7c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c7c:	e02c      	b.n	8002cd8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	9300      	str	r3, [sp, #0]
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	2200      	movs	r2, #0
 8002c86:	2180      	movs	r1, #128	; 0x80
 8002c88:	68f8      	ldr	r0, [r7, #12]
 8002c8a:	f000 fb80 	bl	800338e <UART_WaitOnFlagUntilTimeout>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e038      	b.n	8002d0a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d10b      	bne.n	8002cb6 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002cac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	3302      	adds	r3, #2
 8002cb2:	61bb      	str	r3, [r7, #24]
 8002cb4:	e007      	b.n	8002cc6 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	781a      	ldrb	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1cc      	bne.n	8002c7e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	2200      	movs	r2, #0
 8002cec:	2140      	movs	r1, #64	; 0x40
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 fb4d 	bl	800338e <UART_WaitOnFlagUntilTimeout>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e005      	b.n	8002d0a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2220      	movs	r2, #32
 8002d02:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002d04:	2300      	movs	r3, #0
 8002d06:	e000      	b.n	8002d0a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002d08:	2302      	movs	r3, #2
  }
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3720      	adds	r7, #32
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
	...

08002d14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b088      	sub	sp, #32
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	4ba6      	ldr	r3, [pc, #664]	; (8002fd8 <UART_SetConfig+0x2c4>)
 8002d40:	4013      	ands	r3, r2
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	6812      	ldr	r2, [r2, #0]
 8002d46:	6979      	ldr	r1, [r7, #20]
 8002d48:	430b      	orrs	r3, r1
 8002d4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
 8002d6c:	697a      	ldr	r2, [r7, #20]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	697a      	ldr	r2, [r7, #20]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a94      	ldr	r2, [pc, #592]	; (8002fdc <UART_SetConfig+0x2c8>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d120      	bne.n	8002dd2 <UART_SetConfig+0xbe>
 8002d90:	4b93      	ldr	r3, [pc, #588]	; (8002fe0 <UART_SetConfig+0x2cc>)
 8002d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d96:	f003 0303 	and.w	r3, r3, #3
 8002d9a:	2b03      	cmp	r3, #3
 8002d9c:	d816      	bhi.n	8002dcc <UART_SetConfig+0xb8>
 8002d9e:	a201      	add	r2, pc, #4	; (adr r2, 8002da4 <UART_SetConfig+0x90>)
 8002da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da4:	08002db5 	.word	0x08002db5
 8002da8:	08002dc1 	.word	0x08002dc1
 8002dac:	08002dbb 	.word	0x08002dbb
 8002db0:	08002dc7 	.word	0x08002dc7
 8002db4:	2301      	movs	r3, #1
 8002db6:	77fb      	strb	r3, [r7, #31]
 8002db8:	e150      	b.n	800305c <UART_SetConfig+0x348>
 8002dba:	2302      	movs	r3, #2
 8002dbc:	77fb      	strb	r3, [r7, #31]
 8002dbe:	e14d      	b.n	800305c <UART_SetConfig+0x348>
 8002dc0:	2304      	movs	r3, #4
 8002dc2:	77fb      	strb	r3, [r7, #31]
 8002dc4:	e14a      	b.n	800305c <UART_SetConfig+0x348>
 8002dc6:	2308      	movs	r3, #8
 8002dc8:	77fb      	strb	r3, [r7, #31]
 8002dca:	e147      	b.n	800305c <UART_SetConfig+0x348>
 8002dcc:	2310      	movs	r3, #16
 8002dce:	77fb      	strb	r3, [r7, #31]
 8002dd0:	e144      	b.n	800305c <UART_SetConfig+0x348>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a83      	ldr	r2, [pc, #524]	; (8002fe4 <UART_SetConfig+0x2d0>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d132      	bne.n	8002e42 <UART_SetConfig+0x12e>
 8002ddc:	4b80      	ldr	r3, [pc, #512]	; (8002fe0 <UART_SetConfig+0x2cc>)
 8002dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de2:	f003 030c 	and.w	r3, r3, #12
 8002de6:	2b0c      	cmp	r3, #12
 8002de8:	d828      	bhi.n	8002e3c <UART_SetConfig+0x128>
 8002dea:	a201      	add	r2, pc, #4	; (adr r2, 8002df0 <UART_SetConfig+0xdc>)
 8002dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df0:	08002e25 	.word	0x08002e25
 8002df4:	08002e3d 	.word	0x08002e3d
 8002df8:	08002e3d 	.word	0x08002e3d
 8002dfc:	08002e3d 	.word	0x08002e3d
 8002e00:	08002e31 	.word	0x08002e31
 8002e04:	08002e3d 	.word	0x08002e3d
 8002e08:	08002e3d 	.word	0x08002e3d
 8002e0c:	08002e3d 	.word	0x08002e3d
 8002e10:	08002e2b 	.word	0x08002e2b
 8002e14:	08002e3d 	.word	0x08002e3d
 8002e18:	08002e3d 	.word	0x08002e3d
 8002e1c:	08002e3d 	.word	0x08002e3d
 8002e20:	08002e37 	.word	0x08002e37
 8002e24:	2300      	movs	r3, #0
 8002e26:	77fb      	strb	r3, [r7, #31]
 8002e28:	e118      	b.n	800305c <UART_SetConfig+0x348>
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	77fb      	strb	r3, [r7, #31]
 8002e2e:	e115      	b.n	800305c <UART_SetConfig+0x348>
 8002e30:	2304      	movs	r3, #4
 8002e32:	77fb      	strb	r3, [r7, #31]
 8002e34:	e112      	b.n	800305c <UART_SetConfig+0x348>
 8002e36:	2308      	movs	r3, #8
 8002e38:	77fb      	strb	r3, [r7, #31]
 8002e3a:	e10f      	b.n	800305c <UART_SetConfig+0x348>
 8002e3c:	2310      	movs	r3, #16
 8002e3e:	77fb      	strb	r3, [r7, #31]
 8002e40:	e10c      	b.n	800305c <UART_SetConfig+0x348>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a68      	ldr	r2, [pc, #416]	; (8002fe8 <UART_SetConfig+0x2d4>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d120      	bne.n	8002e8e <UART_SetConfig+0x17a>
 8002e4c:	4b64      	ldr	r3, [pc, #400]	; (8002fe0 <UART_SetConfig+0x2cc>)
 8002e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e52:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002e56:	2b30      	cmp	r3, #48	; 0x30
 8002e58:	d013      	beq.n	8002e82 <UART_SetConfig+0x16e>
 8002e5a:	2b30      	cmp	r3, #48	; 0x30
 8002e5c:	d814      	bhi.n	8002e88 <UART_SetConfig+0x174>
 8002e5e:	2b20      	cmp	r3, #32
 8002e60:	d009      	beq.n	8002e76 <UART_SetConfig+0x162>
 8002e62:	2b20      	cmp	r3, #32
 8002e64:	d810      	bhi.n	8002e88 <UART_SetConfig+0x174>
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d002      	beq.n	8002e70 <UART_SetConfig+0x15c>
 8002e6a:	2b10      	cmp	r3, #16
 8002e6c:	d006      	beq.n	8002e7c <UART_SetConfig+0x168>
 8002e6e:	e00b      	b.n	8002e88 <UART_SetConfig+0x174>
 8002e70:	2300      	movs	r3, #0
 8002e72:	77fb      	strb	r3, [r7, #31]
 8002e74:	e0f2      	b.n	800305c <UART_SetConfig+0x348>
 8002e76:	2302      	movs	r3, #2
 8002e78:	77fb      	strb	r3, [r7, #31]
 8002e7a:	e0ef      	b.n	800305c <UART_SetConfig+0x348>
 8002e7c:	2304      	movs	r3, #4
 8002e7e:	77fb      	strb	r3, [r7, #31]
 8002e80:	e0ec      	b.n	800305c <UART_SetConfig+0x348>
 8002e82:	2308      	movs	r3, #8
 8002e84:	77fb      	strb	r3, [r7, #31]
 8002e86:	e0e9      	b.n	800305c <UART_SetConfig+0x348>
 8002e88:	2310      	movs	r3, #16
 8002e8a:	77fb      	strb	r3, [r7, #31]
 8002e8c:	e0e6      	b.n	800305c <UART_SetConfig+0x348>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a56      	ldr	r2, [pc, #344]	; (8002fec <UART_SetConfig+0x2d8>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d120      	bne.n	8002eda <UART_SetConfig+0x1c6>
 8002e98:	4b51      	ldr	r3, [pc, #324]	; (8002fe0 <UART_SetConfig+0x2cc>)
 8002e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002ea2:	2bc0      	cmp	r3, #192	; 0xc0
 8002ea4:	d013      	beq.n	8002ece <UART_SetConfig+0x1ba>
 8002ea6:	2bc0      	cmp	r3, #192	; 0xc0
 8002ea8:	d814      	bhi.n	8002ed4 <UART_SetConfig+0x1c0>
 8002eaa:	2b80      	cmp	r3, #128	; 0x80
 8002eac:	d009      	beq.n	8002ec2 <UART_SetConfig+0x1ae>
 8002eae:	2b80      	cmp	r3, #128	; 0x80
 8002eb0:	d810      	bhi.n	8002ed4 <UART_SetConfig+0x1c0>
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d002      	beq.n	8002ebc <UART_SetConfig+0x1a8>
 8002eb6:	2b40      	cmp	r3, #64	; 0x40
 8002eb8:	d006      	beq.n	8002ec8 <UART_SetConfig+0x1b4>
 8002eba:	e00b      	b.n	8002ed4 <UART_SetConfig+0x1c0>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	77fb      	strb	r3, [r7, #31]
 8002ec0:	e0cc      	b.n	800305c <UART_SetConfig+0x348>
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	77fb      	strb	r3, [r7, #31]
 8002ec6:	e0c9      	b.n	800305c <UART_SetConfig+0x348>
 8002ec8:	2304      	movs	r3, #4
 8002eca:	77fb      	strb	r3, [r7, #31]
 8002ecc:	e0c6      	b.n	800305c <UART_SetConfig+0x348>
 8002ece:	2308      	movs	r3, #8
 8002ed0:	77fb      	strb	r3, [r7, #31]
 8002ed2:	e0c3      	b.n	800305c <UART_SetConfig+0x348>
 8002ed4:	2310      	movs	r3, #16
 8002ed6:	77fb      	strb	r3, [r7, #31]
 8002ed8:	e0c0      	b.n	800305c <UART_SetConfig+0x348>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a44      	ldr	r2, [pc, #272]	; (8002ff0 <UART_SetConfig+0x2dc>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d125      	bne.n	8002f30 <UART_SetConfig+0x21c>
 8002ee4:	4b3e      	ldr	r3, [pc, #248]	; (8002fe0 <UART_SetConfig+0x2cc>)
 8002ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002eee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ef2:	d017      	beq.n	8002f24 <UART_SetConfig+0x210>
 8002ef4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ef8:	d817      	bhi.n	8002f2a <UART_SetConfig+0x216>
 8002efa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002efe:	d00b      	beq.n	8002f18 <UART_SetConfig+0x204>
 8002f00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f04:	d811      	bhi.n	8002f2a <UART_SetConfig+0x216>
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <UART_SetConfig+0x1fe>
 8002f0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f0e:	d006      	beq.n	8002f1e <UART_SetConfig+0x20a>
 8002f10:	e00b      	b.n	8002f2a <UART_SetConfig+0x216>
 8002f12:	2300      	movs	r3, #0
 8002f14:	77fb      	strb	r3, [r7, #31]
 8002f16:	e0a1      	b.n	800305c <UART_SetConfig+0x348>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	77fb      	strb	r3, [r7, #31]
 8002f1c:	e09e      	b.n	800305c <UART_SetConfig+0x348>
 8002f1e:	2304      	movs	r3, #4
 8002f20:	77fb      	strb	r3, [r7, #31]
 8002f22:	e09b      	b.n	800305c <UART_SetConfig+0x348>
 8002f24:	2308      	movs	r3, #8
 8002f26:	77fb      	strb	r3, [r7, #31]
 8002f28:	e098      	b.n	800305c <UART_SetConfig+0x348>
 8002f2a:	2310      	movs	r3, #16
 8002f2c:	77fb      	strb	r3, [r7, #31]
 8002f2e:	e095      	b.n	800305c <UART_SetConfig+0x348>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a2f      	ldr	r2, [pc, #188]	; (8002ff4 <UART_SetConfig+0x2e0>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d125      	bne.n	8002f86 <UART_SetConfig+0x272>
 8002f3a:	4b29      	ldr	r3, [pc, #164]	; (8002fe0 <UART_SetConfig+0x2cc>)
 8002f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f40:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002f44:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002f48:	d017      	beq.n	8002f7a <UART_SetConfig+0x266>
 8002f4a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002f4e:	d817      	bhi.n	8002f80 <UART_SetConfig+0x26c>
 8002f50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f54:	d00b      	beq.n	8002f6e <UART_SetConfig+0x25a>
 8002f56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f5a:	d811      	bhi.n	8002f80 <UART_SetConfig+0x26c>
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d003      	beq.n	8002f68 <UART_SetConfig+0x254>
 8002f60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f64:	d006      	beq.n	8002f74 <UART_SetConfig+0x260>
 8002f66:	e00b      	b.n	8002f80 <UART_SetConfig+0x26c>
 8002f68:	2301      	movs	r3, #1
 8002f6a:	77fb      	strb	r3, [r7, #31]
 8002f6c:	e076      	b.n	800305c <UART_SetConfig+0x348>
 8002f6e:	2302      	movs	r3, #2
 8002f70:	77fb      	strb	r3, [r7, #31]
 8002f72:	e073      	b.n	800305c <UART_SetConfig+0x348>
 8002f74:	2304      	movs	r3, #4
 8002f76:	77fb      	strb	r3, [r7, #31]
 8002f78:	e070      	b.n	800305c <UART_SetConfig+0x348>
 8002f7a:	2308      	movs	r3, #8
 8002f7c:	77fb      	strb	r3, [r7, #31]
 8002f7e:	e06d      	b.n	800305c <UART_SetConfig+0x348>
 8002f80:	2310      	movs	r3, #16
 8002f82:	77fb      	strb	r3, [r7, #31]
 8002f84:	e06a      	b.n	800305c <UART_SetConfig+0x348>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a1b      	ldr	r2, [pc, #108]	; (8002ff8 <UART_SetConfig+0x2e4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d138      	bne.n	8003002 <UART_SetConfig+0x2ee>
 8002f90:	4b13      	ldr	r3, [pc, #76]	; (8002fe0 <UART_SetConfig+0x2cc>)
 8002f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f96:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002f9a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002f9e:	d017      	beq.n	8002fd0 <UART_SetConfig+0x2bc>
 8002fa0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002fa4:	d82a      	bhi.n	8002ffc <UART_SetConfig+0x2e8>
 8002fa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002faa:	d00b      	beq.n	8002fc4 <UART_SetConfig+0x2b0>
 8002fac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fb0:	d824      	bhi.n	8002ffc <UART_SetConfig+0x2e8>
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d003      	beq.n	8002fbe <UART_SetConfig+0x2aa>
 8002fb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fba:	d006      	beq.n	8002fca <UART_SetConfig+0x2b6>
 8002fbc:	e01e      	b.n	8002ffc <UART_SetConfig+0x2e8>
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	77fb      	strb	r3, [r7, #31]
 8002fc2:	e04b      	b.n	800305c <UART_SetConfig+0x348>
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	77fb      	strb	r3, [r7, #31]
 8002fc8:	e048      	b.n	800305c <UART_SetConfig+0x348>
 8002fca:	2304      	movs	r3, #4
 8002fcc:	77fb      	strb	r3, [r7, #31]
 8002fce:	e045      	b.n	800305c <UART_SetConfig+0x348>
 8002fd0:	2308      	movs	r3, #8
 8002fd2:	77fb      	strb	r3, [r7, #31]
 8002fd4:	e042      	b.n	800305c <UART_SetConfig+0x348>
 8002fd6:	bf00      	nop
 8002fd8:	efff69f3 	.word	0xefff69f3
 8002fdc:	40011000 	.word	0x40011000
 8002fe0:	40023800 	.word	0x40023800
 8002fe4:	40004400 	.word	0x40004400
 8002fe8:	40004800 	.word	0x40004800
 8002fec:	40004c00 	.word	0x40004c00
 8002ff0:	40005000 	.word	0x40005000
 8002ff4:	40011400 	.word	0x40011400
 8002ff8:	40007800 	.word	0x40007800
 8002ffc:	2310      	movs	r3, #16
 8002ffe:	77fb      	strb	r3, [r7, #31]
 8003000:	e02c      	b.n	800305c <UART_SetConfig+0x348>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a72      	ldr	r2, [pc, #456]	; (80031d0 <UART_SetConfig+0x4bc>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d125      	bne.n	8003058 <UART_SetConfig+0x344>
 800300c:	4b71      	ldr	r3, [pc, #452]	; (80031d4 <UART_SetConfig+0x4c0>)
 800300e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003012:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003016:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800301a:	d017      	beq.n	800304c <UART_SetConfig+0x338>
 800301c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003020:	d817      	bhi.n	8003052 <UART_SetConfig+0x33e>
 8003022:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003026:	d00b      	beq.n	8003040 <UART_SetConfig+0x32c>
 8003028:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800302c:	d811      	bhi.n	8003052 <UART_SetConfig+0x33e>
 800302e:	2b00      	cmp	r3, #0
 8003030:	d003      	beq.n	800303a <UART_SetConfig+0x326>
 8003032:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003036:	d006      	beq.n	8003046 <UART_SetConfig+0x332>
 8003038:	e00b      	b.n	8003052 <UART_SetConfig+0x33e>
 800303a:	2300      	movs	r3, #0
 800303c:	77fb      	strb	r3, [r7, #31]
 800303e:	e00d      	b.n	800305c <UART_SetConfig+0x348>
 8003040:	2302      	movs	r3, #2
 8003042:	77fb      	strb	r3, [r7, #31]
 8003044:	e00a      	b.n	800305c <UART_SetConfig+0x348>
 8003046:	2304      	movs	r3, #4
 8003048:	77fb      	strb	r3, [r7, #31]
 800304a:	e007      	b.n	800305c <UART_SetConfig+0x348>
 800304c:	2308      	movs	r3, #8
 800304e:	77fb      	strb	r3, [r7, #31]
 8003050:	e004      	b.n	800305c <UART_SetConfig+0x348>
 8003052:	2310      	movs	r3, #16
 8003054:	77fb      	strb	r3, [r7, #31]
 8003056:	e001      	b.n	800305c <UART_SetConfig+0x348>
 8003058:	2310      	movs	r3, #16
 800305a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	69db      	ldr	r3, [r3, #28]
 8003060:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003064:	d15b      	bne.n	800311e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003066:	7ffb      	ldrb	r3, [r7, #31]
 8003068:	2b08      	cmp	r3, #8
 800306a:	d828      	bhi.n	80030be <UART_SetConfig+0x3aa>
 800306c:	a201      	add	r2, pc, #4	; (adr r2, 8003074 <UART_SetConfig+0x360>)
 800306e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003072:	bf00      	nop
 8003074:	08003099 	.word	0x08003099
 8003078:	080030a1 	.word	0x080030a1
 800307c:	080030a9 	.word	0x080030a9
 8003080:	080030bf 	.word	0x080030bf
 8003084:	080030af 	.word	0x080030af
 8003088:	080030bf 	.word	0x080030bf
 800308c:	080030bf 	.word	0x080030bf
 8003090:	080030bf 	.word	0x080030bf
 8003094:	080030b7 	.word	0x080030b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003098:	f7fe fe40 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
 800309c:	61b8      	str	r0, [r7, #24]
        break;
 800309e:	e013      	b.n	80030c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80030a0:	f7fe fe50 	bl	8001d44 <HAL_RCC_GetPCLK2Freq>
 80030a4:	61b8      	str	r0, [r7, #24]
        break;
 80030a6:	e00f      	b.n	80030c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030a8:	4b4b      	ldr	r3, [pc, #300]	; (80031d8 <UART_SetConfig+0x4c4>)
 80030aa:	61bb      	str	r3, [r7, #24]
        break;
 80030ac:	e00c      	b.n	80030c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030ae:	f7fe fd63 	bl	8001b78 <HAL_RCC_GetSysClockFreq>
 80030b2:	61b8      	str	r0, [r7, #24]
        break;
 80030b4:	e008      	b.n	80030c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030ba:	61bb      	str	r3, [r7, #24]
        break;
 80030bc:	e004      	b.n	80030c8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80030be:	2300      	movs	r3, #0
 80030c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	77bb      	strb	r3, [r7, #30]
        break;
 80030c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d074      	beq.n	80031b8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	005a      	lsls	r2, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	085b      	lsrs	r3, r3, #1
 80030d8:	441a      	add	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	2b0f      	cmp	r3, #15
 80030e8:	d916      	bls.n	8003118 <UART_SetConfig+0x404>
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030f0:	d212      	bcs.n	8003118 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	f023 030f 	bic.w	r3, r3, #15
 80030fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	085b      	lsrs	r3, r3, #1
 8003100:	b29b      	uxth	r3, r3
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	b29a      	uxth	r2, r3
 8003108:	89fb      	ldrh	r3, [r7, #14]
 800310a:	4313      	orrs	r3, r2
 800310c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	89fa      	ldrh	r2, [r7, #14]
 8003114:	60da      	str	r2, [r3, #12]
 8003116:	e04f      	b.n	80031b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	77bb      	strb	r3, [r7, #30]
 800311c:	e04c      	b.n	80031b8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800311e:	7ffb      	ldrb	r3, [r7, #31]
 8003120:	2b08      	cmp	r3, #8
 8003122:	d828      	bhi.n	8003176 <UART_SetConfig+0x462>
 8003124:	a201      	add	r2, pc, #4	; (adr r2, 800312c <UART_SetConfig+0x418>)
 8003126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800312a:	bf00      	nop
 800312c:	08003151 	.word	0x08003151
 8003130:	08003159 	.word	0x08003159
 8003134:	08003161 	.word	0x08003161
 8003138:	08003177 	.word	0x08003177
 800313c:	08003167 	.word	0x08003167
 8003140:	08003177 	.word	0x08003177
 8003144:	08003177 	.word	0x08003177
 8003148:	08003177 	.word	0x08003177
 800314c:	0800316f 	.word	0x0800316f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003150:	f7fe fde4 	bl	8001d1c <HAL_RCC_GetPCLK1Freq>
 8003154:	61b8      	str	r0, [r7, #24]
        break;
 8003156:	e013      	b.n	8003180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003158:	f7fe fdf4 	bl	8001d44 <HAL_RCC_GetPCLK2Freq>
 800315c:	61b8      	str	r0, [r7, #24]
        break;
 800315e:	e00f      	b.n	8003180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003160:	4b1d      	ldr	r3, [pc, #116]	; (80031d8 <UART_SetConfig+0x4c4>)
 8003162:	61bb      	str	r3, [r7, #24]
        break;
 8003164:	e00c      	b.n	8003180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003166:	f7fe fd07 	bl	8001b78 <HAL_RCC_GetSysClockFreq>
 800316a:	61b8      	str	r0, [r7, #24]
        break;
 800316c:	e008      	b.n	8003180 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800316e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003172:	61bb      	str	r3, [r7, #24]
        break;
 8003174:	e004      	b.n	8003180 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003176:	2300      	movs	r3, #0
 8003178:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	77bb      	strb	r3, [r7, #30]
        break;
 800317e:	bf00      	nop
    }

    if (pclk != 0U)
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d018      	beq.n	80031b8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	085a      	lsrs	r2, r3, #1
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	441a      	add	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	fbb2 f3f3 	udiv	r3, r2, r3
 8003198:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	2b0f      	cmp	r3, #15
 800319e:	d909      	bls.n	80031b4 <UART_SetConfig+0x4a0>
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a6:	d205      	bcs.n	80031b4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	60da      	str	r2, [r3, #12]
 80031b2:	e001      	b.n	80031b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80031c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3720      	adds	r7, #32
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	40007c00 	.word	0x40007c00
 80031d4:	40023800 	.word	0x40023800
 80031d8:	00f42400 	.word	0x00f42400

080031dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00a      	beq.n	8003206 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00a      	beq.n	8003228 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00a      	beq.n	800324a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	430a      	orrs	r2, r1
 8003248:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324e:	f003 0308 	and.w	r3, r3, #8
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00a      	beq.n	800326c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003270:	f003 0310 	and.w	r3, r3, #16
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00a      	beq.n	800328e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003292:	f003 0320 	and.w	r3, r3, #32
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00a      	beq.n	80032b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d01a      	beq.n	80032f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032da:	d10a      	bne.n	80032f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00a      	beq.n	8003314 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	605a      	str	r2, [r3, #4]
  }
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b086      	sub	sp, #24
 8003324:	af02      	add	r7, sp, #8
 8003326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003330:	f7fd fd8e 	bl	8000e50 <HAL_GetTick>
 8003334:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0308 	and.w	r3, r3, #8
 8003340:	2b08      	cmp	r3, #8
 8003342:	d10e      	bne.n	8003362 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003344:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f81b 	bl	800338e <UART_WaitOnFlagUntilTimeout>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e011      	b.n	8003386 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2220      	movs	r2, #32
 8003366:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2220      	movs	r2, #32
 800336c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3710      	adds	r7, #16
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}

0800338e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	b09c      	sub	sp, #112	; 0x70
 8003392:	af00      	add	r7, sp, #0
 8003394:	60f8      	str	r0, [r7, #12]
 8003396:	60b9      	str	r1, [r7, #8]
 8003398:	603b      	str	r3, [r7, #0]
 800339a:	4613      	mov	r3, r2
 800339c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800339e:	e0a7      	b.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033a6:	f000 80a3 	beq.w	80034f0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033aa:	f7fd fd51 	bl	8000e50 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d302      	bcc.n	80033c0 <UART_WaitOnFlagUntilTimeout+0x32>
 80033ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d13f      	bne.n	8003440 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033c8:	e853 3f00 	ldrex	r3, [r3]
 80033cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80033ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80033d4:	667b      	str	r3, [r7, #100]	; 0x64
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	461a      	mov	r2, r3
 80033dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80033de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80033e0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80033e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80033e6:	e841 2300 	strex	r3, r2, [r1]
 80033ea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80033ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1e6      	bne.n	80033c0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	3308      	adds	r3, #8
 80033f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033fc:	e853 3f00 	ldrex	r3, [r3]
 8003400:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003404:	f023 0301 	bic.w	r3, r3, #1
 8003408:	663b      	str	r3, [r7, #96]	; 0x60
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	3308      	adds	r3, #8
 8003410:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003412:	64ba      	str	r2, [r7, #72]	; 0x48
 8003414:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003416:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003418:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800341a:	e841 2300 	strex	r3, r2, [r1]
 800341e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003420:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1e5      	bne.n	80033f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2220      	movs	r2, #32
 800342a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2220      	movs	r2, #32
 8003430:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e068      	b.n	8003512 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0304 	and.w	r3, r3, #4
 800344a:	2b00      	cmp	r3, #0
 800344c:	d050      	beq.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	69db      	ldr	r3, [r3, #28]
 8003454:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003458:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800345c:	d148      	bne.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003466:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800346e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003470:	e853 3f00 	ldrex	r3, [r3]
 8003474:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003478:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800347c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	461a      	mov	r2, r3
 8003484:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003486:	637b      	str	r3, [r7, #52]	; 0x34
 8003488:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800348a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800348c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800348e:	e841 2300 	strex	r3, r2, [r1]
 8003492:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1e6      	bne.n	8003468 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	3308      	adds	r3, #8
 80034a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	e853 3f00 	ldrex	r3, [r3]
 80034a8:	613b      	str	r3, [r7, #16]
   return(result);
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	f023 0301 	bic.w	r3, r3, #1
 80034b0:	66bb      	str	r3, [r7, #104]	; 0x68
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	3308      	adds	r3, #8
 80034b8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80034ba:	623a      	str	r2, [r7, #32]
 80034bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034be:	69f9      	ldr	r1, [r7, #28]
 80034c0:	6a3a      	ldr	r2, [r7, #32]
 80034c2:	e841 2300 	strex	r3, r2, [r1]
 80034c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d1e5      	bne.n	800349a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2220      	movs	r2, #32
 80034d2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2220      	movs	r2, #32
 80034e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e010      	b.n	8003512 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	69da      	ldr	r2, [r3, #28]
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	4013      	ands	r3, r2
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	bf0c      	ite	eq
 8003500:	2301      	moveq	r3, #1
 8003502:	2300      	movne	r3, #0
 8003504:	b2db      	uxtb	r3, r3
 8003506:	461a      	mov	r2, r3
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	429a      	cmp	r2, r3
 800350c:	f43f af48 	beq.w	80033a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3770      	adds	r7, #112	; 0x70
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800351a:	b480      	push	{r7}
 800351c:	b085      	sub	sp, #20
 800351e:	af00      	add	r7, sp, #0
 8003520:	4603      	mov	r3, r0
 8003522:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003524:	2300      	movs	r3, #0
 8003526:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003528:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800352c:	2b84      	cmp	r3, #132	; 0x84
 800352e:	d005      	beq.n	800353c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003530:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	4413      	add	r3, r2
 8003538:	3303      	adds	r3, #3
 800353a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800353c:	68fb      	ldr	r3, [r7, #12]
}
 800353e:	4618      	mov	r0, r3
 8003540:	3714      	adds	r7, #20
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800354a:	b580      	push	{r7, lr}
 800354c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800354e:	f000 feb1 	bl	80042b4 <vTaskStartScheduler>
  
  return osOK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	bd80      	pop	{r7, pc}

08003558 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800355a:	b089      	sub	sp, #36	; 0x24
 800355c:	af04      	add	r7, sp, #16
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d020      	beq.n	80035ac <osThreadCreate+0x54>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d01c      	beq.n	80035ac <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685c      	ldr	r4, [r3, #4]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681d      	ldr	r5, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	691e      	ldr	r6, [r3, #16]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff ffc8 	bl	800351a <makeFreeRtosPriority>
 800358a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003594:	9202      	str	r2, [sp, #8]
 8003596:	9301      	str	r3, [sp, #4]
 8003598:	9100      	str	r1, [sp, #0]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	4632      	mov	r2, r6
 800359e:	4629      	mov	r1, r5
 80035a0:	4620      	mov	r0, r4
 80035a2:	f000 fcb5 	bl	8003f10 <xTaskCreateStatic>
 80035a6:	4603      	mov	r3, r0
 80035a8:	60fb      	str	r3, [r7, #12]
 80035aa:	e01c      	b.n	80035e6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685c      	ldr	r4, [r3, #4]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035b8:	b29e      	uxth	r6, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff ffaa 	bl	800351a <makeFreeRtosPriority>
 80035c6:	4602      	mov	r2, r0
 80035c8:	f107 030c 	add.w	r3, r7, #12
 80035cc:	9301      	str	r3, [sp, #4]
 80035ce:	9200      	str	r2, [sp, #0]
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	4632      	mov	r2, r6
 80035d4:	4629      	mov	r1, r5
 80035d6:	4620      	mov	r0, r4
 80035d8:	f000 fcfd 	bl	8003fd6 <xTaskCreate>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d001      	beq.n	80035e6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80035e2:	2300      	movs	r3, #0
 80035e4:	e000      	b.n	80035e8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80035e6:	68fb      	ldr	r3, [r7, #12]
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3714      	adds	r7, #20
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080035f0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <osDelay+0x16>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	e000      	b.n	8003608 <osDelay+0x18>
 8003606:	2301      	movs	r3, #1
 8003608:	4618      	mov	r0, r3
 800360a:	f000 fe1d 	bl	8004248 <vTaskDelay>
  
  return osOK;
 800360e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003610:	4618      	mov	r0, r3
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f103 0208 	add.w	r2, r3, #8
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003630:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f103 0208 	add.w	r2, r3, #8
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f103 0208 	add.w	r2, r3, #8
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr

08003672 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003672:	b480      	push	{r7}
 8003674:	b085      	sub	sp, #20
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
 800367a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	683a      	ldr	r2, [r7, #0]
 8003696:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	683a      	ldr	r2, [r7, #0]
 800369c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	1c5a      	adds	r2, r3, #1
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	601a      	str	r2, [r3, #0]
}
 80036ae:	bf00      	nop
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr

080036ba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80036ba:	b480      	push	{r7}
 80036bc:	b085      	sub	sp, #20
 80036be:	af00      	add	r7, sp, #0
 80036c0:	6078      	str	r0, [r7, #4]
 80036c2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036d0:	d103      	bne.n	80036da <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	e00c      	b.n	80036f4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	3308      	adds	r3, #8
 80036de:	60fb      	str	r3, [r7, #12]
 80036e0:	e002      	b.n	80036e8 <vListInsert+0x2e>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d2f6      	bcs.n	80036e2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	1c5a      	adds	r2, r3, #1
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	601a      	str	r2, [r3, #0]
}
 8003720:	bf00      	nop
 8003722:	3714      	adds	r7, #20
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	691b      	ldr	r3, [r3, #16]
 8003738:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6892      	ldr	r2, [r2, #8]
 8003742:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	6852      	ldr	r2, [r2, #4]
 800374c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	429a      	cmp	r2, r3
 8003756:	d103      	bne.n	8003760 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	1e5a      	subs	r2, r3, #1
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
}
 8003774:	4618      	mov	r0, r3
 8003776:	3714      	adds	r7, #20
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10c      	bne.n	80037ae <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003798:	b672      	cpsid	i
 800379a:	f383 8811 	msr	BASEPRI, r3
 800379e:	f3bf 8f6f 	isb	sy
 80037a2:	f3bf 8f4f 	dsb	sy
 80037a6:	b662      	cpsie	i
 80037a8:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80037aa:	bf00      	nop
 80037ac:	e7fe      	b.n	80037ac <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80037ae:	f001 fbad 	bl	8004f0c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ba:	68f9      	ldr	r1, [r7, #12]
 80037bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80037be:	fb01 f303 	mul.w	r3, r1, r3
 80037c2:	441a      	add	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037de:	3b01      	subs	r3, #1
 80037e0:	68f9      	ldr	r1, [r7, #12]
 80037e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80037e4:	fb01 f303 	mul.w	r3, r1, r3
 80037e8:	441a      	add	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	22ff      	movs	r2, #255	; 0xff
 80037f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	22ff      	movs	r2, #255	; 0xff
 80037fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d114      	bne.n	800382e <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d01a      	beq.n	8003842 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	3310      	adds	r3, #16
 8003810:	4618      	mov	r0, r3
 8003812:	f000 ff9d 	bl	8004750 <xTaskRemoveFromEventList>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d012      	beq.n	8003842 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800381c:	4b0c      	ldr	r3, [pc, #48]	; (8003850 <xQueueGenericReset+0xd0>)
 800381e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003822:	601a      	str	r2, [r3, #0]
 8003824:	f3bf 8f4f 	dsb	sy
 8003828:	f3bf 8f6f 	isb	sy
 800382c:	e009      	b.n	8003842 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	3310      	adds	r3, #16
 8003832:	4618      	mov	r0, r3
 8003834:	f7ff fef0 	bl	8003618 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	3324      	adds	r3, #36	; 0x24
 800383c:	4618      	mov	r0, r3
 800383e:	f7ff feeb 	bl	8003618 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003842:	f001 fb97 	bl	8004f74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003846:	2301      	movs	r3, #1
}
 8003848:	4618      	mov	r0, r3
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	e000ed04 	.word	0xe000ed04

08003854 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003854:	b580      	push	{r7, lr}
 8003856:	b08a      	sub	sp, #40	; 0x28
 8003858:	af02      	add	r7, sp, #8
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	4613      	mov	r3, r2
 8003860:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d10c      	bne.n	8003882 <xQueueGenericCreate+0x2e>
	__asm volatile
 8003868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800386c:	b672      	cpsid	i
 800386e:	f383 8811 	msr	BASEPRI, r3
 8003872:	f3bf 8f6f 	isb	sy
 8003876:	f3bf 8f4f 	dsb	sy
 800387a:	b662      	cpsie	i
 800387c:	613b      	str	r3, [r7, #16]
}
 800387e:	bf00      	nop
 8003880:	e7fe      	b.n	8003880 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d102      	bne.n	800388e <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003888:	2300      	movs	r3, #0
 800388a:	61fb      	str	r3, [r7, #28]
 800388c:	e004      	b.n	8003898 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	fb02 f303 	mul.w	r3, r2, r3
 8003896:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	3348      	adds	r3, #72	; 0x48
 800389c:	4618      	mov	r0, r3
 800389e:	f001 fc1d 	bl	80050dc <pvPortMalloc>
 80038a2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d011      	beq.n	80038ce <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	3348      	adds	r3, #72	; 0x48
 80038b2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80038bc:	79fa      	ldrb	r2, [r7, #7]
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	4613      	mov	r3, r2
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	68b9      	ldr	r1, [r7, #8]
 80038c8:	68f8      	ldr	r0, [r7, #12]
 80038ca:	f000 f805 	bl	80038d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80038ce:	69bb      	ldr	r3, [r7, #24]
	}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3720      	adds	r7, #32
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
 80038e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d103      	bne.n	80038f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	69ba      	ldr	r2, [r7, #24]
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	e002      	b.n	80038fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	68fa      	ldr	r2, [r7, #12]
 80038fe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003906:	2101      	movs	r1, #1
 8003908:	69b8      	ldr	r0, [r7, #24]
 800390a:	f7ff ff39 	bl	8003780 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800390e:	bf00      	nop
 8003910:	3710      	adds	r7, #16
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
	...

08003918 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b08e      	sub	sp, #56	; 0x38
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
 8003924:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003926:	2300      	movs	r3, #0
 8003928:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800392e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003930:	2b00      	cmp	r3, #0
 8003932:	d10c      	bne.n	800394e <xQueueGenericSend+0x36>
	__asm volatile
 8003934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003938:	b672      	cpsid	i
 800393a:	f383 8811 	msr	BASEPRI, r3
 800393e:	f3bf 8f6f 	isb	sy
 8003942:	f3bf 8f4f 	dsb	sy
 8003946:	b662      	cpsie	i
 8003948:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800394a:	bf00      	nop
 800394c:	e7fe      	b.n	800394c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d103      	bne.n	800395c <xQueueGenericSend+0x44>
 8003954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <xQueueGenericSend+0x48>
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <xQueueGenericSend+0x4a>
 8003960:	2300      	movs	r3, #0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10c      	bne.n	8003980 <xQueueGenericSend+0x68>
	__asm volatile
 8003966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800396a:	b672      	cpsid	i
 800396c:	f383 8811 	msr	BASEPRI, r3
 8003970:	f3bf 8f6f 	isb	sy
 8003974:	f3bf 8f4f 	dsb	sy
 8003978:	b662      	cpsie	i
 800397a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800397c:	bf00      	nop
 800397e:	e7fe      	b.n	800397e <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	2b02      	cmp	r3, #2
 8003984:	d103      	bne.n	800398e <xQueueGenericSend+0x76>
 8003986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800398a:	2b01      	cmp	r3, #1
 800398c:	d101      	bne.n	8003992 <xQueueGenericSend+0x7a>
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <xQueueGenericSend+0x7c>
 8003992:	2300      	movs	r3, #0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10c      	bne.n	80039b2 <xQueueGenericSend+0x9a>
	__asm volatile
 8003998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800399c:	b672      	cpsid	i
 800399e:	f383 8811 	msr	BASEPRI, r3
 80039a2:	f3bf 8f6f 	isb	sy
 80039a6:	f3bf 8f4f 	dsb	sy
 80039aa:	b662      	cpsie	i
 80039ac:	623b      	str	r3, [r7, #32]
}
 80039ae:	bf00      	nop
 80039b0:	e7fe      	b.n	80039b0 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80039b2:	f001 f891 	bl	8004ad8 <xTaskGetSchedulerState>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d102      	bne.n	80039c2 <xQueueGenericSend+0xaa>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <xQueueGenericSend+0xae>
 80039c2:	2301      	movs	r3, #1
 80039c4:	e000      	b.n	80039c8 <xQueueGenericSend+0xb0>
 80039c6:	2300      	movs	r3, #0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d10c      	bne.n	80039e6 <xQueueGenericSend+0xce>
	__asm volatile
 80039cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039d0:	b672      	cpsid	i
 80039d2:	f383 8811 	msr	BASEPRI, r3
 80039d6:	f3bf 8f6f 	isb	sy
 80039da:	f3bf 8f4f 	dsb	sy
 80039de:	b662      	cpsie	i
 80039e0:	61fb      	str	r3, [r7, #28]
}
 80039e2:	bf00      	nop
 80039e4:	e7fe      	b.n	80039e4 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80039e6:	f001 fa91 	bl	8004f0c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d302      	bcc.n	80039fc <xQueueGenericSend+0xe4>
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d129      	bne.n	8003a50 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80039fc:	683a      	ldr	r2, [r7, #0]
 80039fe:	68b9      	ldr	r1, [r7, #8]
 8003a00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a02:	f000 f975 	bl	8003cf0 <prvCopyDataToQueue>
 8003a06:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d010      	beq.n	8003a32 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a12:	3324      	adds	r3, #36	; 0x24
 8003a14:	4618      	mov	r0, r3
 8003a16:	f000 fe9b 	bl	8004750 <xTaskRemoveFromEventList>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d013      	beq.n	8003a48 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003a20:	4b3f      	ldr	r3, [pc, #252]	; (8003b20 <xQueueGenericSend+0x208>)
 8003a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	f3bf 8f4f 	dsb	sy
 8003a2c:	f3bf 8f6f 	isb	sy
 8003a30:	e00a      	b.n	8003a48 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d007      	beq.n	8003a48 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003a38:	4b39      	ldr	r3, [pc, #228]	; (8003b20 <xQueueGenericSend+0x208>)
 8003a3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	f3bf 8f4f 	dsb	sy
 8003a44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003a48:	f001 fa94 	bl	8004f74 <vPortExitCritical>
				return pdPASS;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e063      	b.n	8003b18 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d103      	bne.n	8003a5e <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a56:	f001 fa8d 	bl	8004f74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	e05c      	b.n	8003b18 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d106      	bne.n	8003a72 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a64:	f107 0314 	add.w	r3, r7, #20
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f000 fed5 	bl	8004818 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a72:	f001 fa7f 	bl	8004f74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a76:	f000 fc81 	bl	800437c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a7a:	f001 fa47 	bl	8004f0c <vPortEnterCritical>
 8003a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a84:	b25b      	sxtb	r3, r3
 8003a86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a8a:	d103      	bne.n	8003a94 <xQueueGenericSend+0x17c>
 8003a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a9a:	b25b      	sxtb	r3, r3
 8003a9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003aa0:	d103      	bne.n	8003aaa <xQueueGenericSend+0x192>
 8003aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003aaa:	f001 fa63 	bl	8004f74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003aae:	1d3a      	adds	r2, r7, #4
 8003ab0:	f107 0314 	add.w	r3, r7, #20
 8003ab4:	4611      	mov	r1, r2
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f000 fec4 	bl	8004844 <xTaskCheckForTimeOut>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d124      	bne.n	8003b0c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003ac2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ac4:	f000 fa0c 	bl	8003ee0 <prvIsQueueFull>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d018      	beq.n	8003b00 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad0:	3310      	adds	r3, #16
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	4611      	mov	r1, r2
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f000 fe14 	bl	8004704 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003adc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ade:	f000 f997 	bl	8003e10 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003ae2:	f000 fc59 	bl	8004398 <xTaskResumeAll>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f47f af7c 	bne.w	80039e6 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8003aee:	4b0c      	ldr	r3, [pc, #48]	; (8003b20 <xQueueGenericSend+0x208>)
 8003af0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003af4:	601a      	str	r2, [r3, #0]
 8003af6:	f3bf 8f4f 	dsb	sy
 8003afa:	f3bf 8f6f 	isb	sy
 8003afe:	e772      	b.n	80039e6 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003b00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003b02:	f000 f985 	bl	8003e10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003b06:	f000 fc47 	bl	8004398 <xTaskResumeAll>
 8003b0a:	e76c      	b.n	80039e6 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003b0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003b0e:	f000 f97f 	bl	8003e10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b12:	f000 fc41 	bl	8004398 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003b16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3738      	adds	r7, #56	; 0x38
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	e000ed04 	.word	0xe000ed04

08003b24 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b08c      	sub	sp, #48	; 0x30
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003b30:	2300      	movs	r3, #0
 8003b32:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10c      	bne.n	8003b58 <xQueueReceive+0x34>
	__asm volatile
 8003b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b42:	b672      	cpsid	i
 8003b44:	f383 8811 	msr	BASEPRI, r3
 8003b48:	f3bf 8f6f 	isb	sy
 8003b4c:	f3bf 8f4f 	dsb	sy
 8003b50:	b662      	cpsie	i
 8003b52:	623b      	str	r3, [r7, #32]
}
 8003b54:	bf00      	nop
 8003b56:	e7fe      	b.n	8003b56 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d103      	bne.n	8003b66 <xQueueReceive+0x42>
 8003b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <xQueueReceive+0x46>
 8003b66:	2301      	movs	r3, #1
 8003b68:	e000      	b.n	8003b6c <xQueueReceive+0x48>
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d10c      	bne.n	8003b8a <xQueueReceive+0x66>
	__asm volatile
 8003b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b74:	b672      	cpsid	i
 8003b76:	f383 8811 	msr	BASEPRI, r3
 8003b7a:	f3bf 8f6f 	isb	sy
 8003b7e:	f3bf 8f4f 	dsb	sy
 8003b82:	b662      	cpsie	i
 8003b84:	61fb      	str	r3, [r7, #28]
}
 8003b86:	bf00      	nop
 8003b88:	e7fe      	b.n	8003b88 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b8a:	f000 ffa5 	bl	8004ad8 <xTaskGetSchedulerState>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d102      	bne.n	8003b9a <xQueueReceive+0x76>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <xQueueReceive+0x7a>
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e000      	b.n	8003ba0 <xQueueReceive+0x7c>
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d10c      	bne.n	8003bbe <xQueueReceive+0x9a>
	__asm volatile
 8003ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ba8:	b672      	cpsid	i
 8003baa:	f383 8811 	msr	BASEPRI, r3
 8003bae:	f3bf 8f6f 	isb	sy
 8003bb2:	f3bf 8f4f 	dsb	sy
 8003bb6:	b662      	cpsie	i
 8003bb8:	61bb      	str	r3, [r7, #24]
}
 8003bba:	bf00      	nop
 8003bbc:	e7fe      	b.n	8003bbc <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003bbe:	f001 f9a5 	bl	8004f0c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d01f      	beq.n	8003c0e <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003bce:	68b9      	ldr	r1, [r7, #8]
 8003bd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bd2:	f000 f8f7 	bl	8003dc4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd8:	1e5a      	subs	r2, r3, #1
 8003bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bdc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00f      	beq.n	8003c06 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be8:	3310      	adds	r3, #16
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fdb0 	bl	8004750 <xTaskRemoveFromEventList>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d007      	beq.n	8003c06 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003bf6:	4b3d      	ldr	r3, [pc, #244]	; (8003cec <xQueueReceive+0x1c8>)
 8003bf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bfc:	601a      	str	r2, [r3, #0]
 8003bfe:	f3bf 8f4f 	dsb	sy
 8003c02:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003c06:	f001 f9b5 	bl	8004f74 <vPortExitCritical>
				return pdPASS;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e069      	b.n	8003ce2 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d103      	bne.n	8003c1c <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003c14:	f001 f9ae 	bl	8004f74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	e062      	b.n	8003ce2 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d106      	bne.n	8003c30 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003c22:	f107 0310 	add.w	r3, r7, #16
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 fdf6 	bl	8004818 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003c30:	f001 f9a0 	bl	8004f74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003c34:	f000 fba2 	bl	800437c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003c38:	f001 f968 	bl	8004f0c <vPortEnterCritical>
 8003c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c3e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c42:	b25b      	sxtb	r3, r3
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c48:	d103      	bne.n	8003c52 <xQueueReceive+0x12e>
 8003c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c58:	b25b      	sxtb	r3, r3
 8003c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c5e:	d103      	bne.n	8003c68 <xQueueReceive+0x144>
 8003c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c68:	f001 f984 	bl	8004f74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c6c:	1d3a      	adds	r2, r7, #4
 8003c6e:	f107 0310 	add.w	r3, r7, #16
 8003c72:	4611      	mov	r1, r2
 8003c74:	4618      	mov	r0, r3
 8003c76:	f000 fde5 	bl	8004844 <xTaskCheckForTimeOut>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d123      	bne.n	8003cc8 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c82:	f000 f917 	bl	8003eb4 <prvIsQueueEmpty>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d017      	beq.n	8003cbc <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c8e:	3324      	adds	r3, #36	; 0x24
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	4611      	mov	r1, r2
 8003c94:	4618      	mov	r0, r3
 8003c96:	f000 fd35 	bl	8004704 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003c9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c9c:	f000 f8b8 	bl	8003e10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003ca0:	f000 fb7a 	bl	8004398 <xTaskResumeAll>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d189      	bne.n	8003bbe <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8003caa:	4b10      	ldr	r3, [pc, #64]	; (8003cec <xQueueReceive+0x1c8>)
 8003cac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cb0:	601a      	str	r2, [r3, #0]
 8003cb2:	f3bf 8f4f 	dsb	sy
 8003cb6:	f3bf 8f6f 	isb	sy
 8003cba:	e780      	b.n	8003bbe <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003cbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cbe:	f000 f8a7 	bl	8003e10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003cc2:	f000 fb69 	bl	8004398 <xTaskResumeAll>
 8003cc6:	e77a      	b.n	8003bbe <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003cc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cca:	f000 f8a1 	bl	8003e10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003cce:	f000 fb63 	bl	8004398 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003cd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cd4:	f000 f8ee 	bl	8003eb4 <prvIsQueueEmpty>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f43f af6f 	beq.w	8003bbe <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003ce0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3730      	adds	r7, #48	; 0x30
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	e000ed04 	.word	0xe000ed04

08003cf0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b086      	sub	sp, #24
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d04:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10d      	bne.n	8003d2a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d14d      	bne.n	8003db2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f000 fefa 	bl	8004b14 <xTaskPriorityDisinherit>
 8003d20:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	609a      	str	r2, [r3, #8]
 8003d28:	e043      	b.n	8003db2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d119      	bne.n	8003d64 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6858      	ldr	r0, [r3, #4]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d38:	461a      	mov	r2, r3
 8003d3a:	68b9      	ldr	r1, [r7, #8]
 8003d3c:	f001 fbdc 	bl	80054f8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d48:	441a      	add	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d32b      	bcc.n	8003db2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	605a      	str	r2, [r3, #4]
 8003d62:	e026      	b.n	8003db2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	68d8      	ldr	r0, [r3, #12]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	68b9      	ldr	r1, [r7, #8]
 8003d70:	f001 fbc2 	bl	80054f8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	68da      	ldr	r2, [r3, #12]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7c:	425b      	negs	r3, r3
 8003d7e:	441a      	add	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	68da      	ldr	r2, [r3, #12]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d207      	bcs.n	8003da0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d98:	425b      	negs	r3, r3
 8003d9a:	441a      	add	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d105      	bne.n	8003db2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d002      	beq.n	8003db2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1c5a      	adds	r2, r3, #1
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003dba:	697b      	ldr	r3, [r7, #20]
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3718      	adds	r7, #24
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d018      	beq.n	8003e08 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	68da      	ldr	r2, [r3, #12]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dde:	441a      	add	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68da      	ldr	r2, [r3, #12]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d303      	bcc.n	8003df8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	68d9      	ldr	r1, [r3, #12]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e00:	461a      	mov	r2, r3
 8003e02:	6838      	ldr	r0, [r7, #0]
 8003e04:	f001 fb78 	bl	80054f8 <memcpy>
	}
}
 8003e08:	bf00      	nop
 8003e0a:	3708      	adds	r7, #8
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003e18:	f001 f878 	bl	8004f0c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e22:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e24:	e011      	b.n	8003e4a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d012      	beq.n	8003e54 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	3324      	adds	r3, #36	; 0x24
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 fc8c 	bl	8004750 <xTaskRemoveFromEventList>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003e3e:	f000 fd67 	bl	8004910 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	dce9      	bgt.n	8003e26 <prvUnlockQueue+0x16>
 8003e52:	e000      	b.n	8003e56 <prvUnlockQueue+0x46>
					break;
 8003e54:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	22ff      	movs	r2, #255	; 0xff
 8003e5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003e5e:	f001 f889 	bl	8004f74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003e62:	f001 f853 	bl	8004f0c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e6c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e6e:	e011      	b.n	8003e94 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	691b      	ldr	r3, [r3, #16]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d012      	beq.n	8003e9e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3310      	adds	r3, #16
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f000 fc67 	bl	8004750 <xTaskRemoveFromEventList>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d001      	beq.n	8003e8c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003e88:	f000 fd42 	bl	8004910 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003e8c:	7bbb      	ldrb	r3, [r7, #14]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	dce9      	bgt.n	8003e70 <prvUnlockQueue+0x60>
 8003e9c:	e000      	b.n	8003ea0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003e9e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	22ff      	movs	r2, #255	; 0xff
 8003ea4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003ea8:	f001 f864 	bl	8004f74 <vPortExitCritical>
}
 8003eac:	bf00      	nop
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ebc:	f001 f826 	bl	8004f0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d102      	bne.n	8003ece <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	60fb      	str	r3, [r7, #12]
 8003ecc:	e001      	b.n	8003ed2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003ed2:	f001 f84f 	bl	8004f74 <vPortExitCritical>

	return xReturn;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ee8:	f001 f810 	bl	8004f0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d102      	bne.n	8003efe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	60fb      	str	r3, [r7, #12]
 8003efc:	e001      	b.n	8003f02 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003efe:	2300      	movs	r3, #0
 8003f00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f02:	f001 f837 	bl	8004f74 <vPortExitCritical>

	return xReturn;
 8003f06:	68fb      	ldr	r3, [r7, #12]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b08e      	sub	sp, #56	; 0x38
 8003f14:	af04      	add	r7, sp, #16
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	60b9      	str	r1, [r7, #8]
 8003f1a:	607a      	str	r2, [r7, #4]
 8003f1c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003f1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d10c      	bne.n	8003f3e <xTaskCreateStatic+0x2e>
	__asm volatile
 8003f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f28:	b672      	cpsid	i
 8003f2a:	f383 8811 	msr	BASEPRI, r3
 8003f2e:	f3bf 8f6f 	isb	sy
 8003f32:	f3bf 8f4f 	dsb	sy
 8003f36:	b662      	cpsie	i
 8003f38:	623b      	str	r3, [r7, #32]
}
 8003f3a:	bf00      	nop
 8003f3c:	e7fe      	b.n	8003f3c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8003f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d10c      	bne.n	8003f5e <xTaskCreateStatic+0x4e>
	__asm volatile
 8003f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f48:	b672      	cpsid	i
 8003f4a:	f383 8811 	msr	BASEPRI, r3
 8003f4e:	f3bf 8f6f 	isb	sy
 8003f52:	f3bf 8f4f 	dsb	sy
 8003f56:	b662      	cpsie	i
 8003f58:	61fb      	str	r3, [r7, #28]
}
 8003f5a:	bf00      	nop
 8003f5c:	e7fe      	b.n	8003f5c <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003f5e:	2354      	movs	r3, #84	; 0x54
 8003f60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	2b54      	cmp	r3, #84	; 0x54
 8003f66:	d00c      	beq.n	8003f82 <xTaskCreateStatic+0x72>
	__asm volatile
 8003f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6c:	b672      	cpsid	i
 8003f6e:	f383 8811 	msr	BASEPRI, r3
 8003f72:	f3bf 8f6f 	isb	sy
 8003f76:	f3bf 8f4f 	dsb	sy
 8003f7a:	b662      	cpsie	i
 8003f7c:	61bb      	str	r3, [r7, #24]
}
 8003f7e:	bf00      	nop
 8003f80:	e7fe      	b.n	8003f80 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003f82:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d01e      	beq.n	8003fc8 <xTaskCreateStatic+0xb8>
 8003f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d01b      	beq.n	8003fc8 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f92:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f98:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9c:	2202      	movs	r2, #2
 8003f9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	9303      	str	r3, [sp, #12]
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa8:	9302      	str	r3, [sp, #8]
 8003faa:	f107 0314 	add.w	r3, r7, #20
 8003fae:	9301      	str	r3, [sp, #4]
 8003fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	68b9      	ldr	r1, [r7, #8]
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	f000 f850 	bl	8004060 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003fc0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003fc2:	f000 f8d7 	bl	8004174 <prvAddNewTaskToReadyList>
 8003fc6:	e001      	b.n	8003fcc <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003fcc:	697b      	ldr	r3, [r7, #20]
	}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3728      	adds	r7, #40	; 0x28
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b08c      	sub	sp, #48	; 0x30
 8003fda:	af04      	add	r7, sp, #16
 8003fdc:	60f8      	str	r0, [r7, #12]
 8003fde:	60b9      	str	r1, [r7, #8]
 8003fe0:	603b      	str	r3, [r7, #0]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003fe6:	88fb      	ldrh	r3, [r7, #6]
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	4618      	mov	r0, r3
 8003fec:	f001 f876 	bl	80050dc <pvPortMalloc>
 8003ff0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00e      	beq.n	8004016 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003ff8:	2054      	movs	r0, #84	; 0x54
 8003ffa:	f001 f86f 	bl	80050dc <pvPortMalloc>
 8003ffe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	631a      	str	r2, [r3, #48]	; 0x30
 800400c:	e005      	b.n	800401a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800400e:	6978      	ldr	r0, [r7, #20]
 8004010:	f001 f92e 	bl	8005270 <vPortFree>
 8004014:	e001      	b.n	800401a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d017      	beq.n	8004050 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004028:	88fa      	ldrh	r2, [r7, #6]
 800402a:	2300      	movs	r3, #0
 800402c:	9303      	str	r3, [sp, #12]
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	9302      	str	r3, [sp, #8]
 8004032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004034:	9301      	str	r3, [sp, #4]
 8004036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	68b9      	ldr	r1, [r7, #8]
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 f80e 	bl	8004060 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004044:	69f8      	ldr	r0, [r7, #28]
 8004046:	f000 f895 	bl	8004174 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800404a:	2301      	movs	r3, #1
 800404c:	61bb      	str	r3, [r7, #24]
 800404e:	e002      	b.n	8004056 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004050:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004054:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004056:	69bb      	ldr	r3, [r7, #24]
	}
 8004058:	4618      	mov	r0, r3
 800405a:	3720      	adds	r7, #32
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b088      	sub	sp, #32
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	607a      	str	r2, [r7, #4]
 800406c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800406e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004070:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004072:	6879      	ldr	r1, [r7, #4]
 8004074:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8004078:	440b      	add	r3, r1
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	f023 0307 	bic.w	r3, r3, #7
 8004086:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	f003 0307 	and.w	r3, r3, #7
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00c      	beq.n	80040ac <prvInitialiseNewTask+0x4c>
	__asm volatile
 8004092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004096:	b672      	cpsid	i
 8004098:	f383 8811 	msr	BASEPRI, r3
 800409c:	f3bf 8f6f 	isb	sy
 80040a0:	f3bf 8f4f 	dsb	sy
 80040a4:	b662      	cpsie	i
 80040a6:	617b      	str	r3, [r7, #20]
}
 80040a8:	bf00      	nop
 80040aa:	e7fe      	b.n	80040aa <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d01f      	beq.n	80040f2 <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040b2:	2300      	movs	r3, #0
 80040b4:	61fb      	str	r3, [r7, #28]
 80040b6:	e012      	b.n	80040de <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80040b8:	68ba      	ldr	r2, [r7, #8]
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	4413      	add	r3, r2
 80040be:	7819      	ldrb	r1, [r3, #0]
 80040c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	4413      	add	r3, r2
 80040c6:	3334      	adds	r3, #52	; 0x34
 80040c8:	460a      	mov	r2, r1
 80040ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80040cc:	68ba      	ldr	r2, [r7, #8]
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	4413      	add	r3, r2
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d006      	beq.n	80040e6 <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	3301      	adds	r3, #1
 80040dc:	61fb      	str	r3, [r7, #28]
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	2b0f      	cmp	r3, #15
 80040e2:	d9e9      	bls.n	80040b8 <prvInitialiseNewTask+0x58>
 80040e4:	e000      	b.n	80040e8 <prvInitialiseNewTask+0x88>
			{
				break;
 80040e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80040e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040f0:	e003      	b.n	80040fa <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80040f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80040fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040fc:	2b06      	cmp	r3, #6
 80040fe:	d901      	bls.n	8004104 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004100:	2306      	movs	r3, #6
 8004102:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004106:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004108:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800410a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800410c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800410e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004112:	2200      	movs	r2, #0
 8004114:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004118:	3304      	adds	r3, #4
 800411a:	4618      	mov	r0, r3
 800411c:	f7ff fa9c 	bl	8003658 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004122:	3318      	adds	r3, #24
 8004124:	4618      	mov	r0, r3
 8004126:	f7ff fa97 	bl	8003658 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800412a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800412c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800412e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004132:	f1c3 0207 	rsb	r2, r3, #7
 8004136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004138:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800413a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800413c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800413e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004142:	2200      	movs	r2, #0
 8004144:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800414e:	683a      	ldr	r2, [r7, #0]
 8004150:	68f9      	ldr	r1, [r7, #12]
 8004152:	69b8      	ldr	r0, [r7, #24]
 8004154:	f000 fdce 	bl	8004cf4 <pxPortInitialiseStack>
 8004158:	4602      	mov	r2, r0
 800415a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800415c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800415e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004160:	2b00      	cmp	r3, #0
 8004162:	d002      	beq.n	800416a <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004166:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004168:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800416a:	bf00      	nop
 800416c:	3720      	adds	r7, #32
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
	...

08004174 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800417c:	f000 fec6 	bl	8004f0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004180:	4b2a      	ldr	r3, [pc, #168]	; (800422c <prvAddNewTaskToReadyList+0xb8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	3301      	adds	r3, #1
 8004186:	4a29      	ldr	r2, [pc, #164]	; (800422c <prvAddNewTaskToReadyList+0xb8>)
 8004188:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800418a:	4b29      	ldr	r3, [pc, #164]	; (8004230 <prvAddNewTaskToReadyList+0xbc>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d109      	bne.n	80041a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004192:	4a27      	ldr	r2, [pc, #156]	; (8004230 <prvAddNewTaskToReadyList+0xbc>)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004198:	4b24      	ldr	r3, [pc, #144]	; (800422c <prvAddNewTaskToReadyList+0xb8>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d110      	bne.n	80041c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80041a0:	f000 fbda 	bl	8004958 <prvInitialiseTaskLists>
 80041a4:	e00d      	b.n	80041c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80041a6:	4b23      	ldr	r3, [pc, #140]	; (8004234 <prvAddNewTaskToReadyList+0xc0>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d109      	bne.n	80041c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80041ae:	4b20      	ldr	r3, [pc, #128]	; (8004230 <prvAddNewTaskToReadyList+0xbc>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d802      	bhi.n	80041c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80041bc:	4a1c      	ldr	r2, [pc, #112]	; (8004230 <prvAddNewTaskToReadyList+0xbc>)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80041c2:	4b1d      	ldr	r3, [pc, #116]	; (8004238 <prvAddNewTaskToReadyList+0xc4>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	3301      	adds	r3, #1
 80041c8:	4a1b      	ldr	r2, [pc, #108]	; (8004238 <prvAddNewTaskToReadyList+0xc4>)
 80041ca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d0:	2201      	movs	r2, #1
 80041d2:	409a      	lsls	r2, r3
 80041d4:	4b19      	ldr	r3, [pc, #100]	; (800423c <prvAddNewTaskToReadyList+0xc8>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4313      	orrs	r3, r2
 80041da:	4a18      	ldr	r2, [pc, #96]	; (800423c <prvAddNewTaskToReadyList+0xc8>)
 80041dc:	6013      	str	r3, [r2, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041e2:	4613      	mov	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	4413      	add	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	4a15      	ldr	r2, [pc, #84]	; (8004240 <prvAddNewTaskToReadyList+0xcc>)
 80041ec:	441a      	add	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	3304      	adds	r3, #4
 80041f2:	4619      	mov	r1, r3
 80041f4:	4610      	mov	r0, r2
 80041f6:	f7ff fa3c 	bl	8003672 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80041fa:	f000 febb 	bl	8004f74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80041fe:	4b0d      	ldr	r3, [pc, #52]	; (8004234 <prvAddNewTaskToReadyList+0xc0>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d00e      	beq.n	8004224 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004206:	4b0a      	ldr	r3, [pc, #40]	; (8004230 <prvAddNewTaskToReadyList+0xbc>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004210:	429a      	cmp	r2, r3
 8004212:	d207      	bcs.n	8004224 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004214:	4b0b      	ldr	r3, [pc, #44]	; (8004244 <prvAddNewTaskToReadyList+0xd0>)
 8004216:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800421a:	601a      	str	r2, [r3, #0]
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004224:	bf00      	nop
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	200004d0 	.word	0x200004d0
 8004230:	200003d0 	.word	0x200003d0
 8004234:	200004dc 	.word	0x200004dc
 8004238:	200004ec 	.word	0x200004ec
 800423c:	200004d8 	.word	0x200004d8
 8004240:	200003d4 	.word	0x200003d4
 8004244:	e000ed04 	.word	0xe000ed04

08004248 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004250:	2300      	movs	r3, #0
 8004252:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d019      	beq.n	800428e <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800425a:	4b14      	ldr	r3, [pc, #80]	; (80042ac <vTaskDelay+0x64>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00c      	beq.n	800427c <vTaskDelay+0x34>
	__asm volatile
 8004262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004266:	b672      	cpsid	i
 8004268:	f383 8811 	msr	BASEPRI, r3
 800426c:	f3bf 8f6f 	isb	sy
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	b662      	cpsie	i
 8004276:	60bb      	str	r3, [r7, #8]
}
 8004278:	bf00      	nop
 800427a:	e7fe      	b.n	800427a <vTaskDelay+0x32>
			vTaskSuspendAll();
 800427c:	f000 f87e 	bl	800437c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004280:	2100      	movs	r1, #0
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 fcd0 	bl	8004c28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004288:	f000 f886 	bl	8004398 <xTaskResumeAll>
 800428c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d107      	bne.n	80042a4 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8004294:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <vTaskDelay+0x68>)
 8004296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	f3bf 8f4f 	dsb	sy
 80042a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80042a4:	bf00      	nop
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	200004f8 	.word	0x200004f8
 80042b0:	e000ed04 	.word	0xe000ed04

080042b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b08a      	sub	sp, #40	; 0x28
 80042b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80042ba:	2300      	movs	r3, #0
 80042bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80042be:	2300      	movs	r3, #0
 80042c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80042c2:	463a      	mov	r2, r7
 80042c4:	1d39      	adds	r1, r7, #4
 80042c6:	f107 0308 	add.w	r3, r7, #8
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fc f972 	bl	80005b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80042d0:	6839      	ldr	r1, [r7, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	68ba      	ldr	r2, [r7, #8]
 80042d6:	9202      	str	r2, [sp, #8]
 80042d8:	9301      	str	r3, [sp, #4]
 80042da:	2300      	movs	r3, #0
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	2300      	movs	r3, #0
 80042e0:	460a      	mov	r2, r1
 80042e2:	4920      	ldr	r1, [pc, #128]	; (8004364 <vTaskStartScheduler+0xb0>)
 80042e4:	4820      	ldr	r0, [pc, #128]	; (8004368 <vTaskStartScheduler+0xb4>)
 80042e6:	f7ff fe13 	bl	8003f10 <xTaskCreateStatic>
 80042ea:	4603      	mov	r3, r0
 80042ec:	4a1f      	ldr	r2, [pc, #124]	; (800436c <vTaskStartScheduler+0xb8>)
 80042ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80042f0:	4b1e      	ldr	r3, [pc, #120]	; (800436c <vTaskStartScheduler+0xb8>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d002      	beq.n	80042fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80042f8:	2301      	movs	r3, #1
 80042fa:	617b      	str	r3, [r7, #20]
 80042fc:	e001      	b.n	8004302 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80042fe:	2300      	movs	r3, #0
 8004300:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	2b01      	cmp	r3, #1
 8004306:	d118      	bne.n	800433a <vTaskStartScheduler+0x86>
	__asm volatile
 8004308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800430c:	b672      	cpsid	i
 800430e:	f383 8811 	msr	BASEPRI, r3
 8004312:	f3bf 8f6f 	isb	sy
 8004316:	f3bf 8f4f 	dsb	sy
 800431a:	b662      	cpsie	i
 800431c:	613b      	str	r3, [r7, #16]
}
 800431e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004320:	4b13      	ldr	r3, [pc, #76]	; (8004370 <vTaskStartScheduler+0xbc>)
 8004322:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004326:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004328:	4b12      	ldr	r3, [pc, #72]	; (8004374 <vTaskStartScheduler+0xc0>)
 800432a:	2201      	movs	r2, #1
 800432c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800432e:	4b12      	ldr	r3, [pc, #72]	; (8004378 <vTaskStartScheduler+0xc4>)
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004334:	f000 fd6c 	bl	8004e10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004338:	e010      	b.n	800435c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004340:	d10c      	bne.n	800435c <vTaskStartScheduler+0xa8>
	__asm volatile
 8004342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004346:	b672      	cpsid	i
 8004348:	f383 8811 	msr	BASEPRI, r3
 800434c:	f3bf 8f6f 	isb	sy
 8004350:	f3bf 8f4f 	dsb	sy
 8004354:	b662      	cpsie	i
 8004356:	60fb      	str	r3, [r7, #12]
}
 8004358:	bf00      	nop
 800435a:	e7fe      	b.n	800435a <vTaskStartScheduler+0xa6>
}
 800435c:	bf00      	nop
 800435e:	3718      	adds	r7, #24
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	0800661c 	.word	0x0800661c
 8004368:	08004929 	.word	0x08004929
 800436c:	200004f4 	.word	0x200004f4
 8004370:	200004f0 	.word	0x200004f0
 8004374:	200004dc 	.word	0x200004dc
 8004378:	200004d4 	.word	0x200004d4

0800437c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800437c:	b480      	push	{r7}
 800437e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004380:	4b04      	ldr	r3, [pc, #16]	; (8004394 <vTaskSuspendAll+0x18>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	3301      	adds	r3, #1
 8004386:	4a03      	ldr	r2, [pc, #12]	; (8004394 <vTaskSuspendAll+0x18>)
 8004388:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800438a:	bf00      	nop
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr
 8004394:	200004f8 	.word	0x200004f8

08004398 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800439e:	2300      	movs	r3, #0
 80043a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80043a2:	2300      	movs	r3, #0
 80043a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80043a6:	4b42      	ldr	r3, [pc, #264]	; (80044b0 <xTaskResumeAll+0x118>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10c      	bne.n	80043c8 <xTaskResumeAll+0x30>
	__asm volatile
 80043ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b2:	b672      	cpsid	i
 80043b4:	f383 8811 	msr	BASEPRI, r3
 80043b8:	f3bf 8f6f 	isb	sy
 80043bc:	f3bf 8f4f 	dsb	sy
 80043c0:	b662      	cpsie	i
 80043c2:	603b      	str	r3, [r7, #0]
}
 80043c4:	bf00      	nop
 80043c6:	e7fe      	b.n	80043c6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80043c8:	f000 fda0 	bl	8004f0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80043cc:	4b38      	ldr	r3, [pc, #224]	; (80044b0 <xTaskResumeAll+0x118>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	3b01      	subs	r3, #1
 80043d2:	4a37      	ldr	r2, [pc, #220]	; (80044b0 <xTaskResumeAll+0x118>)
 80043d4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043d6:	4b36      	ldr	r3, [pc, #216]	; (80044b0 <xTaskResumeAll+0x118>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d161      	bne.n	80044a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80043de:	4b35      	ldr	r3, [pc, #212]	; (80044b4 <xTaskResumeAll+0x11c>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d05d      	beq.n	80044a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80043e6:	e02e      	b.n	8004446 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043e8:	4b33      	ldr	r3, [pc, #204]	; (80044b8 <xTaskResumeAll+0x120>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	3318      	adds	r3, #24
 80043f4:	4618      	mov	r0, r3
 80043f6:	f7ff f999 	bl	800372c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	3304      	adds	r3, #4
 80043fe:	4618      	mov	r0, r3
 8004400:	f7ff f994 	bl	800372c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004408:	2201      	movs	r2, #1
 800440a:	409a      	lsls	r2, r3
 800440c:	4b2b      	ldr	r3, [pc, #172]	; (80044bc <xTaskResumeAll+0x124>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4313      	orrs	r3, r2
 8004412:	4a2a      	ldr	r2, [pc, #168]	; (80044bc <xTaskResumeAll+0x124>)
 8004414:	6013      	str	r3, [r2, #0]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800441a:	4613      	mov	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	4413      	add	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	4a27      	ldr	r2, [pc, #156]	; (80044c0 <xTaskResumeAll+0x128>)
 8004424:	441a      	add	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	3304      	adds	r3, #4
 800442a:	4619      	mov	r1, r3
 800442c:	4610      	mov	r0, r2
 800442e:	f7ff f920 	bl	8003672 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004436:	4b23      	ldr	r3, [pc, #140]	; (80044c4 <xTaskResumeAll+0x12c>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443c:	429a      	cmp	r2, r3
 800443e:	d302      	bcc.n	8004446 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004440:	4b21      	ldr	r3, [pc, #132]	; (80044c8 <xTaskResumeAll+0x130>)
 8004442:	2201      	movs	r2, #1
 8004444:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004446:	4b1c      	ldr	r3, [pc, #112]	; (80044b8 <xTaskResumeAll+0x120>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1cc      	bne.n	80043e8 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d001      	beq.n	8004458 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004454:	f000 fb20 	bl	8004a98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004458:	4b1c      	ldr	r3, [pc, #112]	; (80044cc <xTaskResumeAll+0x134>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d010      	beq.n	8004486 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004464:	f000 f836 	bl	80044d4 <xTaskIncrementTick>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d002      	beq.n	8004474 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800446e:	4b16      	ldr	r3, [pc, #88]	; (80044c8 <xTaskResumeAll+0x130>)
 8004470:	2201      	movs	r2, #1
 8004472:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	3b01      	subs	r3, #1
 8004478:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1f1      	bne.n	8004464 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8004480:	4b12      	ldr	r3, [pc, #72]	; (80044cc <xTaskResumeAll+0x134>)
 8004482:	2200      	movs	r2, #0
 8004484:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004486:	4b10      	ldr	r3, [pc, #64]	; (80044c8 <xTaskResumeAll+0x130>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d009      	beq.n	80044a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800448e:	2301      	movs	r3, #1
 8004490:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004492:	4b0f      	ldr	r3, [pc, #60]	; (80044d0 <xTaskResumeAll+0x138>)
 8004494:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	f3bf 8f4f 	dsb	sy
 800449e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80044a2:	f000 fd67 	bl	8004f74 <vPortExitCritical>

	return xAlreadyYielded;
 80044a6:	68bb      	ldr	r3, [r7, #8]
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3710      	adds	r7, #16
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	200004f8 	.word	0x200004f8
 80044b4:	200004d0 	.word	0x200004d0
 80044b8:	20000490 	.word	0x20000490
 80044bc:	200004d8 	.word	0x200004d8
 80044c0:	200003d4 	.word	0x200003d4
 80044c4:	200003d0 	.word	0x200003d0
 80044c8:	200004e4 	.word	0x200004e4
 80044cc:	200004e0 	.word	0x200004e0
 80044d0:	e000ed04 	.word	0xe000ed04

080044d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80044da:	2300      	movs	r3, #0
 80044dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044de:	4b4f      	ldr	r3, [pc, #316]	; (800461c <xTaskIncrementTick+0x148>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f040 808a 	bne.w	80045fc <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80044e8:	4b4d      	ldr	r3, [pc, #308]	; (8004620 <xTaskIncrementTick+0x14c>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	3301      	adds	r3, #1
 80044ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80044f0:	4a4b      	ldr	r2, [pc, #300]	; (8004620 <xTaskIncrementTick+0x14c>)
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d122      	bne.n	8004542 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 80044fc:	4b49      	ldr	r3, [pc, #292]	; (8004624 <xTaskIncrementTick+0x150>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00c      	beq.n	8004520 <xTaskIncrementTick+0x4c>
	__asm volatile
 8004506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800450a:	b672      	cpsid	i
 800450c:	f383 8811 	msr	BASEPRI, r3
 8004510:	f3bf 8f6f 	isb	sy
 8004514:	f3bf 8f4f 	dsb	sy
 8004518:	b662      	cpsie	i
 800451a:	603b      	str	r3, [r7, #0]
}
 800451c:	bf00      	nop
 800451e:	e7fe      	b.n	800451e <xTaskIncrementTick+0x4a>
 8004520:	4b40      	ldr	r3, [pc, #256]	; (8004624 <xTaskIncrementTick+0x150>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	60fb      	str	r3, [r7, #12]
 8004526:	4b40      	ldr	r3, [pc, #256]	; (8004628 <xTaskIncrementTick+0x154>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a3e      	ldr	r2, [pc, #248]	; (8004624 <xTaskIncrementTick+0x150>)
 800452c:	6013      	str	r3, [r2, #0]
 800452e:	4a3e      	ldr	r2, [pc, #248]	; (8004628 <xTaskIncrementTick+0x154>)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	4b3d      	ldr	r3, [pc, #244]	; (800462c <xTaskIncrementTick+0x158>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	3301      	adds	r3, #1
 800453a:	4a3c      	ldr	r2, [pc, #240]	; (800462c <xTaskIncrementTick+0x158>)
 800453c:	6013      	str	r3, [r2, #0]
 800453e:	f000 faab 	bl	8004a98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004542:	4b3b      	ldr	r3, [pc, #236]	; (8004630 <xTaskIncrementTick+0x15c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	429a      	cmp	r2, r3
 800454a:	d348      	bcc.n	80045de <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800454c:	4b35      	ldr	r3, [pc, #212]	; (8004624 <xTaskIncrementTick+0x150>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d104      	bne.n	8004560 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004556:	4b36      	ldr	r3, [pc, #216]	; (8004630 <xTaskIncrementTick+0x15c>)
 8004558:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800455c:	601a      	str	r2, [r3, #0]
					break;
 800455e:	e03e      	b.n	80045de <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004560:	4b30      	ldr	r3, [pc, #192]	; (8004624 <xTaskIncrementTick+0x150>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	429a      	cmp	r2, r3
 8004576:	d203      	bcs.n	8004580 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004578:	4a2d      	ldr	r2, [pc, #180]	; (8004630 <xTaskIncrementTick+0x15c>)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800457e:	e02e      	b.n	80045de <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	3304      	adds	r3, #4
 8004584:	4618      	mov	r0, r3
 8004586:	f7ff f8d1 	bl	800372c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800458e:	2b00      	cmp	r3, #0
 8004590:	d004      	beq.n	800459c <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	3318      	adds	r3, #24
 8004596:	4618      	mov	r0, r3
 8004598:	f7ff f8c8 	bl	800372c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a0:	2201      	movs	r2, #1
 80045a2:	409a      	lsls	r2, r3
 80045a4:	4b23      	ldr	r3, [pc, #140]	; (8004634 <xTaskIncrementTick+0x160>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	4a22      	ldr	r2, [pc, #136]	; (8004634 <xTaskIncrementTick+0x160>)
 80045ac:	6013      	str	r3, [r2, #0]
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045b2:	4613      	mov	r3, r2
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	4413      	add	r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	4a1f      	ldr	r2, [pc, #124]	; (8004638 <xTaskIncrementTick+0x164>)
 80045bc:	441a      	add	r2, r3
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	3304      	adds	r3, #4
 80045c2:	4619      	mov	r1, r3
 80045c4:	4610      	mov	r0, r2
 80045c6:	f7ff f854 	bl	8003672 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ce:	4b1b      	ldr	r3, [pc, #108]	; (800463c <xTaskIncrementTick+0x168>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d3b9      	bcc.n	800454c <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 80045d8:	2301      	movs	r3, #1
 80045da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045dc:	e7b6      	b.n	800454c <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80045de:	4b17      	ldr	r3, [pc, #92]	; (800463c <xTaskIncrementTick+0x168>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045e4:	4914      	ldr	r1, [pc, #80]	; (8004638 <xTaskIncrementTick+0x164>)
 80045e6:	4613      	mov	r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	4413      	add	r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	440b      	add	r3, r1
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d907      	bls.n	8004606 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 80045f6:	2301      	movs	r3, #1
 80045f8:	617b      	str	r3, [r7, #20]
 80045fa:	e004      	b.n	8004606 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80045fc:	4b10      	ldr	r3, [pc, #64]	; (8004640 <xTaskIncrementTick+0x16c>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	3301      	adds	r3, #1
 8004602:	4a0f      	ldr	r2, [pc, #60]	; (8004640 <xTaskIncrementTick+0x16c>)
 8004604:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004606:	4b0f      	ldr	r3, [pc, #60]	; (8004644 <xTaskIncrementTick+0x170>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800460e:	2301      	movs	r3, #1
 8004610:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004612:	697b      	ldr	r3, [r7, #20]
}
 8004614:	4618      	mov	r0, r3
 8004616:	3718      	adds	r7, #24
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	200004f8 	.word	0x200004f8
 8004620:	200004d4 	.word	0x200004d4
 8004624:	20000488 	.word	0x20000488
 8004628:	2000048c 	.word	0x2000048c
 800462c:	200004e8 	.word	0x200004e8
 8004630:	200004f0 	.word	0x200004f0
 8004634:	200004d8 	.word	0x200004d8
 8004638:	200003d4 	.word	0x200003d4
 800463c:	200003d0 	.word	0x200003d0
 8004640:	200004e0 	.word	0x200004e0
 8004644:	200004e4 	.word	0x200004e4

08004648 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004648:	b480      	push	{r7}
 800464a:	b087      	sub	sp, #28
 800464c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800464e:	4b28      	ldr	r3, [pc, #160]	; (80046f0 <vTaskSwitchContext+0xa8>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004656:	4b27      	ldr	r3, [pc, #156]	; (80046f4 <vTaskSwitchContext+0xac>)
 8004658:	2201      	movs	r2, #1
 800465a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800465c:	e041      	b.n	80046e2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800465e:	4b25      	ldr	r3, [pc, #148]	; (80046f4 <vTaskSwitchContext+0xac>)
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004664:	4b24      	ldr	r3, [pc, #144]	; (80046f8 <vTaskSwitchContext+0xb0>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	fab3 f383 	clz	r3, r3
 8004670:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004672:	7afb      	ldrb	r3, [r7, #11]
 8004674:	f1c3 031f 	rsb	r3, r3, #31
 8004678:	617b      	str	r3, [r7, #20]
 800467a:	4920      	ldr	r1, [pc, #128]	; (80046fc <vTaskSwitchContext+0xb4>)
 800467c:	697a      	ldr	r2, [r7, #20]
 800467e:	4613      	mov	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4413      	add	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d10c      	bne.n	80046a8 <vTaskSwitchContext+0x60>
	__asm volatile
 800468e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004692:	b672      	cpsid	i
 8004694:	f383 8811 	msr	BASEPRI, r3
 8004698:	f3bf 8f6f 	isb	sy
 800469c:	f3bf 8f4f 	dsb	sy
 80046a0:	b662      	cpsie	i
 80046a2:	607b      	str	r3, [r7, #4]
}
 80046a4:	bf00      	nop
 80046a6:	e7fe      	b.n	80046a6 <vTaskSwitchContext+0x5e>
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	4613      	mov	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4413      	add	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4a12      	ldr	r2, [pc, #72]	; (80046fc <vTaskSwitchContext+0xb4>)
 80046b4:	4413      	add	r3, r2
 80046b6:	613b      	str	r3, [r7, #16]
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	685a      	ldr	r2, [r3, #4]
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	605a      	str	r2, [r3, #4]
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	3308      	adds	r3, #8
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d104      	bne.n	80046d8 <vTaskSwitchContext+0x90>
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	685a      	ldr	r2, [r3, #4]
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	605a      	str	r2, [r3, #4]
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	4a08      	ldr	r2, [pc, #32]	; (8004700 <vTaskSwitchContext+0xb8>)
 80046e0:	6013      	str	r3, [r2, #0]
}
 80046e2:	bf00      	nop
 80046e4:	371c      	adds	r7, #28
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	200004f8 	.word	0x200004f8
 80046f4:	200004e4 	.word	0x200004e4
 80046f8:	200004d8 	.word	0x200004d8
 80046fc:	200003d4 	.word	0x200003d4
 8004700:	200003d0 	.word	0x200003d0

08004704 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d10c      	bne.n	800472e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8004714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004718:	b672      	cpsid	i
 800471a:	f383 8811 	msr	BASEPRI, r3
 800471e:	f3bf 8f6f 	isb	sy
 8004722:	f3bf 8f4f 	dsb	sy
 8004726:	b662      	cpsie	i
 8004728:	60fb      	str	r3, [r7, #12]
}
 800472a:	bf00      	nop
 800472c:	e7fe      	b.n	800472c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800472e:	4b07      	ldr	r3, [pc, #28]	; (800474c <vTaskPlaceOnEventList+0x48>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	3318      	adds	r3, #24
 8004734:	4619      	mov	r1, r3
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f7fe ffbf 	bl	80036ba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800473c:	2101      	movs	r1, #1
 800473e:	6838      	ldr	r0, [r7, #0]
 8004740:	f000 fa72 	bl	8004c28 <prvAddCurrentTaskToDelayedList>
}
 8004744:	bf00      	nop
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	200003d0 	.word	0x200003d0

08004750 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d10c      	bne.n	8004780 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8004766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476a:	b672      	cpsid	i
 800476c:	f383 8811 	msr	BASEPRI, r3
 8004770:	f3bf 8f6f 	isb	sy
 8004774:	f3bf 8f4f 	dsb	sy
 8004778:	b662      	cpsie	i
 800477a:	60fb      	str	r3, [r7, #12]
}
 800477c:	bf00      	nop
 800477e:	e7fe      	b.n	800477e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	3318      	adds	r3, #24
 8004784:	4618      	mov	r0, r3
 8004786:	f7fe ffd1 	bl	800372c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800478a:	4b1d      	ldr	r3, [pc, #116]	; (8004800 <xTaskRemoveFromEventList+0xb0>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d11c      	bne.n	80047cc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	3304      	adds	r3, #4
 8004796:	4618      	mov	r0, r3
 8004798:	f7fe ffc8 	bl	800372c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a0:	2201      	movs	r2, #1
 80047a2:	409a      	lsls	r2, r3
 80047a4:	4b17      	ldr	r3, [pc, #92]	; (8004804 <xTaskRemoveFromEventList+0xb4>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	4a16      	ldr	r2, [pc, #88]	; (8004804 <xTaskRemoveFromEventList+0xb4>)
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047b2:	4613      	mov	r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	4413      	add	r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	4a13      	ldr	r2, [pc, #76]	; (8004808 <xTaskRemoveFromEventList+0xb8>)
 80047bc:	441a      	add	r2, r3
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	3304      	adds	r3, #4
 80047c2:	4619      	mov	r1, r3
 80047c4:	4610      	mov	r0, r2
 80047c6:	f7fe ff54 	bl	8003672 <vListInsertEnd>
 80047ca:	e005      	b.n	80047d8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	3318      	adds	r3, #24
 80047d0:	4619      	mov	r1, r3
 80047d2:	480e      	ldr	r0, [pc, #56]	; (800480c <xTaskRemoveFromEventList+0xbc>)
 80047d4:	f7fe ff4d 	bl	8003672 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047dc:	4b0c      	ldr	r3, [pc, #48]	; (8004810 <xTaskRemoveFromEventList+0xc0>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d905      	bls.n	80047f2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80047e6:	2301      	movs	r3, #1
 80047e8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80047ea:	4b0a      	ldr	r3, [pc, #40]	; (8004814 <xTaskRemoveFromEventList+0xc4>)
 80047ec:	2201      	movs	r2, #1
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	e001      	b.n	80047f6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80047f2:	2300      	movs	r3, #0
 80047f4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80047f6:	697b      	ldr	r3, [r7, #20]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3718      	adds	r7, #24
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	200004f8 	.word	0x200004f8
 8004804:	200004d8 	.word	0x200004d8
 8004808:	200003d4 	.word	0x200003d4
 800480c:	20000490 	.word	0x20000490
 8004810:	200003d0 	.word	0x200003d0
 8004814:	200004e4 	.word	0x200004e4

08004818 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004820:	4b06      	ldr	r3, [pc, #24]	; (800483c <vTaskInternalSetTimeOutState+0x24>)
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004828:	4b05      	ldr	r3, [pc, #20]	; (8004840 <vTaskInternalSetTimeOutState+0x28>)
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	605a      	str	r2, [r3, #4]
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr
 800483c:	200004e8 	.word	0x200004e8
 8004840:	200004d4 	.word	0x200004d4

08004844 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b088      	sub	sp, #32
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d10c      	bne.n	800486e <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8004854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004858:	b672      	cpsid	i
 800485a:	f383 8811 	msr	BASEPRI, r3
 800485e:	f3bf 8f6f 	isb	sy
 8004862:	f3bf 8f4f 	dsb	sy
 8004866:	b662      	cpsie	i
 8004868:	613b      	str	r3, [r7, #16]
}
 800486a:	bf00      	nop
 800486c:	e7fe      	b.n	800486c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10c      	bne.n	800488e <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8004874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004878:	b672      	cpsid	i
 800487a:	f383 8811 	msr	BASEPRI, r3
 800487e:	f3bf 8f6f 	isb	sy
 8004882:	f3bf 8f4f 	dsb	sy
 8004886:	b662      	cpsie	i
 8004888:	60fb      	str	r3, [r7, #12]
}
 800488a:	bf00      	nop
 800488c:	e7fe      	b.n	800488c <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800488e:	f000 fb3d 	bl	8004f0c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004892:	4b1d      	ldr	r3, [pc, #116]	; (8004908 <xTaskCheckForTimeOut+0xc4>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048aa:	d102      	bne.n	80048b2 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80048ac:	2300      	movs	r3, #0
 80048ae:	61fb      	str	r3, [r7, #28]
 80048b0:	e023      	b.n	80048fa <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	4b15      	ldr	r3, [pc, #84]	; (800490c <xTaskCheckForTimeOut+0xc8>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d007      	beq.n	80048ce <xTaskCheckForTimeOut+0x8a>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	69ba      	ldr	r2, [r7, #24]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d302      	bcc.n	80048ce <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80048c8:	2301      	movs	r3, #1
 80048ca:	61fb      	str	r3, [r7, #28]
 80048cc:	e015      	b.n	80048fa <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d20b      	bcs.n	80048f0 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	1ad2      	subs	r2, r2, r3
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f7ff ff97 	bl	8004818 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80048ea:	2300      	movs	r3, #0
 80048ec:	61fb      	str	r3, [r7, #28]
 80048ee:	e004      	b.n	80048fa <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	2200      	movs	r2, #0
 80048f4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80048f6:	2301      	movs	r3, #1
 80048f8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80048fa:	f000 fb3b 	bl	8004f74 <vPortExitCritical>

	return xReturn;
 80048fe:	69fb      	ldr	r3, [r7, #28]
}
 8004900:	4618      	mov	r0, r3
 8004902:	3720      	adds	r7, #32
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	200004d4 	.word	0x200004d4
 800490c:	200004e8 	.word	0x200004e8

08004910 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004910:	b480      	push	{r7}
 8004912:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004914:	4b03      	ldr	r3, [pc, #12]	; (8004924 <vTaskMissedYield+0x14>)
 8004916:	2201      	movs	r2, #1
 8004918:	601a      	str	r2, [r3, #0]
}
 800491a:	bf00      	nop
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr
 8004924:	200004e4 	.word	0x200004e4

08004928 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004930:	f000 f852 	bl	80049d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004934:	4b06      	ldr	r3, [pc, #24]	; (8004950 <prvIdleTask+0x28>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2b01      	cmp	r3, #1
 800493a:	d9f9      	bls.n	8004930 <prvIdleTask+0x8>
			{
				taskYIELD();
 800493c:	4b05      	ldr	r3, [pc, #20]	; (8004954 <prvIdleTask+0x2c>)
 800493e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004942:	601a      	str	r2, [r3, #0]
 8004944:	f3bf 8f4f 	dsb	sy
 8004948:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800494c:	e7f0      	b.n	8004930 <prvIdleTask+0x8>
 800494e:	bf00      	nop
 8004950:	200003d4 	.word	0x200003d4
 8004954:	e000ed04 	.word	0xe000ed04

08004958 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800495e:	2300      	movs	r3, #0
 8004960:	607b      	str	r3, [r7, #4]
 8004962:	e00c      	b.n	800497e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	4613      	mov	r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	4413      	add	r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	4a12      	ldr	r2, [pc, #72]	; (80049b8 <prvInitialiseTaskLists+0x60>)
 8004970:	4413      	add	r3, r2
 8004972:	4618      	mov	r0, r3
 8004974:	f7fe fe50 	bl	8003618 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	3301      	adds	r3, #1
 800497c:	607b      	str	r3, [r7, #4]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2b06      	cmp	r3, #6
 8004982:	d9ef      	bls.n	8004964 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004984:	480d      	ldr	r0, [pc, #52]	; (80049bc <prvInitialiseTaskLists+0x64>)
 8004986:	f7fe fe47 	bl	8003618 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800498a:	480d      	ldr	r0, [pc, #52]	; (80049c0 <prvInitialiseTaskLists+0x68>)
 800498c:	f7fe fe44 	bl	8003618 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004990:	480c      	ldr	r0, [pc, #48]	; (80049c4 <prvInitialiseTaskLists+0x6c>)
 8004992:	f7fe fe41 	bl	8003618 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004996:	480c      	ldr	r0, [pc, #48]	; (80049c8 <prvInitialiseTaskLists+0x70>)
 8004998:	f7fe fe3e 	bl	8003618 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800499c:	480b      	ldr	r0, [pc, #44]	; (80049cc <prvInitialiseTaskLists+0x74>)
 800499e:	f7fe fe3b 	bl	8003618 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80049a2:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <prvInitialiseTaskLists+0x78>)
 80049a4:	4a05      	ldr	r2, [pc, #20]	; (80049bc <prvInitialiseTaskLists+0x64>)
 80049a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80049a8:	4b0a      	ldr	r3, [pc, #40]	; (80049d4 <prvInitialiseTaskLists+0x7c>)
 80049aa:	4a05      	ldr	r2, [pc, #20]	; (80049c0 <prvInitialiseTaskLists+0x68>)
 80049ac:	601a      	str	r2, [r3, #0]
}
 80049ae:	bf00      	nop
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	200003d4 	.word	0x200003d4
 80049bc:	20000460 	.word	0x20000460
 80049c0:	20000474 	.word	0x20000474
 80049c4:	20000490 	.word	0x20000490
 80049c8:	200004a4 	.word	0x200004a4
 80049cc:	200004bc 	.word	0x200004bc
 80049d0:	20000488 	.word	0x20000488
 80049d4:	2000048c 	.word	0x2000048c

080049d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80049de:	e019      	b.n	8004a14 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80049e0:	f000 fa94 	bl	8004f0c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049e4:	4b10      	ldr	r3, [pc, #64]	; (8004a28 <prvCheckTasksWaitingTermination+0x50>)
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3304      	adds	r3, #4
 80049f0:	4618      	mov	r0, r3
 80049f2:	f7fe fe9b 	bl	800372c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80049f6:	4b0d      	ldr	r3, [pc, #52]	; (8004a2c <prvCheckTasksWaitingTermination+0x54>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	3b01      	subs	r3, #1
 80049fc:	4a0b      	ldr	r2, [pc, #44]	; (8004a2c <prvCheckTasksWaitingTermination+0x54>)
 80049fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004a00:	4b0b      	ldr	r3, [pc, #44]	; (8004a30 <prvCheckTasksWaitingTermination+0x58>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3b01      	subs	r3, #1
 8004a06:	4a0a      	ldr	r2, [pc, #40]	; (8004a30 <prvCheckTasksWaitingTermination+0x58>)
 8004a08:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004a0a:	f000 fab3 	bl	8004f74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 f810 	bl	8004a34 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004a14:	4b06      	ldr	r3, [pc, #24]	; (8004a30 <prvCheckTasksWaitingTermination+0x58>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1e1      	bne.n	80049e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004a1c:	bf00      	nop
 8004a1e:	bf00      	nop
 8004a20:	3708      	adds	r7, #8
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	200004a4 	.word	0x200004a4
 8004a2c:	200004d0 	.word	0x200004d0
 8004a30:	200004b8 	.word	0x200004b8

08004a34 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d108      	bne.n	8004a58 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 fc10 	bl	8005270 <vPortFree>
				vPortFree( pxTCB );
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 fc0d 	bl	8005270 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004a56:	e01a      	b.n	8004a8e <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d103      	bne.n	8004a6a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 fc04 	bl	8005270 <vPortFree>
	}
 8004a68:	e011      	b.n	8004a8e <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d00c      	beq.n	8004a8e <prvDeleteTCB+0x5a>
	__asm volatile
 8004a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a78:	b672      	cpsid	i
 8004a7a:	f383 8811 	msr	BASEPRI, r3
 8004a7e:	f3bf 8f6f 	isb	sy
 8004a82:	f3bf 8f4f 	dsb	sy
 8004a86:	b662      	cpsie	i
 8004a88:	60fb      	str	r3, [r7, #12]
}
 8004a8a:	bf00      	nop
 8004a8c:	e7fe      	b.n	8004a8c <prvDeleteTCB+0x58>
	}
 8004a8e:	bf00      	nop
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
	...

08004a98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a9e:	4b0c      	ldr	r3, [pc, #48]	; (8004ad0 <prvResetNextTaskUnblockTime+0x38>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d104      	bne.n	8004ab2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004aa8:	4b0a      	ldr	r3, [pc, #40]	; (8004ad4 <prvResetNextTaskUnblockTime+0x3c>)
 8004aaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004aae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004ab0:	e008      	b.n	8004ac4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ab2:	4b07      	ldr	r3, [pc, #28]	; (8004ad0 <prvResetNextTaskUnblockTime+0x38>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	4a04      	ldr	r2, [pc, #16]	; (8004ad4 <prvResetNextTaskUnblockTime+0x3c>)
 8004ac2:	6013      	str	r3, [r2, #0]
}
 8004ac4:	bf00      	nop
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr
 8004ad0:	20000488 	.word	0x20000488
 8004ad4:	200004f0 	.word	0x200004f0

08004ad8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004ade:	4b0b      	ldr	r3, [pc, #44]	; (8004b0c <xTaskGetSchedulerState+0x34>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d102      	bne.n	8004aec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	607b      	str	r3, [r7, #4]
 8004aea:	e008      	b.n	8004afe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004aec:	4b08      	ldr	r3, [pc, #32]	; (8004b10 <xTaskGetSchedulerState+0x38>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d102      	bne.n	8004afa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004af4:	2302      	movs	r3, #2
 8004af6:	607b      	str	r3, [r7, #4]
 8004af8:	e001      	b.n	8004afe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004afa:	2300      	movs	r3, #0
 8004afc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004afe:	687b      	ldr	r3, [r7, #4]
	}
 8004b00:	4618      	mov	r0, r3
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	200004dc 	.word	0x200004dc
 8004b10:	200004f8 	.word	0x200004f8

08004b14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b086      	sub	sp, #24
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004b20:	2300      	movs	r3, #0
 8004b22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d072      	beq.n	8004c10 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004b2a:	4b3c      	ldr	r3, [pc, #240]	; (8004c1c <xTaskPriorityDisinherit+0x108>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d00c      	beq.n	8004b4e <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8004b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b38:	b672      	cpsid	i
 8004b3a:	f383 8811 	msr	BASEPRI, r3
 8004b3e:	f3bf 8f6f 	isb	sy
 8004b42:	f3bf 8f4f 	dsb	sy
 8004b46:	b662      	cpsie	i
 8004b48:	60fb      	str	r3, [r7, #12]
}
 8004b4a:	bf00      	nop
 8004b4c:	e7fe      	b.n	8004b4c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10c      	bne.n	8004b70 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8004b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5a:	b672      	cpsid	i
 8004b5c:	f383 8811 	msr	BASEPRI, r3
 8004b60:	f3bf 8f6f 	isb	sy
 8004b64:	f3bf 8f4f 	dsb	sy
 8004b68:	b662      	cpsie	i
 8004b6a:	60bb      	str	r3, [r7, #8]
}
 8004b6c:	bf00      	nop
 8004b6e:	e7fe      	b.n	8004b6e <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b74:	1e5a      	subs	r2, r3, #1
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d044      	beq.n	8004c10 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d140      	bne.n	8004c10 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	3304      	adds	r3, #4
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7fe fdca 	bl	800372c <uxListRemove>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d115      	bne.n	8004bca <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ba2:	491f      	ldr	r1, [pc, #124]	; (8004c20 <xTaskPriorityDisinherit+0x10c>)
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4413      	add	r3, r2
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	440b      	add	r3, r1
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d10a      	bne.n	8004bca <xTaskPriorityDisinherit+0xb6>
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb8:	2201      	movs	r2, #1
 8004bba:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbe:	43da      	mvns	r2, r3
 8004bc0:	4b18      	ldr	r3, [pc, #96]	; (8004c24 <xTaskPriorityDisinherit+0x110>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	4a17      	ldr	r2, [pc, #92]	; (8004c24 <xTaskPriorityDisinherit+0x110>)
 8004bc8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd6:	f1c3 0207 	rsb	r2, r3, #7
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be2:	2201      	movs	r2, #1
 8004be4:	409a      	lsls	r2, r3
 8004be6:	4b0f      	ldr	r3, [pc, #60]	; (8004c24 <xTaskPriorityDisinherit+0x110>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	4a0d      	ldr	r2, [pc, #52]	; (8004c24 <xTaskPriorityDisinherit+0x110>)
 8004bee:	6013      	str	r3, [r2, #0]
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4a08      	ldr	r2, [pc, #32]	; (8004c20 <xTaskPriorityDisinherit+0x10c>)
 8004bfe:	441a      	add	r2, r3
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	3304      	adds	r3, #4
 8004c04:	4619      	mov	r1, r3
 8004c06:	4610      	mov	r0, r2
 8004c08:	f7fe fd33 	bl	8003672 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004c10:	697b      	ldr	r3, [r7, #20]
	}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3718      	adds	r7, #24
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	200003d0 	.word	0x200003d0
 8004c20:	200003d4 	.word	0x200003d4
 8004c24:	200004d8 	.word	0x200004d8

08004c28 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004c32:	4b29      	ldr	r3, [pc, #164]	; (8004cd8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004c38:	4b28      	ldr	r3, [pc, #160]	; (8004cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	3304      	adds	r3, #4
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7fe fd74 	bl	800372c <uxListRemove>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d10b      	bne.n	8004c62 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004c4a:	4b24      	ldr	r3, [pc, #144]	; (8004cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c50:	2201      	movs	r2, #1
 8004c52:	fa02 f303 	lsl.w	r3, r2, r3
 8004c56:	43da      	mvns	r2, r3
 8004c58:	4b21      	ldr	r3, [pc, #132]	; (8004ce0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	4a20      	ldr	r2, [pc, #128]	; (8004ce0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004c60:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c68:	d10a      	bne.n	8004c80 <prvAddCurrentTaskToDelayedList+0x58>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d007      	beq.n	8004c80 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c70:	4b1a      	ldr	r3, [pc, #104]	; (8004cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	3304      	adds	r3, #4
 8004c76:	4619      	mov	r1, r3
 8004c78:	481a      	ldr	r0, [pc, #104]	; (8004ce4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004c7a:	f7fe fcfa 	bl	8003672 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004c7e:	e026      	b.n	8004cce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4413      	add	r3, r2
 8004c86:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004c88:	4b14      	ldr	r3, [pc, #80]	; (8004cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d209      	bcs.n	8004cac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c98:	4b13      	ldr	r3, [pc, #76]	; (8004ce8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	4b0f      	ldr	r3, [pc, #60]	; (8004cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	3304      	adds	r3, #4
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	4610      	mov	r0, r2
 8004ca6:	f7fe fd08 	bl	80036ba <vListInsert>
}
 8004caa:	e010      	b.n	8004cce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004cac:	4b0f      	ldr	r3, [pc, #60]	; (8004cec <prvAddCurrentTaskToDelayedList+0xc4>)
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	4b0a      	ldr	r3, [pc, #40]	; (8004cdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3304      	adds	r3, #4
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	4610      	mov	r0, r2
 8004cba:	f7fe fcfe 	bl	80036ba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004cbe:	4b0c      	ldr	r3, [pc, #48]	; (8004cf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d202      	bcs.n	8004cce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004cc8:	4a09      	ldr	r2, [pc, #36]	; (8004cf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	6013      	str	r3, [r2, #0]
}
 8004cce:	bf00      	nop
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	200004d4 	.word	0x200004d4
 8004cdc:	200003d0 	.word	0x200003d0
 8004ce0:	200004d8 	.word	0x200004d8
 8004ce4:	200004bc 	.word	0x200004bc
 8004ce8:	2000048c 	.word	0x2000048c
 8004cec:	20000488 	.word	0x20000488
 8004cf0:	200004f0 	.word	0x200004f0

08004cf4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	3b04      	subs	r3, #4
 8004d04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004d0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	3b04      	subs	r3, #4
 8004d12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	f023 0201 	bic.w	r2, r3, #1
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	3b04      	subs	r3, #4
 8004d22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d24:	4a0c      	ldr	r2, [pc, #48]	; (8004d58 <pxPortInitialiseStack+0x64>)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	3b14      	subs	r3, #20
 8004d2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	3b04      	subs	r3, #4
 8004d3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f06f 0202 	mvn.w	r2, #2
 8004d42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	3b20      	subs	r3, #32
 8004d48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3714      	adds	r7, #20
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr
 8004d58:	08004d5d 	.word	0x08004d5d

08004d5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004d62:	2300      	movs	r3, #0
 8004d64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004d66:	4b14      	ldr	r3, [pc, #80]	; (8004db8 <prvTaskExitError+0x5c>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d6e:	d00c      	beq.n	8004d8a <prvTaskExitError+0x2e>
	__asm volatile
 8004d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d74:	b672      	cpsid	i
 8004d76:	f383 8811 	msr	BASEPRI, r3
 8004d7a:	f3bf 8f6f 	isb	sy
 8004d7e:	f3bf 8f4f 	dsb	sy
 8004d82:	b662      	cpsie	i
 8004d84:	60fb      	str	r3, [r7, #12]
}
 8004d86:	bf00      	nop
 8004d88:	e7fe      	b.n	8004d88 <prvTaskExitError+0x2c>
	__asm volatile
 8004d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d8e:	b672      	cpsid	i
 8004d90:	f383 8811 	msr	BASEPRI, r3
 8004d94:	f3bf 8f6f 	isb	sy
 8004d98:	f3bf 8f4f 	dsb	sy
 8004d9c:	b662      	cpsie	i
 8004d9e:	60bb      	str	r3, [r7, #8]
}
 8004da0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004da2:	bf00      	nop
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d0fc      	beq.n	8004da4 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004daa:	bf00      	nop
 8004dac:	bf00      	nop
 8004dae:	3714      	adds	r7, #20
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr
 8004db8:	2000000c 	.word	0x2000000c
 8004dbc:	00000000 	.word	0x00000000

08004dc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004dc0:	4b07      	ldr	r3, [pc, #28]	; (8004de0 <pxCurrentTCBConst2>)
 8004dc2:	6819      	ldr	r1, [r3, #0]
 8004dc4:	6808      	ldr	r0, [r1, #0]
 8004dc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dca:	f380 8809 	msr	PSP, r0
 8004dce:	f3bf 8f6f 	isb	sy
 8004dd2:	f04f 0000 	mov.w	r0, #0
 8004dd6:	f380 8811 	msr	BASEPRI, r0
 8004dda:	4770      	bx	lr
 8004ddc:	f3af 8000 	nop.w

08004de0 <pxCurrentTCBConst2>:
 8004de0:	200003d0 	.word	0x200003d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004de4:	bf00      	nop
 8004de6:	bf00      	nop

08004de8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004de8:	4808      	ldr	r0, [pc, #32]	; (8004e0c <prvPortStartFirstTask+0x24>)
 8004dea:	6800      	ldr	r0, [r0, #0]
 8004dec:	6800      	ldr	r0, [r0, #0]
 8004dee:	f380 8808 	msr	MSP, r0
 8004df2:	f04f 0000 	mov.w	r0, #0
 8004df6:	f380 8814 	msr	CONTROL, r0
 8004dfa:	b662      	cpsie	i
 8004dfc:	b661      	cpsie	f
 8004dfe:	f3bf 8f4f 	dsb	sy
 8004e02:	f3bf 8f6f 	isb	sy
 8004e06:	df00      	svc	0
 8004e08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004e0a:	bf00      	nop
 8004e0c:	e000ed08 	.word	0xe000ed08

08004e10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004e16:	4b37      	ldr	r3, [pc, #220]	; (8004ef4 <xPortStartScheduler+0xe4>)
 8004e18:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	22ff      	movs	r2, #255	; 0xff
 8004e26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e30:	78fb      	ldrb	r3, [r7, #3]
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	4b2f      	ldr	r3, [pc, #188]	; (8004ef8 <xPortStartScheduler+0xe8>)
 8004e3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e3e:	4b2f      	ldr	r3, [pc, #188]	; (8004efc <xPortStartScheduler+0xec>)
 8004e40:	2207      	movs	r2, #7
 8004e42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e44:	e009      	b.n	8004e5a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004e46:	4b2d      	ldr	r3, [pc, #180]	; (8004efc <xPortStartScheduler+0xec>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	4a2b      	ldr	r2, [pc, #172]	; (8004efc <xPortStartScheduler+0xec>)
 8004e4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e50:	78fb      	ldrb	r3, [r7, #3]
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e5a:	78fb      	ldrb	r3, [r7, #3]
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e62:	2b80      	cmp	r3, #128	; 0x80
 8004e64:	d0ef      	beq.n	8004e46 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e66:	4b25      	ldr	r3, [pc, #148]	; (8004efc <xPortStartScheduler+0xec>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f1c3 0307 	rsb	r3, r3, #7
 8004e6e:	2b04      	cmp	r3, #4
 8004e70:	d00c      	beq.n	8004e8c <xPortStartScheduler+0x7c>
	__asm volatile
 8004e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e76:	b672      	cpsid	i
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	b662      	cpsie	i
 8004e86:	60bb      	str	r3, [r7, #8]
}
 8004e88:	bf00      	nop
 8004e8a:	e7fe      	b.n	8004e8a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e8c:	4b1b      	ldr	r3, [pc, #108]	; (8004efc <xPortStartScheduler+0xec>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	021b      	lsls	r3, r3, #8
 8004e92:	4a1a      	ldr	r2, [pc, #104]	; (8004efc <xPortStartScheduler+0xec>)
 8004e94:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e96:	4b19      	ldr	r3, [pc, #100]	; (8004efc <xPortStartScheduler+0xec>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e9e:	4a17      	ldr	r2, [pc, #92]	; (8004efc <xPortStartScheduler+0xec>)
 8004ea0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	b2da      	uxtb	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004eaa:	4b15      	ldr	r3, [pc, #84]	; (8004f00 <xPortStartScheduler+0xf0>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a14      	ldr	r2, [pc, #80]	; (8004f00 <xPortStartScheduler+0xf0>)
 8004eb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004eb4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004eb6:	4b12      	ldr	r3, [pc, #72]	; (8004f00 <xPortStartScheduler+0xf0>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a11      	ldr	r2, [pc, #68]	; (8004f00 <xPortStartScheduler+0xf0>)
 8004ebc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004ec0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ec2:	f000 f8dd 	bl	8005080 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ec6:	4b0f      	ldr	r3, [pc, #60]	; (8004f04 <xPortStartScheduler+0xf4>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004ecc:	f000 f8fc 	bl	80050c8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ed0:	4b0d      	ldr	r3, [pc, #52]	; (8004f08 <xPortStartScheduler+0xf8>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a0c      	ldr	r2, [pc, #48]	; (8004f08 <xPortStartScheduler+0xf8>)
 8004ed6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004eda:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004edc:	f7ff ff84 	bl	8004de8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ee0:	f7ff fbb2 	bl	8004648 <vTaskSwitchContext>
	prvTaskExitError();
 8004ee4:	f7ff ff3a 	bl	8004d5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	e000e400 	.word	0xe000e400
 8004ef8:	200004fc 	.word	0x200004fc
 8004efc:	20000500 	.word	0x20000500
 8004f00:	e000ed20 	.word	0xe000ed20
 8004f04:	2000000c 	.word	0x2000000c
 8004f08:	e000ef34 	.word	0xe000ef34

08004f0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
	__asm volatile
 8004f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f16:	b672      	cpsid	i
 8004f18:	f383 8811 	msr	BASEPRI, r3
 8004f1c:	f3bf 8f6f 	isb	sy
 8004f20:	f3bf 8f4f 	dsb	sy
 8004f24:	b662      	cpsie	i
 8004f26:	607b      	str	r3, [r7, #4]
}
 8004f28:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004f2a:	4b10      	ldr	r3, [pc, #64]	; (8004f6c <vPortEnterCritical+0x60>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	3301      	adds	r3, #1
 8004f30:	4a0e      	ldr	r2, [pc, #56]	; (8004f6c <vPortEnterCritical+0x60>)
 8004f32:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004f34:	4b0d      	ldr	r3, [pc, #52]	; (8004f6c <vPortEnterCritical+0x60>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d111      	bne.n	8004f60 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f3c:	4b0c      	ldr	r3, [pc, #48]	; (8004f70 <vPortEnterCritical+0x64>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00c      	beq.n	8004f60 <vPortEnterCritical+0x54>
	__asm volatile
 8004f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4a:	b672      	cpsid	i
 8004f4c:	f383 8811 	msr	BASEPRI, r3
 8004f50:	f3bf 8f6f 	isb	sy
 8004f54:	f3bf 8f4f 	dsb	sy
 8004f58:	b662      	cpsie	i
 8004f5a:	603b      	str	r3, [r7, #0]
}
 8004f5c:	bf00      	nop
 8004f5e:	e7fe      	b.n	8004f5e <vPortEnterCritical+0x52>
	}
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr
 8004f6c:	2000000c 	.word	0x2000000c
 8004f70:	e000ed04 	.word	0xe000ed04

08004f74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f7a:	4b13      	ldr	r3, [pc, #76]	; (8004fc8 <vPortExitCritical+0x54>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10c      	bne.n	8004f9c <vPortExitCritical+0x28>
	__asm volatile
 8004f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f86:	b672      	cpsid	i
 8004f88:	f383 8811 	msr	BASEPRI, r3
 8004f8c:	f3bf 8f6f 	isb	sy
 8004f90:	f3bf 8f4f 	dsb	sy
 8004f94:	b662      	cpsie	i
 8004f96:	607b      	str	r3, [r7, #4]
}
 8004f98:	bf00      	nop
 8004f9a:	e7fe      	b.n	8004f9a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8004f9c:	4b0a      	ldr	r3, [pc, #40]	; (8004fc8 <vPortExitCritical+0x54>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	4a09      	ldr	r2, [pc, #36]	; (8004fc8 <vPortExitCritical+0x54>)
 8004fa4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004fa6:	4b08      	ldr	r3, [pc, #32]	; (8004fc8 <vPortExitCritical+0x54>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d105      	bne.n	8004fba <vPortExitCritical+0x46>
 8004fae:	2300      	movs	r3, #0
 8004fb0:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004fb8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004fba:	bf00      	nop
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	2000000c 	.word	0x2000000c
 8004fcc:	00000000 	.word	0x00000000

08004fd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004fd0:	f3ef 8009 	mrs	r0, PSP
 8004fd4:	f3bf 8f6f 	isb	sy
 8004fd8:	4b15      	ldr	r3, [pc, #84]	; (8005030 <pxCurrentTCBConst>)
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	f01e 0f10 	tst.w	lr, #16
 8004fe0:	bf08      	it	eq
 8004fe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004fe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fea:	6010      	str	r0, [r2, #0]
 8004fec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004ff0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004ff4:	b672      	cpsid	i
 8004ff6:	f380 8811 	msr	BASEPRI, r0
 8004ffa:	f3bf 8f4f 	dsb	sy
 8004ffe:	f3bf 8f6f 	isb	sy
 8005002:	b662      	cpsie	i
 8005004:	f7ff fb20 	bl	8004648 <vTaskSwitchContext>
 8005008:	f04f 0000 	mov.w	r0, #0
 800500c:	f380 8811 	msr	BASEPRI, r0
 8005010:	bc09      	pop	{r0, r3}
 8005012:	6819      	ldr	r1, [r3, #0]
 8005014:	6808      	ldr	r0, [r1, #0]
 8005016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800501a:	f01e 0f10 	tst.w	lr, #16
 800501e:	bf08      	it	eq
 8005020:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005024:	f380 8809 	msr	PSP, r0
 8005028:	f3bf 8f6f 	isb	sy
 800502c:	4770      	bx	lr
 800502e:	bf00      	nop

08005030 <pxCurrentTCBConst>:
 8005030:	200003d0 	.word	0x200003d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop

08005038 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
	__asm volatile
 800503e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005042:	b672      	cpsid	i
 8005044:	f383 8811 	msr	BASEPRI, r3
 8005048:	f3bf 8f6f 	isb	sy
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	b662      	cpsie	i
 8005052:	607b      	str	r3, [r7, #4]
}
 8005054:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005056:	f7ff fa3d 	bl	80044d4 <xTaskIncrementTick>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d003      	beq.n	8005068 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005060:	4b06      	ldr	r3, [pc, #24]	; (800507c <SysTick_Handler+0x44>)
 8005062:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005066:	601a      	str	r2, [r3, #0]
 8005068:	2300      	movs	r3, #0
 800506a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	f383 8811 	msr	BASEPRI, r3
}
 8005072:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005074:	bf00      	nop
 8005076:	3708      	adds	r7, #8
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	e000ed04 	.word	0xe000ed04

08005080 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005084:	4b0b      	ldr	r3, [pc, #44]	; (80050b4 <vPortSetupTimerInterrupt+0x34>)
 8005086:	2200      	movs	r2, #0
 8005088:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800508a:	4b0b      	ldr	r3, [pc, #44]	; (80050b8 <vPortSetupTimerInterrupt+0x38>)
 800508c:	2200      	movs	r2, #0
 800508e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005090:	4b0a      	ldr	r3, [pc, #40]	; (80050bc <vPortSetupTimerInterrupt+0x3c>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a0a      	ldr	r2, [pc, #40]	; (80050c0 <vPortSetupTimerInterrupt+0x40>)
 8005096:	fba2 2303 	umull	r2, r3, r2, r3
 800509a:	099b      	lsrs	r3, r3, #6
 800509c:	4a09      	ldr	r2, [pc, #36]	; (80050c4 <vPortSetupTimerInterrupt+0x44>)
 800509e:	3b01      	subs	r3, #1
 80050a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80050a2:	4b04      	ldr	r3, [pc, #16]	; (80050b4 <vPortSetupTimerInterrupt+0x34>)
 80050a4:	2207      	movs	r2, #7
 80050a6:	601a      	str	r2, [r3, #0]
}
 80050a8:	bf00      	nop
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop
 80050b4:	e000e010 	.word	0xe000e010
 80050b8:	e000e018 	.word	0xe000e018
 80050bc:	20000000 	.word	0x20000000
 80050c0:	10624dd3 	.word	0x10624dd3
 80050c4:	e000e014 	.word	0xe000e014

080050c8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80050c8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80050d8 <vPortEnableVFP+0x10>
 80050cc:	6801      	ldr	r1, [r0, #0]
 80050ce:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80050d2:	6001      	str	r1, [r0, #0]
 80050d4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80050d6:	bf00      	nop
 80050d8:	e000ed88 	.word	0xe000ed88

080050dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b08a      	sub	sp, #40	; 0x28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80050e4:	2300      	movs	r3, #0
 80050e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80050e8:	f7ff f948 	bl	800437c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80050ec:	4b5b      	ldr	r3, [pc, #364]	; (800525c <pvPortMalloc+0x180>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d101      	bne.n	80050f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80050f4:	f000 f91a 	bl	800532c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80050f8:	4b59      	ldr	r3, [pc, #356]	; (8005260 <pvPortMalloc+0x184>)
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4013      	ands	r3, r2
 8005100:	2b00      	cmp	r3, #0
 8005102:	f040 8092 	bne.w	800522a <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d01f      	beq.n	800514c <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800510c:	2208      	movs	r2, #8
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4413      	add	r3, r2
 8005112:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f003 0307 	and.w	r3, r3, #7
 800511a:	2b00      	cmp	r3, #0
 800511c:	d016      	beq.n	800514c <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f023 0307 	bic.w	r3, r3, #7
 8005124:	3308      	adds	r3, #8
 8005126:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f003 0307 	and.w	r3, r3, #7
 800512e:	2b00      	cmp	r3, #0
 8005130:	d00c      	beq.n	800514c <pvPortMalloc+0x70>
	__asm volatile
 8005132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005136:	b672      	cpsid	i
 8005138:	f383 8811 	msr	BASEPRI, r3
 800513c:	f3bf 8f6f 	isb	sy
 8005140:	f3bf 8f4f 	dsb	sy
 8005144:	b662      	cpsie	i
 8005146:	617b      	str	r3, [r7, #20]
}
 8005148:	bf00      	nop
 800514a:	e7fe      	b.n	800514a <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d06b      	beq.n	800522a <pvPortMalloc+0x14e>
 8005152:	4b44      	ldr	r3, [pc, #272]	; (8005264 <pvPortMalloc+0x188>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	429a      	cmp	r2, r3
 800515a:	d866      	bhi.n	800522a <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800515c:	4b42      	ldr	r3, [pc, #264]	; (8005268 <pvPortMalloc+0x18c>)
 800515e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005160:	4b41      	ldr	r3, [pc, #260]	; (8005268 <pvPortMalloc+0x18c>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005166:	e004      	b.n	8005172 <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8005168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800516c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	429a      	cmp	r2, r3
 800517a:	d903      	bls.n	8005184 <pvPortMalloc+0xa8>
 800517c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1f1      	bne.n	8005168 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005184:	4b35      	ldr	r3, [pc, #212]	; (800525c <pvPortMalloc+0x180>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800518a:	429a      	cmp	r2, r3
 800518c:	d04d      	beq.n	800522a <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800518e:	6a3b      	ldr	r3, [r7, #32]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	2208      	movs	r2, #8
 8005194:	4413      	add	r3, r2
 8005196:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	6a3b      	ldr	r3, [r7, #32]
 800519e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80051a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a2:	685a      	ldr	r2, [r3, #4]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	1ad2      	subs	r2, r2, r3
 80051a8:	2308      	movs	r3, #8
 80051aa:	005b      	lsls	r3, r3, #1
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d921      	bls.n	80051f4 <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80051b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4413      	add	r3, r2
 80051b6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	f003 0307 	and.w	r3, r3, #7
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00c      	beq.n	80051dc <pvPortMalloc+0x100>
	__asm volatile
 80051c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c6:	b672      	cpsid	i
 80051c8:	f383 8811 	msr	BASEPRI, r3
 80051cc:	f3bf 8f6f 	isb	sy
 80051d0:	f3bf 8f4f 	dsb	sy
 80051d4:	b662      	cpsie	i
 80051d6:	613b      	str	r3, [r7, #16]
}
 80051d8:	bf00      	nop
 80051da:	e7fe      	b.n	80051da <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80051dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051de:	685a      	ldr	r2, [r3, #4]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	1ad2      	subs	r2, r2, r3
 80051e4:	69bb      	ldr	r3, [r7, #24]
 80051e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80051e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80051ee:	69b8      	ldr	r0, [r7, #24]
 80051f0:	f000 f8fe 	bl	80053f0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80051f4:	4b1b      	ldr	r3, [pc, #108]	; (8005264 <pvPortMalloc+0x188>)
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	4a19      	ldr	r2, [pc, #100]	; (8005264 <pvPortMalloc+0x188>)
 8005200:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005202:	4b18      	ldr	r3, [pc, #96]	; (8005264 <pvPortMalloc+0x188>)
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	4b19      	ldr	r3, [pc, #100]	; (800526c <pvPortMalloc+0x190>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	429a      	cmp	r2, r3
 800520c:	d203      	bcs.n	8005216 <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800520e:	4b15      	ldr	r3, [pc, #84]	; (8005264 <pvPortMalloc+0x188>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a16      	ldr	r2, [pc, #88]	; (800526c <pvPortMalloc+0x190>)
 8005214:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005218:	685a      	ldr	r2, [r3, #4]
 800521a:	4b11      	ldr	r3, [pc, #68]	; (8005260 <pvPortMalloc+0x184>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	431a      	orrs	r2, r3
 8005220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005222:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005226:	2200      	movs	r2, #0
 8005228:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800522a:	f7ff f8b5 	bl	8004398 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	f003 0307 	and.w	r3, r3, #7
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00c      	beq.n	8005252 <pvPortMalloc+0x176>
	__asm volatile
 8005238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523c:	b672      	cpsid	i
 800523e:	f383 8811 	msr	BASEPRI, r3
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	f3bf 8f4f 	dsb	sy
 800524a:	b662      	cpsie	i
 800524c:	60fb      	str	r3, [r7, #12]
}
 800524e:	bf00      	nop
 8005250:	e7fe      	b.n	8005250 <pvPortMalloc+0x174>
	return pvReturn;
 8005252:	69fb      	ldr	r3, [r7, #28]
}
 8005254:	4618      	mov	r0, r3
 8005256:	3728      	adds	r7, #40	; 0x28
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	2000410c 	.word	0x2000410c
 8005260:	20004118 	.word	0x20004118
 8005264:	20004110 	.word	0x20004110
 8005268:	20004104 	.word	0x20004104
 800526c:	20004114 	.word	0x20004114

08005270 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d04c      	beq.n	800531c <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005282:	2308      	movs	r3, #8
 8005284:	425b      	negs	r3, r3
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	4413      	add	r3, r2
 800528a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	4b23      	ldr	r3, [pc, #140]	; (8005324 <vPortFree+0xb4>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4013      	ands	r3, r2
 800529a:	2b00      	cmp	r3, #0
 800529c:	d10c      	bne.n	80052b8 <vPortFree+0x48>
	__asm volatile
 800529e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a2:	b672      	cpsid	i
 80052a4:	f383 8811 	msr	BASEPRI, r3
 80052a8:	f3bf 8f6f 	isb	sy
 80052ac:	f3bf 8f4f 	dsb	sy
 80052b0:	b662      	cpsie	i
 80052b2:	60fb      	str	r3, [r7, #12]
}
 80052b4:	bf00      	nop
 80052b6:	e7fe      	b.n	80052b6 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00c      	beq.n	80052da <vPortFree+0x6a>
	__asm volatile
 80052c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c4:	b672      	cpsid	i
 80052c6:	f383 8811 	msr	BASEPRI, r3
 80052ca:	f3bf 8f6f 	isb	sy
 80052ce:	f3bf 8f4f 	dsb	sy
 80052d2:	b662      	cpsie	i
 80052d4:	60bb      	str	r3, [r7, #8]
}
 80052d6:	bf00      	nop
 80052d8:	e7fe      	b.n	80052d8 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	685a      	ldr	r2, [r3, #4]
 80052de:	4b11      	ldr	r3, [pc, #68]	; (8005324 <vPortFree+0xb4>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4013      	ands	r3, r2
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d019      	beq.n	800531c <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d115      	bne.n	800531c <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	685a      	ldr	r2, [r3, #4]
 80052f4:	4b0b      	ldr	r3, [pc, #44]	; (8005324 <vPortFree+0xb4>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	43db      	mvns	r3, r3
 80052fa:	401a      	ands	r2, r3
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005300:	f7ff f83c 	bl	800437c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	4b07      	ldr	r3, [pc, #28]	; (8005328 <vPortFree+0xb8>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4413      	add	r3, r2
 800530e:	4a06      	ldr	r2, [pc, #24]	; (8005328 <vPortFree+0xb8>)
 8005310:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005312:	6938      	ldr	r0, [r7, #16]
 8005314:	f000 f86c 	bl	80053f0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005318:	f7ff f83e 	bl	8004398 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800531c:	bf00      	nop
 800531e:	3718      	adds	r7, #24
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	20004118 	.word	0x20004118
 8005328:	20004110 	.word	0x20004110

0800532c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800532c:	b480      	push	{r7}
 800532e:	b085      	sub	sp, #20
 8005330:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005332:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005336:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005338:	4b27      	ldr	r3, [pc, #156]	; (80053d8 <prvHeapInit+0xac>)
 800533a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f003 0307 	and.w	r3, r3, #7
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00c      	beq.n	8005360 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	3307      	adds	r3, #7
 800534a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f023 0307 	bic.w	r3, r3, #7
 8005352:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005354:	68ba      	ldr	r2, [r7, #8]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	4a1f      	ldr	r2, [pc, #124]	; (80053d8 <prvHeapInit+0xac>)
 800535c:	4413      	add	r3, r2
 800535e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005364:	4a1d      	ldr	r2, [pc, #116]	; (80053dc <prvHeapInit+0xb0>)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800536a:	4b1c      	ldr	r3, [pc, #112]	; (80053dc <prvHeapInit+0xb0>)
 800536c:	2200      	movs	r2, #0
 800536e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	4413      	add	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005378:	2208      	movs	r2, #8
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	1a9b      	subs	r3, r3, r2
 800537e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f023 0307 	bic.w	r3, r3, #7
 8005386:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	4a15      	ldr	r2, [pc, #84]	; (80053e0 <prvHeapInit+0xb4>)
 800538c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800538e:	4b14      	ldr	r3, [pc, #80]	; (80053e0 <prvHeapInit+0xb4>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2200      	movs	r2, #0
 8005394:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005396:	4b12      	ldr	r3, [pc, #72]	; (80053e0 <prvHeapInit+0xb4>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2200      	movs	r2, #0
 800539c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	68fa      	ldr	r2, [r7, #12]
 80053a6:	1ad2      	subs	r2, r2, r3
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80053ac:	4b0c      	ldr	r3, [pc, #48]	; (80053e0 <prvHeapInit+0xb4>)
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	4a0a      	ldr	r2, [pc, #40]	; (80053e4 <prvHeapInit+0xb8>)
 80053ba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	4a09      	ldr	r2, [pc, #36]	; (80053e8 <prvHeapInit+0xbc>)
 80053c2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80053c4:	4b09      	ldr	r3, [pc, #36]	; (80053ec <prvHeapInit+0xc0>)
 80053c6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80053ca:	601a      	str	r2, [r3, #0]
}
 80053cc:	bf00      	nop
 80053ce:	3714      	adds	r7, #20
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr
 80053d8:	20000504 	.word	0x20000504
 80053dc:	20004104 	.word	0x20004104
 80053e0:	2000410c 	.word	0x2000410c
 80053e4:	20004114 	.word	0x20004114
 80053e8:	20004110 	.word	0x20004110
 80053ec:	20004118 	.word	0x20004118

080053f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80053f8:	4b28      	ldr	r3, [pc, #160]	; (800549c <prvInsertBlockIntoFreeList+0xac>)
 80053fa:	60fb      	str	r3, [r7, #12]
 80053fc:	e002      	b.n	8005404 <prvInsertBlockIntoFreeList+0x14>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	60fb      	str	r3, [r7, #12]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	429a      	cmp	r2, r3
 800540c:	d8f7      	bhi.n	80053fe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	4413      	add	r3, r2
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	429a      	cmp	r2, r3
 800541e:	d108      	bne.n	8005432 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	685a      	ldr	r2, [r3, #4]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	441a      	add	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	68ba      	ldr	r2, [r7, #8]
 800543c:	441a      	add	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	429a      	cmp	r2, r3
 8005444:	d118      	bne.n	8005478 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	4b15      	ldr	r3, [pc, #84]	; (80054a0 <prvInsertBlockIntoFreeList+0xb0>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	429a      	cmp	r2, r3
 8005450:	d00d      	beq.n	800546e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	441a      	add	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	601a      	str	r2, [r3, #0]
 800546c:	e008      	b.n	8005480 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800546e:	4b0c      	ldr	r3, [pc, #48]	; (80054a0 <prvInsertBlockIntoFreeList+0xb0>)
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	601a      	str	r2, [r3, #0]
 8005476:	e003      	b.n	8005480 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	429a      	cmp	r2, r3
 8005486:	d002      	beq.n	800548e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800548e:	bf00      	nop
 8005490:	3714      	adds	r7, #20
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop
 800549c:	20004104 	.word	0x20004104
 80054a0:	2000410c 	.word	0x2000410c

080054a4 <__errno>:
 80054a4:	4b01      	ldr	r3, [pc, #4]	; (80054ac <__errno+0x8>)
 80054a6:	6818      	ldr	r0, [r3, #0]
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	20000010 	.word	0x20000010

080054b0 <__libc_init_array>:
 80054b0:	b570      	push	{r4, r5, r6, lr}
 80054b2:	4d0d      	ldr	r5, [pc, #52]	; (80054e8 <__libc_init_array+0x38>)
 80054b4:	4c0d      	ldr	r4, [pc, #52]	; (80054ec <__libc_init_array+0x3c>)
 80054b6:	1b64      	subs	r4, r4, r5
 80054b8:	10a4      	asrs	r4, r4, #2
 80054ba:	2600      	movs	r6, #0
 80054bc:	42a6      	cmp	r6, r4
 80054be:	d109      	bne.n	80054d4 <__libc_init_array+0x24>
 80054c0:	4d0b      	ldr	r5, [pc, #44]	; (80054f0 <__libc_init_array+0x40>)
 80054c2:	4c0c      	ldr	r4, [pc, #48]	; (80054f4 <__libc_init_array+0x44>)
 80054c4:	f001 f832 	bl	800652c <_init>
 80054c8:	1b64      	subs	r4, r4, r5
 80054ca:	10a4      	asrs	r4, r4, #2
 80054cc:	2600      	movs	r6, #0
 80054ce:	42a6      	cmp	r6, r4
 80054d0:	d105      	bne.n	80054de <__libc_init_array+0x2e>
 80054d2:	bd70      	pop	{r4, r5, r6, pc}
 80054d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80054d8:	4798      	blx	r3
 80054da:	3601      	adds	r6, #1
 80054dc:	e7ee      	b.n	80054bc <__libc_init_array+0xc>
 80054de:	f855 3b04 	ldr.w	r3, [r5], #4
 80054e2:	4798      	blx	r3
 80054e4:	3601      	adds	r6, #1
 80054e6:	e7f2      	b.n	80054ce <__libc_init_array+0x1e>
 80054e8:	080066dc 	.word	0x080066dc
 80054ec:	080066dc 	.word	0x080066dc
 80054f0:	080066dc 	.word	0x080066dc
 80054f4:	080066e0 	.word	0x080066e0

080054f8 <memcpy>:
 80054f8:	440a      	add	r2, r1
 80054fa:	4291      	cmp	r1, r2
 80054fc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005500:	d100      	bne.n	8005504 <memcpy+0xc>
 8005502:	4770      	bx	lr
 8005504:	b510      	push	{r4, lr}
 8005506:	f811 4b01 	ldrb.w	r4, [r1], #1
 800550a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800550e:	4291      	cmp	r1, r2
 8005510:	d1f9      	bne.n	8005506 <memcpy+0xe>
 8005512:	bd10      	pop	{r4, pc}

08005514 <memset>:
 8005514:	4402      	add	r2, r0
 8005516:	4603      	mov	r3, r0
 8005518:	4293      	cmp	r3, r2
 800551a:	d100      	bne.n	800551e <memset+0xa>
 800551c:	4770      	bx	lr
 800551e:	f803 1b01 	strb.w	r1, [r3], #1
 8005522:	e7f9      	b.n	8005518 <memset+0x4>

08005524 <iprintf>:
 8005524:	b40f      	push	{r0, r1, r2, r3}
 8005526:	4b0a      	ldr	r3, [pc, #40]	; (8005550 <iprintf+0x2c>)
 8005528:	b513      	push	{r0, r1, r4, lr}
 800552a:	681c      	ldr	r4, [r3, #0]
 800552c:	b124      	cbz	r4, 8005538 <iprintf+0x14>
 800552e:	69a3      	ldr	r3, [r4, #24]
 8005530:	b913      	cbnz	r3, 8005538 <iprintf+0x14>
 8005532:	4620      	mov	r0, r4
 8005534:	f000 fa5e 	bl	80059f4 <__sinit>
 8005538:	ab05      	add	r3, sp, #20
 800553a:	9a04      	ldr	r2, [sp, #16]
 800553c:	68a1      	ldr	r1, [r4, #8]
 800553e:	9301      	str	r3, [sp, #4]
 8005540:	4620      	mov	r0, r4
 8005542:	f000 fc67 	bl	8005e14 <_vfiprintf_r>
 8005546:	b002      	add	sp, #8
 8005548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800554c:	b004      	add	sp, #16
 800554e:	4770      	bx	lr
 8005550:	20000010 	.word	0x20000010

08005554 <_puts_r>:
 8005554:	b570      	push	{r4, r5, r6, lr}
 8005556:	460e      	mov	r6, r1
 8005558:	4605      	mov	r5, r0
 800555a:	b118      	cbz	r0, 8005564 <_puts_r+0x10>
 800555c:	6983      	ldr	r3, [r0, #24]
 800555e:	b90b      	cbnz	r3, 8005564 <_puts_r+0x10>
 8005560:	f000 fa48 	bl	80059f4 <__sinit>
 8005564:	69ab      	ldr	r3, [r5, #24]
 8005566:	68ac      	ldr	r4, [r5, #8]
 8005568:	b913      	cbnz	r3, 8005570 <_puts_r+0x1c>
 800556a:	4628      	mov	r0, r5
 800556c:	f000 fa42 	bl	80059f4 <__sinit>
 8005570:	4b2c      	ldr	r3, [pc, #176]	; (8005624 <_puts_r+0xd0>)
 8005572:	429c      	cmp	r4, r3
 8005574:	d120      	bne.n	80055b8 <_puts_r+0x64>
 8005576:	686c      	ldr	r4, [r5, #4]
 8005578:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800557a:	07db      	lsls	r3, r3, #31
 800557c:	d405      	bmi.n	800558a <_puts_r+0x36>
 800557e:	89a3      	ldrh	r3, [r4, #12]
 8005580:	0598      	lsls	r0, r3, #22
 8005582:	d402      	bmi.n	800558a <_puts_r+0x36>
 8005584:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005586:	f000 fad3 	bl	8005b30 <__retarget_lock_acquire_recursive>
 800558a:	89a3      	ldrh	r3, [r4, #12]
 800558c:	0719      	lsls	r1, r3, #28
 800558e:	d51d      	bpl.n	80055cc <_puts_r+0x78>
 8005590:	6923      	ldr	r3, [r4, #16]
 8005592:	b1db      	cbz	r3, 80055cc <_puts_r+0x78>
 8005594:	3e01      	subs	r6, #1
 8005596:	68a3      	ldr	r3, [r4, #8]
 8005598:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800559c:	3b01      	subs	r3, #1
 800559e:	60a3      	str	r3, [r4, #8]
 80055a0:	bb39      	cbnz	r1, 80055f2 <_puts_r+0x9e>
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	da38      	bge.n	8005618 <_puts_r+0xc4>
 80055a6:	4622      	mov	r2, r4
 80055a8:	210a      	movs	r1, #10
 80055aa:	4628      	mov	r0, r5
 80055ac:	f000 f848 	bl	8005640 <__swbuf_r>
 80055b0:	3001      	adds	r0, #1
 80055b2:	d011      	beq.n	80055d8 <_puts_r+0x84>
 80055b4:	250a      	movs	r5, #10
 80055b6:	e011      	b.n	80055dc <_puts_r+0x88>
 80055b8:	4b1b      	ldr	r3, [pc, #108]	; (8005628 <_puts_r+0xd4>)
 80055ba:	429c      	cmp	r4, r3
 80055bc:	d101      	bne.n	80055c2 <_puts_r+0x6e>
 80055be:	68ac      	ldr	r4, [r5, #8]
 80055c0:	e7da      	b.n	8005578 <_puts_r+0x24>
 80055c2:	4b1a      	ldr	r3, [pc, #104]	; (800562c <_puts_r+0xd8>)
 80055c4:	429c      	cmp	r4, r3
 80055c6:	bf08      	it	eq
 80055c8:	68ec      	ldreq	r4, [r5, #12]
 80055ca:	e7d5      	b.n	8005578 <_puts_r+0x24>
 80055cc:	4621      	mov	r1, r4
 80055ce:	4628      	mov	r0, r5
 80055d0:	f000 f888 	bl	80056e4 <__swsetup_r>
 80055d4:	2800      	cmp	r0, #0
 80055d6:	d0dd      	beq.n	8005594 <_puts_r+0x40>
 80055d8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80055dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055de:	07da      	lsls	r2, r3, #31
 80055e0:	d405      	bmi.n	80055ee <_puts_r+0x9a>
 80055e2:	89a3      	ldrh	r3, [r4, #12]
 80055e4:	059b      	lsls	r3, r3, #22
 80055e6:	d402      	bmi.n	80055ee <_puts_r+0x9a>
 80055e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055ea:	f000 faa2 	bl	8005b32 <__retarget_lock_release_recursive>
 80055ee:	4628      	mov	r0, r5
 80055f0:	bd70      	pop	{r4, r5, r6, pc}
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	da04      	bge.n	8005600 <_puts_r+0xac>
 80055f6:	69a2      	ldr	r2, [r4, #24]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	dc06      	bgt.n	800560a <_puts_r+0xb6>
 80055fc:	290a      	cmp	r1, #10
 80055fe:	d004      	beq.n	800560a <_puts_r+0xb6>
 8005600:	6823      	ldr	r3, [r4, #0]
 8005602:	1c5a      	adds	r2, r3, #1
 8005604:	6022      	str	r2, [r4, #0]
 8005606:	7019      	strb	r1, [r3, #0]
 8005608:	e7c5      	b.n	8005596 <_puts_r+0x42>
 800560a:	4622      	mov	r2, r4
 800560c:	4628      	mov	r0, r5
 800560e:	f000 f817 	bl	8005640 <__swbuf_r>
 8005612:	3001      	adds	r0, #1
 8005614:	d1bf      	bne.n	8005596 <_puts_r+0x42>
 8005616:	e7df      	b.n	80055d8 <_puts_r+0x84>
 8005618:	6823      	ldr	r3, [r4, #0]
 800561a:	250a      	movs	r5, #10
 800561c:	1c5a      	adds	r2, r3, #1
 800561e:	6022      	str	r2, [r4, #0]
 8005620:	701d      	strb	r5, [r3, #0]
 8005622:	e7db      	b.n	80055dc <_puts_r+0x88>
 8005624:	08006660 	.word	0x08006660
 8005628:	08006680 	.word	0x08006680
 800562c:	08006640 	.word	0x08006640

08005630 <puts>:
 8005630:	4b02      	ldr	r3, [pc, #8]	; (800563c <puts+0xc>)
 8005632:	4601      	mov	r1, r0
 8005634:	6818      	ldr	r0, [r3, #0]
 8005636:	f7ff bf8d 	b.w	8005554 <_puts_r>
 800563a:	bf00      	nop
 800563c:	20000010 	.word	0x20000010

08005640 <__swbuf_r>:
 8005640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005642:	460e      	mov	r6, r1
 8005644:	4614      	mov	r4, r2
 8005646:	4605      	mov	r5, r0
 8005648:	b118      	cbz	r0, 8005652 <__swbuf_r+0x12>
 800564a:	6983      	ldr	r3, [r0, #24]
 800564c:	b90b      	cbnz	r3, 8005652 <__swbuf_r+0x12>
 800564e:	f000 f9d1 	bl	80059f4 <__sinit>
 8005652:	4b21      	ldr	r3, [pc, #132]	; (80056d8 <__swbuf_r+0x98>)
 8005654:	429c      	cmp	r4, r3
 8005656:	d12b      	bne.n	80056b0 <__swbuf_r+0x70>
 8005658:	686c      	ldr	r4, [r5, #4]
 800565a:	69a3      	ldr	r3, [r4, #24]
 800565c:	60a3      	str	r3, [r4, #8]
 800565e:	89a3      	ldrh	r3, [r4, #12]
 8005660:	071a      	lsls	r2, r3, #28
 8005662:	d52f      	bpl.n	80056c4 <__swbuf_r+0x84>
 8005664:	6923      	ldr	r3, [r4, #16]
 8005666:	b36b      	cbz	r3, 80056c4 <__swbuf_r+0x84>
 8005668:	6923      	ldr	r3, [r4, #16]
 800566a:	6820      	ldr	r0, [r4, #0]
 800566c:	1ac0      	subs	r0, r0, r3
 800566e:	6963      	ldr	r3, [r4, #20]
 8005670:	b2f6      	uxtb	r6, r6
 8005672:	4283      	cmp	r3, r0
 8005674:	4637      	mov	r7, r6
 8005676:	dc04      	bgt.n	8005682 <__swbuf_r+0x42>
 8005678:	4621      	mov	r1, r4
 800567a:	4628      	mov	r0, r5
 800567c:	f000 f926 	bl	80058cc <_fflush_r>
 8005680:	bb30      	cbnz	r0, 80056d0 <__swbuf_r+0x90>
 8005682:	68a3      	ldr	r3, [r4, #8]
 8005684:	3b01      	subs	r3, #1
 8005686:	60a3      	str	r3, [r4, #8]
 8005688:	6823      	ldr	r3, [r4, #0]
 800568a:	1c5a      	adds	r2, r3, #1
 800568c:	6022      	str	r2, [r4, #0]
 800568e:	701e      	strb	r6, [r3, #0]
 8005690:	6963      	ldr	r3, [r4, #20]
 8005692:	3001      	adds	r0, #1
 8005694:	4283      	cmp	r3, r0
 8005696:	d004      	beq.n	80056a2 <__swbuf_r+0x62>
 8005698:	89a3      	ldrh	r3, [r4, #12]
 800569a:	07db      	lsls	r3, r3, #31
 800569c:	d506      	bpl.n	80056ac <__swbuf_r+0x6c>
 800569e:	2e0a      	cmp	r6, #10
 80056a0:	d104      	bne.n	80056ac <__swbuf_r+0x6c>
 80056a2:	4621      	mov	r1, r4
 80056a4:	4628      	mov	r0, r5
 80056a6:	f000 f911 	bl	80058cc <_fflush_r>
 80056aa:	b988      	cbnz	r0, 80056d0 <__swbuf_r+0x90>
 80056ac:	4638      	mov	r0, r7
 80056ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056b0:	4b0a      	ldr	r3, [pc, #40]	; (80056dc <__swbuf_r+0x9c>)
 80056b2:	429c      	cmp	r4, r3
 80056b4:	d101      	bne.n	80056ba <__swbuf_r+0x7a>
 80056b6:	68ac      	ldr	r4, [r5, #8]
 80056b8:	e7cf      	b.n	800565a <__swbuf_r+0x1a>
 80056ba:	4b09      	ldr	r3, [pc, #36]	; (80056e0 <__swbuf_r+0xa0>)
 80056bc:	429c      	cmp	r4, r3
 80056be:	bf08      	it	eq
 80056c0:	68ec      	ldreq	r4, [r5, #12]
 80056c2:	e7ca      	b.n	800565a <__swbuf_r+0x1a>
 80056c4:	4621      	mov	r1, r4
 80056c6:	4628      	mov	r0, r5
 80056c8:	f000 f80c 	bl	80056e4 <__swsetup_r>
 80056cc:	2800      	cmp	r0, #0
 80056ce:	d0cb      	beq.n	8005668 <__swbuf_r+0x28>
 80056d0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80056d4:	e7ea      	b.n	80056ac <__swbuf_r+0x6c>
 80056d6:	bf00      	nop
 80056d8:	08006660 	.word	0x08006660
 80056dc:	08006680 	.word	0x08006680
 80056e0:	08006640 	.word	0x08006640

080056e4 <__swsetup_r>:
 80056e4:	4b32      	ldr	r3, [pc, #200]	; (80057b0 <__swsetup_r+0xcc>)
 80056e6:	b570      	push	{r4, r5, r6, lr}
 80056e8:	681d      	ldr	r5, [r3, #0]
 80056ea:	4606      	mov	r6, r0
 80056ec:	460c      	mov	r4, r1
 80056ee:	b125      	cbz	r5, 80056fa <__swsetup_r+0x16>
 80056f0:	69ab      	ldr	r3, [r5, #24]
 80056f2:	b913      	cbnz	r3, 80056fa <__swsetup_r+0x16>
 80056f4:	4628      	mov	r0, r5
 80056f6:	f000 f97d 	bl	80059f4 <__sinit>
 80056fa:	4b2e      	ldr	r3, [pc, #184]	; (80057b4 <__swsetup_r+0xd0>)
 80056fc:	429c      	cmp	r4, r3
 80056fe:	d10f      	bne.n	8005720 <__swsetup_r+0x3c>
 8005700:	686c      	ldr	r4, [r5, #4]
 8005702:	89a3      	ldrh	r3, [r4, #12]
 8005704:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005708:	0719      	lsls	r1, r3, #28
 800570a:	d42c      	bmi.n	8005766 <__swsetup_r+0x82>
 800570c:	06dd      	lsls	r5, r3, #27
 800570e:	d411      	bmi.n	8005734 <__swsetup_r+0x50>
 8005710:	2309      	movs	r3, #9
 8005712:	6033      	str	r3, [r6, #0]
 8005714:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005718:	81a3      	strh	r3, [r4, #12]
 800571a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800571e:	e03e      	b.n	800579e <__swsetup_r+0xba>
 8005720:	4b25      	ldr	r3, [pc, #148]	; (80057b8 <__swsetup_r+0xd4>)
 8005722:	429c      	cmp	r4, r3
 8005724:	d101      	bne.n	800572a <__swsetup_r+0x46>
 8005726:	68ac      	ldr	r4, [r5, #8]
 8005728:	e7eb      	b.n	8005702 <__swsetup_r+0x1e>
 800572a:	4b24      	ldr	r3, [pc, #144]	; (80057bc <__swsetup_r+0xd8>)
 800572c:	429c      	cmp	r4, r3
 800572e:	bf08      	it	eq
 8005730:	68ec      	ldreq	r4, [r5, #12]
 8005732:	e7e6      	b.n	8005702 <__swsetup_r+0x1e>
 8005734:	0758      	lsls	r0, r3, #29
 8005736:	d512      	bpl.n	800575e <__swsetup_r+0x7a>
 8005738:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800573a:	b141      	cbz	r1, 800574e <__swsetup_r+0x6a>
 800573c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005740:	4299      	cmp	r1, r3
 8005742:	d002      	beq.n	800574a <__swsetup_r+0x66>
 8005744:	4630      	mov	r0, r6
 8005746:	f000 fa5b 	bl	8005c00 <_free_r>
 800574a:	2300      	movs	r3, #0
 800574c:	6363      	str	r3, [r4, #52]	; 0x34
 800574e:	89a3      	ldrh	r3, [r4, #12]
 8005750:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005754:	81a3      	strh	r3, [r4, #12]
 8005756:	2300      	movs	r3, #0
 8005758:	6063      	str	r3, [r4, #4]
 800575a:	6923      	ldr	r3, [r4, #16]
 800575c:	6023      	str	r3, [r4, #0]
 800575e:	89a3      	ldrh	r3, [r4, #12]
 8005760:	f043 0308 	orr.w	r3, r3, #8
 8005764:	81a3      	strh	r3, [r4, #12]
 8005766:	6923      	ldr	r3, [r4, #16]
 8005768:	b94b      	cbnz	r3, 800577e <__swsetup_r+0x9a>
 800576a:	89a3      	ldrh	r3, [r4, #12]
 800576c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005770:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005774:	d003      	beq.n	800577e <__swsetup_r+0x9a>
 8005776:	4621      	mov	r1, r4
 8005778:	4630      	mov	r0, r6
 800577a:	f000 fa01 	bl	8005b80 <__smakebuf_r>
 800577e:	89a0      	ldrh	r0, [r4, #12]
 8005780:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005784:	f010 0301 	ands.w	r3, r0, #1
 8005788:	d00a      	beq.n	80057a0 <__swsetup_r+0xbc>
 800578a:	2300      	movs	r3, #0
 800578c:	60a3      	str	r3, [r4, #8]
 800578e:	6963      	ldr	r3, [r4, #20]
 8005790:	425b      	negs	r3, r3
 8005792:	61a3      	str	r3, [r4, #24]
 8005794:	6923      	ldr	r3, [r4, #16]
 8005796:	b943      	cbnz	r3, 80057aa <__swsetup_r+0xc6>
 8005798:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800579c:	d1ba      	bne.n	8005714 <__swsetup_r+0x30>
 800579e:	bd70      	pop	{r4, r5, r6, pc}
 80057a0:	0781      	lsls	r1, r0, #30
 80057a2:	bf58      	it	pl
 80057a4:	6963      	ldrpl	r3, [r4, #20]
 80057a6:	60a3      	str	r3, [r4, #8]
 80057a8:	e7f4      	b.n	8005794 <__swsetup_r+0xb0>
 80057aa:	2000      	movs	r0, #0
 80057ac:	e7f7      	b.n	800579e <__swsetup_r+0xba>
 80057ae:	bf00      	nop
 80057b0:	20000010 	.word	0x20000010
 80057b4:	08006660 	.word	0x08006660
 80057b8:	08006680 	.word	0x08006680
 80057bc:	08006640 	.word	0x08006640

080057c0 <__sflush_r>:
 80057c0:	898a      	ldrh	r2, [r1, #12]
 80057c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057c6:	4605      	mov	r5, r0
 80057c8:	0710      	lsls	r0, r2, #28
 80057ca:	460c      	mov	r4, r1
 80057cc:	d458      	bmi.n	8005880 <__sflush_r+0xc0>
 80057ce:	684b      	ldr	r3, [r1, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	dc05      	bgt.n	80057e0 <__sflush_r+0x20>
 80057d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	dc02      	bgt.n	80057e0 <__sflush_r+0x20>
 80057da:	2000      	movs	r0, #0
 80057dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057e2:	2e00      	cmp	r6, #0
 80057e4:	d0f9      	beq.n	80057da <__sflush_r+0x1a>
 80057e6:	2300      	movs	r3, #0
 80057e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80057ec:	682f      	ldr	r7, [r5, #0]
 80057ee:	602b      	str	r3, [r5, #0]
 80057f0:	d032      	beq.n	8005858 <__sflush_r+0x98>
 80057f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80057f4:	89a3      	ldrh	r3, [r4, #12]
 80057f6:	075a      	lsls	r2, r3, #29
 80057f8:	d505      	bpl.n	8005806 <__sflush_r+0x46>
 80057fa:	6863      	ldr	r3, [r4, #4]
 80057fc:	1ac0      	subs	r0, r0, r3
 80057fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005800:	b10b      	cbz	r3, 8005806 <__sflush_r+0x46>
 8005802:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005804:	1ac0      	subs	r0, r0, r3
 8005806:	2300      	movs	r3, #0
 8005808:	4602      	mov	r2, r0
 800580a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800580c:	6a21      	ldr	r1, [r4, #32]
 800580e:	4628      	mov	r0, r5
 8005810:	47b0      	blx	r6
 8005812:	1c43      	adds	r3, r0, #1
 8005814:	89a3      	ldrh	r3, [r4, #12]
 8005816:	d106      	bne.n	8005826 <__sflush_r+0x66>
 8005818:	6829      	ldr	r1, [r5, #0]
 800581a:	291d      	cmp	r1, #29
 800581c:	d82c      	bhi.n	8005878 <__sflush_r+0xb8>
 800581e:	4a2a      	ldr	r2, [pc, #168]	; (80058c8 <__sflush_r+0x108>)
 8005820:	40ca      	lsrs	r2, r1
 8005822:	07d6      	lsls	r6, r2, #31
 8005824:	d528      	bpl.n	8005878 <__sflush_r+0xb8>
 8005826:	2200      	movs	r2, #0
 8005828:	6062      	str	r2, [r4, #4]
 800582a:	04d9      	lsls	r1, r3, #19
 800582c:	6922      	ldr	r2, [r4, #16]
 800582e:	6022      	str	r2, [r4, #0]
 8005830:	d504      	bpl.n	800583c <__sflush_r+0x7c>
 8005832:	1c42      	adds	r2, r0, #1
 8005834:	d101      	bne.n	800583a <__sflush_r+0x7a>
 8005836:	682b      	ldr	r3, [r5, #0]
 8005838:	b903      	cbnz	r3, 800583c <__sflush_r+0x7c>
 800583a:	6560      	str	r0, [r4, #84]	; 0x54
 800583c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800583e:	602f      	str	r7, [r5, #0]
 8005840:	2900      	cmp	r1, #0
 8005842:	d0ca      	beq.n	80057da <__sflush_r+0x1a>
 8005844:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005848:	4299      	cmp	r1, r3
 800584a:	d002      	beq.n	8005852 <__sflush_r+0x92>
 800584c:	4628      	mov	r0, r5
 800584e:	f000 f9d7 	bl	8005c00 <_free_r>
 8005852:	2000      	movs	r0, #0
 8005854:	6360      	str	r0, [r4, #52]	; 0x34
 8005856:	e7c1      	b.n	80057dc <__sflush_r+0x1c>
 8005858:	6a21      	ldr	r1, [r4, #32]
 800585a:	2301      	movs	r3, #1
 800585c:	4628      	mov	r0, r5
 800585e:	47b0      	blx	r6
 8005860:	1c41      	adds	r1, r0, #1
 8005862:	d1c7      	bne.n	80057f4 <__sflush_r+0x34>
 8005864:	682b      	ldr	r3, [r5, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d0c4      	beq.n	80057f4 <__sflush_r+0x34>
 800586a:	2b1d      	cmp	r3, #29
 800586c:	d001      	beq.n	8005872 <__sflush_r+0xb2>
 800586e:	2b16      	cmp	r3, #22
 8005870:	d101      	bne.n	8005876 <__sflush_r+0xb6>
 8005872:	602f      	str	r7, [r5, #0]
 8005874:	e7b1      	b.n	80057da <__sflush_r+0x1a>
 8005876:	89a3      	ldrh	r3, [r4, #12]
 8005878:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800587c:	81a3      	strh	r3, [r4, #12]
 800587e:	e7ad      	b.n	80057dc <__sflush_r+0x1c>
 8005880:	690f      	ldr	r7, [r1, #16]
 8005882:	2f00      	cmp	r7, #0
 8005884:	d0a9      	beq.n	80057da <__sflush_r+0x1a>
 8005886:	0793      	lsls	r3, r2, #30
 8005888:	680e      	ldr	r6, [r1, #0]
 800588a:	bf08      	it	eq
 800588c:	694b      	ldreq	r3, [r1, #20]
 800588e:	600f      	str	r7, [r1, #0]
 8005890:	bf18      	it	ne
 8005892:	2300      	movne	r3, #0
 8005894:	eba6 0807 	sub.w	r8, r6, r7
 8005898:	608b      	str	r3, [r1, #8]
 800589a:	f1b8 0f00 	cmp.w	r8, #0
 800589e:	dd9c      	ble.n	80057da <__sflush_r+0x1a>
 80058a0:	6a21      	ldr	r1, [r4, #32]
 80058a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80058a4:	4643      	mov	r3, r8
 80058a6:	463a      	mov	r2, r7
 80058a8:	4628      	mov	r0, r5
 80058aa:	47b0      	blx	r6
 80058ac:	2800      	cmp	r0, #0
 80058ae:	dc06      	bgt.n	80058be <__sflush_r+0xfe>
 80058b0:	89a3      	ldrh	r3, [r4, #12]
 80058b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058b6:	81a3      	strh	r3, [r4, #12]
 80058b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058bc:	e78e      	b.n	80057dc <__sflush_r+0x1c>
 80058be:	4407      	add	r7, r0
 80058c0:	eba8 0800 	sub.w	r8, r8, r0
 80058c4:	e7e9      	b.n	800589a <__sflush_r+0xda>
 80058c6:	bf00      	nop
 80058c8:	20400001 	.word	0x20400001

080058cc <_fflush_r>:
 80058cc:	b538      	push	{r3, r4, r5, lr}
 80058ce:	690b      	ldr	r3, [r1, #16]
 80058d0:	4605      	mov	r5, r0
 80058d2:	460c      	mov	r4, r1
 80058d4:	b913      	cbnz	r3, 80058dc <_fflush_r+0x10>
 80058d6:	2500      	movs	r5, #0
 80058d8:	4628      	mov	r0, r5
 80058da:	bd38      	pop	{r3, r4, r5, pc}
 80058dc:	b118      	cbz	r0, 80058e6 <_fflush_r+0x1a>
 80058de:	6983      	ldr	r3, [r0, #24]
 80058e0:	b90b      	cbnz	r3, 80058e6 <_fflush_r+0x1a>
 80058e2:	f000 f887 	bl	80059f4 <__sinit>
 80058e6:	4b14      	ldr	r3, [pc, #80]	; (8005938 <_fflush_r+0x6c>)
 80058e8:	429c      	cmp	r4, r3
 80058ea:	d11b      	bne.n	8005924 <_fflush_r+0x58>
 80058ec:	686c      	ldr	r4, [r5, #4]
 80058ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0ef      	beq.n	80058d6 <_fflush_r+0xa>
 80058f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80058f8:	07d0      	lsls	r0, r2, #31
 80058fa:	d404      	bmi.n	8005906 <_fflush_r+0x3a>
 80058fc:	0599      	lsls	r1, r3, #22
 80058fe:	d402      	bmi.n	8005906 <_fflush_r+0x3a>
 8005900:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005902:	f000 f915 	bl	8005b30 <__retarget_lock_acquire_recursive>
 8005906:	4628      	mov	r0, r5
 8005908:	4621      	mov	r1, r4
 800590a:	f7ff ff59 	bl	80057c0 <__sflush_r>
 800590e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005910:	07da      	lsls	r2, r3, #31
 8005912:	4605      	mov	r5, r0
 8005914:	d4e0      	bmi.n	80058d8 <_fflush_r+0xc>
 8005916:	89a3      	ldrh	r3, [r4, #12]
 8005918:	059b      	lsls	r3, r3, #22
 800591a:	d4dd      	bmi.n	80058d8 <_fflush_r+0xc>
 800591c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800591e:	f000 f908 	bl	8005b32 <__retarget_lock_release_recursive>
 8005922:	e7d9      	b.n	80058d8 <_fflush_r+0xc>
 8005924:	4b05      	ldr	r3, [pc, #20]	; (800593c <_fflush_r+0x70>)
 8005926:	429c      	cmp	r4, r3
 8005928:	d101      	bne.n	800592e <_fflush_r+0x62>
 800592a:	68ac      	ldr	r4, [r5, #8]
 800592c:	e7df      	b.n	80058ee <_fflush_r+0x22>
 800592e:	4b04      	ldr	r3, [pc, #16]	; (8005940 <_fflush_r+0x74>)
 8005930:	429c      	cmp	r4, r3
 8005932:	bf08      	it	eq
 8005934:	68ec      	ldreq	r4, [r5, #12]
 8005936:	e7da      	b.n	80058ee <_fflush_r+0x22>
 8005938:	08006660 	.word	0x08006660
 800593c:	08006680 	.word	0x08006680
 8005940:	08006640 	.word	0x08006640

08005944 <std>:
 8005944:	2300      	movs	r3, #0
 8005946:	b510      	push	{r4, lr}
 8005948:	4604      	mov	r4, r0
 800594a:	e9c0 3300 	strd	r3, r3, [r0]
 800594e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005952:	6083      	str	r3, [r0, #8]
 8005954:	8181      	strh	r1, [r0, #12]
 8005956:	6643      	str	r3, [r0, #100]	; 0x64
 8005958:	81c2      	strh	r2, [r0, #14]
 800595a:	6183      	str	r3, [r0, #24]
 800595c:	4619      	mov	r1, r3
 800595e:	2208      	movs	r2, #8
 8005960:	305c      	adds	r0, #92	; 0x5c
 8005962:	f7ff fdd7 	bl	8005514 <memset>
 8005966:	4b05      	ldr	r3, [pc, #20]	; (800597c <std+0x38>)
 8005968:	6263      	str	r3, [r4, #36]	; 0x24
 800596a:	4b05      	ldr	r3, [pc, #20]	; (8005980 <std+0x3c>)
 800596c:	62a3      	str	r3, [r4, #40]	; 0x28
 800596e:	4b05      	ldr	r3, [pc, #20]	; (8005984 <std+0x40>)
 8005970:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005972:	4b05      	ldr	r3, [pc, #20]	; (8005988 <std+0x44>)
 8005974:	6224      	str	r4, [r4, #32]
 8005976:	6323      	str	r3, [r4, #48]	; 0x30
 8005978:	bd10      	pop	{r4, pc}
 800597a:	bf00      	nop
 800597c:	080063bd 	.word	0x080063bd
 8005980:	080063df 	.word	0x080063df
 8005984:	08006417 	.word	0x08006417
 8005988:	0800643b 	.word	0x0800643b

0800598c <_cleanup_r>:
 800598c:	4901      	ldr	r1, [pc, #4]	; (8005994 <_cleanup_r+0x8>)
 800598e:	f000 b8af 	b.w	8005af0 <_fwalk_reent>
 8005992:	bf00      	nop
 8005994:	080058cd 	.word	0x080058cd

08005998 <__sfmoreglue>:
 8005998:	b570      	push	{r4, r5, r6, lr}
 800599a:	2268      	movs	r2, #104	; 0x68
 800599c:	1e4d      	subs	r5, r1, #1
 800599e:	4355      	muls	r5, r2
 80059a0:	460e      	mov	r6, r1
 80059a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80059a6:	f000 f997 	bl	8005cd8 <_malloc_r>
 80059aa:	4604      	mov	r4, r0
 80059ac:	b140      	cbz	r0, 80059c0 <__sfmoreglue+0x28>
 80059ae:	2100      	movs	r1, #0
 80059b0:	e9c0 1600 	strd	r1, r6, [r0]
 80059b4:	300c      	adds	r0, #12
 80059b6:	60a0      	str	r0, [r4, #8]
 80059b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80059bc:	f7ff fdaa 	bl	8005514 <memset>
 80059c0:	4620      	mov	r0, r4
 80059c2:	bd70      	pop	{r4, r5, r6, pc}

080059c4 <__sfp_lock_acquire>:
 80059c4:	4801      	ldr	r0, [pc, #4]	; (80059cc <__sfp_lock_acquire+0x8>)
 80059c6:	f000 b8b3 	b.w	8005b30 <__retarget_lock_acquire_recursive>
 80059ca:	bf00      	nop
 80059cc:	2000411d 	.word	0x2000411d

080059d0 <__sfp_lock_release>:
 80059d0:	4801      	ldr	r0, [pc, #4]	; (80059d8 <__sfp_lock_release+0x8>)
 80059d2:	f000 b8ae 	b.w	8005b32 <__retarget_lock_release_recursive>
 80059d6:	bf00      	nop
 80059d8:	2000411d 	.word	0x2000411d

080059dc <__sinit_lock_acquire>:
 80059dc:	4801      	ldr	r0, [pc, #4]	; (80059e4 <__sinit_lock_acquire+0x8>)
 80059de:	f000 b8a7 	b.w	8005b30 <__retarget_lock_acquire_recursive>
 80059e2:	bf00      	nop
 80059e4:	2000411e 	.word	0x2000411e

080059e8 <__sinit_lock_release>:
 80059e8:	4801      	ldr	r0, [pc, #4]	; (80059f0 <__sinit_lock_release+0x8>)
 80059ea:	f000 b8a2 	b.w	8005b32 <__retarget_lock_release_recursive>
 80059ee:	bf00      	nop
 80059f0:	2000411e 	.word	0x2000411e

080059f4 <__sinit>:
 80059f4:	b510      	push	{r4, lr}
 80059f6:	4604      	mov	r4, r0
 80059f8:	f7ff fff0 	bl	80059dc <__sinit_lock_acquire>
 80059fc:	69a3      	ldr	r3, [r4, #24]
 80059fe:	b11b      	cbz	r3, 8005a08 <__sinit+0x14>
 8005a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a04:	f7ff bff0 	b.w	80059e8 <__sinit_lock_release>
 8005a08:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005a0c:	6523      	str	r3, [r4, #80]	; 0x50
 8005a0e:	4b13      	ldr	r3, [pc, #76]	; (8005a5c <__sinit+0x68>)
 8005a10:	4a13      	ldr	r2, [pc, #76]	; (8005a60 <__sinit+0x6c>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	62a2      	str	r2, [r4, #40]	; 0x28
 8005a16:	42a3      	cmp	r3, r4
 8005a18:	bf04      	itt	eq
 8005a1a:	2301      	moveq	r3, #1
 8005a1c:	61a3      	streq	r3, [r4, #24]
 8005a1e:	4620      	mov	r0, r4
 8005a20:	f000 f820 	bl	8005a64 <__sfp>
 8005a24:	6060      	str	r0, [r4, #4]
 8005a26:	4620      	mov	r0, r4
 8005a28:	f000 f81c 	bl	8005a64 <__sfp>
 8005a2c:	60a0      	str	r0, [r4, #8]
 8005a2e:	4620      	mov	r0, r4
 8005a30:	f000 f818 	bl	8005a64 <__sfp>
 8005a34:	2200      	movs	r2, #0
 8005a36:	60e0      	str	r0, [r4, #12]
 8005a38:	2104      	movs	r1, #4
 8005a3a:	6860      	ldr	r0, [r4, #4]
 8005a3c:	f7ff ff82 	bl	8005944 <std>
 8005a40:	68a0      	ldr	r0, [r4, #8]
 8005a42:	2201      	movs	r2, #1
 8005a44:	2109      	movs	r1, #9
 8005a46:	f7ff ff7d 	bl	8005944 <std>
 8005a4a:	68e0      	ldr	r0, [r4, #12]
 8005a4c:	2202      	movs	r2, #2
 8005a4e:	2112      	movs	r1, #18
 8005a50:	f7ff ff78 	bl	8005944 <std>
 8005a54:	2301      	movs	r3, #1
 8005a56:	61a3      	str	r3, [r4, #24]
 8005a58:	e7d2      	b.n	8005a00 <__sinit+0xc>
 8005a5a:	bf00      	nop
 8005a5c:	0800663c 	.word	0x0800663c
 8005a60:	0800598d 	.word	0x0800598d

08005a64 <__sfp>:
 8005a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a66:	4607      	mov	r7, r0
 8005a68:	f7ff ffac 	bl	80059c4 <__sfp_lock_acquire>
 8005a6c:	4b1e      	ldr	r3, [pc, #120]	; (8005ae8 <__sfp+0x84>)
 8005a6e:	681e      	ldr	r6, [r3, #0]
 8005a70:	69b3      	ldr	r3, [r6, #24]
 8005a72:	b913      	cbnz	r3, 8005a7a <__sfp+0x16>
 8005a74:	4630      	mov	r0, r6
 8005a76:	f7ff ffbd 	bl	80059f4 <__sinit>
 8005a7a:	3648      	adds	r6, #72	; 0x48
 8005a7c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005a80:	3b01      	subs	r3, #1
 8005a82:	d503      	bpl.n	8005a8c <__sfp+0x28>
 8005a84:	6833      	ldr	r3, [r6, #0]
 8005a86:	b30b      	cbz	r3, 8005acc <__sfp+0x68>
 8005a88:	6836      	ldr	r6, [r6, #0]
 8005a8a:	e7f7      	b.n	8005a7c <__sfp+0x18>
 8005a8c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005a90:	b9d5      	cbnz	r5, 8005ac8 <__sfp+0x64>
 8005a92:	4b16      	ldr	r3, [pc, #88]	; (8005aec <__sfp+0x88>)
 8005a94:	60e3      	str	r3, [r4, #12]
 8005a96:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005a9a:	6665      	str	r5, [r4, #100]	; 0x64
 8005a9c:	f000 f847 	bl	8005b2e <__retarget_lock_init_recursive>
 8005aa0:	f7ff ff96 	bl	80059d0 <__sfp_lock_release>
 8005aa4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005aa8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005aac:	6025      	str	r5, [r4, #0]
 8005aae:	61a5      	str	r5, [r4, #24]
 8005ab0:	2208      	movs	r2, #8
 8005ab2:	4629      	mov	r1, r5
 8005ab4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005ab8:	f7ff fd2c 	bl	8005514 <memset>
 8005abc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005ac0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005ac4:	4620      	mov	r0, r4
 8005ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ac8:	3468      	adds	r4, #104	; 0x68
 8005aca:	e7d9      	b.n	8005a80 <__sfp+0x1c>
 8005acc:	2104      	movs	r1, #4
 8005ace:	4638      	mov	r0, r7
 8005ad0:	f7ff ff62 	bl	8005998 <__sfmoreglue>
 8005ad4:	4604      	mov	r4, r0
 8005ad6:	6030      	str	r0, [r6, #0]
 8005ad8:	2800      	cmp	r0, #0
 8005ada:	d1d5      	bne.n	8005a88 <__sfp+0x24>
 8005adc:	f7ff ff78 	bl	80059d0 <__sfp_lock_release>
 8005ae0:	230c      	movs	r3, #12
 8005ae2:	603b      	str	r3, [r7, #0]
 8005ae4:	e7ee      	b.n	8005ac4 <__sfp+0x60>
 8005ae6:	bf00      	nop
 8005ae8:	0800663c 	.word	0x0800663c
 8005aec:	ffff0001 	.word	0xffff0001

08005af0 <_fwalk_reent>:
 8005af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005af4:	4606      	mov	r6, r0
 8005af6:	4688      	mov	r8, r1
 8005af8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005afc:	2700      	movs	r7, #0
 8005afe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b02:	f1b9 0901 	subs.w	r9, r9, #1
 8005b06:	d505      	bpl.n	8005b14 <_fwalk_reent+0x24>
 8005b08:	6824      	ldr	r4, [r4, #0]
 8005b0a:	2c00      	cmp	r4, #0
 8005b0c:	d1f7      	bne.n	8005afe <_fwalk_reent+0xe>
 8005b0e:	4638      	mov	r0, r7
 8005b10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b14:	89ab      	ldrh	r3, [r5, #12]
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d907      	bls.n	8005b2a <_fwalk_reent+0x3a>
 8005b1a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b1e:	3301      	adds	r3, #1
 8005b20:	d003      	beq.n	8005b2a <_fwalk_reent+0x3a>
 8005b22:	4629      	mov	r1, r5
 8005b24:	4630      	mov	r0, r6
 8005b26:	47c0      	blx	r8
 8005b28:	4307      	orrs	r7, r0
 8005b2a:	3568      	adds	r5, #104	; 0x68
 8005b2c:	e7e9      	b.n	8005b02 <_fwalk_reent+0x12>

08005b2e <__retarget_lock_init_recursive>:
 8005b2e:	4770      	bx	lr

08005b30 <__retarget_lock_acquire_recursive>:
 8005b30:	4770      	bx	lr

08005b32 <__retarget_lock_release_recursive>:
 8005b32:	4770      	bx	lr

08005b34 <__swhatbuf_r>:
 8005b34:	b570      	push	{r4, r5, r6, lr}
 8005b36:	460e      	mov	r6, r1
 8005b38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b3c:	2900      	cmp	r1, #0
 8005b3e:	b096      	sub	sp, #88	; 0x58
 8005b40:	4614      	mov	r4, r2
 8005b42:	461d      	mov	r5, r3
 8005b44:	da08      	bge.n	8005b58 <__swhatbuf_r+0x24>
 8005b46:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	602a      	str	r2, [r5, #0]
 8005b4e:	061a      	lsls	r2, r3, #24
 8005b50:	d410      	bmi.n	8005b74 <__swhatbuf_r+0x40>
 8005b52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b56:	e00e      	b.n	8005b76 <__swhatbuf_r+0x42>
 8005b58:	466a      	mov	r2, sp
 8005b5a:	f000 fc95 	bl	8006488 <_fstat_r>
 8005b5e:	2800      	cmp	r0, #0
 8005b60:	dbf1      	blt.n	8005b46 <__swhatbuf_r+0x12>
 8005b62:	9a01      	ldr	r2, [sp, #4]
 8005b64:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005b68:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005b6c:	425a      	negs	r2, r3
 8005b6e:	415a      	adcs	r2, r3
 8005b70:	602a      	str	r2, [r5, #0]
 8005b72:	e7ee      	b.n	8005b52 <__swhatbuf_r+0x1e>
 8005b74:	2340      	movs	r3, #64	; 0x40
 8005b76:	2000      	movs	r0, #0
 8005b78:	6023      	str	r3, [r4, #0]
 8005b7a:	b016      	add	sp, #88	; 0x58
 8005b7c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005b80 <__smakebuf_r>:
 8005b80:	898b      	ldrh	r3, [r1, #12]
 8005b82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005b84:	079d      	lsls	r5, r3, #30
 8005b86:	4606      	mov	r6, r0
 8005b88:	460c      	mov	r4, r1
 8005b8a:	d507      	bpl.n	8005b9c <__smakebuf_r+0x1c>
 8005b8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005b90:	6023      	str	r3, [r4, #0]
 8005b92:	6123      	str	r3, [r4, #16]
 8005b94:	2301      	movs	r3, #1
 8005b96:	6163      	str	r3, [r4, #20]
 8005b98:	b002      	add	sp, #8
 8005b9a:	bd70      	pop	{r4, r5, r6, pc}
 8005b9c:	ab01      	add	r3, sp, #4
 8005b9e:	466a      	mov	r2, sp
 8005ba0:	f7ff ffc8 	bl	8005b34 <__swhatbuf_r>
 8005ba4:	9900      	ldr	r1, [sp, #0]
 8005ba6:	4605      	mov	r5, r0
 8005ba8:	4630      	mov	r0, r6
 8005baa:	f000 f895 	bl	8005cd8 <_malloc_r>
 8005bae:	b948      	cbnz	r0, 8005bc4 <__smakebuf_r+0x44>
 8005bb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bb4:	059a      	lsls	r2, r3, #22
 8005bb6:	d4ef      	bmi.n	8005b98 <__smakebuf_r+0x18>
 8005bb8:	f023 0303 	bic.w	r3, r3, #3
 8005bbc:	f043 0302 	orr.w	r3, r3, #2
 8005bc0:	81a3      	strh	r3, [r4, #12]
 8005bc2:	e7e3      	b.n	8005b8c <__smakebuf_r+0xc>
 8005bc4:	4b0d      	ldr	r3, [pc, #52]	; (8005bfc <__smakebuf_r+0x7c>)
 8005bc6:	62b3      	str	r3, [r6, #40]	; 0x28
 8005bc8:	89a3      	ldrh	r3, [r4, #12]
 8005bca:	6020      	str	r0, [r4, #0]
 8005bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bd0:	81a3      	strh	r3, [r4, #12]
 8005bd2:	9b00      	ldr	r3, [sp, #0]
 8005bd4:	6163      	str	r3, [r4, #20]
 8005bd6:	9b01      	ldr	r3, [sp, #4]
 8005bd8:	6120      	str	r0, [r4, #16]
 8005bda:	b15b      	cbz	r3, 8005bf4 <__smakebuf_r+0x74>
 8005bdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005be0:	4630      	mov	r0, r6
 8005be2:	f000 fc63 	bl	80064ac <_isatty_r>
 8005be6:	b128      	cbz	r0, 8005bf4 <__smakebuf_r+0x74>
 8005be8:	89a3      	ldrh	r3, [r4, #12]
 8005bea:	f023 0303 	bic.w	r3, r3, #3
 8005bee:	f043 0301 	orr.w	r3, r3, #1
 8005bf2:	81a3      	strh	r3, [r4, #12]
 8005bf4:	89a0      	ldrh	r0, [r4, #12]
 8005bf6:	4305      	orrs	r5, r0
 8005bf8:	81a5      	strh	r5, [r4, #12]
 8005bfa:	e7cd      	b.n	8005b98 <__smakebuf_r+0x18>
 8005bfc:	0800598d 	.word	0x0800598d

08005c00 <_free_r>:
 8005c00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c02:	2900      	cmp	r1, #0
 8005c04:	d044      	beq.n	8005c90 <_free_r+0x90>
 8005c06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c0a:	9001      	str	r0, [sp, #4]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f1a1 0404 	sub.w	r4, r1, #4
 8005c12:	bfb8      	it	lt
 8005c14:	18e4      	addlt	r4, r4, r3
 8005c16:	f000 fc6b 	bl	80064f0 <__malloc_lock>
 8005c1a:	4a1e      	ldr	r2, [pc, #120]	; (8005c94 <_free_r+0x94>)
 8005c1c:	9801      	ldr	r0, [sp, #4]
 8005c1e:	6813      	ldr	r3, [r2, #0]
 8005c20:	b933      	cbnz	r3, 8005c30 <_free_r+0x30>
 8005c22:	6063      	str	r3, [r4, #4]
 8005c24:	6014      	str	r4, [r2, #0]
 8005c26:	b003      	add	sp, #12
 8005c28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c2c:	f000 bc66 	b.w	80064fc <__malloc_unlock>
 8005c30:	42a3      	cmp	r3, r4
 8005c32:	d908      	bls.n	8005c46 <_free_r+0x46>
 8005c34:	6825      	ldr	r5, [r4, #0]
 8005c36:	1961      	adds	r1, r4, r5
 8005c38:	428b      	cmp	r3, r1
 8005c3a:	bf01      	itttt	eq
 8005c3c:	6819      	ldreq	r1, [r3, #0]
 8005c3e:	685b      	ldreq	r3, [r3, #4]
 8005c40:	1949      	addeq	r1, r1, r5
 8005c42:	6021      	streq	r1, [r4, #0]
 8005c44:	e7ed      	b.n	8005c22 <_free_r+0x22>
 8005c46:	461a      	mov	r2, r3
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	b10b      	cbz	r3, 8005c50 <_free_r+0x50>
 8005c4c:	42a3      	cmp	r3, r4
 8005c4e:	d9fa      	bls.n	8005c46 <_free_r+0x46>
 8005c50:	6811      	ldr	r1, [r2, #0]
 8005c52:	1855      	adds	r5, r2, r1
 8005c54:	42a5      	cmp	r5, r4
 8005c56:	d10b      	bne.n	8005c70 <_free_r+0x70>
 8005c58:	6824      	ldr	r4, [r4, #0]
 8005c5a:	4421      	add	r1, r4
 8005c5c:	1854      	adds	r4, r2, r1
 8005c5e:	42a3      	cmp	r3, r4
 8005c60:	6011      	str	r1, [r2, #0]
 8005c62:	d1e0      	bne.n	8005c26 <_free_r+0x26>
 8005c64:	681c      	ldr	r4, [r3, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	6053      	str	r3, [r2, #4]
 8005c6a:	4421      	add	r1, r4
 8005c6c:	6011      	str	r1, [r2, #0]
 8005c6e:	e7da      	b.n	8005c26 <_free_r+0x26>
 8005c70:	d902      	bls.n	8005c78 <_free_r+0x78>
 8005c72:	230c      	movs	r3, #12
 8005c74:	6003      	str	r3, [r0, #0]
 8005c76:	e7d6      	b.n	8005c26 <_free_r+0x26>
 8005c78:	6825      	ldr	r5, [r4, #0]
 8005c7a:	1961      	adds	r1, r4, r5
 8005c7c:	428b      	cmp	r3, r1
 8005c7e:	bf04      	itt	eq
 8005c80:	6819      	ldreq	r1, [r3, #0]
 8005c82:	685b      	ldreq	r3, [r3, #4]
 8005c84:	6063      	str	r3, [r4, #4]
 8005c86:	bf04      	itt	eq
 8005c88:	1949      	addeq	r1, r1, r5
 8005c8a:	6021      	streq	r1, [r4, #0]
 8005c8c:	6054      	str	r4, [r2, #4]
 8005c8e:	e7ca      	b.n	8005c26 <_free_r+0x26>
 8005c90:	b003      	add	sp, #12
 8005c92:	bd30      	pop	{r4, r5, pc}
 8005c94:	20004120 	.word	0x20004120

08005c98 <sbrk_aligned>:
 8005c98:	b570      	push	{r4, r5, r6, lr}
 8005c9a:	4e0e      	ldr	r6, [pc, #56]	; (8005cd4 <sbrk_aligned+0x3c>)
 8005c9c:	460c      	mov	r4, r1
 8005c9e:	6831      	ldr	r1, [r6, #0]
 8005ca0:	4605      	mov	r5, r0
 8005ca2:	b911      	cbnz	r1, 8005caa <sbrk_aligned+0x12>
 8005ca4:	f000 fb7a 	bl	800639c <_sbrk_r>
 8005ca8:	6030      	str	r0, [r6, #0]
 8005caa:	4621      	mov	r1, r4
 8005cac:	4628      	mov	r0, r5
 8005cae:	f000 fb75 	bl	800639c <_sbrk_r>
 8005cb2:	1c43      	adds	r3, r0, #1
 8005cb4:	d00a      	beq.n	8005ccc <sbrk_aligned+0x34>
 8005cb6:	1cc4      	adds	r4, r0, #3
 8005cb8:	f024 0403 	bic.w	r4, r4, #3
 8005cbc:	42a0      	cmp	r0, r4
 8005cbe:	d007      	beq.n	8005cd0 <sbrk_aligned+0x38>
 8005cc0:	1a21      	subs	r1, r4, r0
 8005cc2:	4628      	mov	r0, r5
 8005cc4:	f000 fb6a 	bl	800639c <_sbrk_r>
 8005cc8:	3001      	adds	r0, #1
 8005cca:	d101      	bne.n	8005cd0 <sbrk_aligned+0x38>
 8005ccc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	bd70      	pop	{r4, r5, r6, pc}
 8005cd4:	20004124 	.word	0x20004124

08005cd8 <_malloc_r>:
 8005cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cdc:	1ccd      	adds	r5, r1, #3
 8005cde:	f025 0503 	bic.w	r5, r5, #3
 8005ce2:	3508      	adds	r5, #8
 8005ce4:	2d0c      	cmp	r5, #12
 8005ce6:	bf38      	it	cc
 8005ce8:	250c      	movcc	r5, #12
 8005cea:	2d00      	cmp	r5, #0
 8005cec:	4607      	mov	r7, r0
 8005cee:	db01      	blt.n	8005cf4 <_malloc_r+0x1c>
 8005cf0:	42a9      	cmp	r1, r5
 8005cf2:	d905      	bls.n	8005d00 <_malloc_r+0x28>
 8005cf4:	230c      	movs	r3, #12
 8005cf6:	603b      	str	r3, [r7, #0]
 8005cf8:	2600      	movs	r6, #0
 8005cfa:	4630      	mov	r0, r6
 8005cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d00:	4e2e      	ldr	r6, [pc, #184]	; (8005dbc <_malloc_r+0xe4>)
 8005d02:	f000 fbf5 	bl	80064f0 <__malloc_lock>
 8005d06:	6833      	ldr	r3, [r6, #0]
 8005d08:	461c      	mov	r4, r3
 8005d0a:	bb34      	cbnz	r4, 8005d5a <_malloc_r+0x82>
 8005d0c:	4629      	mov	r1, r5
 8005d0e:	4638      	mov	r0, r7
 8005d10:	f7ff ffc2 	bl	8005c98 <sbrk_aligned>
 8005d14:	1c43      	adds	r3, r0, #1
 8005d16:	4604      	mov	r4, r0
 8005d18:	d14d      	bne.n	8005db6 <_malloc_r+0xde>
 8005d1a:	6834      	ldr	r4, [r6, #0]
 8005d1c:	4626      	mov	r6, r4
 8005d1e:	2e00      	cmp	r6, #0
 8005d20:	d140      	bne.n	8005da4 <_malloc_r+0xcc>
 8005d22:	6823      	ldr	r3, [r4, #0]
 8005d24:	4631      	mov	r1, r6
 8005d26:	4638      	mov	r0, r7
 8005d28:	eb04 0803 	add.w	r8, r4, r3
 8005d2c:	f000 fb36 	bl	800639c <_sbrk_r>
 8005d30:	4580      	cmp	r8, r0
 8005d32:	d13a      	bne.n	8005daa <_malloc_r+0xd2>
 8005d34:	6821      	ldr	r1, [r4, #0]
 8005d36:	3503      	adds	r5, #3
 8005d38:	1a6d      	subs	r5, r5, r1
 8005d3a:	f025 0503 	bic.w	r5, r5, #3
 8005d3e:	3508      	adds	r5, #8
 8005d40:	2d0c      	cmp	r5, #12
 8005d42:	bf38      	it	cc
 8005d44:	250c      	movcc	r5, #12
 8005d46:	4629      	mov	r1, r5
 8005d48:	4638      	mov	r0, r7
 8005d4a:	f7ff ffa5 	bl	8005c98 <sbrk_aligned>
 8005d4e:	3001      	adds	r0, #1
 8005d50:	d02b      	beq.n	8005daa <_malloc_r+0xd2>
 8005d52:	6823      	ldr	r3, [r4, #0]
 8005d54:	442b      	add	r3, r5
 8005d56:	6023      	str	r3, [r4, #0]
 8005d58:	e00e      	b.n	8005d78 <_malloc_r+0xa0>
 8005d5a:	6822      	ldr	r2, [r4, #0]
 8005d5c:	1b52      	subs	r2, r2, r5
 8005d5e:	d41e      	bmi.n	8005d9e <_malloc_r+0xc6>
 8005d60:	2a0b      	cmp	r2, #11
 8005d62:	d916      	bls.n	8005d92 <_malloc_r+0xba>
 8005d64:	1961      	adds	r1, r4, r5
 8005d66:	42a3      	cmp	r3, r4
 8005d68:	6025      	str	r5, [r4, #0]
 8005d6a:	bf18      	it	ne
 8005d6c:	6059      	strne	r1, [r3, #4]
 8005d6e:	6863      	ldr	r3, [r4, #4]
 8005d70:	bf08      	it	eq
 8005d72:	6031      	streq	r1, [r6, #0]
 8005d74:	5162      	str	r2, [r4, r5]
 8005d76:	604b      	str	r3, [r1, #4]
 8005d78:	4638      	mov	r0, r7
 8005d7a:	f104 060b 	add.w	r6, r4, #11
 8005d7e:	f000 fbbd 	bl	80064fc <__malloc_unlock>
 8005d82:	f026 0607 	bic.w	r6, r6, #7
 8005d86:	1d23      	adds	r3, r4, #4
 8005d88:	1af2      	subs	r2, r6, r3
 8005d8a:	d0b6      	beq.n	8005cfa <_malloc_r+0x22>
 8005d8c:	1b9b      	subs	r3, r3, r6
 8005d8e:	50a3      	str	r3, [r4, r2]
 8005d90:	e7b3      	b.n	8005cfa <_malloc_r+0x22>
 8005d92:	6862      	ldr	r2, [r4, #4]
 8005d94:	42a3      	cmp	r3, r4
 8005d96:	bf0c      	ite	eq
 8005d98:	6032      	streq	r2, [r6, #0]
 8005d9a:	605a      	strne	r2, [r3, #4]
 8005d9c:	e7ec      	b.n	8005d78 <_malloc_r+0xa0>
 8005d9e:	4623      	mov	r3, r4
 8005da0:	6864      	ldr	r4, [r4, #4]
 8005da2:	e7b2      	b.n	8005d0a <_malloc_r+0x32>
 8005da4:	4634      	mov	r4, r6
 8005da6:	6876      	ldr	r6, [r6, #4]
 8005da8:	e7b9      	b.n	8005d1e <_malloc_r+0x46>
 8005daa:	230c      	movs	r3, #12
 8005dac:	603b      	str	r3, [r7, #0]
 8005dae:	4638      	mov	r0, r7
 8005db0:	f000 fba4 	bl	80064fc <__malloc_unlock>
 8005db4:	e7a1      	b.n	8005cfa <_malloc_r+0x22>
 8005db6:	6025      	str	r5, [r4, #0]
 8005db8:	e7de      	b.n	8005d78 <_malloc_r+0xa0>
 8005dba:	bf00      	nop
 8005dbc:	20004120 	.word	0x20004120

08005dc0 <__sfputc_r>:
 8005dc0:	6893      	ldr	r3, [r2, #8]
 8005dc2:	3b01      	subs	r3, #1
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	b410      	push	{r4}
 8005dc8:	6093      	str	r3, [r2, #8]
 8005dca:	da08      	bge.n	8005dde <__sfputc_r+0x1e>
 8005dcc:	6994      	ldr	r4, [r2, #24]
 8005dce:	42a3      	cmp	r3, r4
 8005dd0:	db01      	blt.n	8005dd6 <__sfputc_r+0x16>
 8005dd2:	290a      	cmp	r1, #10
 8005dd4:	d103      	bne.n	8005dde <__sfputc_r+0x1e>
 8005dd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dda:	f7ff bc31 	b.w	8005640 <__swbuf_r>
 8005dde:	6813      	ldr	r3, [r2, #0]
 8005de0:	1c58      	adds	r0, r3, #1
 8005de2:	6010      	str	r0, [r2, #0]
 8005de4:	7019      	strb	r1, [r3, #0]
 8005de6:	4608      	mov	r0, r1
 8005de8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dec:	4770      	bx	lr

08005dee <__sfputs_r>:
 8005dee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005df0:	4606      	mov	r6, r0
 8005df2:	460f      	mov	r7, r1
 8005df4:	4614      	mov	r4, r2
 8005df6:	18d5      	adds	r5, r2, r3
 8005df8:	42ac      	cmp	r4, r5
 8005dfa:	d101      	bne.n	8005e00 <__sfputs_r+0x12>
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	e007      	b.n	8005e10 <__sfputs_r+0x22>
 8005e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e04:	463a      	mov	r2, r7
 8005e06:	4630      	mov	r0, r6
 8005e08:	f7ff ffda 	bl	8005dc0 <__sfputc_r>
 8005e0c:	1c43      	adds	r3, r0, #1
 8005e0e:	d1f3      	bne.n	8005df8 <__sfputs_r+0xa>
 8005e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005e14 <_vfiprintf_r>:
 8005e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e18:	460d      	mov	r5, r1
 8005e1a:	b09d      	sub	sp, #116	; 0x74
 8005e1c:	4614      	mov	r4, r2
 8005e1e:	4698      	mov	r8, r3
 8005e20:	4606      	mov	r6, r0
 8005e22:	b118      	cbz	r0, 8005e2c <_vfiprintf_r+0x18>
 8005e24:	6983      	ldr	r3, [r0, #24]
 8005e26:	b90b      	cbnz	r3, 8005e2c <_vfiprintf_r+0x18>
 8005e28:	f7ff fde4 	bl	80059f4 <__sinit>
 8005e2c:	4b89      	ldr	r3, [pc, #548]	; (8006054 <_vfiprintf_r+0x240>)
 8005e2e:	429d      	cmp	r5, r3
 8005e30:	d11b      	bne.n	8005e6a <_vfiprintf_r+0x56>
 8005e32:	6875      	ldr	r5, [r6, #4]
 8005e34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e36:	07d9      	lsls	r1, r3, #31
 8005e38:	d405      	bmi.n	8005e46 <_vfiprintf_r+0x32>
 8005e3a:	89ab      	ldrh	r3, [r5, #12]
 8005e3c:	059a      	lsls	r2, r3, #22
 8005e3e:	d402      	bmi.n	8005e46 <_vfiprintf_r+0x32>
 8005e40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e42:	f7ff fe75 	bl	8005b30 <__retarget_lock_acquire_recursive>
 8005e46:	89ab      	ldrh	r3, [r5, #12]
 8005e48:	071b      	lsls	r3, r3, #28
 8005e4a:	d501      	bpl.n	8005e50 <_vfiprintf_r+0x3c>
 8005e4c:	692b      	ldr	r3, [r5, #16]
 8005e4e:	b9eb      	cbnz	r3, 8005e8c <_vfiprintf_r+0x78>
 8005e50:	4629      	mov	r1, r5
 8005e52:	4630      	mov	r0, r6
 8005e54:	f7ff fc46 	bl	80056e4 <__swsetup_r>
 8005e58:	b1c0      	cbz	r0, 8005e8c <_vfiprintf_r+0x78>
 8005e5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e5c:	07dc      	lsls	r4, r3, #31
 8005e5e:	d50e      	bpl.n	8005e7e <_vfiprintf_r+0x6a>
 8005e60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e64:	b01d      	add	sp, #116	; 0x74
 8005e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e6a:	4b7b      	ldr	r3, [pc, #492]	; (8006058 <_vfiprintf_r+0x244>)
 8005e6c:	429d      	cmp	r5, r3
 8005e6e:	d101      	bne.n	8005e74 <_vfiprintf_r+0x60>
 8005e70:	68b5      	ldr	r5, [r6, #8]
 8005e72:	e7df      	b.n	8005e34 <_vfiprintf_r+0x20>
 8005e74:	4b79      	ldr	r3, [pc, #484]	; (800605c <_vfiprintf_r+0x248>)
 8005e76:	429d      	cmp	r5, r3
 8005e78:	bf08      	it	eq
 8005e7a:	68f5      	ldreq	r5, [r6, #12]
 8005e7c:	e7da      	b.n	8005e34 <_vfiprintf_r+0x20>
 8005e7e:	89ab      	ldrh	r3, [r5, #12]
 8005e80:	0598      	lsls	r0, r3, #22
 8005e82:	d4ed      	bmi.n	8005e60 <_vfiprintf_r+0x4c>
 8005e84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e86:	f7ff fe54 	bl	8005b32 <__retarget_lock_release_recursive>
 8005e8a:	e7e9      	b.n	8005e60 <_vfiprintf_r+0x4c>
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e90:	2320      	movs	r3, #32
 8005e92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e96:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e9a:	2330      	movs	r3, #48	; 0x30
 8005e9c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006060 <_vfiprintf_r+0x24c>
 8005ea0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ea4:	f04f 0901 	mov.w	r9, #1
 8005ea8:	4623      	mov	r3, r4
 8005eaa:	469a      	mov	sl, r3
 8005eac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005eb0:	b10a      	cbz	r2, 8005eb6 <_vfiprintf_r+0xa2>
 8005eb2:	2a25      	cmp	r2, #37	; 0x25
 8005eb4:	d1f9      	bne.n	8005eaa <_vfiprintf_r+0x96>
 8005eb6:	ebba 0b04 	subs.w	fp, sl, r4
 8005eba:	d00b      	beq.n	8005ed4 <_vfiprintf_r+0xc0>
 8005ebc:	465b      	mov	r3, fp
 8005ebe:	4622      	mov	r2, r4
 8005ec0:	4629      	mov	r1, r5
 8005ec2:	4630      	mov	r0, r6
 8005ec4:	f7ff ff93 	bl	8005dee <__sfputs_r>
 8005ec8:	3001      	adds	r0, #1
 8005eca:	f000 80aa 	beq.w	8006022 <_vfiprintf_r+0x20e>
 8005ece:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ed0:	445a      	add	r2, fp
 8005ed2:	9209      	str	r2, [sp, #36]	; 0x24
 8005ed4:	f89a 3000 	ldrb.w	r3, [sl]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f000 80a2 	beq.w	8006022 <_vfiprintf_r+0x20e>
 8005ede:	2300      	movs	r3, #0
 8005ee0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ee4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ee8:	f10a 0a01 	add.w	sl, sl, #1
 8005eec:	9304      	str	r3, [sp, #16]
 8005eee:	9307      	str	r3, [sp, #28]
 8005ef0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ef4:	931a      	str	r3, [sp, #104]	; 0x68
 8005ef6:	4654      	mov	r4, sl
 8005ef8:	2205      	movs	r2, #5
 8005efa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005efe:	4858      	ldr	r0, [pc, #352]	; (8006060 <_vfiprintf_r+0x24c>)
 8005f00:	f7fa f986 	bl	8000210 <memchr>
 8005f04:	9a04      	ldr	r2, [sp, #16]
 8005f06:	b9d8      	cbnz	r0, 8005f40 <_vfiprintf_r+0x12c>
 8005f08:	06d1      	lsls	r1, r2, #27
 8005f0a:	bf44      	itt	mi
 8005f0c:	2320      	movmi	r3, #32
 8005f0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f12:	0713      	lsls	r3, r2, #28
 8005f14:	bf44      	itt	mi
 8005f16:	232b      	movmi	r3, #43	; 0x2b
 8005f18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f1c:	f89a 3000 	ldrb.w	r3, [sl]
 8005f20:	2b2a      	cmp	r3, #42	; 0x2a
 8005f22:	d015      	beq.n	8005f50 <_vfiprintf_r+0x13c>
 8005f24:	9a07      	ldr	r2, [sp, #28]
 8005f26:	4654      	mov	r4, sl
 8005f28:	2000      	movs	r0, #0
 8005f2a:	f04f 0c0a 	mov.w	ip, #10
 8005f2e:	4621      	mov	r1, r4
 8005f30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f34:	3b30      	subs	r3, #48	; 0x30
 8005f36:	2b09      	cmp	r3, #9
 8005f38:	d94e      	bls.n	8005fd8 <_vfiprintf_r+0x1c4>
 8005f3a:	b1b0      	cbz	r0, 8005f6a <_vfiprintf_r+0x156>
 8005f3c:	9207      	str	r2, [sp, #28]
 8005f3e:	e014      	b.n	8005f6a <_vfiprintf_r+0x156>
 8005f40:	eba0 0308 	sub.w	r3, r0, r8
 8005f44:	fa09 f303 	lsl.w	r3, r9, r3
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	9304      	str	r3, [sp, #16]
 8005f4c:	46a2      	mov	sl, r4
 8005f4e:	e7d2      	b.n	8005ef6 <_vfiprintf_r+0xe2>
 8005f50:	9b03      	ldr	r3, [sp, #12]
 8005f52:	1d19      	adds	r1, r3, #4
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	9103      	str	r1, [sp, #12]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	bfbb      	ittet	lt
 8005f5c:	425b      	neglt	r3, r3
 8005f5e:	f042 0202 	orrlt.w	r2, r2, #2
 8005f62:	9307      	strge	r3, [sp, #28]
 8005f64:	9307      	strlt	r3, [sp, #28]
 8005f66:	bfb8      	it	lt
 8005f68:	9204      	strlt	r2, [sp, #16]
 8005f6a:	7823      	ldrb	r3, [r4, #0]
 8005f6c:	2b2e      	cmp	r3, #46	; 0x2e
 8005f6e:	d10c      	bne.n	8005f8a <_vfiprintf_r+0x176>
 8005f70:	7863      	ldrb	r3, [r4, #1]
 8005f72:	2b2a      	cmp	r3, #42	; 0x2a
 8005f74:	d135      	bne.n	8005fe2 <_vfiprintf_r+0x1ce>
 8005f76:	9b03      	ldr	r3, [sp, #12]
 8005f78:	1d1a      	adds	r2, r3, #4
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	9203      	str	r2, [sp, #12]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	bfb8      	it	lt
 8005f82:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005f86:	3402      	adds	r4, #2
 8005f88:	9305      	str	r3, [sp, #20]
 8005f8a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006070 <_vfiprintf_r+0x25c>
 8005f8e:	7821      	ldrb	r1, [r4, #0]
 8005f90:	2203      	movs	r2, #3
 8005f92:	4650      	mov	r0, sl
 8005f94:	f7fa f93c 	bl	8000210 <memchr>
 8005f98:	b140      	cbz	r0, 8005fac <_vfiprintf_r+0x198>
 8005f9a:	2340      	movs	r3, #64	; 0x40
 8005f9c:	eba0 000a 	sub.w	r0, r0, sl
 8005fa0:	fa03 f000 	lsl.w	r0, r3, r0
 8005fa4:	9b04      	ldr	r3, [sp, #16]
 8005fa6:	4303      	orrs	r3, r0
 8005fa8:	3401      	adds	r4, #1
 8005faa:	9304      	str	r3, [sp, #16]
 8005fac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fb0:	482c      	ldr	r0, [pc, #176]	; (8006064 <_vfiprintf_r+0x250>)
 8005fb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fb6:	2206      	movs	r2, #6
 8005fb8:	f7fa f92a 	bl	8000210 <memchr>
 8005fbc:	2800      	cmp	r0, #0
 8005fbe:	d03f      	beq.n	8006040 <_vfiprintf_r+0x22c>
 8005fc0:	4b29      	ldr	r3, [pc, #164]	; (8006068 <_vfiprintf_r+0x254>)
 8005fc2:	bb1b      	cbnz	r3, 800600c <_vfiprintf_r+0x1f8>
 8005fc4:	9b03      	ldr	r3, [sp, #12]
 8005fc6:	3307      	adds	r3, #7
 8005fc8:	f023 0307 	bic.w	r3, r3, #7
 8005fcc:	3308      	adds	r3, #8
 8005fce:	9303      	str	r3, [sp, #12]
 8005fd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fd2:	443b      	add	r3, r7
 8005fd4:	9309      	str	r3, [sp, #36]	; 0x24
 8005fd6:	e767      	b.n	8005ea8 <_vfiprintf_r+0x94>
 8005fd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fdc:	460c      	mov	r4, r1
 8005fde:	2001      	movs	r0, #1
 8005fe0:	e7a5      	b.n	8005f2e <_vfiprintf_r+0x11a>
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	3401      	adds	r4, #1
 8005fe6:	9305      	str	r3, [sp, #20]
 8005fe8:	4619      	mov	r1, r3
 8005fea:	f04f 0c0a 	mov.w	ip, #10
 8005fee:	4620      	mov	r0, r4
 8005ff0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ff4:	3a30      	subs	r2, #48	; 0x30
 8005ff6:	2a09      	cmp	r2, #9
 8005ff8:	d903      	bls.n	8006002 <_vfiprintf_r+0x1ee>
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d0c5      	beq.n	8005f8a <_vfiprintf_r+0x176>
 8005ffe:	9105      	str	r1, [sp, #20]
 8006000:	e7c3      	b.n	8005f8a <_vfiprintf_r+0x176>
 8006002:	fb0c 2101 	mla	r1, ip, r1, r2
 8006006:	4604      	mov	r4, r0
 8006008:	2301      	movs	r3, #1
 800600a:	e7f0      	b.n	8005fee <_vfiprintf_r+0x1da>
 800600c:	ab03      	add	r3, sp, #12
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	462a      	mov	r2, r5
 8006012:	4b16      	ldr	r3, [pc, #88]	; (800606c <_vfiprintf_r+0x258>)
 8006014:	a904      	add	r1, sp, #16
 8006016:	4630      	mov	r0, r6
 8006018:	f3af 8000 	nop.w
 800601c:	4607      	mov	r7, r0
 800601e:	1c78      	adds	r0, r7, #1
 8006020:	d1d6      	bne.n	8005fd0 <_vfiprintf_r+0x1bc>
 8006022:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006024:	07d9      	lsls	r1, r3, #31
 8006026:	d405      	bmi.n	8006034 <_vfiprintf_r+0x220>
 8006028:	89ab      	ldrh	r3, [r5, #12]
 800602a:	059a      	lsls	r2, r3, #22
 800602c:	d402      	bmi.n	8006034 <_vfiprintf_r+0x220>
 800602e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006030:	f7ff fd7f 	bl	8005b32 <__retarget_lock_release_recursive>
 8006034:	89ab      	ldrh	r3, [r5, #12]
 8006036:	065b      	lsls	r3, r3, #25
 8006038:	f53f af12 	bmi.w	8005e60 <_vfiprintf_r+0x4c>
 800603c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800603e:	e711      	b.n	8005e64 <_vfiprintf_r+0x50>
 8006040:	ab03      	add	r3, sp, #12
 8006042:	9300      	str	r3, [sp, #0]
 8006044:	462a      	mov	r2, r5
 8006046:	4b09      	ldr	r3, [pc, #36]	; (800606c <_vfiprintf_r+0x258>)
 8006048:	a904      	add	r1, sp, #16
 800604a:	4630      	mov	r0, r6
 800604c:	f000 f880 	bl	8006150 <_printf_i>
 8006050:	e7e4      	b.n	800601c <_vfiprintf_r+0x208>
 8006052:	bf00      	nop
 8006054:	08006660 	.word	0x08006660
 8006058:	08006680 	.word	0x08006680
 800605c:	08006640 	.word	0x08006640
 8006060:	080066a0 	.word	0x080066a0
 8006064:	080066aa 	.word	0x080066aa
 8006068:	00000000 	.word	0x00000000
 800606c:	08005def 	.word	0x08005def
 8006070:	080066a6 	.word	0x080066a6

08006074 <_printf_common>:
 8006074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006078:	4616      	mov	r6, r2
 800607a:	4699      	mov	r9, r3
 800607c:	688a      	ldr	r2, [r1, #8]
 800607e:	690b      	ldr	r3, [r1, #16]
 8006080:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006084:	4293      	cmp	r3, r2
 8006086:	bfb8      	it	lt
 8006088:	4613      	movlt	r3, r2
 800608a:	6033      	str	r3, [r6, #0]
 800608c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006090:	4607      	mov	r7, r0
 8006092:	460c      	mov	r4, r1
 8006094:	b10a      	cbz	r2, 800609a <_printf_common+0x26>
 8006096:	3301      	adds	r3, #1
 8006098:	6033      	str	r3, [r6, #0]
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	0699      	lsls	r1, r3, #26
 800609e:	bf42      	ittt	mi
 80060a0:	6833      	ldrmi	r3, [r6, #0]
 80060a2:	3302      	addmi	r3, #2
 80060a4:	6033      	strmi	r3, [r6, #0]
 80060a6:	6825      	ldr	r5, [r4, #0]
 80060a8:	f015 0506 	ands.w	r5, r5, #6
 80060ac:	d106      	bne.n	80060bc <_printf_common+0x48>
 80060ae:	f104 0a19 	add.w	sl, r4, #25
 80060b2:	68e3      	ldr	r3, [r4, #12]
 80060b4:	6832      	ldr	r2, [r6, #0]
 80060b6:	1a9b      	subs	r3, r3, r2
 80060b8:	42ab      	cmp	r3, r5
 80060ba:	dc26      	bgt.n	800610a <_printf_common+0x96>
 80060bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060c0:	1e13      	subs	r3, r2, #0
 80060c2:	6822      	ldr	r2, [r4, #0]
 80060c4:	bf18      	it	ne
 80060c6:	2301      	movne	r3, #1
 80060c8:	0692      	lsls	r2, r2, #26
 80060ca:	d42b      	bmi.n	8006124 <_printf_common+0xb0>
 80060cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060d0:	4649      	mov	r1, r9
 80060d2:	4638      	mov	r0, r7
 80060d4:	47c0      	blx	r8
 80060d6:	3001      	adds	r0, #1
 80060d8:	d01e      	beq.n	8006118 <_printf_common+0xa4>
 80060da:	6823      	ldr	r3, [r4, #0]
 80060dc:	68e5      	ldr	r5, [r4, #12]
 80060de:	6832      	ldr	r2, [r6, #0]
 80060e0:	f003 0306 	and.w	r3, r3, #6
 80060e4:	2b04      	cmp	r3, #4
 80060e6:	bf08      	it	eq
 80060e8:	1aad      	subeq	r5, r5, r2
 80060ea:	68a3      	ldr	r3, [r4, #8]
 80060ec:	6922      	ldr	r2, [r4, #16]
 80060ee:	bf0c      	ite	eq
 80060f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060f4:	2500      	movne	r5, #0
 80060f6:	4293      	cmp	r3, r2
 80060f8:	bfc4      	itt	gt
 80060fa:	1a9b      	subgt	r3, r3, r2
 80060fc:	18ed      	addgt	r5, r5, r3
 80060fe:	2600      	movs	r6, #0
 8006100:	341a      	adds	r4, #26
 8006102:	42b5      	cmp	r5, r6
 8006104:	d11a      	bne.n	800613c <_printf_common+0xc8>
 8006106:	2000      	movs	r0, #0
 8006108:	e008      	b.n	800611c <_printf_common+0xa8>
 800610a:	2301      	movs	r3, #1
 800610c:	4652      	mov	r2, sl
 800610e:	4649      	mov	r1, r9
 8006110:	4638      	mov	r0, r7
 8006112:	47c0      	blx	r8
 8006114:	3001      	adds	r0, #1
 8006116:	d103      	bne.n	8006120 <_printf_common+0xac>
 8006118:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800611c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006120:	3501      	adds	r5, #1
 8006122:	e7c6      	b.n	80060b2 <_printf_common+0x3e>
 8006124:	18e1      	adds	r1, r4, r3
 8006126:	1c5a      	adds	r2, r3, #1
 8006128:	2030      	movs	r0, #48	; 0x30
 800612a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800612e:	4422      	add	r2, r4
 8006130:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006134:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006138:	3302      	adds	r3, #2
 800613a:	e7c7      	b.n	80060cc <_printf_common+0x58>
 800613c:	2301      	movs	r3, #1
 800613e:	4622      	mov	r2, r4
 8006140:	4649      	mov	r1, r9
 8006142:	4638      	mov	r0, r7
 8006144:	47c0      	blx	r8
 8006146:	3001      	adds	r0, #1
 8006148:	d0e6      	beq.n	8006118 <_printf_common+0xa4>
 800614a:	3601      	adds	r6, #1
 800614c:	e7d9      	b.n	8006102 <_printf_common+0x8e>
	...

08006150 <_printf_i>:
 8006150:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006154:	7e0f      	ldrb	r7, [r1, #24]
 8006156:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006158:	2f78      	cmp	r7, #120	; 0x78
 800615a:	4691      	mov	r9, r2
 800615c:	4680      	mov	r8, r0
 800615e:	460c      	mov	r4, r1
 8006160:	469a      	mov	sl, r3
 8006162:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006166:	d807      	bhi.n	8006178 <_printf_i+0x28>
 8006168:	2f62      	cmp	r7, #98	; 0x62
 800616a:	d80a      	bhi.n	8006182 <_printf_i+0x32>
 800616c:	2f00      	cmp	r7, #0
 800616e:	f000 80d8 	beq.w	8006322 <_printf_i+0x1d2>
 8006172:	2f58      	cmp	r7, #88	; 0x58
 8006174:	f000 80a3 	beq.w	80062be <_printf_i+0x16e>
 8006178:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800617c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006180:	e03a      	b.n	80061f8 <_printf_i+0xa8>
 8006182:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006186:	2b15      	cmp	r3, #21
 8006188:	d8f6      	bhi.n	8006178 <_printf_i+0x28>
 800618a:	a101      	add	r1, pc, #4	; (adr r1, 8006190 <_printf_i+0x40>)
 800618c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006190:	080061e9 	.word	0x080061e9
 8006194:	080061fd 	.word	0x080061fd
 8006198:	08006179 	.word	0x08006179
 800619c:	08006179 	.word	0x08006179
 80061a0:	08006179 	.word	0x08006179
 80061a4:	08006179 	.word	0x08006179
 80061a8:	080061fd 	.word	0x080061fd
 80061ac:	08006179 	.word	0x08006179
 80061b0:	08006179 	.word	0x08006179
 80061b4:	08006179 	.word	0x08006179
 80061b8:	08006179 	.word	0x08006179
 80061bc:	08006309 	.word	0x08006309
 80061c0:	0800622d 	.word	0x0800622d
 80061c4:	080062eb 	.word	0x080062eb
 80061c8:	08006179 	.word	0x08006179
 80061cc:	08006179 	.word	0x08006179
 80061d0:	0800632b 	.word	0x0800632b
 80061d4:	08006179 	.word	0x08006179
 80061d8:	0800622d 	.word	0x0800622d
 80061dc:	08006179 	.word	0x08006179
 80061e0:	08006179 	.word	0x08006179
 80061e4:	080062f3 	.word	0x080062f3
 80061e8:	682b      	ldr	r3, [r5, #0]
 80061ea:	1d1a      	adds	r2, r3, #4
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	602a      	str	r2, [r5, #0]
 80061f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061f8:	2301      	movs	r3, #1
 80061fa:	e0a3      	b.n	8006344 <_printf_i+0x1f4>
 80061fc:	6820      	ldr	r0, [r4, #0]
 80061fe:	6829      	ldr	r1, [r5, #0]
 8006200:	0606      	lsls	r6, r0, #24
 8006202:	f101 0304 	add.w	r3, r1, #4
 8006206:	d50a      	bpl.n	800621e <_printf_i+0xce>
 8006208:	680e      	ldr	r6, [r1, #0]
 800620a:	602b      	str	r3, [r5, #0]
 800620c:	2e00      	cmp	r6, #0
 800620e:	da03      	bge.n	8006218 <_printf_i+0xc8>
 8006210:	232d      	movs	r3, #45	; 0x2d
 8006212:	4276      	negs	r6, r6
 8006214:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006218:	485e      	ldr	r0, [pc, #376]	; (8006394 <_printf_i+0x244>)
 800621a:	230a      	movs	r3, #10
 800621c:	e019      	b.n	8006252 <_printf_i+0x102>
 800621e:	680e      	ldr	r6, [r1, #0]
 8006220:	602b      	str	r3, [r5, #0]
 8006222:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006226:	bf18      	it	ne
 8006228:	b236      	sxthne	r6, r6
 800622a:	e7ef      	b.n	800620c <_printf_i+0xbc>
 800622c:	682b      	ldr	r3, [r5, #0]
 800622e:	6820      	ldr	r0, [r4, #0]
 8006230:	1d19      	adds	r1, r3, #4
 8006232:	6029      	str	r1, [r5, #0]
 8006234:	0601      	lsls	r1, r0, #24
 8006236:	d501      	bpl.n	800623c <_printf_i+0xec>
 8006238:	681e      	ldr	r6, [r3, #0]
 800623a:	e002      	b.n	8006242 <_printf_i+0xf2>
 800623c:	0646      	lsls	r6, r0, #25
 800623e:	d5fb      	bpl.n	8006238 <_printf_i+0xe8>
 8006240:	881e      	ldrh	r6, [r3, #0]
 8006242:	4854      	ldr	r0, [pc, #336]	; (8006394 <_printf_i+0x244>)
 8006244:	2f6f      	cmp	r7, #111	; 0x6f
 8006246:	bf0c      	ite	eq
 8006248:	2308      	moveq	r3, #8
 800624a:	230a      	movne	r3, #10
 800624c:	2100      	movs	r1, #0
 800624e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006252:	6865      	ldr	r5, [r4, #4]
 8006254:	60a5      	str	r5, [r4, #8]
 8006256:	2d00      	cmp	r5, #0
 8006258:	bfa2      	ittt	ge
 800625a:	6821      	ldrge	r1, [r4, #0]
 800625c:	f021 0104 	bicge.w	r1, r1, #4
 8006260:	6021      	strge	r1, [r4, #0]
 8006262:	b90e      	cbnz	r6, 8006268 <_printf_i+0x118>
 8006264:	2d00      	cmp	r5, #0
 8006266:	d04d      	beq.n	8006304 <_printf_i+0x1b4>
 8006268:	4615      	mov	r5, r2
 800626a:	fbb6 f1f3 	udiv	r1, r6, r3
 800626e:	fb03 6711 	mls	r7, r3, r1, r6
 8006272:	5dc7      	ldrb	r7, [r0, r7]
 8006274:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006278:	4637      	mov	r7, r6
 800627a:	42bb      	cmp	r3, r7
 800627c:	460e      	mov	r6, r1
 800627e:	d9f4      	bls.n	800626a <_printf_i+0x11a>
 8006280:	2b08      	cmp	r3, #8
 8006282:	d10b      	bne.n	800629c <_printf_i+0x14c>
 8006284:	6823      	ldr	r3, [r4, #0]
 8006286:	07de      	lsls	r6, r3, #31
 8006288:	d508      	bpl.n	800629c <_printf_i+0x14c>
 800628a:	6923      	ldr	r3, [r4, #16]
 800628c:	6861      	ldr	r1, [r4, #4]
 800628e:	4299      	cmp	r1, r3
 8006290:	bfde      	ittt	le
 8006292:	2330      	movle	r3, #48	; 0x30
 8006294:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006298:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800629c:	1b52      	subs	r2, r2, r5
 800629e:	6122      	str	r2, [r4, #16]
 80062a0:	f8cd a000 	str.w	sl, [sp]
 80062a4:	464b      	mov	r3, r9
 80062a6:	aa03      	add	r2, sp, #12
 80062a8:	4621      	mov	r1, r4
 80062aa:	4640      	mov	r0, r8
 80062ac:	f7ff fee2 	bl	8006074 <_printf_common>
 80062b0:	3001      	adds	r0, #1
 80062b2:	d14c      	bne.n	800634e <_printf_i+0x1fe>
 80062b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062b8:	b004      	add	sp, #16
 80062ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062be:	4835      	ldr	r0, [pc, #212]	; (8006394 <_printf_i+0x244>)
 80062c0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80062c4:	6829      	ldr	r1, [r5, #0]
 80062c6:	6823      	ldr	r3, [r4, #0]
 80062c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80062cc:	6029      	str	r1, [r5, #0]
 80062ce:	061d      	lsls	r5, r3, #24
 80062d0:	d514      	bpl.n	80062fc <_printf_i+0x1ac>
 80062d2:	07df      	lsls	r7, r3, #31
 80062d4:	bf44      	itt	mi
 80062d6:	f043 0320 	orrmi.w	r3, r3, #32
 80062da:	6023      	strmi	r3, [r4, #0]
 80062dc:	b91e      	cbnz	r6, 80062e6 <_printf_i+0x196>
 80062de:	6823      	ldr	r3, [r4, #0]
 80062e0:	f023 0320 	bic.w	r3, r3, #32
 80062e4:	6023      	str	r3, [r4, #0]
 80062e6:	2310      	movs	r3, #16
 80062e8:	e7b0      	b.n	800624c <_printf_i+0xfc>
 80062ea:	6823      	ldr	r3, [r4, #0]
 80062ec:	f043 0320 	orr.w	r3, r3, #32
 80062f0:	6023      	str	r3, [r4, #0]
 80062f2:	2378      	movs	r3, #120	; 0x78
 80062f4:	4828      	ldr	r0, [pc, #160]	; (8006398 <_printf_i+0x248>)
 80062f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062fa:	e7e3      	b.n	80062c4 <_printf_i+0x174>
 80062fc:	0659      	lsls	r1, r3, #25
 80062fe:	bf48      	it	mi
 8006300:	b2b6      	uxthmi	r6, r6
 8006302:	e7e6      	b.n	80062d2 <_printf_i+0x182>
 8006304:	4615      	mov	r5, r2
 8006306:	e7bb      	b.n	8006280 <_printf_i+0x130>
 8006308:	682b      	ldr	r3, [r5, #0]
 800630a:	6826      	ldr	r6, [r4, #0]
 800630c:	6961      	ldr	r1, [r4, #20]
 800630e:	1d18      	adds	r0, r3, #4
 8006310:	6028      	str	r0, [r5, #0]
 8006312:	0635      	lsls	r5, r6, #24
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	d501      	bpl.n	800631c <_printf_i+0x1cc>
 8006318:	6019      	str	r1, [r3, #0]
 800631a:	e002      	b.n	8006322 <_printf_i+0x1d2>
 800631c:	0670      	lsls	r0, r6, #25
 800631e:	d5fb      	bpl.n	8006318 <_printf_i+0x1c8>
 8006320:	8019      	strh	r1, [r3, #0]
 8006322:	2300      	movs	r3, #0
 8006324:	6123      	str	r3, [r4, #16]
 8006326:	4615      	mov	r5, r2
 8006328:	e7ba      	b.n	80062a0 <_printf_i+0x150>
 800632a:	682b      	ldr	r3, [r5, #0]
 800632c:	1d1a      	adds	r2, r3, #4
 800632e:	602a      	str	r2, [r5, #0]
 8006330:	681d      	ldr	r5, [r3, #0]
 8006332:	6862      	ldr	r2, [r4, #4]
 8006334:	2100      	movs	r1, #0
 8006336:	4628      	mov	r0, r5
 8006338:	f7f9 ff6a 	bl	8000210 <memchr>
 800633c:	b108      	cbz	r0, 8006342 <_printf_i+0x1f2>
 800633e:	1b40      	subs	r0, r0, r5
 8006340:	6060      	str	r0, [r4, #4]
 8006342:	6863      	ldr	r3, [r4, #4]
 8006344:	6123      	str	r3, [r4, #16]
 8006346:	2300      	movs	r3, #0
 8006348:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800634c:	e7a8      	b.n	80062a0 <_printf_i+0x150>
 800634e:	6923      	ldr	r3, [r4, #16]
 8006350:	462a      	mov	r2, r5
 8006352:	4649      	mov	r1, r9
 8006354:	4640      	mov	r0, r8
 8006356:	47d0      	blx	sl
 8006358:	3001      	adds	r0, #1
 800635a:	d0ab      	beq.n	80062b4 <_printf_i+0x164>
 800635c:	6823      	ldr	r3, [r4, #0]
 800635e:	079b      	lsls	r3, r3, #30
 8006360:	d413      	bmi.n	800638a <_printf_i+0x23a>
 8006362:	68e0      	ldr	r0, [r4, #12]
 8006364:	9b03      	ldr	r3, [sp, #12]
 8006366:	4298      	cmp	r0, r3
 8006368:	bfb8      	it	lt
 800636a:	4618      	movlt	r0, r3
 800636c:	e7a4      	b.n	80062b8 <_printf_i+0x168>
 800636e:	2301      	movs	r3, #1
 8006370:	4632      	mov	r2, r6
 8006372:	4649      	mov	r1, r9
 8006374:	4640      	mov	r0, r8
 8006376:	47d0      	blx	sl
 8006378:	3001      	adds	r0, #1
 800637a:	d09b      	beq.n	80062b4 <_printf_i+0x164>
 800637c:	3501      	adds	r5, #1
 800637e:	68e3      	ldr	r3, [r4, #12]
 8006380:	9903      	ldr	r1, [sp, #12]
 8006382:	1a5b      	subs	r3, r3, r1
 8006384:	42ab      	cmp	r3, r5
 8006386:	dcf2      	bgt.n	800636e <_printf_i+0x21e>
 8006388:	e7eb      	b.n	8006362 <_printf_i+0x212>
 800638a:	2500      	movs	r5, #0
 800638c:	f104 0619 	add.w	r6, r4, #25
 8006390:	e7f5      	b.n	800637e <_printf_i+0x22e>
 8006392:	bf00      	nop
 8006394:	080066b1 	.word	0x080066b1
 8006398:	080066c2 	.word	0x080066c2

0800639c <_sbrk_r>:
 800639c:	b538      	push	{r3, r4, r5, lr}
 800639e:	4d06      	ldr	r5, [pc, #24]	; (80063b8 <_sbrk_r+0x1c>)
 80063a0:	2300      	movs	r3, #0
 80063a2:	4604      	mov	r4, r0
 80063a4:	4608      	mov	r0, r1
 80063a6:	602b      	str	r3, [r5, #0]
 80063a8:	f7fa fc0e 	bl	8000bc8 <_sbrk>
 80063ac:	1c43      	adds	r3, r0, #1
 80063ae:	d102      	bne.n	80063b6 <_sbrk_r+0x1a>
 80063b0:	682b      	ldr	r3, [r5, #0]
 80063b2:	b103      	cbz	r3, 80063b6 <_sbrk_r+0x1a>
 80063b4:	6023      	str	r3, [r4, #0]
 80063b6:	bd38      	pop	{r3, r4, r5, pc}
 80063b8:	20004128 	.word	0x20004128

080063bc <__sread>:
 80063bc:	b510      	push	{r4, lr}
 80063be:	460c      	mov	r4, r1
 80063c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063c4:	f000 f8a0 	bl	8006508 <_read_r>
 80063c8:	2800      	cmp	r0, #0
 80063ca:	bfab      	itete	ge
 80063cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80063ce:	89a3      	ldrhlt	r3, [r4, #12]
 80063d0:	181b      	addge	r3, r3, r0
 80063d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80063d6:	bfac      	ite	ge
 80063d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80063da:	81a3      	strhlt	r3, [r4, #12]
 80063dc:	bd10      	pop	{r4, pc}

080063de <__swrite>:
 80063de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063e2:	461f      	mov	r7, r3
 80063e4:	898b      	ldrh	r3, [r1, #12]
 80063e6:	05db      	lsls	r3, r3, #23
 80063e8:	4605      	mov	r5, r0
 80063ea:	460c      	mov	r4, r1
 80063ec:	4616      	mov	r6, r2
 80063ee:	d505      	bpl.n	80063fc <__swrite+0x1e>
 80063f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063f4:	2302      	movs	r3, #2
 80063f6:	2200      	movs	r2, #0
 80063f8:	f000 f868 	bl	80064cc <_lseek_r>
 80063fc:	89a3      	ldrh	r3, [r4, #12]
 80063fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006402:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006406:	81a3      	strh	r3, [r4, #12]
 8006408:	4632      	mov	r2, r6
 800640a:	463b      	mov	r3, r7
 800640c:	4628      	mov	r0, r5
 800640e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006412:	f000 b817 	b.w	8006444 <_write_r>

08006416 <__sseek>:
 8006416:	b510      	push	{r4, lr}
 8006418:	460c      	mov	r4, r1
 800641a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800641e:	f000 f855 	bl	80064cc <_lseek_r>
 8006422:	1c43      	adds	r3, r0, #1
 8006424:	89a3      	ldrh	r3, [r4, #12]
 8006426:	bf15      	itete	ne
 8006428:	6560      	strne	r0, [r4, #84]	; 0x54
 800642a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800642e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006432:	81a3      	strheq	r3, [r4, #12]
 8006434:	bf18      	it	ne
 8006436:	81a3      	strhne	r3, [r4, #12]
 8006438:	bd10      	pop	{r4, pc}

0800643a <__sclose>:
 800643a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800643e:	f000 b813 	b.w	8006468 <_close_r>
	...

08006444 <_write_r>:
 8006444:	b538      	push	{r3, r4, r5, lr}
 8006446:	4d07      	ldr	r5, [pc, #28]	; (8006464 <_write_r+0x20>)
 8006448:	4604      	mov	r4, r0
 800644a:	4608      	mov	r0, r1
 800644c:	4611      	mov	r1, r2
 800644e:	2200      	movs	r2, #0
 8006450:	602a      	str	r2, [r5, #0]
 8006452:	461a      	mov	r2, r3
 8006454:	f7fa fb67 	bl	8000b26 <_write>
 8006458:	1c43      	adds	r3, r0, #1
 800645a:	d102      	bne.n	8006462 <_write_r+0x1e>
 800645c:	682b      	ldr	r3, [r5, #0]
 800645e:	b103      	cbz	r3, 8006462 <_write_r+0x1e>
 8006460:	6023      	str	r3, [r4, #0]
 8006462:	bd38      	pop	{r3, r4, r5, pc}
 8006464:	20004128 	.word	0x20004128

08006468 <_close_r>:
 8006468:	b538      	push	{r3, r4, r5, lr}
 800646a:	4d06      	ldr	r5, [pc, #24]	; (8006484 <_close_r+0x1c>)
 800646c:	2300      	movs	r3, #0
 800646e:	4604      	mov	r4, r0
 8006470:	4608      	mov	r0, r1
 8006472:	602b      	str	r3, [r5, #0]
 8006474:	f7fa fb73 	bl	8000b5e <_close>
 8006478:	1c43      	adds	r3, r0, #1
 800647a:	d102      	bne.n	8006482 <_close_r+0x1a>
 800647c:	682b      	ldr	r3, [r5, #0]
 800647e:	b103      	cbz	r3, 8006482 <_close_r+0x1a>
 8006480:	6023      	str	r3, [r4, #0]
 8006482:	bd38      	pop	{r3, r4, r5, pc}
 8006484:	20004128 	.word	0x20004128

08006488 <_fstat_r>:
 8006488:	b538      	push	{r3, r4, r5, lr}
 800648a:	4d07      	ldr	r5, [pc, #28]	; (80064a8 <_fstat_r+0x20>)
 800648c:	2300      	movs	r3, #0
 800648e:	4604      	mov	r4, r0
 8006490:	4608      	mov	r0, r1
 8006492:	4611      	mov	r1, r2
 8006494:	602b      	str	r3, [r5, #0]
 8006496:	f7fa fb6e 	bl	8000b76 <_fstat>
 800649a:	1c43      	adds	r3, r0, #1
 800649c:	d102      	bne.n	80064a4 <_fstat_r+0x1c>
 800649e:	682b      	ldr	r3, [r5, #0]
 80064a0:	b103      	cbz	r3, 80064a4 <_fstat_r+0x1c>
 80064a2:	6023      	str	r3, [r4, #0]
 80064a4:	bd38      	pop	{r3, r4, r5, pc}
 80064a6:	bf00      	nop
 80064a8:	20004128 	.word	0x20004128

080064ac <_isatty_r>:
 80064ac:	b538      	push	{r3, r4, r5, lr}
 80064ae:	4d06      	ldr	r5, [pc, #24]	; (80064c8 <_isatty_r+0x1c>)
 80064b0:	2300      	movs	r3, #0
 80064b2:	4604      	mov	r4, r0
 80064b4:	4608      	mov	r0, r1
 80064b6:	602b      	str	r3, [r5, #0]
 80064b8:	f7fa fb6d 	bl	8000b96 <_isatty>
 80064bc:	1c43      	adds	r3, r0, #1
 80064be:	d102      	bne.n	80064c6 <_isatty_r+0x1a>
 80064c0:	682b      	ldr	r3, [r5, #0]
 80064c2:	b103      	cbz	r3, 80064c6 <_isatty_r+0x1a>
 80064c4:	6023      	str	r3, [r4, #0]
 80064c6:	bd38      	pop	{r3, r4, r5, pc}
 80064c8:	20004128 	.word	0x20004128

080064cc <_lseek_r>:
 80064cc:	b538      	push	{r3, r4, r5, lr}
 80064ce:	4d07      	ldr	r5, [pc, #28]	; (80064ec <_lseek_r+0x20>)
 80064d0:	4604      	mov	r4, r0
 80064d2:	4608      	mov	r0, r1
 80064d4:	4611      	mov	r1, r2
 80064d6:	2200      	movs	r2, #0
 80064d8:	602a      	str	r2, [r5, #0]
 80064da:	461a      	mov	r2, r3
 80064dc:	f7fa fb66 	bl	8000bac <_lseek>
 80064e0:	1c43      	adds	r3, r0, #1
 80064e2:	d102      	bne.n	80064ea <_lseek_r+0x1e>
 80064e4:	682b      	ldr	r3, [r5, #0]
 80064e6:	b103      	cbz	r3, 80064ea <_lseek_r+0x1e>
 80064e8:	6023      	str	r3, [r4, #0]
 80064ea:	bd38      	pop	{r3, r4, r5, pc}
 80064ec:	20004128 	.word	0x20004128

080064f0 <__malloc_lock>:
 80064f0:	4801      	ldr	r0, [pc, #4]	; (80064f8 <__malloc_lock+0x8>)
 80064f2:	f7ff bb1d 	b.w	8005b30 <__retarget_lock_acquire_recursive>
 80064f6:	bf00      	nop
 80064f8:	2000411c 	.word	0x2000411c

080064fc <__malloc_unlock>:
 80064fc:	4801      	ldr	r0, [pc, #4]	; (8006504 <__malloc_unlock+0x8>)
 80064fe:	f7ff bb18 	b.w	8005b32 <__retarget_lock_release_recursive>
 8006502:	bf00      	nop
 8006504:	2000411c 	.word	0x2000411c

08006508 <_read_r>:
 8006508:	b538      	push	{r3, r4, r5, lr}
 800650a:	4d07      	ldr	r5, [pc, #28]	; (8006528 <_read_r+0x20>)
 800650c:	4604      	mov	r4, r0
 800650e:	4608      	mov	r0, r1
 8006510:	4611      	mov	r1, r2
 8006512:	2200      	movs	r2, #0
 8006514:	602a      	str	r2, [r5, #0]
 8006516:	461a      	mov	r2, r3
 8006518:	f7fa fae8 	bl	8000aec <_read>
 800651c:	1c43      	adds	r3, r0, #1
 800651e:	d102      	bne.n	8006526 <_read_r+0x1e>
 8006520:	682b      	ldr	r3, [r5, #0]
 8006522:	b103      	cbz	r3, 8006526 <_read_r+0x1e>
 8006524:	6023      	str	r3, [r4, #0]
 8006526:	bd38      	pop	{r3, r4, r5, pc}
 8006528:	20004128 	.word	0x20004128

0800652c <_init>:
 800652c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800652e:	bf00      	nop
 8006530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006532:	bc08      	pop	{r3}
 8006534:	469e      	mov	lr, r3
 8006536:	4770      	bx	lr

08006538 <_fini>:
 8006538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800653a:	bf00      	nop
 800653c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800653e:	bc08      	pop	{r3}
 8006540:	469e      	mov	lr, r3
 8006542:	4770      	bx	lr
