{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483050006882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483050006884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 17:20:06 2016 " "Processing started: Thu Dec 29 17:20:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483050006884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1483050006884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clap -c clap --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off clap -c clap --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1483050006884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1483050007300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1483050007300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/top.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483050019063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483050019063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/togglelight.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/togglelight.v" { { "Info" "ISGN_ENTITY_NAME" "1 ToggleLight " "Found entity 1: ToggleLight" {  } { { "../hdl/ToggleLight.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ToggleLight.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483050019065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483050019065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DetermineSuccessiveClapsAmount.v(73) " "Verilog HDL information at DetermineSuccessiveClapsAmount.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/DetermineSuccessiveClapsAmount.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1483050019067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/determinesuccessiveclapsamount.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/determinesuccessiveclapsamount.v" { { "Info" "ISGN_ENTITY_NAME" "1 DetermineSuccessiveClapsAmount " "Found entity 1: DetermineSuccessiveClapsAmount" {  } { { "../hdl/DetermineSuccessiveClapsAmount.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483050019068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483050019068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/determineclap.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/determineclap.v" { { "Info" "ISGN_ENTITY_NAME" "1 DetermineClap " "Found entity 1: DetermineClap" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483050019070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483050019070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ComputeEnergy.v(90) " "Verilog HDL information at ComputeEnergy.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1483050019073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/computeenergy.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/computeenergy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComputeEnergy " "Found entity 1: ComputeEnergy" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483050019073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483050019073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/spimaster.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/spimaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 spimaster " "Found entity 1: spimaster" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483050019075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483050019075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/getsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/getsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 GetSignal " "Found entity 1: GetSignal" {  } { { "../hdl/GetSignal.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483050019078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483050019078 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fifo.v(49) " "Verilog HDL information at fifo.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1483050019080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483050019080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483050019080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "../hdl/driver.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483050019082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483050019082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/de0_nano_clap_clap_light/hdl/top2.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/top2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "../hdl/top2.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483050019085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1483050019085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top2 " "Elaborating entity \"top2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1483050019126 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "toglite_state top2.v(7) " "Output port \"toglite_state\" at top2.v(7) has no driver" {  } { { "../hdl/top2.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1483050019128 "|top2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetSignal GetSignal:GetSignal_inst " "Elaborating entity \"GetSignal\" for hierarchy \"GetSignal:GetSignal_inst\"" {  } { { "../hdl/top2.v" "GetSignal_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1483050019143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spimaster GetSignal:GetSignal_inst\|spimaster:spimaster_inst " "Elaborating entity \"spimaster\" for hierarchy \"GetSignal:GetSignal_inst\|spimaster:spimaster_inst\"" {  } { { "../hdl/GetSignal.v" "spimaster_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1483050019146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spimaster.v(76) " "Verilog HDL assignment warning at spimaster.v(76): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019148 "|top|GetSignal:GetSignal_inst|spimaster:spimaster_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spimaster.v(95) " "Verilog HDL assignment warning at spimaster.v(95): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/spimaster.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019148 "|top|GetSignal:GetSignal_inst|spimaster:spimaster_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver GetSignal:GetSignal_inst\|driver:driver_inst " "Elaborating entity \"driver\" for hierarchy \"GetSignal:GetSignal_inst\|driver:driver_inst\"" {  } { { "../hdl/GetSignal.v" "driver_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1483050019150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 driver.v(47) " "Verilog HDL assignment warning at driver.v(47): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/driver.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/driver.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019152 "|top|GetSignal:GetSignal_inst|driver:driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo GetSignal:GetSignal_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"GetSignal:GetSignal_inst\|fifo:fifo_inst\"" {  } { { "../hdl/GetSignal.v" "fifo_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1483050019154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(42) " "Verilog HDL assignment warning at fifo.v(42): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019156 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(45) " "Verilog HDL assignment warning at fifo.v(45): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019156 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo.v(46) " "Verilog HDL assignment warning at fifo.v(46): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019156 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(55) " "Verilog HDL assignment warning at fifo.v(55): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019156 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo.v(64) " "Verilog HDL assignment warning at fifo.v(64): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019156 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(65) " "Verilog HDL assignment warning at fifo.v(65): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019156 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo.v(69) " "Verilog HDL assignment warning at fifo.v(69): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019156 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(70) " "Verilog HDL assignment warning at fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/fifo.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019156 "|top2|GetSignal:GetSignal_inst|fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComputeEnergy ComputeEnergy:ComputeEnergy_inst " "Elaborating entity \"ComputeEnergy\" for hierarchy \"ComputeEnergy:ComputeEnergy_inst\"" {  } { { "../hdl/top2.v" "ComputeEnergy_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1483050019157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ComputeEnergy.v(74) " "Verilog HDL assignment warning at ComputeEnergy.v(74): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019166 "|top2|ComputeEnergy:ComputeEnergy_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ComputeEnergy.v(49) " "Verilog HDL Case Statement warning at ComputeEnergy.v(49): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 49 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1483050019166 "|top2|ComputeEnergy:ComputeEnergy_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ComputeEnergy.v(91) " "Verilog HDL Case Statement warning at ComputeEnergy.v(91): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../hdl/ComputeEnergy.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v" 91 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1483050019166 "|top2|ComputeEnergy:ComputeEnergy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetermineClap DetermineClap:DetermineClap_inst " "Elaborating entity \"DetermineClap\" for hierarchy \"DetermineClap:DetermineClap_inst\"" {  } { { "../hdl/top2.v" "DetermineClap_inst" { Text "C:/projects/de0_nano_clap_clap_light/hdl/top2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1483050019167 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DetermineClap.v(92) " "Verilog HDL Case Statement warning at DetermineClap.v(92): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 92 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1483050019170 "|top2|DetermineClap:DetermineClap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DetermineClap.v(184) " "Verilog HDL assignment warning at DetermineClap.v(184): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/DetermineClap.v" "" { Text "C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1483050019171 "|top2|DetermineClap:DetermineClap_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1483050019336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/de0_nano_clap_clap_light/quartus/output_files/clap.map.smsg " "Generated suppressed messages file C:/projects/de0_nano_clap_clap_light/quartus/output_files/clap.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1483050019376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483050019402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 17:20:19 2016 " "Processing ended: Thu Dec 29 17:20:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483050019402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483050019402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483050019402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1483050019402 ""}
