<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>uvme_layer_output.svh</title><link rel="stylesheet" type="text/css" href="../../../../styles/main.css" /><script type="text/javascript" src="../../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.0.2 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="uvme_layer_output"></a><a name="Topic27"></a><div class="CTopic TClass LSystemVerilog first">
 <div class="CTitle">uvme_layer_output</div>
 <div class="NDClassPrototype" id="NDClassPrototype27"><div class="CPEntry TClass Current"><div class="CPName">uvme_layer_output</div></div></div>
 <div class="CBody"><p>layer output has two side.&nbsp; Inner side: inner side the the module's inner processiong. it will call output.send to send packets to the module's outside.</p><p>Out side: Outside should connect to a layer input or a sequencer.</p><p>link function should be used to connect output to outside. for example, link output to a sequencer or a input.</p><pre>------------------<br />|    module      |<br />|               -----------------------------------------------------------<br />|               |                                                         |<br />| inner side -&gt; | blocking    send()          output         layer seq -&gt; |  out side<br />|               |                                                         |<br />|               |                                                         |<br />|               -----------------------------------------------------------<br />|                |<br />|----------------|</pre><p>function inner_connnect should be only used to connect output to a agent's analysis_port.&nbsp; The output should be a member of the agent.</p><pre>-----------------------------------<br />|    DUT ageint                    |<br />|                             -----------------------------------------------------------<br />| inner side                  |                                                         |<br />| monitor    analysis_port -&gt; | m_analysis_fifo      output               layer seq -&gt;  |  out side<br />|                             |                                                         |<br />|                             -----------------------------------------------------------<br />|                                  |<br />|----------------------------------|</pre></div>
</div>

<a name="uvme_layer_output.Functions"></a><a name="Topic116"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="uvme_layer_output.new"></a><a name="Topic117"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">new</div>
 <div id="NDPrototype117" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">function</span> <span class="SHKeyword">new</span>(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PType first"><span class="SHKeyword">string</span>&nbsp;</td><td class="PName">name&nbsp;</td><td class="PDefaultValueSeparator">=&nbsp;</td><td class="PDefaultValue last"><span class="SHString">&quot;&quot;</span>,</td></tr><tr><td class="PType first">uvm_component&nbsp;</td><td class="PName">parent</td><td></td><td class="last"></td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>Constructor</p></div>
</div>

<a name="uvme_layer_output.build_phase"></a><a name="Topic118"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">build_phase</div>
 <div id="NDPrototype118" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> build_phase(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PType first">uvm_phase&nbsp;</td><td class="PName last">phase</td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>Standard uvm build_phase build driver and sequencer</p></div>
</div>

<a name="uvme_layer_output.connect_phase"></a><a name="Topic119"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">connect_phase</div>
 <div id="NDPrototype119" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> connect_phase(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PType first">uvm_phase&nbsp;</td><td class="PName last">phase</td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>Standard uvm connect_phase Connect put and get port to fifo</p></div>
</div>

<a name="uvme_layer_output.send"></a><a name="Topic215"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">send</div>
 <div id="NDPrototype215" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual</span> task send(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PType first">T&nbsp;</td><td class="PName last">txn</td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>send data to output This is the blocking method to send data through output.</p></div>
</div>

<a name="uvme_layer_output.run_phase"></a><a name="Topic121"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">run_phase</div>
 <div id="NDPrototype121" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual</span> task run_phase(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PType first">uvm_phase&nbsp;</td><td class="PName last">phase</td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>Uvm standard run_phase</p></div>
</div>

<a name="uvme_layer_output.link"></a><a name="Topic122"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">link</div>
 <div id="NDPrototype122" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> link(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PType first">this_input_type&nbsp;</td><td class="PName last">neighbour_input</td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>connect output to an input one output can only link to one input</p></div>
</div>

<a name="uvme_layer_output.get_connect_input"></a><a name="Topic266"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">get_connect_input</div>
 <div id="NDPrototype266" class="NDPrototype NoParameterForm"><span class="SHKeyword">virtual function</span> uvm_component get_connect_input()</div>
 <div class="CBody"><p>Get connected uvm_layer_input</p></div>
</div>

<a name="uvme_layer_output.link_sequencer"></a><a name="Topic124"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">link_sequencer</div>
 <div id="NDPrototype124" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> link_sequencer(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PModifierQualifier first">uvm_sequencer#</td><td class="PType">(T)&nbsp;</td><td class="PName last">agent_seqr</td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>connect the output to a real uvm_agent</p></div>
</div>

<a name="uvme_layer_output.inner_connect"></a><a name="Topic216"></a><div class="CTopic TFunction LSystemVerilog last">
 <div class="CTitle">inner_connect</div>
 <div id="NDPrototype216" class="NDPrototype WideForm CStyle"><table><tr><td class="PBeforeParameters"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> inner_connect(</td><td class="PParametersParentCell"><table class="PParameters"><tr><td class="PModifierQualifier first">uvm_analysis_port#</td><td class="PType">(T)&nbsp;</td><td class="PName last">monitor_ap</td></tr></table></td><td class="PAfterParameters">)</td></tr></table></div>
 <div class="CBody"><p>connect the output to agent monitor analysis_port.&nbsp; This function can only be called between analysis_port and output whose parents are the same one.&nbsp; This can be used for non-block write method to send data through output.</p></div>
</div>

</body></html>