# Verilog

This is a repo for my Verilog code and how to do synthesis in Verilog.
