<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › atombios_crtc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>atombios_crtc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007-8 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;drm/drmP.h&gt;</span>
<span class="cp">#include &lt;drm/drm_crtc_helper.h&gt;</span>
<span class="cp">#include &lt;drm/radeon_drm.h&gt;</span>
<span class="cp">#include &lt;drm/drm_fixed.h&gt;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>
<span class="cp">#include &quot;atom-bits.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_overscan_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="n">SET_CRTC_OVERSCAN_PS_ALLOCATION</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">SetCRTC_OverScan</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">a1</span><span class="p">,</span> <span class="n">a2</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

	<span class="n">args</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">rmx_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RMX_CENTER</span>:
		<span class="n">args</span><span class="p">.</span><span class="n">usOverscanTop</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">((</span><span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">usOverscanBottom</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">((</span><span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">usOverscanLeft</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">((</span><span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">usOverscanRight</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">((</span><span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RMX_ASPECT</span>:
		<span class="n">a1</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">*</span> <span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">;</span>
		<span class="n">a2</span> <span class="o">=</span> <span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">*</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">a1</span> <span class="o">&gt;</span> <span class="n">a2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">args</span><span class="p">.</span><span class="n">usOverscanLeft</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">((</span><span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">-</span> <span class="p">(</span><span class="n">a2</span> <span class="o">/</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span><span class="p">))</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">usOverscanRight</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">((</span><span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">-</span> <span class="p">(</span><span class="n">a2</span> <span class="o">/</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span><span class="p">))</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">a2</span> <span class="o">&gt;</span> <span class="n">a1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">args</span><span class="p">.</span><span class="n">usOverscanTop</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">((</span><span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">-</span> <span class="p">(</span><span class="n">a1</span> <span class="o">/</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">))</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">usOverscanBottom</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">((</span><span class="n">adjusted_mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">-</span> <span class="p">(</span><span class="n">a1</span> <span class="o">/</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">))</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RMX_FULL</span>:
	<span class="nl">default:</span>
		<span class="n">args</span><span class="p">.</span><span class="n">usOverscanRight</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">h_border</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">usOverscanLeft</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">h_border</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">usOverscanBottom</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">v_border</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">usOverscanTop</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">v_border</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_scaler_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="n">ENABLE_SCALER_PS_ALLOCATION</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">EnableScaler</span><span class="p">);</span>

	<span class="cm">/* fixme - fill in enc_priv for atom dac */</span>
	<span class="k">enum</span> <span class="n">radeon_tv_std</span> <span class="n">tv_std</span> <span class="o">=</span> <span class="n">TV_STD_NTSC</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is_tv</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span> <span class="n">is_cv</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">encoder_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* find tv std */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span> <span class="o">==</span> <span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">active_device</span> <span class="o">&amp;</span> <span class="n">ATOM_DEVICE_TV_SUPPORT</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">struct</span> <span class="n">radeon_encoder_atom_dac</span> <span class="o">*</span><span class="n">tv_dac</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
				<span class="n">tv_std</span> <span class="o">=</span> <span class="n">tv_dac</span><span class="o">-&gt;</span><span class="n">tv_std</span><span class="p">;</span>
				<span class="n">is_tv</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

	<span class="n">args</span><span class="p">.</span><span class="n">ucScaler</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_tv</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">tv_std</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">TV_STD_NTSC</span>:
		<span class="nl">default:</span>
			<span class="n">args</span><span class="p">.</span><span class="n">ucTVStandard</span> <span class="o">=</span> <span class="n">ATOM_TV_NTSC</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TV_STD_PAL</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">ucTVStandard</span> <span class="o">=</span> <span class="n">ATOM_TV_PAL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TV_STD_PAL_M</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">ucTVStandard</span> <span class="o">=</span> <span class="n">ATOM_TV_PALM</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TV_STD_PAL_60</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">ucTVStandard</span> <span class="o">=</span> <span class="n">ATOM_TV_PAL60</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TV_STD_NTSC_J</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">ucTVStandard</span> <span class="o">=</span> <span class="n">ATOM_TV_NTSCJ</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TV_STD_SCART_PAL</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">ucTVStandard</span> <span class="o">=</span> <span class="n">ATOM_TV_PAL</span><span class="p">;</span> <span class="cm">/* ??? */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TV_STD_SECAM</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">ucTVStandard</span> <span class="o">=</span> <span class="n">ATOM_TV_SECAM</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TV_STD_PAL_CN</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">ucTVStandard</span> <span class="o">=</span> <span class="n">ATOM_TV_PALCN</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">SCALER_ENABLE_MULTITAP_MODE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">is_cv</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">args</span><span class="p">.</span><span class="n">ucTVStandard</span> <span class="o">=</span> <span class="n">ATOM_TV_CV</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">SCALER_ENABLE_MULTITAP_MODE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">rmx_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RMX_FULL</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">ATOM_SCALER_EXPANSION</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RMX_CENTER</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">ATOM_SCALER_CENTER</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RMX_ASPECT</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">ATOM_SCALER_EXPANSION</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">ATOM_SCALER_DISABLE</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">ATOM_SCALER_CENTER</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">is_tv</span> <span class="o">||</span> <span class="n">is_cv</span><span class="p">)</span>
	    <span class="o">&amp;&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV515</span> <span class="o">&amp;&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_R580</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">atom_rv515_force_tv_scaler</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_lock_crtc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span>
	    <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">UpdateCRTC_DoubleBufferRegisters</span><span class="p">);</span>
	<span class="n">ENABLE_CRTC_PS_ALLOCATION</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

	<span class="n">args</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">lock</span><span class="p">;</span>

	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_enable_crtc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">EnableCRTC</span><span class="p">);</span>
	<span class="n">ENABLE_CRTC_PS_ALLOCATION</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

	<span class="n">args</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>

	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_enable_crtc_memreq</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">EnableCRTCMemReq</span><span class="p">);</span>
	<span class="n">ENABLE_CRTC_PS_ALLOCATION</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

	<span class="n">args</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>

	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_blank_crtc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">BlankCRTC</span><span class="p">);</span>
	<span class="n">BLANK_CRTC_PS_ALLOCATION</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

	<span class="n">args</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucBlanking</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>

	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_powergate_crtc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">EnableDispPowerGating</span><span class="p">);</span>
	<span class="n">ENABLE_DISP_POWER_GATING_PARAMETERS_V2_1</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

	<span class="n">args</span><span class="p">.</span><span class="n">ucDispPipeId</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>

	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">atombios_crtc_dpms</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_ON</span>:
		<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="cm">/* adjust pm to dpms changes BEFORE enabling crtcs */</span>
		<span class="n">radeon_pm_compute_clocks</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="cm">/* disable crtc pair power gating before programming */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE6</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="n">atombios_powergate_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">ATOM_DISABLE</span><span class="p">);</span>
		<span class="n">atombios_enable_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">ATOM_ENABLE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ASIC_IS_DCE6</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="n">atombios_enable_crtc_memreq</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">ATOM_ENABLE</span><span class="p">);</span>
		<span class="n">atombios_blank_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">ATOM_DISABLE</span><span class="p">);</span>
		<span class="n">drm_vblank_post_modeset</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">);</span>
		<span class="n">radeon_crtc_load_lut</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_STANDBY</span>:
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_SUSPEND</span>:
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_OFF</span>:
		<span class="n">drm_vblank_pre_modeset</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
			<span class="n">atombios_blank_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">ATOM_ENABLE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ASIC_IS_DCE6</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="n">atombios_enable_crtc_memreq</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">ATOM_DISABLE</span><span class="p">);</span>
		<span class="n">atombios_enable_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">ATOM_DISABLE</span><span class="p">);</span>
		<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="cm">/* power gating is per-pair */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE6</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">other_crtc</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">other_radeon_crtc</span><span class="p">;</span>
			<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">other_crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">other_radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">other_crtc</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(((</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">other_radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span> <span class="o">||</span>
				    <span class="p">((</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">other_radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="o">||</span>
				    <span class="p">((</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">other_radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">3</span><span class="p">))</span> <span class="o">||</span>
				    <span class="p">((</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">other_radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">2</span><span class="p">))</span> <span class="o">||</span>
				    <span class="p">((</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">other_radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">5</span><span class="p">))</span> <span class="o">||</span>
				    <span class="p">((</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">other_radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)))</span> <span class="p">{</span>
					<span class="cm">/* if both crtcs in the pair are off, enable power gating */</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">other_radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span>
						<span class="n">atombios_powergate_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">ATOM_ENABLE</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="cm">/* adjust pm to dpms changes AFTER disabling crtcs */</span>
		<span class="n">radeon_pm_compute_clocks</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">atombios_set_crtc_dtd_timing</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">SET_CRTC_USING_DTD_TIMING_PARAMETERS</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">SetCRTC_UsingDTDTiming</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">misc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usH_Size</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">-</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">h_border</span> <span class="o">*</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usH_Blanking_Time</span> <span class="o">=</span>
		<span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hblank_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">+</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">h_border</span> <span class="o">*</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usV_Size</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">-</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">v_border</span> <span class="o">*</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usV_Blanking_Time</span> <span class="o">=</span>
		<span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vblank_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">+</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">v_border</span> <span class="o">*</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usH_SyncOffset</span> <span class="o">=</span>
		<span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">h_border</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usH_SyncWidth</span> <span class="o">=</span>
		<span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usV_SyncOffset</span> <span class="o">=</span>
		<span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">v_border</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usV_SyncWidth</span> <span class="o">=</span>
		<span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucH_Border</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">h_border</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucV_Border</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">v_border</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NVSYNC</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">ATOM_VSYNC_POLARITY</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NHSYNC</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">ATOM_HSYNC_POLARITY</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_CSYNC</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">ATOM_COMPOSITESYNC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_INTERLACE</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">ATOM_INTERLACE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_DBLSCAN</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">ATOM_DOUBLE_CLOCK_MODE</span><span class="p">;</span>

	<span class="n">args</span><span class="p">.</span><span class="n">susModeMiscInfo</span><span class="p">.</span><span class="n">usAccess</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">misc</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>

	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_crtc_set_timing</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">SET_CRTC_TIMING_PARAMETERS_PS_ALLOCATION</span> <span class="n">args</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">SetCRTC_Timing</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">misc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usH_Total</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_htotal</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usH_Disp</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usH_SyncStart</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usH_SyncWidth</span> <span class="o">=</span>
		<span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usV_Total</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vtotal</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usV_Disp</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usV_SyncStart</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">usV_SyncWidth</span> <span class="o">=</span>
		<span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span><span class="p">);</span>

	<span class="n">args</span><span class="p">.</span><span class="n">ucOverscanRight</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">h_border</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucOverscanLeft</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">h_border</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucOverscanBottom</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">v_border</span><span class="p">;</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucOverscanTop</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">v_border</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NVSYNC</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">ATOM_VSYNC_POLARITY</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NHSYNC</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">ATOM_HSYNC_POLARITY</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_CSYNC</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">ATOM_COMPOSITESYNC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_INTERLACE</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">ATOM_INTERLACE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_DBLSCAN</span><span class="p">)</span>
		<span class="n">misc</span> <span class="o">|=</span> <span class="n">ATOM_DOUBLE_CLOCK_MODE</span><span class="p">;</span>

	<span class="n">args</span><span class="p">.</span><span class="n">susModeMiscInfo</span><span class="p">.</span><span class="n">usAccess</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">misc</span><span class="p">);</span>
	<span class="n">args</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>

	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_disable_ss</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pll_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ss_cntl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pll_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ATOM_PPLL1</span>:
			<span class="n">ss_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_P1PLL_SS_CNTL</span><span class="p">);</span>
			<span class="n">ss_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EVERGREEN_PxPLL_SS_EN</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_P1PLL_SS_CNTL</span><span class="p">,</span> <span class="n">ss_cntl</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_PPLL2</span>:
			<span class="n">ss_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_P2PLL_SS_CNTL</span><span class="p">);</span>
			<span class="n">ss_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EVERGREEN_PxPLL_SS_EN</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_P2PLL_SS_CNTL</span><span class="p">,</span> <span class="n">ss_cntl</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_DCPLL</span>:
		<span class="k">case</span> <span class="n">ATOM_PPLL_INVALID</span>:
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pll_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ATOM_PPLL1</span>:
			<span class="n">ss_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_P1PLL_INT_SS_CNTL</span><span class="p">);</span>
			<span class="n">ss_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_P1PLL_INT_SS_CNTL</span><span class="p">,</span> <span class="n">ss_cntl</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_PPLL2</span>:
			<span class="n">ss_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_P2PLL_INT_SS_CNTL</span><span class="p">);</span>
			<span class="n">ss_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_P2PLL_INT_SS_CNTL</span><span class="p">,</span> <span class="n">ss_cntl</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_DCPLL</span>:
		<span class="k">case</span> <span class="n">ATOM_PPLL_INVALID</span>:
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="k">union</span> <span class="n">atom_enable_ss</span> <span class="p">{</span>
	<span class="n">ENABLE_LVDS_SS_PARAMETERS</span> <span class="n">lvds_ss</span><span class="p">;</span>
	<span class="n">ENABLE_LVDS_SS_PARAMETERS_V2</span> <span class="n">lvds_ss_2</span><span class="p">;</span>
	<span class="n">ENABLE_SPREAD_SPECTRUM_ON_PPLL_PS_ALLOCATION</span> <span class="n">v1</span><span class="p">;</span>
	<span class="n">ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2</span> <span class="n">v2</span><span class="p">;</span>
	<span class="n">ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3</span> <span class="n">v3</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_crtc_program_ss</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">enable</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">pll_id</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">radeon_atom_ss</span> <span class="o">*</span><span class="n">ss</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">EnableSpreadSpectrumOnPPLL</span><span class="p">);</span>
	<span class="k">union</span> <span class="n">atom_enable_ss</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE5</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">usSpreadSpectrumAmountFrac</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_SS_CENTRE_SPREAD_MODE_MASK</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pll_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ATOM_PPLL1</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">|=</span> <span class="n">ATOM_PPLL_SS_TYPE_V3_P1PLL</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">usSpreadSpectrumAmount</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">amount</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">usSpreadSpectrumStep</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">step</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_PPLL2</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">|=</span> <span class="n">ATOM_PPLL_SS_TYPE_V3_P2PLL</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">usSpreadSpectrumAmount</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">amount</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">usSpreadSpectrumStep</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">step</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_DCPLL</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">|=</span> <span class="n">ATOM_PPLL_SS_TYPE_V3_DCPLL</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">usSpreadSpectrumAmount</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">usSpreadSpectrumStep</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_PPLL_INVALID</span>:
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">enable</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">percentage</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_EXTERNAL_SS_MASK</span><span class="p">)</span> <span class="o">||</span> <span class="n">ASIC_IS_DCE61</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">ATOM_DISABLE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">usSpreadSpectrumPercentage</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">percentage</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_SS_CENTRE_SPREAD_MODE_MASK</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pll_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ATOM_PPLL1</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">|=</span> <span class="n">ATOM_PPLL_SS_TYPE_V2_P1PLL</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">usSpreadSpectrumAmount</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">amount</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">usSpreadSpectrumStep</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">step</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_PPLL2</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">|=</span> <span class="n">ATOM_PPLL_SS_TYPE_V2_P2PLL</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">usSpreadSpectrumAmount</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">amount</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">usSpreadSpectrumStep</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">step</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_DCPLL</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">|=</span> <span class="n">ATOM_PPLL_SS_TYPE_V2_DCPLL</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">usSpreadSpectrumAmount</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">usSpreadSpectrumStep</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_PPLL_INVALID</span>:
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">enable</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">percentage</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_EXTERNAL_SS_MASK</span><span class="p">)</span> <span class="o">||</span> <span class="n">ASIC_IS_DCE41</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">ATOM_DISABLE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">usSpreadSpectrumPercentage</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">percentage</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_SS_CENTRE_SPREAD_MODE_MASK</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucSpreadSpectrumStep</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">step</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucSpreadSpectrumDelay</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucSpreadSpectrumRange</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">range</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucPpll</span> <span class="o">=</span> <span class="n">pll_id</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">enable</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">enable</span> <span class="o">==</span> <span class="n">ATOM_DISABLE</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">percentage</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_EXTERNAL_SS_MASK</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">atombios_disable_ss</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">pll_id</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss_2</span><span class="p">.</span><span class="n">usSpreadSpectrumPercentage</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">percentage</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss_2</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_SS_CENTRE_SPREAD_MODE_MASK</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss_2</span><span class="p">.</span><span class="n">ucSpreadSpectrumStep</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">step</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss_2</span><span class="p">.</span><span class="n">ucSpreadSpectrumDelay</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss_2</span><span class="p">.</span><span class="n">ucSpreadSpectrumRange</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">range</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss_2</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">enable</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">enable</span> <span class="o">==</span> <span class="n">ATOM_DISABLE</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">percentage</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_EXTERNAL_SS_MASK</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">atombios_disable_ss</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">pll_id</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss</span><span class="p">.</span><span class="n">usSpreadSpectrumPercentage</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">percentage</span><span class="p">);</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss</span><span class="p">.</span><span class="n">ucSpreadSpectrumType</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_SS_CENTRE_SPREAD_MODE_MASK</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss</span><span class="p">.</span><span class="n">ucSpreadSpectrumStepSize_Delay</span> <span class="o">=</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">step</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss</span><span class="p">.</span><span class="n">ucSpreadSpectrumStepSize_Delay</span> <span class="o">|=</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">delay</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">args</span><span class="p">.</span><span class="n">lvds_ss</span><span class="p">.</span><span class="n">ucEnable</span> <span class="o">=</span> <span class="n">enable</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">union</span> <span class="n">adjust_pixel_clock</span> <span class="p">{</span>
	<span class="n">ADJUST_DISPLAY_PLL_PS_ALLOCATION</span> <span class="n">v1</span><span class="p">;</span>
	<span class="n">ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3</span> <span class="n">v3</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">atombios_adjust_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">,</span>
			       <span class="n">bool</span> <span class="n">ss_enabled</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">radeon_atom_ss</span> <span class="o">*</span><span class="n">ss</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">adjusted_clock</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">encoder_mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dp_clock</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bpc</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is_duallink</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* reset the pll flags */</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS600</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS690</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS740</span><span class="p">))</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="p">(</span><span class="cm">/*RADEON_PLL_USE_FRAC_FB_DIV |*/</span>
				       <span class="n">RADEON_PLL_PREFER_CLOSEST_LOWER</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE32</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">&gt;</span> <span class="mi">200000</span><span class="p">)</span>	<span class="cm">/* range limits??? */</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_PREFER_HIGH_FB_DIV</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_PREFER_LOW_REF_DIV</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_RV770</span><span class="p">)</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_PREFER_MINM_OVER_MAXP</span><span class="p">;</span>
		<span class="cm">/* use frac fb div on APUs */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE41</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">||</span> <span class="n">ASIC_IS_DCE61</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_USE_FRAC_FB_DIV</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_LEGACY</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">&gt;</span> <span class="mi">200000</span><span class="p">)</span>	<span class="cm">/* range limits??? */</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_PREFER_HIGH_FB_DIV</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_PREFER_LOW_REF_DIV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">encoder_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span> <span class="o">==</span> <span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
			<span class="n">connector</span> <span class="o">=</span> <span class="n">radeon_get_connector_for_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
			<span class="n">bpc</span> <span class="o">=</span> <span class="n">radeon_get_monitor_bpc</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
			<span class="n">encoder_mode</span> <span class="o">=</span> <span class="n">atombios_get_encoder_mode</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
			<span class="n">is_duallink</span> <span class="o">=</span> <span class="n">radeon_dig_monitor_is_duallink</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">devices</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ATOM_DEVICE_LCD_SUPPORT</span> <span class="o">|</span> <span class="n">ATOM_DEVICE_DFP_SUPPORT</span><span class="p">))</span> <span class="o">||</span>
			    <span class="p">(</span><span class="n">radeon_encoder_get_dp_bridge_encoder_id</span><span class="p">(</span><span class="n">encoder</span><span class="p">)</span> <span class="o">!=</span> <span class="n">ENCODER_OBJECT_ID_NONE</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">connector</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span> <span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
					<span class="k">struct</span> <span class="n">radeon_connector_atom_dig</span> <span class="o">*</span><span class="n">dig_connector</span> <span class="o">=</span>
						<span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">con_priv</span><span class="p">;</span>

					<span class="n">dp_clock</span> <span class="o">=</span> <span class="n">dig_connector</span><span class="o">-&gt;</span><span class="n">dp_clock</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>

			<span class="cm">/* use recommended ref_div for ss */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">devices</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ATOM_DEVICE_LCD_SUPPORT</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ss_enabled</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">refdiv</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_USE_REF_DIV</span><span class="p">;</span>
						<span class="n">pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">refdiv</span><span class="p">;</span>
						<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
							<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_USE_FRAC_FB_DIV</span><span class="p">;</span>
					<span class="p">}</span>
				<span class="p">}</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
				<span class="cm">/* DVO wants 2x pixel clock if the DVO chip is in 12 bit mode */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span> <span class="o">==</span> <span class="n">ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1</span><span class="p">)</span>
					<span class="n">adjusted_clock</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">active_device</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ATOM_DEVICE_TV_SUPPORT</span><span class="p">))</span>
					<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_PREFER_CLOSEST_LOWER</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">devices</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ATOM_DEVICE_LCD_SUPPORT</span><span class="p">))</span>
					<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_IS_LCD</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">encoder_type</span> <span class="o">!=</span> <span class="n">DRM_MODE_ENCODER_DAC</span><span class="p">)</span>
					<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_NO_ODD_POST_DIV</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">encoder_type</span> <span class="o">==</span> <span class="n">DRM_MODE_ENCODER_LVDS</span><span class="p">)</span>
					<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_USE_REF_DIV</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* DCE3+ has an AdjustDisplayPll that will adjust the pixel clock</span>
<span class="cm">	 * accordingly based on the encoder/transmitter to work around</span>
<span class="cm">	 * special hw requirements.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">adjust_pixel_clock</span> <span class="n">args</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">frev</span><span class="p">,</span> <span class="n">crev</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

		<span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">AdjustDisplayPll</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atom_parse_cmd_header</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frev</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">crev</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">adjusted_clock</span><span class="p">;</span>

		<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">frev</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="k">switch</span> <span class="p">(</span><span class="n">crev</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">1</span>:
			<span class="k">case</span> <span class="mi">2</span>:
				<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">usPixelClock</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucTransmitterID</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span><span class="p">;</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucEncodeMode</span> <span class="o">=</span> <span class="n">encoder_mode</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ss_enabled</span> <span class="o">&amp;&amp;</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">percentage</span><span class="p">)</span>
					<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucConfig</span> <span class="o">|=</span>
						<span class="n">ADJUST_DISPLAY_CONFIG_SS_ENABLE</span><span class="p">;</span>

				<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span>
						   <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
				<span class="n">adjusted_clock</span> <span class="o">=</span> <span class="n">le16_to_cpu</span><span class="p">(</span><span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">usPixelClock</span><span class="p">)</span> <span class="o">*</span> <span class="mi">10</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">3</span>:
				<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">usPixelClock</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">ucTransmitterID</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span><span class="p">;</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">ucEncodeMode</span> <span class="o">=</span> <span class="n">encoder_mode</span><span class="p">;</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">ucDispPllConfig</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ss_enabled</span> <span class="o">&amp;&amp;</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">percentage</span><span class="p">)</span>
					<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">ucDispPllConfig</span> <span class="o">|=</span>
						<span class="n">DISPPLL_CONFIG_SS_ENABLE</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ENCODER_MODE_IS_DP</span><span class="p">(</span><span class="n">encoder_mode</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">ucDispPllConfig</span> <span class="o">|=</span>
						<span class="n">DISPPLL_CONFIG_COHERENT_MODE</span><span class="p">;</span>
					<span class="cm">/* 16200 or 27000 */</span>
					<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">usPixelClock</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">dp_clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
				<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">devices</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ATOM_DEVICE_DFP_SUPPORT</span><span class="p">))</span> <span class="p">{</span>
					<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">encoder_mode</span> <span class="o">==</span> <span class="n">ATOM_ENCODER_MODE_HDMI</span><span class="p">)</span>
						<span class="cm">/* deep color support */</span>
						<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">usPixelClock</span> <span class="o">=</span>
							<span class="n">cpu_to_le16</span><span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">*</span> <span class="n">bpc</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">coherent_mode</span><span class="p">)</span>
						<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">ucDispPllConfig</span> <span class="o">|=</span>
							<span class="n">DISPPLL_CONFIG_COHERENT_MODE</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">is_duallink</span><span class="p">)</span>
						<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">ucDispPllConfig</span> <span class="o">|=</span>
							<span class="n">DISPPLL_CONFIG_DUAL_LINK</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder_get_dp_bridge_encoder_id</span><span class="p">(</span><span class="n">encoder</span><span class="p">)</span> <span class="o">!=</span>
				    <span class="n">ENCODER_OBJECT_ID_NONE</span><span class="p">)</span>
					<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">ucExtTransmitterID</span> <span class="o">=</span>
						<span class="n">radeon_encoder_get_dp_bridge_encoder_id</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
				<span class="k">else</span>
					<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sInput</span><span class="p">.</span><span class="n">ucExtTransmitterID</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

				<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span>
						   <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
				<span class="n">adjusted_clock</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sOutput</span><span class="p">.</span><span class="n">ulDispPllFreq</span><span class="p">)</span> <span class="o">*</span> <span class="mi">10</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sOutput</span><span class="p">.</span><span class="n">ucRefDiv</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_USE_FRAC_FB_DIV</span><span class="p">;</span>
					<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_USE_REF_DIV</span><span class="p">;</span>
					<span class="n">pll</span><span class="o">-&gt;</span><span class="n">reference_div</span> <span class="o">=</span> <span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sOutput</span><span class="p">.</span><span class="n">ucRefDiv</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sOutput</span><span class="p">.</span><span class="n">ucPostDiv</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_USE_FRAC_FB_DIV</span><span class="p">;</span>
					<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_USE_POST_DIV</span><span class="p">;</span>
					<span class="n">pll</span><span class="o">-&gt;</span><span class="n">post_div</span> <span class="o">=</span> <span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">sOutput</span><span class="p">.</span><span class="n">ucPostDiv</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unknown table version %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">frev</span><span class="p">,</span> <span class="n">crev</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">adjusted_clock</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unknown table version %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">frev</span><span class="p">,</span> <span class="n">crev</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">adjusted_clock</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">adjusted_clock</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">union</span> <span class="n">set_pixel_clock</span> <span class="p">{</span>
	<span class="n">SET_PIXEL_CLOCK_PS_ALLOCATION</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">PIXEL_CLOCK_PARAMETERS</span> <span class="n">v1</span><span class="p">;</span>
	<span class="n">PIXEL_CLOCK_PARAMETERS_V2</span> <span class="n">v2</span><span class="p">;</span>
	<span class="n">PIXEL_CLOCK_PARAMETERS_V3</span> <span class="n">v3</span><span class="p">;</span>
	<span class="n">PIXEL_CLOCK_PARAMETERS_V5</span> <span class="n">v5</span><span class="p">;</span>
	<span class="n">PIXEL_CLOCK_PARAMETERS_V6</span> <span class="n">v6</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* on DCE5, make sure the voltage is high enough to support the</span>
<span class="cm"> * required disp clk.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_crtc_set_disp_eng_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				    <span class="n">u32</span> <span class="n">dispclk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">frev</span><span class="p">,</span> <span class="n">crev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">set_pixel_clock</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

	<span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">SetPixelClock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atom_parse_cmd_header</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frev</span><span class="p">,</span>
				   <span class="o">&amp;</span><span class="n">crev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">frev</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">crev</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="cm">/* if the default dcpll clock is specified,</span>
<span class="cm">			 * SetPixelClock provides the dividers</span>
<span class="cm">			 */</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">ATOM_CRTC_INVALID</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">usPixelClock</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">dispclk</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucPpll</span> <span class="o">=</span> <span class="n">ATOM_DCPLL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>:
			<span class="cm">/* if the default dcpll clock is specified,</span>
<span class="cm">			 * SetPixelClock provides the dividers</span>
<span class="cm">			 */</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ulDispEngClkFreq</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">dispclk</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE61</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucPpll</span> <span class="o">=</span> <span class="n">ATOM_EXT_PLL1</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE6</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucPpll</span> <span class="o">=</span> <span class="n">ATOM_PPLL0</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucPpll</span> <span class="o">=</span> <span class="n">ATOM_DCPLL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unknown table version %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">frev</span><span class="p">,</span> <span class="n">crev</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unknown table version %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">frev</span><span class="p">,</span> <span class="n">crev</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_crtc_program_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">crtc_id</span><span class="p">,</span>
				      <span class="kt">int</span> <span class="n">pll_id</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">encoder_mode</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">encoder_id</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">clock</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">ref_div</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">fb_div</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">frac_fb_div</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">post_div</span><span class="p">,</span>
				      <span class="kt">int</span> <span class="n">bpc</span><span class="p">,</span>
				      <span class="n">bool</span> <span class="n">ss_enabled</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">radeon_atom_ss</span> <span class="o">*</span><span class="n">ss</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">frev</span><span class="p">,</span> <span class="n">crev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">COMMAND</span><span class="p">,</span> <span class="n">SetPixelClock</span><span class="p">);</span>
	<span class="k">union</span> <span class="n">set_pixel_clock</span> <span class="n">args</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">args</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atom_parse_cmd_header</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frev</span><span class="p">,</span>
				   <span class="o">&amp;</span><span class="n">crev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">frev</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">crev</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">==</span> <span class="n">ATOM_DISABLE</span><span class="p">)</span>
				<span class="k">return</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">usPixelClock</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">usRefDiv</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ref_div</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">usFbDiv</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">fb_div</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucFracFbDiv</span> <span class="o">=</span> <span class="n">frac_fb_div</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucPostDiv</span> <span class="o">=</span> <span class="n">post_div</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucPpll</span> <span class="o">=</span> <span class="n">pll_id</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">crtc_id</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v1</span><span class="p">.</span><span class="n">ucRefDivSrc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">usPixelClock</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">usRefDiv</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ref_div</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">usFbDiv</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">fb_div</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucFracFbDiv</span> <span class="o">=</span> <span class="n">frac_fb_div</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucPostDiv</span> <span class="o">=</span> <span class="n">post_div</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucPpll</span> <span class="o">=</span> <span class="n">pll_id</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">crtc_id</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v2</span><span class="p">.</span><span class="n">ucRefDivSrc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">usPixelClock</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">usRefDiv</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">ref_div</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">usFbDiv</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">fb_div</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucFracFbDiv</span> <span class="o">=</span> <span class="n">frac_fb_div</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucPostDiv</span> <span class="o">=</span> <span class="n">post_div</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucPpll</span> <span class="o">=</span> <span class="n">pll_id</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll_id</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ss_enabled</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_EXTERNAL_SS_MASK</span><span class="p">))</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">|=</span> <span class="n">PIXEL_CLOCK_MISC_REF_DIV_SRC</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucTransmitterId</span> <span class="o">=</span> <span class="n">encoder_id</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v3</span><span class="p">.</span><span class="n">ucEncoderMode</span> <span class="o">=</span> <span class="n">encoder_mode</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucCRTC</span> <span class="o">=</span> <span class="n">crtc_id</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">usPixelClock</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucRefDiv</span> <span class="o">=</span> <span class="n">ref_div</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">usFbDiv</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">fb_div</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ulFbDivDecFrac</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">frac_fb_div</span> <span class="o">*</span> <span class="mi">100000</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucPostDiv</span> <span class="o">=</span> <span class="n">post_div</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* HDMI depth, etc. */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ss_enabled</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_EXTERNAL_SS_MASK</span><span class="p">))</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">|=</span> <span class="n">PIXEL_CLOCK_V5_MISC_REF_DIV_SRC</span><span class="p">;</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">bpc</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">8</span>:
			<span class="nl">default:</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">|=</span> <span class="n">PIXEL_CLOCK_V5_MISC_HDMI_24BPP</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">10</span>:
				<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">|=</span> <span class="n">PIXEL_CLOCK_V5_MISC_HDMI_30BPP</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucTransmitterID</span> <span class="o">=</span> <span class="n">encoder_id</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucEncoderMode</span> <span class="o">=</span> <span class="n">encoder_mode</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v5</span><span class="p">.</span><span class="n">ucPpll</span> <span class="o">=</span> <span class="n">pll_id</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>:
			<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ulDispEngClkFreq</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">crtc_id</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span> <span class="n">clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucRefDiv</span> <span class="o">=</span> <span class="n">ref_div</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">usFbDiv</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">fb_div</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ulFbDivDecFrac</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">frac_fb_div</span> <span class="o">*</span> <span class="mi">100000</span><span class="p">);</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucPostDiv</span> <span class="o">=</span> <span class="n">post_div</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* HDMI depth, etc. */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ss_enabled</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_EXTERNAL_SS_MASK</span><span class="p">))</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">|=</span> <span class="n">PIXEL_CLOCK_V6_MISC_REF_DIV_SRC</span><span class="p">;</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">bpc</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">8</span>:
			<span class="nl">default:</span>
				<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">|=</span> <span class="n">PIXEL_CLOCK_V6_MISC_HDMI_24BPP</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">10</span>:
				<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">|=</span> <span class="n">PIXEL_CLOCK_V6_MISC_HDMI_30BPP</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">12</span>:
				<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">|=</span> <span class="n">PIXEL_CLOCK_V6_MISC_HDMI_36BPP</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">16</span>:
				<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucMiscInfo</span> <span class="o">|=</span> <span class="n">PIXEL_CLOCK_V6_MISC_HDMI_48BPP</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucTransmitterID</span> <span class="o">=</span> <span class="n">encoder_id</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucEncoderMode</span> <span class="o">=</span> <span class="n">encoder_mode</span><span class="p">;</span>
			<span class="n">args</span><span class="p">.</span><span class="n">v6</span><span class="p">.</span><span class="n">ucPpll</span> <span class="o">=</span> <span class="n">pll_id</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unknown table version %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">frev</span><span class="p">,</span> <span class="n">crev</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unknown table version %d %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">frev</span><span class="p">,</span> <span class="n">crev</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">atom_execute_table</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">args</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_crtc_set_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll_clock</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ref_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">fb_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">frac_fb_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">post_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">adjusted_clock</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">encoder_mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_atom_ss</span> <span class="n">ss</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">ss_enabled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bpc</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">encoder_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span> <span class="o">==</span> <span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
			<span class="n">encoder_mode</span> <span class="o">=</span> <span class="n">atombios_get_encoder_mode</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_encoder</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ATOM_PPLL1</span>:
		<span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p1pll</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ATOM_PPLL2</span>:
		<span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p2pll</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ATOM_DCPLL</span>:
	<span class="k">case</span> <span class="n">ATOM_PPLL_INVALID</span>:
	<span class="nl">default:</span>
		<span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">dcpll</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">active_device</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ATOM_DEVICE_LCD_SUPPORT</span> <span class="o">|</span> <span class="n">ATOM_DEVICE_DFP_SUPPORT</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">radeon_encoder_get_dp_bridge_encoder_id</span><span class="p">(</span><span class="n">encoder</span><span class="p">)</span> <span class="o">!=</span> <span class="n">ENCODER_OBJECT_ID_NONE</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span> <span class="o">=</span>
			<span class="n">radeon_get_connector_for_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
		<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span>
			<span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
		<span class="k">struct</span> <span class="n">radeon_connector_atom_dig</span> <span class="o">*</span><span class="n">dig_connector</span> <span class="o">=</span>
			<span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">con_priv</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">dp_clock</span><span class="p">;</span>
		<span class="n">bpc</span> <span class="o">=</span> <span class="n">radeon_get_monitor_bpc</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">encoder_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ATOM_ENCODER_MODE_DP_MST</span>:
		<span class="k">case</span> <span class="n">ATOM_ENCODER_MODE_DP</span>:
			<span class="cm">/* DP/eDP */</span>
			<span class="n">dp_clock</span> <span class="o">=</span> <span class="n">dig_connector</span><span class="o">-&gt;</span><span class="n">dp_clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="n">ss_enabled</span> <span class="o">=</span>
					<span class="n">radeon_atombios_get_asic_ss_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">,</span>
									 <span class="n">ASIC_INTERNAL_SS_ON_DP</span><span class="p">,</span>
									 <span class="n">dp_clock</span><span class="p">);</span>
			<span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">dp_clock</span> <span class="o">==</span> <span class="mi">16200</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">ss_enabled</span> <span class="o">=</span>
						<span class="n">radeon_atombios_get_ppll_ss_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">,</span>
										 <span class="n">ATOM_DP_SS_ID2</span><span class="p">);</span>
					<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ss_enabled</span><span class="p">)</span>
						<span class="n">ss_enabled</span> <span class="o">=</span>
							<span class="n">radeon_atombios_get_ppll_ss_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">,</span>
											 <span class="n">ATOM_DP_SS_ID1</span><span class="p">);</span>
				<span class="p">}</span> <span class="k">else</span>
					<span class="n">ss_enabled</span> <span class="o">=</span>
						<span class="n">radeon_atombios_get_ppll_ss_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">,</span>
										 <span class="n">ATOM_DP_SS_ID1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_ENCODER_MODE_LVDS</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="n">ss_enabled</span> <span class="o">=</span> <span class="n">radeon_atombios_get_asic_ss_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">,</span>
									      <span class="n">dig</span><span class="o">-&gt;</span><span class="n">lcd_ss_id</span><span class="p">,</span>
									      <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">ss_enabled</span> <span class="o">=</span> <span class="n">radeon_atombios_get_ppll_ss_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">,</span>
									      <span class="n">dig</span><span class="o">-&gt;</span><span class="n">lcd_ss_id</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_ENCODER_MODE_DVI</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="n">ss_enabled</span> <span class="o">=</span>
					<span class="n">radeon_atombios_get_asic_ss_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">,</span>
									 <span class="n">ASIC_INTERNAL_SS_ON_TMDS</span><span class="p">,</span>
									 <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ATOM_ENCODER_MODE_HDMI</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="n">ss_enabled</span> <span class="o">=</span>
					<span class="n">radeon_atombios_get_asic_ss_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">,</span>
									 <span class="n">ASIC_INTERNAL_SS_ON_HDMI</span><span class="p">,</span>
									 <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">/</span> <span class="mi">10</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* adjust pixel clock as needed */</span>
	<span class="n">adjusted_clock</span> <span class="o">=</span> <span class="n">atombios_adjust_pll</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">pll</span><span class="p">,</span> <span class="n">ss_enabled</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">active_device</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ATOM_DEVICE_TV_SUPPORT</span><span class="p">))</span>
		<span class="cm">/* TV seems to prefer the legacy algo on some boards */</span>
		<span class="n">radeon_compute_pll_legacy</span><span class="p">(</span><span class="n">pll</span><span class="p">,</span> <span class="n">adjusted_clock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll_clock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fb_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frac_fb_div</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">ref_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">post_div</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">radeon_compute_pll_avivo</span><span class="p">(</span><span class="n">pll</span><span class="p">,</span> <span class="n">adjusted_clock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll_clock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fb_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frac_fb_div</span><span class="p">,</span>
					 <span class="o">&amp;</span><span class="n">ref_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">post_div</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">radeon_compute_pll_legacy</span><span class="p">(</span><span class="n">pll</span><span class="p">,</span> <span class="n">adjusted_clock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll_clock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fb_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frac_fb_div</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">ref_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">post_div</span><span class="p">);</span>

	<span class="n">atombios_crtc_program_ss</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ATOM_DISABLE</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">);</span>

	<span class="n">atombios_crtc_program_pll</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span><span class="p">,</span>
				  <span class="n">encoder_mode</span><span class="p">,</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span><span class="p">,</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">,</span>
				  <span class="n">ref_div</span><span class="p">,</span> <span class="n">fb_div</span><span class="p">,</span> <span class="n">frac_fb_div</span><span class="p">,</span> <span class="n">post_div</span><span class="p">,</span> <span class="n">bpc</span><span class="p">,</span> <span class="n">ss_enabled</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ss_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* calculate ss amount and step size */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">step_size</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">amount</span> <span class="o">=</span> <span class="p">(((</span><span class="n">fb_div</span> <span class="o">*</span> <span class="mi">10</span><span class="p">)</span> <span class="o">+</span> <span class="n">frac_fb_div</span><span class="p">)</span> <span class="o">*</span> <span class="n">ss</span><span class="p">.</span><span class="n">percentage</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10000</span><span class="p">;</span>
			<span class="n">ss</span><span class="p">.</span><span class="n">amount</span> <span class="o">=</span> <span class="p">(</span><span class="n">amount</span> <span class="o">/</span> <span class="mi">10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ATOM_PPLL_SS_AMOUNT_V2_FBDIV_MASK</span><span class="p">;</span>
			<span class="n">ss</span><span class="p">.</span><span class="n">amount</span> <span class="o">|=</span> <span class="p">((</span><span class="n">amount</span> <span class="o">-</span> <span class="p">(</span><span class="n">amount</span> <span class="o">/</span> <span class="mi">10</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="n">ATOM_PPLL_SS_AMOUNT_V2_NFRAC_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
				<span class="n">ATOM_PPLL_SS_AMOUNT_V2_NFRAC_MASK</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ss</span><span class="p">.</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">ATOM_PPLL_SS_TYPE_V2_CENTRE_SPREAD</span><span class="p">)</span>
				<span class="n">step_size</span> <span class="o">=</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">amount</span> <span class="o">*</span> <span class="n">ref_div</span> <span class="o">*</span> <span class="p">(</span><span class="n">ss</span><span class="p">.</span><span class="n">rate</span> <span class="o">*</span> <span class="mi">2048</span><span class="p">))</span> <span class="o">/</span>
					<span class="p">(</span><span class="mi">125</span> <span class="o">*</span> <span class="mi">25</span> <span class="o">*</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">/</span> <span class="mi">100</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">step_size</span> <span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">amount</span> <span class="o">*</span> <span class="n">ref_div</span> <span class="o">*</span> <span class="p">(</span><span class="n">ss</span><span class="p">.</span><span class="n">rate</span> <span class="o">*</span> <span class="mi">2048</span><span class="p">))</span> <span class="o">/</span>
					<span class="p">(</span><span class="mi">125</span> <span class="o">*</span> <span class="mi">25</span> <span class="o">*</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span> <span class="o">/</span> <span class="mi">100</span><span class="p">);</span>
			<span class="n">ss</span><span class="p">.</span><span class="n">step</span> <span class="o">=</span> <span class="n">step_size</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">atombios_crtc_program_ss</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ATOM_ENABLE</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dce4_crtc_do_set_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">fb</span><span class="p">,</span>
				 <span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span> <span class="kt">int</span> <span class="n">atomic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_framebuffer</span> <span class="o">*</span><span class="n">radeon_fb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">target_fb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="n">obj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">rbo</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">fb_location</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fb_format</span><span class="p">,</span> <span class="n">fb_pitch_pixels</span><span class="p">,</span> <span class="n">tiling_flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">bankw</span><span class="p">,</span> <span class="n">bankh</span><span class="p">,</span> <span class="n">mtaspect</span><span class="p">,</span> <span class="n">tile_split</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fb_swap</span> <span class="o">=</span> <span class="n">EVERGREEN_GRPH_ENDIAN_SWAP</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_ENDIAN_NONE</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">viewport_w</span><span class="p">,</span> <span class="n">viewport_h</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* no fb bound */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;No FB bound</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">atomic</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_fb</span> <span class="o">=</span> <span class="n">to_radeon_framebuffer</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>
		<span class="n">target_fb</span> <span class="o">=</span> <span class="n">fb</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">radeon_fb</span> <span class="o">=</span> <span class="n">to_radeon_framebuffer</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">);</span>
		<span class="n">target_fb</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* If atomic, assume fb object is pinned &amp; idle &amp; fenced and</span>
<span class="cm">	 * just update base pointers</span>
<span class="cm">	 */</span>
	<span class="n">obj</span> <span class="o">=</span> <span class="n">radeon_fb</span><span class="o">-&gt;</span><span class="n">obj</span><span class="p">;</span>
	<span class="n">rbo</span> <span class="o">=</span> <span class="n">gem_to_radeon_bo</span><span class="p">(</span><span class="n">obj</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">atomic</span><span class="p">)</span>
		<span class="n">fb_location</span> <span class="o">=</span> <span class="n">radeon_bo_gpu_offset</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_pin</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fb_location</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">radeon_bo_get_tiling_flags</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tiling_flags</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">fb_format</span> <span class="o">=</span> <span class="p">(</span><span class="n">EVERGREEN_GRPH_DEPTH</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_DEPTH_8BPP</span><span class="p">)</span> <span class="o">|</span>
			     <span class="n">EVERGREEN_GRPH_FORMAT</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_FORMAT_INDEXED</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">15</span>:
		<span class="n">fb_format</span> <span class="o">=</span> <span class="p">(</span><span class="n">EVERGREEN_GRPH_DEPTH</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_DEPTH_16BPP</span><span class="p">)</span> <span class="o">|</span>
			     <span class="n">EVERGREEN_GRPH_FORMAT</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_FORMAT_ARGB1555</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">fb_format</span> <span class="o">=</span> <span class="p">(</span><span class="n">EVERGREEN_GRPH_DEPTH</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_DEPTH_16BPP</span><span class="p">)</span> <span class="o">|</span>
			     <span class="n">EVERGREEN_GRPH_FORMAT</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_FORMAT_ARGB565</span><span class="p">));</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
		<span class="n">fb_swap</span> <span class="o">=</span> <span class="n">EVERGREEN_GRPH_ENDIAN_SWAP</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_ENDIAN_8IN16</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="n">fb_format</span> <span class="o">=</span> <span class="p">(</span><span class="n">EVERGREEN_GRPH_DEPTH</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_DEPTH_32BPP</span><span class="p">)</span> <span class="o">|</span>
			     <span class="n">EVERGREEN_GRPH_FORMAT</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_FORMAT_ARGB8888</span><span class="p">));</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
		<span class="n">fb_swap</span> <span class="o">=</span> <span class="n">EVERGREEN_GRPH_ENDIAN_SWAP</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_ENDIAN_8IN32</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unsupported screen depth %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_TAHITI</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">si</span><span class="p">.</span><span class="n">tile_config</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">cayman</span><span class="p">.</span><span class="n">tile_config</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">evergreen</span><span class="p">.</span><span class="n">tile_config</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* 4 banks */</span>
			<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">EVERGREEN_GRPH_NUM_BANKS</span><span class="p">(</span><span class="n">EVERGREEN_ADDR_SURF_4_BANK</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="cm">/* 8 banks */</span>
		<span class="nl">default:</span>
			<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">EVERGREEN_GRPH_NUM_BANKS</span><span class="p">(</span><span class="n">EVERGREEN_ADDR_SURF_8_BANK</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>: <span class="cm">/* 16 banks */</span>
			<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">EVERGREEN_GRPH_NUM_BANKS</span><span class="p">(</span><span class="n">EVERGREEN_ADDR_SURF_16_BANK</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">EVERGREEN_GRPH_ARRAY_MODE</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_ARRAY_2D_TILED_THIN1</span><span class="p">);</span>

		<span class="n">evergreen_tiling_fields</span><span class="p">(</span><span class="n">tiling_flags</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bankw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bankh</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mtaspect</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tile_split</span><span class="p">);</span>
		<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">EVERGREEN_GRPH_TILE_SPLIT</span><span class="p">(</span><span class="n">tile_split</span><span class="p">);</span>
		<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">EVERGREEN_GRPH_BANK_WIDTH</span><span class="p">(</span><span class="n">bankw</span><span class="p">);</span>
		<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">EVERGREEN_GRPH_BANK_HEIGHT</span><span class="p">(</span><span class="n">bankh</span><span class="p">);</span>
		<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">EVERGREEN_GRPH_MACRO_TILE_ASPECT</span><span class="p">(</span><span class="n">mtaspect</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
		<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">EVERGREEN_GRPH_ARRAY_MODE</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_ARRAY_1D_TILED_THIN1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_TAHITI</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_PITCAIRN</span><span class="p">))</span>
		<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">SI_GRPH_PIPE_CONFIG</span><span class="p">(</span><span class="n">SI_ADDR_SURF_P8_32x32_8x16</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_VERDE</span><span class="p">)</span>
		<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">SI_GRPH_PIPE_CONFIG</span><span class="p">(</span><span class="n">SI_ADDR_SURF_P4_8x16</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D3VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D4VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D5VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_D6VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">fb_location</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">fb_location</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">fb_location</span> <span class="o">&amp;</span> <span class="n">EVERGREEN_GRPH_SURFACE_ADDRESS_MASK</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">fb_location</span> <span class="o">&amp;</span> <span class="n">EVERGREEN_GRPH_SURFACE_ADDRESS_MASK</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">fb_format</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SWAP_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">fb_swap</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SURFACE_OFFSET_X</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_SURFACE_OFFSET_Y</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_X_START</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_Y_START</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_X_END</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">width</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_Y_END</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">height</span><span class="p">);</span>

	<span class="n">fb_pitch_pixels</span> <span class="o">=</span> <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">pitches</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">/</span> <span class="p">(</span><span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_PITCH</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">fb_pitch_pixels</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_ENABLE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_DESKTOP_HEIGHT</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">height</span><span class="p">);</span>
	<span class="n">x</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">y</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_VIEWPORT_START</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">x</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">y</span><span class="p">);</span>
	<span class="n">viewport_w</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">hdisplay</span><span class="p">;</span>
	<span class="n">viewport_h</span> <span class="o">=</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">vdisplay</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_VIEWPORT_SIZE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">viewport_w</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">viewport_h</span><span class="p">);</span>

	<span class="cm">/* pageflip setup */</span>
	<span class="cm">/* make sure flip is at vb rather than hb */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_FLIP_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EVERGREEN_GRPH_SURFACE_UPDATE_H_RETRACE_EN</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_GRPH_FLIP_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* set pageflip to happen anywhere in vblank interval */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">EVERGREEN_MASTER_UPDATE_MODE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic</span> <span class="o">&amp;&amp;</span> <span class="n">fb</span> <span class="o">&amp;&amp;</span> <span class="n">fb</span> <span class="o">!=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_fb</span> <span class="o">=</span> <span class="n">to_radeon_framebuffer</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>
		<span class="n">rbo</span> <span class="o">=</span> <span class="n">gem_to_radeon_bo</span><span class="p">(</span><span class="n">radeon_fb</span><span class="o">-&gt;</span><span class="n">obj</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="n">radeon_bo_unpin</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
		<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Bytes per pixel may have changed */</span>
	<span class="n">radeon_bandwidth_update</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">avivo_crtc_do_set_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">fb</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span> <span class="kt">int</span> <span class="n">atomic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_framebuffer</span> <span class="o">*</span><span class="n">radeon_fb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="n">obj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">rbo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">target_fb</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">fb_location</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">fb_format</span><span class="p">,</span> <span class="n">fb_pitch_pixels</span><span class="p">,</span> <span class="n">tiling_flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fb_swap</span> <span class="o">=</span> <span class="n">R600_D1GRPH_SWAP_ENDIAN_NONE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">viewport_w</span><span class="p">,</span> <span class="n">viewport_h</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* no fb bound */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;No FB bound</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">atomic</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_fb</span> <span class="o">=</span> <span class="n">to_radeon_framebuffer</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>
		<span class="n">target_fb</span> <span class="o">=</span> <span class="n">fb</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">radeon_fb</span> <span class="o">=</span> <span class="n">to_radeon_framebuffer</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">);</span>
		<span class="n">target_fb</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">obj</span> <span class="o">=</span> <span class="n">radeon_fb</span><span class="o">-&gt;</span><span class="n">obj</span><span class="p">;</span>
	<span class="n">rbo</span> <span class="o">=</span> <span class="n">gem_to_radeon_bo</span><span class="p">(</span><span class="n">obj</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* If atomic, assume fb object is pinned &amp; idle &amp; fenced and</span>
<span class="cm">	 * just update base pointers</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">atomic</span><span class="p">)</span>
		<span class="n">fb_location</span> <span class="o">=</span> <span class="n">radeon_bo_gpu_offset</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_pin</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fb_location</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">radeon_bo_get_tiling_flags</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tiling_flags</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">fb_format</span> <span class="o">=</span>
		    <span class="n">AVIVO_D1GRPH_CONTROL_DEPTH_8BPP</span> <span class="o">|</span>
		    <span class="n">AVIVO_D1GRPH_CONTROL_8BPP_INDEXED</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">15</span>:
		<span class="n">fb_format</span> <span class="o">=</span>
		    <span class="n">AVIVO_D1GRPH_CONTROL_DEPTH_16BPP</span> <span class="o">|</span>
		    <span class="n">AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">fb_format</span> <span class="o">=</span>
		    <span class="n">AVIVO_D1GRPH_CONTROL_DEPTH_16BPP</span> <span class="o">|</span>
		    <span class="n">AVIVO_D1GRPH_CONTROL_16BPP_RGB565</span><span class="p">;</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
		<span class="n">fb_swap</span> <span class="o">=</span> <span class="n">R600_D1GRPH_SWAP_ENDIAN_16BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="n">fb_format</span> <span class="o">=</span>
		    <span class="n">AVIVO_D1GRPH_CONTROL_DEPTH_32BPP</span> <span class="o">|</span>
		    <span class="n">AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888</span><span class="p">;</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
		<span class="n">fb_swap</span> <span class="o">=</span> <span class="n">R600_D1GRPH_SWAP_ENDIAN_32BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unsupported screen depth %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span>
			<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">R600_D1GRPH_ARRAY_MODE_2D_TILED_THIN1</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
			<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">R600_D1GRPH_ARRAY_MODE_1D_TILED_THIN1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span>
			<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">AVIVO_D1GRPH_MACRO_ADDRESS_MODE</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
			<span class="n">fb_format</span> <span class="o">|=</span> <span class="n">AVIVO_D1GRPH_TILED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D2VGA_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">fb_location</span><span class="p">));</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">fb_location</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">fb_location</span><span class="p">));</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">fb_location</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">fb_location</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS</span> <span class="o">+</span>
	       <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">fb_location</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">fb_format</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R600_D1GRPH_SWAP_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">fb_swap</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_SURFACE_OFFSET_X</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_SURFACE_OFFSET_Y</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_X_START</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_Y_START</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_X_END</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">width</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_Y_END</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">height</span><span class="p">);</span>

	<span class="n">fb_pitch_pixels</span> <span class="o">=</span> <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">pitches</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">/</span> <span class="p">(</span><span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_PITCH</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">fb_pitch_pixels</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_ENABLE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1MODE_DESKTOP_HEIGHT</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">height</span><span class="p">);</span>
	<span class="n">x</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">y</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1MODE_VIEWPORT_START</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">x</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">y</span><span class="p">);</span>
	<span class="n">viewport_w</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">hdisplay</span><span class="p">;</span>
	<span class="n">viewport_h</span> <span class="o">=</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">.</span><span class="n">vdisplay</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1MODE_VIEWPORT_SIZE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">viewport_w</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">viewport_h</span><span class="p">);</span>

	<span class="cm">/* pageflip setup */</span>
	<span class="cm">/* make sure flip is at vb rather than hb */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_FLIP_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1GRPH_FLIP_CONTROL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* set pageflip to happen anywhere in vblank interval */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">AVIVO_D1MODE_MASTER_UPDATE_MODE</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic</span> <span class="o">&amp;&amp;</span> <span class="n">fb</span> <span class="o">&amp;&amp;</span> <span class="n">fb</span> <span class="o">!=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_fb</span> <span class="o">=</span> <span class="n">to_radeon_framebuffer</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>
		<span class="n">rbo</span> <span class="o">=</span> <span class="n">gem_to_radeon_bo</span><span class="p">(</span><span class="n">radeon_fb</span><span class="o">-&gt;</span><span class="n">obj</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="n">radeon_bo_unpin</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
		<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Bytes per pixel may have changed */</span>
	<span class="n">radeon_bandwidth_update</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">atombios_crtc_set_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">old_fb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">dce4_crtc_do_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">old_fb</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">avivo_crtc_do_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">old_fb</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">radeon_crtc_do_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">old_fb</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">atombios_crtc_set_base_atomic</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
                                  <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">fb</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span> <span class="k">enum</span> <span class="n">mode_set_atomic</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
       <span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
       <span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">dce4_crtc_do_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">fb</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">avivo_crtc_do_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">fb</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">radeon_crtc_do_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">fb</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* properly set additional regs when using atombios */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_legacy_atom_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">disp_merge_cntl</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">disp_merge_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_DISP_MERGE_CNTL</span><span class="p">);</span>
		<span class="n">disp_merge_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_DISP_RGB_OFFSET_EN</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_DISP_MERGE_CNTL</span><span class="p">,</span> <span class="n">disp_merge_cntl</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">disp_merge_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_DISP2_MERGE_CNTL</span><span class="p">);</span>
		<span class="n">disp_merge_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_DISP2_RGB_OFFSET_EN</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_DISP2_MERGE_CNTL</span><span class="p">,</span> <span class="n">disp_merge_cntl</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_H2_SYNC_STRT_WID</span><span class="p">,</span>   <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_H_SYNC_STRT_WID</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_V2_SYNC_STRT_WID</span><span class="p">,</span>   <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_V_SYNC_STRT_WID</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">radeon_atom_pick_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">test_encoder</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">test_crtc</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pll_in_use</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE61</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">test_encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">encoder_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">test_encoder</span><span class="o">-&gt;</span><span class="n">crtc</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">test_encoder</span><span class="o">-&gt;</span><span class="n">crtc</span> <span class="o">==</span> <span class="n">crtc</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">test_radeon_encoder</span> <span class="o">=</span>
					<span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">test_encoder</span><span class="p">);</span>
				<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span>
					<span class="n">test_radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>

				<span class="k">if</span> <span class="p">((</span><span class="n">test_radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span> <span class="o">==</span>
				     <span class="n">ENCODER_OBJECT_ID_INTERNAL_UNIPHY</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
				    <span class="p">(</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">linkb</span> <span class="o">==</span> <span class="nb">false</span><span class="p">))</span> <span class="cm">/* UNIPHY A uses PPLL2 */</span>
					<span class="k">return</span> <span class="n">ATOM_PPLL2</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="cm">/* UNIPHY B/C/D/E/F */</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">test_crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_test_crtc</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span> <span class="o">==</span> <span class="n">test_crtc</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="n">radeon_test_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">test_crtc</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">radeon_test_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span> <span class="o">==</span> <span class="n">ATOM_PPLL0</span><span class="p">)</span> <span class="o">||</span>
			    <span class="p">(</span><span class="n">radeon_test_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span> <span class="o">==</span> <span class="n">ATOM_PPLL1</span><span class="p">))</span>
				<span class="n">pll_in_use</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">radeon_test_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pll_in_use</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">ATOM_PPLL0</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">ATOM_PPLL1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">test_encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">encoder_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">test_encoder</span><span class="o">-&gt;</span><span class="n">crtc</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">test_encoder</span><span class="o">-&gt;</span><span class="n">crtc</span> <span class="o">==</span> <span class="n">crtc</span><span class="p">))</span> <span class="p">{</span>
				<span class="cm">/* in DP mode, the DP ref clock can come from PPLL, DCPLL, or ext clock,</span>
<span class="cm">				 * depending on the asic:</span>
<span class="cm">				 * DCE4: PPLL or ext clock</span>
<span class="cm">				 * DCE5: DCPLL or ext clock</span>
<span class="cm">				 *</span>
<span class="cm">				 * Setting ATOM_PPLL_INVALID will cause SetPixelClock to skip</span>
<span class="cm">				 * PPLL/DCPLL programming and only program the DP DTO for the</span>
<span class="cm">				 * crtc virtual pixel clock.</span>
<span class="cm">				 */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ENCODER_MODE_IS_DP</span><span class="p">(</span><span class="n">atombios_get_encoder_mode</span><span class="p">(</span><span class="n">test_encoder</span><span class="p">)))</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE5</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">||</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">dp_extclk</span><span class="p">)</span>
						<span class="k">return</span> <span class="n">ATOM_PPLL_INVALID</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="cm">/* otherwise, pick one of the plls */</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">test_crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_test_crtc</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span> <span class="o">==</span> <span class="n">test_crtc</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="n">radeon_test_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">test_crtc</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">radeon_test_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span> <span class="o">&gt;=</span> <span class="n">ATOM_PPLL1</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="p">(</span><span class="n">radeon_test_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span> <span class="o">&lt;=</span> <span class="n">ATOM_PPLL2</span><span class="p">))</span>
				<span class="n">pll_in_use</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">radeon_test_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pll_in_use</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">ATOM_PPLL1</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">ATOM_PPLL2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>

<span class="p">}</span>

<span class="kt">void</span> <span class="nf">radeon_atom_disp_eng_pll_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* always set DCPLL */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE6</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">atombios_crtc_set_disp_eng_pll</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_dispclk</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">radeon_atom_ss</span> <span class="n">ss</span><span class="p">;</span>
		<span class="n">bool</span> <span class="n">ss_enabled</span> <span class="o">=</span> <span class="n">radeon_atombios_get_asic_ss_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">,</span>
								   <span class="n">ASIC_INTERNAL_SS_ON_DCPLL</span><span class="p">,</span>
								   <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_dispclk</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ss_enabled</span><span class="p">)</span>
			<span class="n">atombios_crtc_program_ss</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ATOM_DISABLE</span><span class="p">,</span> <span class="n">ATOM_DCPLL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">);</span>
		<span class="cm">/* XXX: DCE5, make sure voltage, dispclk is high enough */</span>
		<span class="n">atombios_crtc_set_disp_eng_pll</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_dispclk</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ss_enabled</span><span class="p">)</span>
			<span class="n">atombios_crtc_program_ss</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ATOM_ENABLE</span><span class="p">,</span> <span class="n">ATOM_DCPLL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">);</span>
	<span class="p">}</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="nf">atombios_crtc_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">,</span>
			   <span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">old_fb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is_tvcv</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">encoder_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* find tv std */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span> <span class="o">==</span> <span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">active_device</span> <span class="o">&amp;</span>
			    <span class="p">(</span><span class="n">ATOM_DEVICE_TV_SUPPORT</span> <span class="o">|</span> <span class="n">ATOM_DEVICE_CV_SUPPORT</span><span class="p">))</span>
				<span class="n">is_tvcv</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">atombios_crtc_set_pll</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">atombios_set_crtc_dtd_timing</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_tvcv</span><span class="p">)</span>
			<span class="n">atombios_crtc_set_timing</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">atombios_set_crtc_dtd_timing</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">atombios_crtc_set_timing</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">atombios_set_crtc_dtd_timing</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
		<span class="n">radeon_legacy_atom_fixup</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">atombios_crtc_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="n">old_fb</span><span class="p">);</span>
	<span class="n">atombios_overscan_setup</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
	<span class="n">atombios_scaler_setup</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">atombios_crtc_mode_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_crtc_scaling_mode_fixup</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_crtc_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>

	<span class="cm">/* pick pll */</span>
	<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span> <span class="o">=</span> <span class="n">radeon_atom_pick_pll</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>

	<span class="n">atombios_lock_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">ATOM_ENABLE</span><span class="p">);</span>
	<span class="n">atombios_crtc_dpms</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">DRM_MODE_DPMS_OFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_crtc_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">atombios_crtc_dpms</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">);</span>
	<span class="n">atombios_lock_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">ATOM_DISABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">atombios_crtc_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_atom_ss</span> <span class="n">ss</span><span class="p">;</span>

	<span class="n">atombios_crtc_dpms</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">DRM_MODE_DPMS_OFF</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ATOM_PPLL1</span>:
	<span class="k">case</span> <span class="n">ATOM_PPLL2</span>:
		<span class="cm">/* disable the ppll */</span>
		<span class="n">atombios_crtc_program_pll</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span><span class="p">,</span>
					  <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ATOM_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ATOM_PPLL0</span>:
		<span class="cm">/* disable the ppll */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE61</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="n">atombios_crtc_program_pll</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span><span class="p">,</span>
						  <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ATOM_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_crtc_helper_funcs</span> <span class="n">atombios_helper_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dpms</span> <span class="o">=</span> <span class="n">atombios_crtc_dpms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_fixup</span> <span class="o">=</span> <span class="n">atombios_crtc_mode_fixup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set</span> <span class="o">=</span> <span class="n">atombios_crtc_mode_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set_base</span> <span class="o">=</span> <span class="n">atombios_crtc_set_base</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set_base_atomic</span> <span class="o">=</span> <span class="n">atombios_crtc_set_base_atomic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span> <span class="n">atombios_crtc_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">commit</span> <span class="o">=</span> <span class="n">atombios_crtc_commit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">load_lut</span> <span class="o">=</span> <span class="n">radeon_crtc_load_lut</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">atombios_crtc_disable</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">radeon_atombios_init_crtc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE4</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
		<span class="nl">default:</span>
			<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span> <span class="o">=</span> <span class="n">EVERGREEN_CRTC0_REGISTER_OFFSET</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span> <span class="o">=</span> <span class="n">EVERGREEN_CRTC1_REGISTER_OFFSET</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span> <span class="o">=</span> <span class="n">EVERGREEN_CRTC2_REGISTER_OFFSET</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
			<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span> <span class="o">=</span> <span class="n">EVERGREEN_CRTC3_REGISTER_OFFSET</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span> <span class="o">=</span> <span class="n">EVERGREEN_CRTC4_REGISTER_OFFSET</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span> <span class="o">=</span> <span class="n">EVERGREEN_CRTC5_REGISTER_OFFSET</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span> <span class="o">=</span>
				<span class="n">AVIVO_D2CRTC_H_TOTAL</span> <span class="o">-</span> <span class="n">AVIVO_D1CRTC_H_TOTAL</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">pll_id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">drm_crtc_helper_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">atombios_helper_funcs</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
