Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/pgp2_v5.cgp.
WARNING:sim:991 - The project IP instance 'pgp2_s6_afifo_18x1023' for IP 'Fifo
   Generator v8.1' was generated with a different version of the IP than is
   currently in the IP Catalog. It was originally generated using IP with the
   packaged timestamp '2012-01-07+13:54'; the IP in the current catalog has a
   different packaged timestamp '2013-03-27+03:07'. This mismatch is due to
   changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
Select Upgrade version, and Regenerate (Under Current Project Settings)INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Starting IP Upgrade selector...
Finished IP upgrade selector.
Upgrading IP pgp2_v5_afifo_18x1023 to FIFO Generator version 9.3
ERROR:coreutil:718 - Unable to set missing parameter
   'enable_handshake_flag_options_rdch' to value 'false'.
ERROR:coreutil:718 - Unable to set missing parameter
   'enable_handshake_flag_options_wrch' to value 'false'.
ERROR:coreutil:718 - Unable to set missing parameter
   'enable_handshake_flag_options_wdch' to value 'false'.
ERROR:coreutil:718 - Unable to set missing parameter
   'enable_handshake_flag_options_rach' to value 'false'.
ERROR:coreutil:718 - Unable to set missing parameter
   'enable_handshake_flag_options_axis' to value 'false'.
ERROR:coreutil:718 - Unable to set missing parameter
   'enable_handshake_flag_options_wach' to value 'false'.
Launching upgrade viewer...
Launched upgrade viewer.
Resolving generics for 'pgp2_v5_afifo_18x1023'...
WARNING:sim - A core named 'pgp2_v5_afifo_18x1023' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'pgp2_v5_afifo_18x1023'...
Delivering associated files for 'pgp2_v5_afifo_18x1023'...
Delivering EJava files for 'pgp2_v5_afifo_18x1023'...
Generating implementation netlist for 'pgp2_v5_afifo_18x1023'...
INFO:sim - Pre-processing HDL files for 'pgp2_v5_afifo_18x1023'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'pgp2_v5_afifo_18x1023'
Running ngcbuild...
Writing VHO instantiation template for 'pgp2_v5_afifo_18x1023'...
Writing VHDL behavioral simulation model for 'pgp2_v5_afifo_18x1023'...
WARNING:sim - Overwriting existing file
   /afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/
   Pgp2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023/doc/fifo_generator_v9_3_vinf
   o.html with file from view xilinx_documentation
Delivered 3 files into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023
Delivered 1 file into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'pgp2_v5_afifo_18x1023'...
Generating ISE project...
XCO file found: pgp2_v5_afifo_18x1023.xco
XMDF file found: pgp2_v5_afifo_18x1023_xmdf.tcl
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023.asy -view all -origin_type
imported
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023.ngc -view all -origin_type created
Checking file
"/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pg
p2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023.ngc" for project device match ...
File
"/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pg
p2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023.ngc" device information matches
project device.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common
   /Pgp2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023.vho -view all -origin_type
imported
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_18x1023_upgrade.txt -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/pgp2_v5_afifo_18x1023"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'pgp2_v5'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Resolving generics for 'pgp2_v5_afifo_36x512'...
Applying external generics to 'pgp2_v5_afifo_36x512'...
Delivering associated files for 'pgp2_v5_afifo_36x512'...
Delivering EJava files for 'pgp2_v5_afifo_36x512'...
Generating implementation netlist for 'pgp2_v5_afifo_36x512'...
INFO:sim - Pre-processing HDL files for 'pgp2_v5_afifo_36x512'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'pgp2_v5_afifo_36x512'
Running ngcbuild...
Writing VHO instantiation template for 'pgp2_v5_afifo_36x512'...
Writing VHDL behavioral simulation model for 'pgp2_v5_afifo_36x512'...
WARNING:sim - Overwriting existing file
   /afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/
   Pgp2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_36x512/doc/fifo_generator_v9_3_vinfo
   .html with file from view xilinx_documentation
Delivered 3 files into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_36x512
Delivered 1 file into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_36x512
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'pgp2_v5_afifo_36x512'...
Generating ISE project...
XCO file found: pgp2_v5_afifo_36x512.xco
XMDF file found: pgp2_v5_afifo_36x512_xmdf.tcl
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_36x512.asy -view all -origin_type imported
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_36x512.ngc -view all -origin_type created
Checking file
"/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pg
p2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_36x512.ngc" for project device match ...
File
"/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pg
p2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_36x512.ngc" device information matches
project device.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_36x512.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common
   /Pgp2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_36x512.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/lcls/epix/devel/firmware/common/Pgp
2Core/xil_cores/tmp/_cg/pgp2_v5_afifo_36x512.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/pgp2_v5_afifo_36x512"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'pgp2_v5'.
