v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45500 48100 1 90 0 diode-1.sym
{
T 44900 48500 5 10 0 0 90 0 1
device=DIODE
T 45000 48400 5 10 1 1 90 0 1
refdes=D1
T 45500 48100 5 10 0 1 0 0 1
model-name=1N5401
}
C 46300 48100 1 90 0 diode-1.sym
{
T 45700 48500 5 10 0 0 90 0 1
device=DIODE
T 45800 48400 5 10 1 1 90 0 1
refdes=D2
T 46300 48500 5 10 1 1 0 0 1
model-name=1N5401
}
C 45500 47000 1 90 0 diode-1.sym
{
T 44900 47400 5 10 0 0 90 0 1
device=DIODE
T 45000 47300 5 10 1 1 90 0 1
refdes=D3
T 45500 47000 5 10 0 1 0 0 1
model-name=1N5401
}
C 46300 47000 1 90 0 diode-1.sym
{
T 45700 47400 5 10 0 0 90 0 1
device=DIODE
T 45800 47300 5 10 1 1 90 0 1
refdes=D4
T 46300 47000 5 10 0 1 0 0 1
model-name=1N5401
}
C 50400 47400 1 90 0 capacitor-1.sym
{
T 49700 47600 5 10 0 0 90 0 1
device=CAPACITOR
T 49900 47600 5 10 1 1 90 0 1
refdes=C2
T 49500 47600 5 10 0 0 90 0 1
symversion=0.1
T 50400 47400 5 10 1 1 0 0 1
value=0.1uF
}
C 47200 48200 1 270 0 capacitor-2.sym
{
T 47900 48000 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 47700 48000 5 10 1 1 270 0 1
refdes=C1
T 48100 48000 5 10 0 0 270 0 1
symversion=0.1
T 47200 48200 5 10 1 1 0 0 1
value=2200uF
}
C 47900 48100 1 0 0 lm7812-1.sym
{
T 49500 49400 5 10 0 0 0 0 1
device=7812
T 49300 49100 5 10 1 1 0 6 1
refdes=U1
}
C 47300 46100 1 0 0 gnd-1.sym
N 46100 48100 46100 47900 4
N 45300 48100 45300 47900 4
N 45300 47000 47400 47000 4
N 47400 46400 47400 47300 4
N 50200 47400 50200 47000 4
N 50200 47000 47400 47000 4
N 48700 48100 48700 47000 4
N 45300 49000 47900 49000 4
N 47900 49000 47900 48700 4
N 47400 48200 47400 49000 4
N 49500 48700 50800 48700 4
{
T 50500 48800 5 10 1 1 0 0 1
netname=out
}
N 50200 48700 50200 48300 4
N 46100 48000 46700 48000 4
{
T 46300 48100 5 10 1 1 0 0 1
netname=inB
}
N 45300 48000 44700 48000 4
{
T 44700 48100 5 10 1 1 0 0 1
netname=InA
}
C 47900 44100 1 0 0 EMBEDDEDlm7805-1.sym
[
B 48200 44400 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 48200 44700 47900 44700 1 0 1
{
T 48000 44750 5 8 1 1 0 0 1
pinnumber=1
T 48000 44750 5 8 0 0 0 0 1
pinseq=1
}
P 48700 44100 48700 44400 1 0 0
{
T 48600 44200 5 8 1 1 0 0 1
pinnumber=2
T 48600 44200 5 8 0 0 0 0 1
pinseq=2
}
P 49200 44700 49500 44700 1 0 1
{
T 49330 44750 5 8 1 1 0 0 1
pinnumber=3
T 49330 44750 5 8 0 0 0 0 1
pinseq=3
}
T 48300 44700 9 8 1 0 0 0 1
IN
T 48848 44700 9 8 1 0 0 0 1
OUT
T 48800 44200 9 8 1 0 0 0 1
7805
T 49500 45400 5 10 0 0 0 0 1
device=7805
T 48556 44501 9 8 1 0 0 0 1
GND
T 49300 45100 8 10 0 1 0 6 1
refdes=U?
T 49500 45200 5 10 0 0 0 0 1
pins=3
T 49500 45000 5 10 0 0 0 0 1
net=GND:2
]
{
T 49500 45400 5 10 0 0 0 0 1
device=7805
T 49300 45100 5 10 1 1 0 6 1
refdes=U2
}
C 50400 43600 1 90 0 capacitor-1.sym
{
T 49700 43800 5 10 0 0 90 0 1
device=CAPACITOR
T 49900 43800 5 10 1 1 90 0 1
refdes=C4
T 49500 43800 5 10 0 0 90 0 1
symversion=0.1
T 50400 43600 5 10 1 1 0 0 1
value=0.1uF
}
C 47200 44400 1 270 0 capacitor-2.sym
{
T 47900 44200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 47700 44200 5 10 1 1 270 0 1
refdes=C3
T 48100 44200 5 10 0 0 270 0 1
symversion=0.1
T 47200 44400 5 10 1 1 0 0 1
value=2200uF
}
N 47000 44700 47900 44700 4
N 47400 44700 47400 44400 4
N 47400 43500 47400 43200 4
N 46500 43200 50200 43200 4
N 50200 43200 50200 43600 4
N 48700 44100 48700 43200 4
N 49500 44700 50700 44700 4
{
T 50100 44800 5 10 1 1 0 0 1
netname=Out05
}
N 50200 44700 50200 44500 4
N 47000 49000 47000 44700 4
N 46500 43200 46500 47000 4
