{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633440987771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633440987784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 05 15:36:27 2021 " "Processing started: Tue Oct 05 15:36:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633440987784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633440987784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633440987784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633440988816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633440988817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_entity-behavioral " "Found design unit 1: top_entity-behavioral" {  } { { "top_entity.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/top_entity.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002378 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_entity " "Found entity 1: top_entity" {  } { { "top_entity.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/top_entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_cla_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_cla_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA-behaviorCLA " "Found design unit 1: CLA-behaviorCLA" {  } { { "Test_CLA_state.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/Test_CLA_state.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002389 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "Test_CLA_state.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/Test_CLA_state.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sep_diz_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sep_diz_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separateur_diz_unit-archi_sep_diz_unit " "Found design unit 1: separateur_diz_unit-archi_sep_diz_unit" {  } { { "sep_diz_unit.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002399 ""} { "Info" "ISGN_ENTITY_NAME" "1 separateur_diz_unit " "Found entity 1: separateur_diz_unit" {  } { { "sep_diz_unit.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nec_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nec_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nec_receiver-bvh " "Found design unit 1: nec_receiver-bvh" {  } { { "nec_receiver.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/nec_receiver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002410 ""} { "Info" "ISGN_ENTITY_NAME" "1 nec_receiver " "Found entity 1: nec_receiver" {  } { { "nec_receiver.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/nec_receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4bits-archi_multi4bits " "Found design unit 1: multi4bits-archi_multi4bits" {  } { { "multi_4bits.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/multi_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002419 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi4bits " "Found entity 1: multi4bits" {  } { { "multi_4bits.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/multi_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7_seg-behavior " "Found design unit 1: hex_to_7_seg-behavior" {  } { { "hex_to_7_seg.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/hex_to_7_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002426 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7_seg " "Found entity 1: hex_to_7_seg" {  } { { "hex_to_7_seg.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/hex_to_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_de10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_de10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_de10-archi_hdmi_de10 " "Found design unit 1: hdmi_de10-archi_hdmi_de10" {  } { { "hdmi_de10.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/hdmi_de10.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002435 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_de10 " "Found entity 1: hdmi_de10" {  } { { "hdmi_de10.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/hdmi_de10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_img-behavioral " "Found design unit 1: result_img-behavioral" {  } { { "hdmi.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/hdmi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002445 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_img " "Found entity 1: result_img" {  } { { "hdmi.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/hdmi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_ir_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_ir_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_ir_receiver-behav " "Found design unit 1: full_ir_receiver-behav" {  } { { "full_ir_receiver.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/full_ir_receiver.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002454 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_ir_receiver " "Found entity 1: full_ir_receiver" {  } { { "full_ir_receiver.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/full_ir_receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlmulti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlmulti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErorControlMulti-archi_errorMulti " "Found design unit 1: ErorControlMulti-archi_errorMulti" {  } { { "controlMulti.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/controlMulti.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002463 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErorControlMulti " "Found entity 1: ErorControlMulti" {  } { { "controlMulti.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/controlMulti.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErorControlAdd-archi_errorAdd " "Found design unit 1: ErorControlAdd-archi_errorAdd" {  } { { "controlAdd.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/controlAdd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002472 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErorControlAdd " "Found entity 1: ErorControlAdd" {  } { { "controlAdd.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/controlAdd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choix_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file choix_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choix_display-archi_choix_display " "Found design unit 1: choix_display-archi_choix_display" {  } { { "choix_afficheur.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/choix_afficheur.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002481 ""} { "Info" "ISGN_ENTITY_NAME" "1 choix_display " "Found entity 1: choix_display" {  } { { "choix_afficheur.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/choix_afficheur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator4bits-behavioral " "Found design unit 1: calculator4bits-behavioral" {  } { { "calculette.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002490 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator4bits " "Found entity 1: calculator4bits" {  } { { "calculette.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-Behavioral " "Found design unit 1: buzzer-Behavioral" {  } { { "buzzer.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/buzzer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002499 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/buzzer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4bits-archi_add4bits " "Found design unit 1: add4bits-archi_add4bits" {  } { { "add_4bits.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/add_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002509 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4bits " "Found entity 1: add4bits" {  } { { "add_4bits.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/add_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-archi_seg7 " "Found design unit 1: seg7-archi_seg7" {  } { { "7segments.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/7segments.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002518 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "7segments.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/7segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633441002518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_entity " "Elaborating entity \"top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633441002856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_ir_receiver full_ir_receiver:IR " "Elaborating entity \"full_ir_receiver\" for hierarchy \"full_ir_receiver:IR\"" {  } { { "top_entity.vhd" "IR" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/top_entity.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441002882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nec_receiver full_ir_receiver:IR\|nec_receiver:irRec " "Elaborating entity \"nec_receiver\" for hierarchy \"full_ir_receiver:IR\|nec_receiver:irRec\"" {  } { { "full_ir_receiver.vhd" "irRec" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/full_ir_receiver.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441002920 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp nec_receiver.vhd(55) " "Verilog HDL or VHDL warning at nec_receiver.vhd(55): object \"temp\" assigned a value but never read" {  } { { "nec_receiver.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/nec_receiver.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633441002924 "|top_entity|full_ir_receiver:IR|nec_receiver:irRec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LG_reg nec_receiver.vhd(66) " "Verilog HDL or VHDL warning at nec_receiver.vhd(66): object \"LG_reg\" assigned a value but never read" {  } { { "nec_receiver.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/nec_receiver.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633441002924 "|top_entity|full_ir_receiver:IR|nec_receiver:irRec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 full_ir_receiver:IR\|seg7:hex00 " "Elaborating entity \"seg7\" for hierarchy \"full_ir_receiver:IR\|seg7:hex00\"" {  } { { "full_ir_receiver.vhd" "hex00" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/full_ir_receiver.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441002927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator4bits calculator4bits:calculette " "Elaborating entity \"calculator4bits\" for hierarchy \"calculator4bits:calculette\"" {  } { { "top_entity.vhd" "calculette" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/top_entity.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441002954 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cinCLA calculette.vhd(18) " "VHDL Signal Declaration warning at calculette.vhd(18): used implicit default value for signal \"cinCLA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "calculette.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633441002955 "|top_entity|calculator4bits:calculette"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode calculette.vhd(247) " "VHDL Process Statement warning at calculette.vhd(247): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calculette.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633441002960 "|top_entity|calculator4bits:calculette"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "mode calculette.vhd(267) " "VHDL warning at calculette.vhd(267): sensitivity list already contains mode" {  } { { "calculette.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 267 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441002960 "|top_entity|calculator4bits:calculette"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add4bits calculator4bits:calculette\|add4bits:add0 A:archi_add4bits " "Elaborating entity \"add4bits\" using architecture \"A:archi_add4bits\" for hierarchy \"calculator4bits:calculette\|add4bits:add0\"" {  } { { "calculette.vhd" "add0" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441002983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErorControlAdd calculator4bits:calculette\|ErorControlAdd:controlAdd " "Elaborating entity \"ErorControlAdd\" for hierarchy \"calculator4bits:calculette\|ErorControlAdd:controlAdd\"" {  } { { "calculette.vhd" "controlAdd" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441002987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi4bits calculator4bits:calculette\|multi4bits:multi0 " "Elaborating entity \"multi4bits\" for hierarchy \"calculator4bits:calculette\|multi4bits:multi0\"" {  } { { "calculette.vhd" "multi0" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441002991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErorControlMulti calculator4bits:calculette\|ErorControlMulti:controlMulti " "Elaborating entity \"ErorControlMulti\" for hierarchy \"calculator4bits:calculette\|ErorControlMulti:controlMulti\"" {  } { { "calculette.vhd" "controlMulti" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441002996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA calculator4bits:calculette\|CLA:CLA0 " "Elaborating entity \"CLA\" for hierarchy \"calculator4bits:calculette\|CLA:CLA0\"" {  } { { "calculette.vhd" "CLA0" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441003001 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "4 3 downto 0 outputCLA Test_CLA_state.vhd(148) " "VHDL error at Test_CLA_state.vhd(148): index value 4 is outside the range (3 downto 0) of object \"outputCLA\"" {  } { { "Test_CLA_state.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/Test_CLA_state.vhd" 148 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441004365 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"=\" Test_CLA_state.vhd(148) " "VHDL Operator error at Test_CLA_state.vhd(148): failed to evaluate call to operator \"\"=\"\"" {  } { { "Test_CLA_state.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/Test_CLA_state.vhd" 148 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441004367 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"and\" Test_CLA_state.vhd(148) " "VHDL Operator error at Test_CLA_state.vhd(148): failed to evaluate call to operator \"\"and\"\"" {  } { { "Test_CLA_state.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/Test_CLA_state.vhd" 148 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441004367 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"not\" Test_CLA_state.vhd(148) " "VHDL Operator error at Test_CLA_state.vhd(148): failed to evaluate call to operator \"\"not\"\"" {  } { { "Test_CLA_state.vhd" "" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/Test_CLA_state.vhd" 148 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441004367 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "calculator4bits:calculette\|CLA:CLA0 " "Can't elaborate user hierarchy \"calculator4bits:calculette\|CLA:CLA0\"" {  } { { "calculette.vhd" "CLA0" { Text "C:/Users/ibkeb/OneDrive/Documents/Projet info/Projet-VHDL/Projet V3/calculette.vhd" 127 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633441004380 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633441004583 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 05 15:36:44 2021 " "Processing ended: Tue Oct 05 15:36:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633441004583 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633441004583 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633441004583 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441004583 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633441005221 ""}
