{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749295134223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749295134223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  7 04:18:54 2025 " "Processing started: Sat Jun  7 04:18:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749295134223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1749295134223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga -c fpga " "Command: quartus_sta fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1749295134223 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1749295134258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1749295134451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1749295134452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295134534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295134534 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga.sdc " "Reading SDC File: '../fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1749295135196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 3 CLOCK2_50 port " "Ignored filter at fpga.sdc(3): CLOCK2_50 could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fpga.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at fpga.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.00 -name \{CLOCK2_50\}  \[get_ports \{CLOCK2_50\}\] " "create_clock -period 20.00 -name \{CLOCK2_50\}  \[get_ports \{CLOCK2_50\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135230 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 4 CLOCK3_50 port " "Ignored filter at fpga.sdc(4): CLOCK3_50 could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fpga.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at fpga.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.00 -name \{CLOCK3_50\}  \[get_ports \{CLOCK3_50\}\] " "create_clock -period 20.00 -name \{CLOCK3_50\}  \[get_ports \{CLOCK3_50\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135230 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 5 ENETCLK_25 port " "Ignored filter at fpga.sdc(5): ENETCLK_25 could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fpga.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at fpga.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 40.00 -name \{ENETCLK_25\} \[get_ports \{ENETCLK_25\}\] " "create_clock -period 40.00 -name \{ENETCLK_25\} \[get_ports \{ENETCLK_25\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135231 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 8 CLOCK2_50 clock " "Ignored filter at fpga.sdc(8): CLOCK2_50 could not be matched with a clock" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups fpga.sdc 8 Argument -group with value \[get_clocks \{CLOCK2_50\}\] contains zero elements " "Ignored set_clock_groups at fpga.sdc(8): Argument -group with value \[get_clocks \{CLOCK2_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{CLOCK2_50\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{CLOCK2_50\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135231 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 9 CLOCK3_50 clock " "Ignored filter at fpga.sdc(9): CLOCK3_50 could not be matched with a clock" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups fpga.sdc 9 Argument -group with value \[get_clocks \{CLOCK3_50\}\] contains zero elements " "Ignored set_clock_groups at fpga.sdc(9): Argument -group with value \[get_clocks \{CLOCK3_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{CLOCK3_50\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{CLOCK3_50\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135231 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 10 ENETCLK_25 clock " "Ignored filter at fpga.sdc(10): ENETCLK_25 could not be matched with a clock" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups fpga.sdc 10 Argument -group with value \[get_clocks \{ENETCLK_25\}\] contains zero elements " "Ignored set_clock_groups at fpga.sdc(10): Argument -group with value \[get_clocks \{ENETCLK_25\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{ENETCLK_25\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{ENETCLK_25\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135231 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 12 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at fpga.sdc(12): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fpga.sdc 12 Argument <targets> is not an object ID " "Ignored create_clock at fpga.sdc(12): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"40.000 ns\" -name \{altera_reserved_tck\} \{altera_reserved_tck\} " "create_clock -period \"40.000 ns\" -name \{altera_reserved_tck\} \{altera_reserved_tck\}" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135232 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 13 altera_reserved_tck clock " "Ignored filter at fpga.sdc(13): altera_reserved_tck could not be matched with a clock" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups fpga.sdc 13 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at fpga.sdc(13): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135232 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 17 altera_reserved_tdi port " "Ignored filter at fpga.sdc(17): altera_reserved_tdi could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at fpga.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck 5 \[get_ports altera_reserved_tdi\] " "set_input_delay  -clock altera_reserved_tck 5 \[get_ports altera_reserved_tdi\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135232 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at fpga.sdc(17): Argument -clock is not an object ID" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 18 altera_reserved_tms port " "Ignored filter at fpga.sdc(18): altera_reserved_tms could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 18 Argument <targets> is an empty collection " "Ignored set_input_delay at fpga.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck 5 \[get_ports altera_reserved_tms\] " "set_input_delay  -clock altera_reserved_tck 5 \[get_ports altera_reserved_tms\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135233 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 18 Argument -clock is not an object ID " "Ignored set_input_delay at fpga.sdc(18): Argument -clock is not an object ID" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 19 altera_reserved_tdo port " "Ignored filter at fpga.sdc(19): altera_reserved_tdo could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 19 Argument <targets> is an empty collection " "Ignored set_output_delay at fpga.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck -clock_fall -fall -max 5 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck -clock_fall -fall -max 5 \[get_ports altera_reserved_tdo\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135233 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 19 Argument -clock is not an object ID " "Ignored set_output_delay at fpga.sdc(19): Argument -clock is not an object ID" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 22 enet0_mdc port " "Ignored filter at fpga.sdc(22): enet0_mdc could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 22 Argument <targets> is an empty collection " "Ignored set_output_delay at fpga.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdc\}\] " "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdc\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135233 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 23 enet0_mdio port " "Ignored filter at fpga.sdc(23): enet0_mdio could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 23 Argument <targets> is an empty collection " "Ignored set_input_delay at fpga.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay   -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdio\}\] " "set_input_delay   -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdio\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135233 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 24 Argument <targets> is an empty collection " "Ignored set_output_delay at fpga.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdio\}\] " "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdio\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135233 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 26 enet1_mdc port " "Ignored filter at fpga.sdc(26): enet1_mdc could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 26 Argument <targets> is an empty collection " "Ignored set_output_delay at fpga.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdc\}\] " "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdc\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135234 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 27 enet1_mdio port " "Ignored filter at fpga.sdc(27): enet1_mdio could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 27 Argument <targets> is an empty collection " "Ignored set_input_delay at fpga.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay   -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdio\}\] " "set_input_delay   -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdio\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135234 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at fpga.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdio\}\] " "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdio\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135234 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 33 LEDR\[*\] port " "Ignored filter at fpga.sdc(33): LEDR\[*\] could not be matched with a port" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path fpga.sdc 33 Argument <to> is an empty collection " "Ignored set_false_path at fpga.sdc(33): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{LEDR\[*\]\}\] " "set_false_path -from * -to \[get_ports \{LEDR\[*\]\}\]" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135234 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135234 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1749295135235 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1749295135235 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749295135235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1749295135236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axis_async_fifo.sdc 39 core_inst\|eth_mac_inst\|rx_fifo\|fifo_inst\|wr_ptr_gray_sync1_reg\[*\] register " "Ignored filter at axis_async_fifo.sdc(39): core_inst\|eth_mac_inst\|rx_fifo\|fifo_inst\|wr_ptr_gray_sync1_reg\[*\] could not be matched with a register" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay axis_async_fifo.sdc 39 Argument <to> is an empty collection " "Ignored set_max_delay at axis_async_fifo.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \"\$inst\|wr_ptr_reg\[*\] \$inst\|wr_ptr_gray_reg\[*\]\"\] -to \[get_registers \"\$inst\|wr_ptr_gray_sync1_reg\[*\]\"\] 8.000 " "set_max_delay -from \[get_registers \"\$inst\|wr_ptr_reg\[*\] \$inst\|wr_ptr_gray_reg\[*\]\"\] -to \[get_registers \"\$inst\|wr_ptr_gray_sync1_reg\[*\]\"\] 8.000" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135238 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axis_async_fifo.sdc 39 core_inst\|eth_mac_inst\|tx_fifo\|fifo_inst\|wr_ptr_gray_sync1_reg\[*\] register " "Ignored filter at axis_async_fifo.sdc(39): core_inst\|eth_mac_inst\|tx_fifo\|fifo_inst\|wr_ptr_gray_sync1_reg\[*\] could not be matched with a register" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay axis_async_fifo.sdc 39 Argument <to> is an empty collection " "Ignored set_max_delay at axis_async_fifo.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \"\$inst\|wr_ptr_reg\[*\] \$inst\|wr_ptr_gray_reg\[*\]\"\] -to \[get_registers \"\$inst\|wr_ptr_gray_sync1_reg\[*\]\"\] 8.000 " "set_max_delay -from \[get_registers \"\$inst\|wr_ptr_reg\[*\] \$inst\|wr_ptr_gray_reg\[*\]\"\] -to \[get_registers \"\$inst\|wr_ptr_gray_sync1_reg\[*\]\"\] 8.000" {  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749295135241 ""}  } { { "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749295135241 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet0_tx_clk_125m ENET0_GTX_CLK " "No paths exist between clock target \"ENET0_GTX_CLK\" of clock \"enet0_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1749295135262 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet1_tx_clk_125m ENET1_GTX_CLK " "No paths exist between clock target \"ENET1_GTX_CLK\" of clock \"enet1_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1749295135262 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749295135262 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1749295135262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749295135278 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1749295135280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1749295135290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.088 " "Worst-case setup slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.088               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.531               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 enet0_rx_clk_125m  " "    0.855               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.794               0.000 enet0_tx_clk_125m  " "    3.794               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295135398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.280               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 enet0_rx_clk_125m  " "    0.374               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.548               0.000 enet0_tx_clk_125m  " "    5.548               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.914               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.914               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295135417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.918 " "Worst-case recovery slack is 3.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.918               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.918               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295135421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.134 " "Worst-case removal slack is 3.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.134               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.134               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295135427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.636 " "Worst-case minimum pulse width slack is 3.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.636               0.000 enet0_rx_clk_125m  " "    3.636               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.695               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.695               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.790               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet0_tx_clk_125m  " "    3.790               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet1_tx_clk_125m  " "    3.790               0.000 enet1_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 enet1_rx_clk_125m  " "    4.000               0.000 enet1_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295135429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295135429 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295135606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295135606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295135606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295135606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.085 ns " "Worst Case Available Settling Time: 5.085 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295135606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295135606 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749295135606 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1749295135610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1749295135641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1749295136253 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet0_tx_clk_125m ENET0_GTX_CLK " "No paths exist between clock target \"ENET0_GTX_CLK\" of clock \"enet0_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1749295136462 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet1_tx_clk_125m ENET1_GTX_CLK " "No paths exist between clock target \"ENET1_GTX_CLK\" of clock \"enet1_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1749295136462 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749295136462 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1749295136462 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749295136463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.235 " "Worst-case setup slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.235               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 enet0_rx_clk_125m  " "    0.871               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.156               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.088               0.000 enet0_tx_clk_125m  " "    4.088               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295136528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.287               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 enet0_rx_clk_125m  " "    0.353               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.334               0.000 enet0_tx_clk_125m  " "    5.334               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.830               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.830               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295136547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.343 " "Worst-case recovery slack is 4.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.343               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.343               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295136553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.911 " "Worst-case removal slack is 2.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.911               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.911               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295136559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.652 " "Worst-case minimum pulse width slack is 3.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.652               0.000 enet0_rx_clk_125m  " "    3.652               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.688               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.688               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.790               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet0_tx_clk_125m  " "    3.790               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet1_tx_clk_125m  " "    3.790               0.000 enet1_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 enet1_rx_clk_125m  " "    4.000               0.000 enet1_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295136563 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295136753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295136753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295136753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295136753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.316 ns " "Worst Case Available Settling Time: 5.316 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295136753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295136753 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749295136753 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1749295136758 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet0_tx_clk_125m ENET0_GTX_CLK " "No paths exist between clock target \"ENET0_GTX_CLK\" of clock \"enet0_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1749295136928 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet1_tx_clk_125m ENET1_GTX_CLK " "No paths exist between clock target \"ENET1_GTX_CLK\" of clock \"enet1_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1749295136928 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749295136928 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1749295136928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749295136929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.515 " "Worst-case setup slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 enet0_rx_clk_125m  " "    0.515               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.063               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.231               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.231               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.297               0.000 enet0_tx_clk_125m  " "    5.297               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295136954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.105               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 enet0_rx_clk_125m  " "    0.161               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.321               0.000 enet0_tx_clk_125m  " "    4.321               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.417               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.417               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295136973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.769 " "Worst-case recovery slack is 5.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.769               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.769               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295136979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.554 " "Worst-case removal slack is 1.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.554               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.554               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295136985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.379 " "Worst-case minimum pulse width slack is 3.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.379               0.000 enet0_rx_clk_125m  " "    3.379               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.750               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.750               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.819               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.819               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 enet0_tx_clk_125m  " "    4.000               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 enet1_rx_clk_125m  " "    4.000               0.000 enet1_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 enet1_tx_clk_125m  " "    4.000               0.000 enet1_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749295136991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749295136991 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295137191 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295137191 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295137191 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295137191 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.494 ns " "Worst Case Available Settling Time: 6.494 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295137191 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749295137191 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749295137191 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1749295137562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1749295137563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 48 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749295137660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  7 04:18:57 2025 " "Processing ended: Sat Jun  7 04:18:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749295137660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749295137660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749295137660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1749295137660 ""}
