module delayline_shiftreg(input Clk, input ShiftIn, output ShiftOut);
 reg [2:0] shift_reg;
 always @(posedge Clk)
 shift_reg <= {shift_reg[1:0], ShiftIn};
 assign ShiftOut = shift_reg[2];
endmodule

  module delayline_shiftreg_tb;
    reg Clk;      
    reg ShiftIn;        
    wire ShiftOut;      
    delayline_shiftreg uut (.Clk(Clk),.ShiftIn(ShiftIn),.ShiftOut(ShiftOut));
    initial begin
        Clk = 0;
        forever #10 Clk = ~Clk;
    end
    initial begin
        ShiftIn = 0;
        #15 ShiftIn = 1; 
        #20 ShiftIn = 0;   
        #20 ShiftIn = 1;   
        #20 ShiftIn = 1;    
        #20 ShiftIn = 0;    
    end
endmodule
