<!-- SPDX-License-Identifier: zlib-acknowledgement -->

amd (xilinx) and intel (altera) acquired fpga companies.

TODO: synthesis takes a long time
      tips on a quick/efficient workflow?
      seems would do simulation after synthesis?

issue with 'count +' operator.
