module fsm_module (clk, reset, input_w, output_z);
    input clk, reset, input_w;
    output reg output_z;
    reg [5:0] current_state, next_state;
    parameter A=6'b000001, B=6'b000010, C=6'b000100,
              D=6'b001000, E=6'b010000, F=6'b100000;
    always @ (current_state, input_w)
    begin
        case (current_state)
            A: if (input_w) next_state=B;
                else next_state=A;
            B: if (input_w) next_state=C;
                else next_state=E;
            C: if (input_w) next_state=C;
                else next_state=D;
            D: if (input_w) next_state=F;
                else next_state=A;
            E: if (input_w) next_state=F;
                else next_state=A;
            F: if (input_w) next_state=C;
                else next_state=E;
        endcase
    end
        
    always @ (negedge reset, posedge clk)
    begin
        if (!reset) current_state<=A;
        else current_state<=next_state;
    end
    
    always @ (current_state)
    begin
        if (current_state==D) output_z=2;
        else output_z=0;
    end
endmodule