{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552661575040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552661575043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 15:52:54 2019 " "Processing started: Fri Mar 15 15:52:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552661575043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552661575043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Top -c DE0_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Top -c DE0_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552661575043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1552661575362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm-arc_arm " "Found design unit 1: arm-arc_arm" {  } { { "../src/arm.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/arm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661575758 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "../src/arm.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/arm.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661575758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661575758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RegLd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RegLd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegLd-RTL " "Found design unit 1: RegLd-RTL" {  } { { "../src/RegLd.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RegLd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661575831 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegLd " "Found entity 1: RegLd" {  } { { "../src/RegLd.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RegLd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661575831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661575831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE-behav " "Found design unit 1: MAE-behav" {  } { { "../src/MAE.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661575874 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE " "Found entity 1: MAE" {  } { { "../src/MAE.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661575874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661575874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-archi " "Found design unit 1: DataPath-archi" {  } { { "../src/DataPath.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661575922 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../src/DataPath.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661575922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661575922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/VIC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/VIC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIC-RTL " "Found design unit 1: VIC-RTL" {  } { { "../src/VIC.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/VIC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661575968 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIC " "Found entity 1: VIC" {  } { { "../src/VIC.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/VIC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661575968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661575968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-RTL " "Found design unit 1: register_bank-RTL" {  } { { "../src/register_bank.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/register_bank.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576001 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "../src/register_bank.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661576001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/REG32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/REG32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG32-RTL " "Found design unit 1: REG32-RTL" {  } { { "../src/REG32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/REG32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576035 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG32 " "Found entity 1: REG32" {  } { { "../src/REG32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/REG32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661576035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram64x32-SYN " "Found design unit 1: ram64x32-SYN" {  } { { "../src/RAM64x32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576082 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM64x32 " "Found entity 1: RAM64x32" {  } { { "../src/RAM64x32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661576082 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX41 ../src/MUX41.vhd " "Entity \"MUX41\" obtained from \"../src/MUX41.vhd\" instead of from Quartus II megafunction library" {  } { { "../src/MUX41.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX41.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1552661576121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX41-behav " "Found design unit 1: MUX41-behav" {  } { { "../src/MUX41.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX41.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576121 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX41 " "Found entity 1: MUX41" {  } { { "../src/MUX41.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX41.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661576121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX21-behav " "Found design unit 1: MUX21-behav" {  } { { "../src/MUX21.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX21.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576168 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "../src/MUX21.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661576168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/imm_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/imm_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_extender-RTL " "Found design unit 1: imm_extender-RTL" {  } { { "../src/imm_extender.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/imm_extender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576211 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_extender " "Found entity 1: imm_extender" {  } { { "../src/imm_extender.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/imm_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661576211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../src/ALU.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661576260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_TOP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE0_TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_TOP-ARCHI " "Found design unit 1: DE0_TOP-ARCHI" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576302 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661576302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TOP " "Elaborating entity \"DE0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552661576418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm_1 " "Elaborating entity \"arm\" for hierarchy \"arm:arm_1\"" {  } { { "DE0_TOP.vhd" "arm_1" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAE arm:arm_1\|MAE:MAE1 " "Elaborating entity \"MAE\" for hierarchy \"arm:arm_1\|MAE:MAE1\"" {  } { { "../src/arm.vhd" "MAE1" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/arm.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576425 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isr MAE.vhd(111) " "VHDL Process Statement warning at MAE.vhd(111): inferring latch(es) for signal or variable \"isr\", which holds its previous value in one or more paths through the process" {  } { { "../src/MAE.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1552661576426 "|DE0_TOP|arm:arm_1|MAE:MAE1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isr MAE.vhd(111) " "Inferred latch for \"isr\" at MAE.vhd(111)" {  } { { "../src/MAE.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552661576426 "|DE0_TOP|arm:arm_1|MAE:MAE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath arm:arm_1\|DataPath:DataPath1 " "Elaborating entity \"DataPath\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\"" {  } { { "../src/arm.vhd" "DataPath1" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/arm.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIC arm:arm_1\|DataPath:DataPath1\|VIC:VIC0 " "Elaborating entity \"VIC\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|VIC:VIC0\"" {  } { { "../src/DataPath.vhd" "VIC0" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 arm:arm_1\|DataPath:DataPath1\|MUX41:MuxPC " "Elaborating entity \"MUX41\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|MUX41:MuxPC\"" {  } { { "../src/DataPath.vhd" "MuxPC" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegLd arm:arm_1\|DataPath:DataPath1\|RegLd:RegPC " "Elaborating entity \"RegLd\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|RegLd:RegPC\"" {  } { { "../src/DataPath.vhd" "RegPC" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 arm:arm_1\|DataPath:DataPath1\|MUX21:MuxMem " "Elaborating entity \"MUX21\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|MUX21:MuxMem\"" {  } { { "../src/DataPath.vhd" "MuxMem" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM64x32 arm:arm_1\|DataPath:DataPath1\|RAM64x32:Memoire " "Elaborating entity \"RAM64x32\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|RAM64x32:Memoire\"" {  } { { "../src/DataPath.vhd" "Memoire" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm:arm_1\|DataPath:DataPath1\|RAM64x32:Memoire\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|RAM64x32:Memoire\|altsyncram:altsyncram_component\"" {  } { { "../src/RAM64x32.vhd" "altsyncram_component" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm:arm_1\|DataPath:DataPath1\|RAM64x32:Memoire\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"arm:arm_1\|DataPath:DataPath1\|RAM64x32:Memoire\|altsyncram:altsyncram_component\"" {  } { { "../src/RAM64x32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm:arm_1\|DataPath:DataPath1\|RAM64x32:Memoire\|altsyncram:altsyncram_component " "Instantiated megafunction \"arm:arm_1\|DataPath:DataPath1\|RAM64x32:Memoire\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../mem_init.mif " "Parameter \"init_file\" = \"../../../mem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576547 ""}  } { { "../src/RAM64x32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552661576547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7nt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7nt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7nt1 " "Found entity 1: altsyncram_7nt1" {  } { { "db/altsyncram_7nt1.tdf" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/db/altsyncram_7nt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661576692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661576692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7nt1 arm:arm_1\|DataPath:DataPath1\|RAM64x32:Memoire\|altsyncram:altsyncram_component\|altsyncram_7nt1:auto_generated " "Elaborating entity \"altsyncram_7nt1\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|RAM64x32:Memoire\|altsyncram:altsyncram_component\|altsyncram_7nt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG32 arm:arm_1\|DataPath:DataPath1\|REG32:RegistreData " "Elaborating entity \"REG32\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|REG32:RegistreData\"" {  } { { "../src/DataPath.vhd" "RegistreData" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 arm:arm_1\|DataPath:DataPath1\|MUX21:MuxW0 " "Elaborating entity \"MUX21\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|MUX21:MuxW0\"" {  } { { "../src/DataPath.vhd" "MuxW0" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 arm:arm_1\|DataPath:DataPath1\|MUX21:MuxRB0 " "Elaborating entity \"MUX21\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|MUX21:MuxRB0\"" {  } { { "../src/DataPath.vhd" "MuxRB0" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank arm:arm_1\|DataPath:DataPath1\|register_bank:BancReg " "Elaborating entity \"register_bank\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|register_bank:BancReg\"" {  } { { "../src/DataPath.vhd" "BancReg" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extender arm:arm_1\|DataPath:DataPath1\|imm_extender:Ext8_32 " "Elaborating entity \"imm_extender\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|imm_extender:Ext8_32\"" {  } { { "../src/DataPath.vhd" "Ext8_32" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extender arm:arm_1\|DataPath:DataPath1\|imm_extender:Ext24_32 " "Elaborating entity \"imm_extender\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|imm_extender:Ext24_32\"" {  } { { "../src/DataPath.vhd" "Ext24_32" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU arm:arm_1\|DataPath:DataPath1\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"arm:arm_1\|DataPath:DataPath1\|ALU:ALU0\"" {  } { { "../src/DataPath.vhd" "ALU0" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661576707 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm:arm_1\|DataPath:DataPath1\|register_bank:BancReg\|Banc_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"arm:arm_1\|DataPath:DataPath1\|register_bank:BancReg\|Banc_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE0_Top.ram0_register_bank_8788c0ee.hdl.mif " "Parameter INIT_FILE set to db/DE0_Top.ram0_register_bank_8788c0ee.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "arm:arm_1\|DataPath:DataPath1\|register_bank:BancReg\|Banc_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"arm:arm_1\|DataPath:DataPath1\|register_bank:BancReg\|Banc_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE0_Top.ram0_register_bank_8788c0ee.hdl.mif " "Parameter INIT_FILE set to db/DE0_Top.ram0_register_bank_8788c0ee.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1552661577722 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1552661577722 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1552661577722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm:arm_1\|DataPath:DataPath1\|register_bank:BancReg\|altsyncram:Banc_rtl_0 " "Elaborated megafunction instantiation \"arm:arm_1\|DataPath:DataPath1\|register_bank:BancReg\|altsyncram:Banc_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661577739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm:arm_1\|DataPath:DataPath1\|register_bank:BancReg\|altsyncram:Banc_rtl_0 " "Instantiated megafunction \"arm:arm_1\|DataPath:DataPath1\|register_bank:BancReg\|altsyncram:Banc_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE0_Top.ram0_register_bank_8788c0ee.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE0_Top.ram0_register_bank_8788c0ee.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552661577740 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1552661577740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_31m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_31m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_31m1 " "Found entity 1: altsyncram_31m1" {  } { { "db/altsyncram_31m1.tdf" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/db/altsyncram_31m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552661577837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552661577837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arm:arm_1\|MAE:MAE1\|isr " "Latch arm:arm_1\|MAE:MAE1\|isr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arm:arm_1\|MAE:MAE1\|ETAT_PRESENT.ETAT17 " "Ports D and ENA on the latch are fed by the same signal arm:arm_1\|MAE:MAE1\|ETAT_PRESENT.ETAT17" {  } { { "../src/MAE.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1552661578415 ""}  } { { "../src/MAE.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1552661578415 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552661578539 "|DE0_TOP|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552661578539 "|DE0_TOP|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552661578539 "|DE0_TOP|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552661578539 "|DE0_TOP|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552661578539 "|DE0_TOP|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1552661578539 "|DE0_TOP|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1552661578539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1552661578659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552661579727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661579727 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3671069/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552661580258 "|DE0_TOP|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1552661580258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "673 " "Implemented 673 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552661580259 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552661580259 ""} { "Info" "ICUT_CUT_TM_LCELLS" "517 " "Implemented 517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552661580259 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1552661580259 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552661580259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552661580472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 15:53:00 2019 " "Processing ended: Fri Mar 15 15:53:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552661580472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552661580472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552661580472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552661580472 ""}
