
*** Running vivado
    with args -log kc705sitcp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kc705sitcp.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source kc705sitcp.tcl -notrace
Command: synth_design -top kc705sitcp -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.11' and will expire in -405 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1277.574 ; gain = 75.000 ; free physical = 1509 ; free virtual = 6064
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kc705sitcp' [/home/users/kakizaki/graduate_report/design_code/src/kc705sitcp.v:20]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'PLLE2_BASE' [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33098]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 5 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_BASE' (2#1) [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33098]
INFO: [Synth 8-638] synthesizing module 'AT93C46_IIC' [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:21]
	Parameter PCA9548_AD bound to: 7'b1110100 
	Parameter PCA9548_SL bound to: 8'b00001000 
	Parameter IIC_MEM_AD bound to: 7'b1010100 
	Parameter FREQUENCY bound to: 8'b11001000 
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'BRAM128_9B9B' [/home/users/kakizaki/graduate_report/design_code/src/BRAM128_9B9B.v:21]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1' [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:41822]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1' (3#1) [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:41822]
WARNING: [Synth 8-689] width (8) of port connection 'DIBDI' does not match port width (16) of module 'RAMB18E1' [/home/users/kakizaki/graduate_report/design_code/src/BRAM128_9B9B.v:140]
WARNING: [Synth 8-689] width (1) of port connection 'DIPBDIP' does not match port width (2) of module 'RAMB18E1' [/home/users/kakizaki/graduate_report/design_code/src/BRAM128_9B9B.v:141]
WARNING: [Synth 8-689] width (8) of port connection 'DOADO' does not match port width (16) of module 'RAMB18E1' [/home/users/kakizaki/graduate_report/design_code/src/BRAM128_9B9B.v:148]
WARNING: [Synth 8-689] width (1) of port connection 'DOPADOP' does not match port width (2) of module 'RAMB18E1' [/home/users/kakizaki/graduate_report/design_code/src/BRAM128_9B9B.v:149]
WARNING: [Synth 8-350] instance 'RAMB18E1_i' of module 'RAMB18E1' requires 22 connections, but only 17 given [/home/users/kakizaki/graduate_report/design_code/src/BRAM128_9B9B.v:133]
INFO: [Synth 8-256] done synthesizing module 'BRAM128_9B9B' (4#1) [/home/users/kakizaki/graduate_report/design_code/src/BRAM128_9B9B.v:21]
INFO: [Synth 8-638] synthesizing module 'PCA9548_SW' [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:21]
	Parameter PCA9548_AD bound to: 7'b1110100 
	Parameter PCA9548_SL bound to: 8'b00001000 
	Parameter FREQUENCY bound to: 8'b11001000 
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'IIC_CTL' [/home/users/kakizaki/graduate_report/design_code/src/IIC_CTL.v:25]
	Parameter FREQUENCY bound to: 8'b11001000 
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'IIC_CORE' [/home/users/kakizaki/graduate_report/design_code/src/IIC_CORE.v:23]
	Parameter FREQUENCY bound to: 8'b11001000 
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'FD' [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FD' (5#1) [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (6#1) [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 4 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (7#1) [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-638] synthesizing module 'PULLUP' [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:36817]
INFO: [Synth 8-256] done synthesizing module 'PULLUP' (8#1) [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:36817]
INFO: [Synth 8-256] done synthesizing module 'IIC_CORE' (9#1) [/home/users/kakizaki/graduate_report/design_code/src/IIC_CORE.v:23]
INFO: [Synth 8-256] done synthesizing module 'IIC_CTL' (10#1) [/home/users/kakizaki/graduate_report/design_code/src/IIC_CTL.v:25]
INFO: [Synth 8-256] done synthesizing module 'PCA9548_SW' (11#1) [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:21]
INFO: [Synth 8-256] done synthesizing module 'AT93C46_IIC' (12#1) [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:21]
INFO: [Synth 8-638] synthesizing module 'BUFGMUX' [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:696]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFGMUX' (13#1) [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:696]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (14#1) [/home/cad/xilinx-vivado-2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-638] synthesizing module 'WRAP_SiTCP_GMII_XC7K_32K' [/home/users/kakizaki/graduate_report/design_code/src/WRAP_SiTCP_GMII_XC7K_32K.v:28]
	Parameter TIM_PERIOD bound to: 8'b11001000 
INFO: [Synth 8-638] synthesizing module 'TIMER' [/home/users/kakizaki/graduate_report/design_code/src/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b11000110 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (15#1) [/home/users/kakizaki/graduate_report/design_code/src/TIMER.v:13]
INFO: [Synth 8-638] synthesizing module 'SiTCP_XC7K_32K_BBT_V110' [/home/users/kakizaki/graduate_report/design_code/src/SiTCP_XC7K_32K_BBT_V110.v:28]
INFO: [Synth 8-256] done synthesizing module 'SiTCP_XC7K_32K_BBT_V110' (16#1) [/home/users/kakizaki/graduate_report/design_code/src/SiTCP_XC7K_32K_BBT_V110.v:28]
INFO: [Synth 8-256] done synthesizing module 'WRAP_SiTCP_GMII_XC7K_32K' (17#1) [/home/users/kakizaki/graduate_report/design_code/src/WRAP_SiTCP_GMII_XC7K_32K.v:28]
INFO: [Synth 8-638] synthesizing module 'Led' [/home/users/kakizaki/graduate_report/design_code/src/Led.v:1]
INFO: [Synth 8-256] done synthesizing module 'Led' (18#1) [/home/users/kakizaki/graduate_report/design_code/src/Led.v:1]
INFO: [Synth 8-638] synthesizing module 'Transport' [/home/users/kakizaki/graduate_report/design_code/src/Transport.v:1]
INFO: [Synth 8-256] done synthesizing module 'Transport' (19#1) [/home/users/kakizaki/graduate_report/design_code/src/Transport.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0' [/home/users/kakizaki/graduate_report/design_code/src/fifo_generator_v11_0.v:39]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0' (20#1) [/home/users/kakizaki/graduate_report/design_code/src/fifo_generator_v11_0.v:39]
INFO: [Synth 8-256] done synthesizing module 'kc705sitcp' (21#1) [/home/users/kakizaki/graduate_report/design_code/src/kc705sitcp.v:20]
WARNING: [Synth 8-3331] design kc705sitcp has unconnected port GPIO_SWITCH_0
WARNING: [Synth 8-3331] design kc705sitcp has unconnected port bt[3]
WARNING: [Synth 8-3331] design kc705sitcp has unconnected port bt[2]
WARNING: [Synth 8-3331] design kc705sitcp has unconnected port bt[1]
WARNING: [Synth 8-3331] design kc705sitcp has unconnected port bt[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1321.074 ; gain = 118.500 ; free physical = 1512 ; free virtual = 6070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1321.074 ; gain = 118.500 ; free physical = 1513 ; free virtual = 6070
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/kakizaki/graduate_report/design_code/xdc/SiTCP.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */GMII/*}'. [/home/users/kakizaki/graduate_report/design_code/xdc/SiTCP.xdc:2]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {name =~ */SiTCP_INT/SiTCP_RESET_OUT/C}'. [/home/users/kakizaki/graduate_report/design_code/xdc/SiTCP.xdc:27]
Finished Parsing XDC File [/home/users/kakizaki/graduate_report/design_code/xdc/SiTCP.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/users/kakizaki/graduate_report/design_code/xdc/SiTCP.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/kc705sitcp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/users/kakizaki/graduate_report/design_code/xdc/SiTCP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kc705sitcp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kc705sitcp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ */GMII_RXCNT/IOB_RD_*}'. [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc:91]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ */GMII_RXCNT/IOB_RDV}'. [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc:92]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ */GMII_RXCNT/IOB_RERR}'. [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc:93]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ */GMII_TXCNT/IOB_TD_*}'. [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc:107]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {name =~ */GMII_TXCNT/IOB_TEN}'. [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc:108]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict {PACKAGE_PIN W29  IOSTANDARD LVCMOS25}[get_ports sw[0]]' found in constraint file. [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc:130]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict {PACKAGE_PIN AA28 IOSTANDARD LVCMOS25}[get_ports sw[1]]' found in constraint file. [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc:131]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict {PACKAGE_PIN Y28  IOSTANDARD LVCMOS25}[get_ports sw[2]]' found in constraint file. [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc:132]
Finished Parsing XDC File [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/kc705sitcp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/users/kakizaki/graduate_report/design_code/xdc/kc705sitcp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kc705sitcp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kc705sitcp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FD => FDRE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1684.934 ; gain = 0.000 ; free physical = 1181 ; free virtual = 5738
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.934 ; gain = 483.359 ; free physical = 1302 ; free virtual = 5871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.934 ; gain = 483.359 ; free physical = 1302 ; free virtual = 5871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.934 ; gain = 483.359 ; free physical = 1302 ; free virtual = 5870
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CNT_1US_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/IIC_CORE.v:77]
WARNING: [Synth 8-6014] Unused sequential element INI_CNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:91]
WARNING: [Synth 8-6014] Unused sequential element BOOT_CNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:115]
WARNING: [Synth 8-6014] Unused sequential element WBK_ADR_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:138]
WARNING: [Synth 8-6014] Unused sequential element EROM_IAD_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:187]
WARNING: [Synth 8-6014] Unused sequential element CMD_CNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:271]
WARNING: [Synth 8-6014] Unused sequential element DAT_CNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:272]
WARNING: [Synth 8-6014] Unused sequential element INICNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/kc705sitcp.v:118]
WARNING: [Synth 8-6014] Unused sequential element CNT_CLK_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/kc705sitcp.v:176]
WARNING: [Synth 8-6014] Unused sequential element RX_CNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/kc705sitcp.v:190]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.934 ; gain = 483.359 ; free physical = 1294 ; free virtual = 5863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kc705sitcp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module IIC_CORE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IIC_CTL 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module PCA9548_SW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module AT93C46_IIC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module WRAP_SiTCP_GMII_XC7K_32K 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module Led 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Transport 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/PCA9548_SW/IIC0_WDA_OUT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:105]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/PCA9548_SW/IIC0_WAE_OUT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:107]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/PCA9548_SW/IIC0_EOR_OUT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:113]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/PCA9548_SW/IIC1_WDA_OUT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:106]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/PCA9548_SW/IIC1_WAE_OUT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:108]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/PCA9548_SW/IIC1_RDT_OUT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:110]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/PCA9548_SW/IIC1_RVL_OUT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:112]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/PCA9548_SW/IIC1_EOR_OUT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:114]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/IIC_CORE.v:77]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/PCA9548_SW/INI_CNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/PCA9548_SW.v:91]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/CMD_CNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:271]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/DAT_CNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:272]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/BOOT_CNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:115]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/WBK_ADR_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:138]
WARNING: [Synth 8-6014] Unused sequential element AT93C46_IIC/EROM_IAD_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/AT93C46_IIC.v:187]
WARNING: [Synth 8-6014] Unused sequential element INICNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/kc705sitcp.v:118]
WARNING: [Synth 8-6014] Unused sequential element CNT_CLK_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/kc705sitcp.v:176]
WARNING: [Synth 8-6014] Unused sequential element RX_CNT_reg was removed.  [/home/users/kakizaki/graduate_report/design_code/src/kc705sitcp.v:190]
WARNING: [Synth 8-3331] design kc705sitcp has unconnected port GPIO_SWITCH_0
WARNING: [Synth 8-3331] design kc705sitcp has unconnected port bt[3]
WARNING: [Synth 8-3331] design kc705sitcp has unconnected port bt[2]
WARNING: [Synth 8-3331] design kc705sitcp has unconnected port bt[1]
WARNING: [Synth 8-3331] design kc705sitcp has unconnected port bt[0]
INFO: [Synth 8-3886] merging instance 'AT93C46_IIC/EROM_NUM_reg[0]' (FDCE) to 'AT93C46_IIC/EROM_RNW_reg'
INFO: [Synth 8-3886] merging instance 'AT93C46_IIC/EROM_NUM_reg[1]' (FDCE) to 'AT93C46_IIC/EROM_RNW_reg'
INFO: [Synth 8-3886] merging instance 'AT93C46_IIC/EROM_NUM_reg[2]' (FDCE) to 'AT93C46_IIC/EROM_RNW_reg'
INFO: [Synth 8-3886] merging instance 'AT93C46_IIC/EROM_NUM_reg[3]' (FDCE) to 'AT93C46_IIC/EROM_RNW_reg'
INFO: [Synth 8-3886] merging instance 'AT93C46_IIC/EROM_NUM_reg[4]' (FDCE) to 'AT93C46_IIC/EROM_RNW_reg'
INFO: [Synth 8-3886] merging instance 'AT93C46_IIC/EROM_NUM_reg[5]' (FDCE) to 'AT93C46_IIC/EROM_RNW_reg'
INFO: [Synth 8-3886] merging instance 'AT93C46_IIC/EROM_NUM_reg[6]' (FDCE) to 'AT93C46_IIC/EROM_RNW_reg'
INFO: [Synth 8-3886] merging instance 'AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_DAD_reg[0]' (FDE) to 'AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_DAD_reg[1]'
INFO: [Synth 8-3886] merging instance 'AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_DAD_reg[1]' (FDE) to 'AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_DAD_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_DAD_reg[3] )
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[7]) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_NUM_reg[7]) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_EOR_OUT_reg) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_WDA_OUT_reg) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_WAE_OUT_reg) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_WAE_OUT_reg) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_DAD_reg[3]) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_DAD_reg[1]) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_DAD_reg[0]) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_DAD_reg[3]) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC_ADR_reg[7]) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC1_BSY_OUT_reg) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC1_RAK_OUT_reg) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/PCA9548_SW/IIC1_ERR_OUT_reg) is unused and will be removed from module kc705sitcp.
WARNING: [Synth 8-3332] Sequential element (AT93C46_IIC/MEM_ADR_reg[7]) is unused and will be removed from module kc705sitcp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1279 ; free virtual = 5847
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1153 ; free virtual = 5723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1152 ; free virtual = 5722
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1150 ; free virtual = 5721
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1150 ; free virtual = 5721
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1150 ; free virtual = 5721
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1150 ; free virtual = 5721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1150 ; free virtual = 5721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1150 ; free virtual = 5721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1150 ; free virtual = 5721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|kc705sitcp  | AT93C46_IIC/SYNC_CS_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|kc705sitcp  | AT93C46_IIC/CMD_DI_reg     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |fifo_generator_v11_0    |         1|
|2     |SiTCP_XC7K_32K_BBT_V110 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |SiTCP_XC7K_32K_BBT_V110 |     1|
|2     |fifo_generator_v11_0    |     1|
|3     |BUFG                    |     2|
|4     |BUFGMUX                 |     1|
|5     |CARRY4                  |    16|
|6     |LUT1                    |    44|
|7     |LUT2                    |    71|
|8     |LUT3                    |    61|
|9     |LUT4                    |    57|
|10    |LUT5                    |   103|
|11    |LUT6                    |    65|
|12    |ODDR                    |     1|
|13    |PLLE2_BASE              |     1|
|14    |PULLUP                  |     1|
|15    |RAMB18E1                |     1|
|16    |SRL16E                  |     2|
|17    |FD                      |     3|
|18    |FDCE                    |   309|
|19    |FDPE                    |    26|
|20    |FDRE                    |    99|
|21    |IBUF                    |    15|
|22    |IBUFDS                  |     1|
|23    |IOBUF                   |     2|
|24    |OBUF                    |    22|
+------+------------------------+------+

Report Instance Areas: 
+------+-----------------+-------------------------+------+
|      |Instance         |Module                   |Cells |
+------+-----------------+-------------------------+------+
|1     |top              |                         |  1274|
|2     |  AT93C46_IIC    |AT93C46_IIC              |   532|
|3     |    MIRROR_MEM   |BRAM128_9B9B             |     3|
|4     |    PCA9548_SW   |PCA9548_SW               |   304|
|5     |      IIC_CTL    |IIC_CTL                  |   182|
|6     |        IIC_CORE |IIC_CORE                 |   138|
|7     |  SiTCP          |WRAP_SiTCP_GMII_XC7K_32K |   497|
|8     |    TIMER        |TIMER                    |    89|
|9     |  Transport0     |Transport                |    19|
|10    |  led0           |Led                      |     8|
+------+-----------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1150 ; free virtual = 5721
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1686.934 ; gain = 120.500 ; free physical = 1206 ; free virtual = 5777
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.934 ; gain = 484.359 ; free physical = 1209 ; free virtual = 5779
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20170511 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20170511 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo_generator_v11_0.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_generator_v11_0.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block fifo_generator_v11_0 is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file fifo_generator_v11_0.edif ...
ngc2edif: Total memory usage is 103676 kilobytes

Reading core file '/home/users/kakizaki/graduate_report/design_code/ngc/fifo_generator_v11_0.ngc' for (cell view 'fifo_generator_v11_0', library 'work')
Parsing EDIF File [./.ngc2edfcache/fifo_generator_v11_0_ngc_3847395f.edif]
Finished Parsing EDIF File [./.ngc2edfcache/fifo_generator_v11_0_ngc_3847395f.edif]
Release 14.7 - ngc2edif P_INT.20170511 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20170511 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SiTCP_XC7K_32K_BBT_V110.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SiTCP_XC7K_32K_BBT_V110.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus GMII/GMII_RXCNT/muxFlowMac[7 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus GMII/GMII_TXBUF/prmblData[3 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/UDP/UDP_PRE/udpProcStartDly[8 : 1]
   on block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_PRE/rcvdCode[4 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_PRE/tcpProcStartDly[15 :
   0] on block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP/TCP/TCP_MNGR/Maccum_WinUpTimer_lut[11 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP/TCP/TCP_MNGR/preDataDlyA[7]_GND_21_o_mux_18_OUT[7 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_MNGR/preCmpValDly[2 : 0]
   on block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_MNGR/irPreCode[4 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/payStart[3 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/txStart[3 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/memRdPrmLd[4 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/ECIF_RX/irTxEcifAck[2 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/UDP/UDP_LOC/preSoHd[2 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/ECIF_TX/ipHdTim[9 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP_INT/MII_MIF/GND_36_o_GND_36_o_or_33_OUT[3 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP_INT/MII_MIF/initWa[3 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP_INT/MII_MIF/initWd[6 : 0] on block
   SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[31 : 0] on
   block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP_INT/SiTCP_INT_REG/muxData[31 : 0]
   on block SiTCP_XC7K_32K_BBT_V110 is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file SiTCP_XC7K_32K_BBT_V110.edif ...
ngc2edif: Total memory usage is 122624 kilobytes

Reading core file '/home/users/kakizaki/graduate_report/design_code/ngc/SiTCP_XC7K_32K_BBT_V110.ngc' for (cell view 'SiTCP_XC7K_32K_BBT_V110', library 'work')
Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7K_32K_BBT_V110_ngc_3847395f.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7K_32K_BBT_V110_ngc_3847395f.edif]
INFO: [Netlist 29-17] Analyzing 5568 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'kc705sitcp' is not ideal for floorplanning, since the cellview 'SiTCP_XC7K_32K_BBT_V110' defined in file 'SiTCP_XC7K_32K_BBT_V110.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20170511
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3734 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 305 instances
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FD => FDRE: 1638 instances
  FDC => FDCE: 251 instances
  FDE => FDRE: 1018 instances
  FDP => FDPE: 19 instances
  FDR => FDRE: 277 instances
  FDS => FDSE: 21 instances
  INV => LUT1: 193 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

69 Infos, 68 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1697.934 ; gain = 519.000 ; free physical = 1131 ; free virtual = 5733
INFO: [Common 17-1381] The checkpoint '/home/users/kakizaki/graduate_report/design_code/vivado/project_1/project_1.runs/synth_1/kc705sitcp.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1722.945 ; gain = 0.000 ; free physical = 1130 ; free virtual = 5734
INFO: [Common 17-206] Exiting Vivado at Wed Jan  9 12:42:21 2019...
