// Seed: 1215196504
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  uwire id_5,
    output tri1  id_6,
    output tri1  id_7,
    input  wire  id_8,
    input  wand  id_9,
    id_11
);
  id_12(
      id_13, id_1 | -1 !== -1
  );
  wire id_14;
  tri  id_15 = id_5;
  module_0 modCall_1 (
      id_14,
      id_11
  );
  wire id_16;
  wire id_17, id_18;
endmodule
