(define-fun assumption.0 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and (and (and true (or (or (or (= (_ bv1 1) RTL.latched_branch) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= RTL.latched_store (bvand RTL.latched_store RTL.latched_branch)))) (= RTL.latched_store (bvor RTL.mem_do_rinst RTL.mem_do_rdata)))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_rinst) (= (_ bv1 1) RTL.mem_do_prefetch)) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))))) (not (= (_ bv1 2) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv2 2) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (_ bv1 2) RTL.mem_state))))) (not (= (_ bv1 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_state (_ bv3 2)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))))))
(define-fun assumption.1 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (and (and true (or (= (_ bv0 1) RTL.mem_valid) (= (_ bv0 1) (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst)))) (or (= (_ bv0 1) RTL.mem_valid) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (not (and (and (and (and (and (and (and (and (and (= RTL.mem_do_prefetch (_ bv0 1)) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.instr_jal (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))))))
(define-fun assumption.2 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (= (_ bv1 1) RTL.mem_do_prefetch)) (not (= (bvnot RTL.mem_do_prefetch) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))))) (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))))) (or (= (_ bv1 1) RTL.decoder_trigger) (= (_ bv1 1) (bvand (bvnot RTL.decoder_trigger) (bvnot RTL.do_waitirq))))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_rinst) (not (= RTL.mem_do_rinst RTL.mem_do_wdata))) (= RTL.mem_valid (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst))) (not (= (_ bv1 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))))) (= (_ bv1 1) RTL.mem_do_prefetch))) (or (not (= (_ bv1 1) RTL.trap)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (= (_ bv1 1) RTL.is_sb_sh_sw) (= RTL.is_sb_sh_sw (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jal))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (_ bv1 1) RTL.mem_instr))) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rinst))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (not (= RTL.instr_jal (bvcomp RTL.mem_state (_ bv2 2))))) (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst)))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (_ bv1 1) RTL.mem_instr))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rinst))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jal)) (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst)))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.trap))) (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))))) (= RTL.mem_valid (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (not (= RTL.mem_do_wdata (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) RTL.mem_instr)) (not (= (_ bv1 1) (ite (distinct RTL.reg_sh (_ bv0 5)) (_ bv1 1) (_ bv0 1))))) (= (distinct RTL.reg_sh (_ bv0 5)) (= RTL.instr_jal (_ bv0 1))))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (_ bv1 1) RTL.mem_instr))) (= RTL.mem_valid (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (ite (distinct RTL.reg_sh (_ bv0 5)) (_ bv1 1) (_ bv0 1))))) (not (= (bvuge RTL.reg_sh ((_ zero_extend 2) (_ bv4 3))) (= RTL.instr_jal (_ bv0 1)))))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (not (= (_ bv1 1) RTL.mem_instr))) (= RTL.mem_valid (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (bvcomp RTL.mem_state (_ bv3 2)) (ite (distinct RTL.reg_sh (_ bv0 5)) (_ bv1 1) (_ bv0 1))))) (not (= (bvuge RTL.reg_sh ((_ zero_extend 2) (_ bv4 3))) (= RTL.instr_jal (_ bv0 1)))))) (not (and (and (and (and (and (and (and (= RTL.instr_retirq (_ bv0 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))))))
(define-fun assumption.3 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.trap))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) (bvcomp RTL.mem_state (_ bv2 2))))) (not (= RTL.mem_do_wdata (ite (not (distinct RTL.mem_state (_ bv0 2))) (_ bv1 1) (_ bv0 1))))) (not (= (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)) RTL.instr_retirq))) (not (= RTL.trap (bvnot RTL.instr_retirq)))) (= (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= RTL.mem_valid (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))))))) (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_retirq))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvnot RTL.instr_retirq)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.trap))) (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= RTL.mem_valid RTL.mem_do_wdata))) (not (= (_ bv1 1) RTL.decoder_trigger)))) (or (or (not (= (_ bv1 1) RTL.mem_valid)) (= (_ bv1 1) RTL.decoder_trigger)) (not (= RTL.mem_valid (bvor RTL.decoder_trigger RTL.do_waitirq))))) (or (or (or (not (= (_ bv1 1) (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (= RTL.mem_valid RTL.trap)) (not (= RTL.mem_do_wdata (bvcomp RTL.cpu_state (_ bv128 8)))))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_prefetch)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= RTL.mem_do_rdata (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (bvnot RTL.mem_do_prefetch) (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_wdata))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.trap))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_retirq))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_instr)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvnot RTL.instr_retirq))))) (or (or (not (= (_ bv1 1) RTL.mem_valid)) (= (_ bv1 1) RTL.mem_do_wdata)) (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (= (_ bv1 1) RTL.mem_do_rinst)) (= (_ bv1 1) RTL.mem_do_prefetch)) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= (_ bv1 1) RTL.instr_retirq)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (= RTL.instr_retirq RTL.mem_instr))) (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (or (or (or (= (_ bv1 1) RTL.instr_retirq) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (not (= RTL.mem_valid RTL.mem_instr))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (or (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (= (_ bv1 1) RTL.mem_do_rinst)) (= (_ bv1 1) RTL.mem_do_prefetch)) (= (_ bv1 1) RTL.instr_retirq)) (= RTL.mem_do_prefetch RTL.mem_instr)) (not (= RTL.mem_valid RTL.trap))) (= RTL.instr_jal RTL.mem_instr)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.trap)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (not (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv0 1)) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))))))
(define-fun assumption.4 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (= (_ bv0 1) RTL.do_waitirq)) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))))) (or (or (or (= (_ bv0 1) RTL.decoder_trigger) (= (_ bv0 1) RTL.is_lb_lh_lw_lbu_lhu)) (not (= (_ bv0 1) RTL.decoder_pseudo_trigger))) (= RTL.is_alu_reg_reg RTL.decoder_pseudo_trigger))) (or (or (or (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) (ite (not (distinct RTL.mem_state (_ bv0 2))) (_ bv1 1) (_ bv0 1)))) (not (= (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst)))) (= (_ bv0 1) RTL.mem_valid)) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (or (or (= RTL.mem_valid (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (not (= (_ bv0 3) (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))))) (= RTL.decoder_pseudo_trigger RTL.instr_rdinstr))) (or (or (or (not (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (bvcomp RTL.mem_state (_ bv2 2)) (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata)))) (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.trap))) (or (= (_ bv0 1) RTL.decoder_trigger) (= (_ bv0 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst)))) (or (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_valid) (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv3 2))))) (or (or (or (not (= (_ bv0 1) (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata))) (not (= RTL.mem_do_rinst RTL.mem_do_prefetch))) (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_valid)) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (or (or (or (not (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= RTL.decoder_trigger (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) RTL.mem_valid))) (or (or (or (not (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= RTL.mem_do_rinst RTL.mem_valid)) (= (_ bv0 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (or (or (or (or (not (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= RTL.mem_do_rinst RTL.mem_valid)) (= (_ bv0 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (or (or (not (= (_ bv0 1) RTL.mem_do_wdata)) (not (= (_ bv0 1) RTL.mem_do_rinst))) (not (= (_ bv0 1) RTL.mem_do_prefetch))) (= (_ bv0 1) RTL.mem_do_rdata)) (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_valid)) (= RTL.mem_do_rinst RTL.mem_instr))) (or (or (or (or (= (_ bv0 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst)) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) RTL.mem_do_wdata)) (not (= (_ bv0 1) RTL.is_slli_srli_srai))) (not (= RTL.is_slli_srli_srai RTL.mem_do_prefetch))) (not (= (concat (bvand RTL.is_slli_srli_srai (ite (distinct (_ bv0 32) (_ bv0 32)) (_ bv1 1) (_ bv0 1))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv2 2) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (_ bv1 2) RTL.mem_state)))))) (or (or (not (= (_ bv0 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) RTL.mem_do_rinst)) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvcomp RTL.mem_state (_ bv3 2))))) (or (or (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_do_prefetch)) (= RTL.trap RTL.mem_do_prefetch)) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))))) (or (or (or (or (or (or (or (not (= RTL.instr_retirq RTL.mem_do_wdata)) (= RTL.instr_retirq (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_instr)) (not (= (_ bv0 1) RTL.instr_rdinstrh))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.instr_rdcycle))) (= RTL.instr_rdcycle RTL.mem_valid)) (= RTL.instr_rdinstrh RTL.instr_andi)) (not (= RTL.instr_andi (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))))) (or (or (or (or (or (or (or (not (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))))) (= (_ bv0 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))))) (= (ite (distinct (concat RTL.instr_rdinstrh (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))) (_ bv0 4)) (_ bv1 1) (_ bv0 1)) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= (distinct (concat RTL.instr_rdinstrh (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))) (_ bv0 4)) (= RTL.mem_valid (_ bv0 1))))) (= (_ bv0 1) RTL.instr_and)) (= RTL.instr_and RTL.mem_do_wdata)) (not (= RTL.instr_and RTL.mem_instr)))) (or (or (or (or (or (or (not (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))))) (= (_ bv0 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_do_wdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_instr)) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))))) (= (ite (distinct (concat RTL.instr_rdinstrh (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))) (_ bv0 4)) (_ bv1 1) (_ bv0 1)) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= (distinct (concat RTL.instr_rdinstrh (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))) (_ bv0 4)) (= RTL.mem_valid (_ bv0 1)))))) (or (or (or (or (not (= (_ bv0 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))))) (not (= (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (distinct RTL.reg_sh (_ bv0 5))))) (not (= (_ bv0 1) (ite (not (distinct RTL.reg_sh (_ bv0 5))) RTL.mem_do_prefetch RTL.mem_do_rinst))))) (or (or (or (or (or (or (not (= (_ bv0 1) RTL.mem_do_wdata)) (not (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_do_prefetch))) (= RTL.mem_do_rdata (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))))) (= (_ bv0 1) RTL.mem_instr)) (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_valid))) (or (or (or (not (= (_ bv0 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_do_prefetch))) (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (or (or (or (or (or (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_do_wdata)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_do_prefetch))) (= RTL.mem_do_rdata (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))))) (= (_ bv0 1) RTL.mem_instr)) (= RTL.mem_valid (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (or (or (or (or (or (not (= (_ bv0 1) RTL.mem_do_wdata)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_do_prefetch))) (= RTL.mem_do_rdata (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))))) (= (_ bv0 1) RTL.mem_instr)) (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.mem_valid))) (not (and (and (and (and (and (and (and (= RTL.mem_do_rdata (_ bv1 1)) (= RTL.instr_retirq (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))))))
(define-fun assumption.5 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (= (_ bv0 1) RTL.mem_valid) (= (_ bv0 1) RTL.decoder_pseudo_trigger)) (not (= RTL.decoder_pseudo_trigger (bvcomp RTL.mem_state (_ bv2 2)))))) (or (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (bvcomp RTL.mem_wordsize (_ bv2 2))))) (or (or (or (or (not (= (_ bv0 1) RTL.instr_rdinstrh)) (= RTL.instr_rdinstrh (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (bvcomp RTL.mem_state (_ bv2 2)) (ite (= RTL.reg_pc (_ bv0 32)) (_ bv1 1) (_ bv0 1))))) (not (= (ite (not (distinct RTL.mem_wordsize (_ bv0 2))) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (ite (distinct ((_ extract 1 0) RTL.reg_pc) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (or (not (= (_ bv0 1) RTL.instr_rdinstrh)) (= RTL.instr_rdinstrh (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (bvcomp RTL.mem_state (_ bv2 2)) (ite (= RTL.reg_pc (_ bv0 32)) (_ bv1 1) (_ bv0 1))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (ite (distinct ((_ extract 1 0) RTL.reg_pc) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1)))))) (or (or (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (= (_ bv0 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))) (= RTL.decoder_pseudo_trigger RTL.mem_do_wdata))) (or (or (= (_ bv0 1) RTL.mem_do_rdata) (not (= RTL.decoder_trigger RTL.mem_do_wdata))) (= (_ bv0 1) RTL.decoder_trigger))) (or (not (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (or (or (or (or (not (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (ite (not (distinct RTL.mem_state (_ bv0 2))) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) RTL.mem_do_wdata)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_instr)) (not (= (_ bv0 1) RTL.instr_rdinstrh))) (= RTL.mem_valid (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= RTL.instr_rdinstrh (bvcomp RTL.mem_state (_ bv2 2)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rinst) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (= (_ bv0 1) RTL.mem_valid)) (= (_ bv0 1) (ite (not (distinct RTL.mem_state (_ bv0 2))) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr)) RTL.mem_instr))) (= RTL.trap RTL.mem_do_wdata)) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (bvcomp RTL.mem_state (_ bv2 2))))) (or (or (or (not (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (ite (not (distinct RTL.mem_state (_ bv0 2))) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (ite (not (distinct RTL.mem_wordsize (_ bv0 2))) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (not (= (_ bv0 1) RTL.instr_rdcycleh)) (not (= (= RTL.instr_rdcycleh (_ bv0 1)) (= RTL.reg_pc (_ bv0 32))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (ite (distinct ((_ extract 1 0) RTL.reg_pc) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1)))))) (or (or (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))) (= (_ bv0 1) RTL.mem_valid)) (= (_ bv0 1) RTL.decoder_pseudo_trigger))) (or (or (= (_ bv0 1) RTL.mem_valid) (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= (_ bv0 1) RTL.decoder_pseudo_trigger))) (or (or (not (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= (_ bv0 1) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1)))))) (or (or (or (or (or (or (or (not (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv2 2)))) (= RTL.mem_do_wdata (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (= (_ bv0 1) RTL.mem_valid)) (= (_ bv0 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv0 1) RTL.instr_rdinstrh))) (not (= (bvcomp RTL.mem_state (_ bv3 2)) RTL.instr_rdinstrh))) (= (_ bv0 1) RTL.instr_retirq)) (not (= RTL.instr_retirq (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))))) (or (or (or (or (or (or (not (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (not (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv2 2))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (bvcomp RTL.mem_state (_ bv3 2))))) (= (_ bv0 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.mem_do_wdata)) (= RTL.mem_valid (bvcomp RTL.cpu_state (_ bv128 8)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rinst) (not (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv2 2))))) (= (_ bv0 1) RTL.mem_valid)) (= (_ bv0 1) RTL.mem_do_wdata)) (= (_ bv0 2) (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rinst) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (= (_ bv0 1) RTL.mem_valid)) (not (= (_ bv0 1) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr))))) (= (_ bv0 1) (ite (not (distinct RTL.mem_state (_ bv0 2))) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr)) RTL.mem_instr))) (= (_ bv0 2) (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state)))) (or (not (= RTL.trap (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (= (_ bv0 1) RTL.trap))) (or (or (= (_ bv0 1) RTL.mem_do_rdata) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.mem_do_wdata)) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (= (_ bv0 1) RTL.trap))) (or (or (or (or (or (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.mem_do_rdata) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.mem_do_prefetch))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (not (= RTL.mem_do_rinst RTL.mem_do_wdata))) (= (_ bv0 1) RTL.mem_valid)) (= (_ bv0 1) (ite (not (distinct RTL.mem_state (_ bv0 2))) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr)) RTL.mem_instr)))) (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (= (_ bv0 1) RTL.mem_do_rinst)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.mem_do_prefetch))) (= (_ bv0 1) RTL.mem_valid)) (not (= (_ bv0 1) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.mem_instr))) (or (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.trap))) (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (= (_ bv0 1) RTL.mem_do_rinst)) (not (= (_ bv0 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (distinct RTL.mem_state (_ bv0 2)) (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2))))) (or (or (= (_ bv0 1) RTL.mem_do_rdata) (not (= RTL.mem_do_rdata RTL.mem_do_wdata))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4)))))) (or (or (or (or (not (= (_ bv0 1) RTL.mem_do_wdata)) (= (_ bv0 1) RTL.decoder_trigger)) (= (_ bv0 1) RTL.is_alu_reg_reg)) (not (= RTL.is_alu_reg_reg (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (not (= RTL.is_alu_reg_reg (bvor RTL.mem_do_rdata RTL.mem_do_wdata))))) (or (or (or (= (_ bv0 1) (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger)) (= (_ bv0 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))) (= (_ bv0 1) RTL.is_alu_reg_reg)) (not (= RTL.is_alu_reg_reg (bvor RTL.mem_do_rdata RTL.mem_do_wdata))))) (or (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= RTL.mem_valid (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= RTL.is_lui_auipc_jal (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= RTL.instr_and RTL.mem_instr))) (= RTL.instr_and RTL.mem_do_wdata))) (or (or (or (not (= (_ bv0 1) RTL.instr_auipc)) (not (= (_ bv0 1) RTL.instr_lui))) (= RTL.decoder_pseudo_trigger (ite (distinct (concat RTL.instr_auipc RTL.instr_lui) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) RTL.mem_do_prefetch))) (or (or (or (not (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (not (= (_ bv0 1) RTL.latched_store))) (= RTL.decoder_pseudo_trigger (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (not (= RTL.decoder_pseudo_trigger RTL.mem_do_rdata)))) (or (or (or (= (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata) (ite (= RTL.mem_do_rinst (_ bv0 1)) (_ bv1 1) (_ bv0 1))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= RTL.decoder_pseudo_trigger (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (not (= RTL.decoder_pseudo_trigger RTL.mem_do_rdata)))) (or (or (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.mem_instr)) (= RTL.mem_valid (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.is_lui_auipc_jal))) (not (= (concat (bvand RTL.is_slli_srli_srai (ite (distinct (_ bv0 32) (_ bv0 32)) (_ bv1 1) (_ bv0 1))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (concat RTL.instr_rdcycleh RTL.instr_rdcycle)))) (= (_ bv0 1) RTL.instr_andi))) (or (= (_ bv0 1) RTL.mem_do_rinst) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (= (_ bv0 1) (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata)) (not (= (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr)))) (not (= RTL.mem_do_rdata (bvcomp RTL.mem_wordsize (_ bv2 2))))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (or (or (not (= (_ bv0 1) RTL.trap)) (= (_ bv0 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= RTL.mem_valid RTL.trap)) (not (= (_ bv0 1) RTL.decoder_pseudo_trigger))) (= (_ bv0 1) RTL.decoder_trigger)) (not (= RTL.decoder_pseudo_trigger (bvcomp RTL.mem_state (_ bv3 2)))))) (or (or (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (not (= (_ bv0 1) RTL.mem_do_wdata))) (not (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv2 2))))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (not (= RTL.mem_do_prefetch (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (= (_ bv0 1) RTL.mem_valid)) (= (_ bv0 1) (ite (not (distinct RTL.mem_state (_ bv0 2))) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr)) RTL.mem_instr))) (= (_ bv0 2) (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state)))) (or (or (or (not (= (_ bv0 1) RTL.decoder_pseudo_trigger)) (= (_ bv0 1) RTL.decoder_trigger)) (not (= RTL.decoder_pseudo_trigger (bvcomp RTL.mem_wordsize (_ bv2 2))))) (= RTL.mem_do_rinst (bvcomp RTL.mem_wordsize (_ bv2 2))))) (or (or (= (_ bv0 1) RTL.decoder_trigger) (not (= (_ bv0 1) (ite (distinct (concat RTL.is_alu_reg_imm (concat RTL.is_lb_lh_lw_lbu_lhu RTL.instr_jalr)) (_ bv0 3)) (_ bv1 1) (_ bv0 1))))) (= RTL.mem_do_rinst (bvand (bvand RTL.is_alu_reg_imm (bvcomp ((_ extract 14 12) RTL.mem_rdata_q) (_ bv5 3))) (ite (not (distinct ((_ extract 31 25) RTL.mem_rdata_q) (_ bv0 7))) (_ bv1 1) (_ bv0 1)))))) (or (or (not (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (= (_ bv0 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (bvnot RTL.decoder_trigger))))) (or (or (or (or (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))) (= RTL.mem_valid (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.is_slli_srli_srai))) (= RTL.is_slli_srli_srai (ite (not (distinct RTL.mem_state (_ bv0 2))) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr)) RTL.mem_instr)))) (or (or (or (or (or (or (not (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_valid)) (not (= RTL.mem_do_wdata (bvcomp RTL.cpu_state (_ bv128 8))))) (= (_ bv0 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv0 1) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr))))) (not (= (bvcomp RTL.mem_state (_ bv3 2)) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr))))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (= (_ bv0 1) RTL.mem_do_rinst)) (not (= RTL.mem_do_prefetch (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (= (_ bv0 1) RTL.mem_valid)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (bvcomp RTL.mem_state (_ bv2 2))))) (or (or (or (or (or (or (or (or (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))) (= RTL.mem_valid (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv0 2) (concat RTL.instr_rdcycleh RTL.instr_rdcycle)))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= RTL.is_lui_auipc_jal (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= RTL.instr_and RTL.mem_instr))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= (concat (bvand RTL.is_slli_srli_srai (ite (distinct (_ bv0 32) (_ bv0 32)) (_ bv1 1) (_ bv0 1))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (concat RTL.instr_rdcycleh RTL.instr_rdcycle)))) (= RTL.instr_and RTL.mem_do_wdata))) (or (or (or (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (not (= (_ bv0 1) RTL.mem_do_prefetch))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv0 1) RTL.latched_branch))) (= (_ bv0 1) RTL.mem_valid)) (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= (_ bv0 1) RTL.mem_instr)) (not (= RTL.latched_store (bvand RTL.latched_store RTL.latched_branch)))) (= RTL.mem_do_wdata (bvcomp RTL.mem_state (_ bv2 2))))) (or (or (or (or (= (_ bv0 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata)) (not (= (_ bv0 1) RTL.latched_branch))) (not (= RTL.latched_branch RTL.mem_do_rinst))) (= (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst) RTL.mem_do_wdata)) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (or (or (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (not (= (_ bv0 1) RTL.mem_do_prefetch))) (not (= (_ bv0 1) RTL.latched_branch))) (= (_ bv0 1) RTL.mem_valid)) (= (_ bv0 1) RTL.mem_instr)) (= RTL.decoder_trigger (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= RTL.decoder_trigger (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= RTL.mem_do_wdata (bvcomp RTL.mem_state (_ bv2 2))))) (or (or (or (not (= (_ bv0 1) RTL.mem_do_rinst)) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.mem_do_wdata)) (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr)))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (or (or (or (or (or (or (or (not (= (_ bv0 1) RTL.mem_do_rinst)) (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv0 1) (bvor RTL.decoder_trigger RTL.do_waitirq)))) (= RTL.decoder_trigger (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= RTL.decoder_trigger RTL.mem_valid)) (= RTL.decoder_trigger RTL.mem_do_wdata)) (not (= RTL.latched_branch (bvnot RTL.do_waitirq)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (ite (not (distinct RTL.mem_state (_ bv0 2))) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv0 1) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_instr)) RTL.mem_instr)))) (or (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv0 1) RTL.decoder_trigger))) (= RTL.decoder_trigger RTL.mem_do_wdata))) (or (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (not (= (_ bv0 1) RTL.mem_do_prefetch))) (not (= RTL.mem_valid (bvcomp RTL.mem_state (_ bv2 2))))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= (_ bv0 1) RTL.mem_instr)) (= RTL.decoder_trigger RTL.mem_do_wdata))) (or (or (or (or (or (or (= (_ bv0 1) RTL.mem_do_rdata) (not (= (_ bv0 1) RTL.mem_do_prefetch))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= (_ bv0 1) RTL.mem_valid)) (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= (_ bv0 1) RTL.mem_instr)) (= RTL.mem_do_wdata (bvcomp RTL.mem_state (_ bv2 2))))) (not (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv0 1)) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))))))
(define-fun assumption.6 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (not (= (_ bv1 1) (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap)))) (not (= RTL.decoder_trigger RTL.mem_do_wdata))) (= (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (not (= (_ bv1 1) RTL.trap)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.mem_instr))) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2))))) (not (= RTL.mem_valid RTL.mem_instr)))) (or (not (= RTL.decoder_trigger RTL.mem_valid)) (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))))) (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))))) (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (= (_ bv1 1) RTL.instr_rdcycleh)) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) RTL.instr_rdcycleh)) (= (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_wdata))) (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.trap))) (not (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))))) (or (or (or (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst)) (not (= RTL.decoder_trigger RTL.mem_do_wdata))) (= RTL.mem_valid (bvcomp RTL.cpu_state (_ bv128 8)))) (not (= (_ bv1 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_rinst) (= (_ bv1 1) RTL.mem_do_prefetch)) (= (_ bv1 1) RTL.mem_do_wdata)) (= RTL.mem_do_rinst RTL.mem_valid)) (not (= (_ bv1 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))))) (or (= (_ bv1 1) RTL.decoder_trigger) (= (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.do_waitirq))) (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst))))) (or (or (or (or (or (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rinst)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= RTL.mem_do_rinst RTL.mem_valid)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata)) (= (_ bv1 1) RTL.is_lb_lh_lw_lbu_lhu)) (not (= RTL.mem_do_rinst RTL.is_lb_lh_lw_lbu_lhu)))) (or (not (= (_ bv1 1) RTL.trap)) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= RTL.mem_do_wdata (bvcomp RTL.cpu_state (_ bv128 8)))) (= (_ bv1 1) (ite (distinct (concat RTL.instr_rdinstrh (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))) (_ bv0 4)) (_ bv1 1) (_ bv0 1)))) (= RTL.instr_rdinstrh (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (= (_ bv1 1) RTL.is_slli_srli_srai)) (= (_ bv1 1) RTL.instr_rdcycleh)) (not (= (_ bv1 1) RTL.mem_instr))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rinst))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_prefetch))) (= RTL.decoder_trigger RTL.mem_do_wdata))) (or (or (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= (_ bv1 1) RTL.mem_do_wdata))) (= RTL.mem_valid (bvcomp RTL.mem_state (_ bv3 2))))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_prefetch) (not (= (_ bv1 1) RTL.mem_do_wdata))) (= (_ bv1 1) RTL.is_slli_srli_srai)) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) RTL.mem_instr)) (= (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (= (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (= RTL.mem_valid (_ bv0 1))))) (not (and (and (and (and (and (and (and (and (= RTL.mem_instr (_ bv1 1)) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.7 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) RTL.instr_lbu)) (not (= (_ bv1 1) RTL.instr_bge)))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.instr_lbu (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (and (= RTL.instr_bge (_ bv1 1)) (= ((_ extract 0 0) RTL.mem_wordsize) ((_ extract 0 0) (_ bv0 2))))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))))))
