Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jul  6 19:25:08 2024
| Host         : xuxuxuxuxu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   261 |
| Unused register locations in slices containing registers |  1022 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |           28 |
|      4 |          193 |
|      5 |           28 |
|      8 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           29 |
| No           | No                    | Yes                    |             354 |          115 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            6 |
| Yes          | No                    | Yes                    |            1122 |          804 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------+---------------------------------+------------------+----------------+
|        Clock Signal       |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------+---------------------------------+------------------+----------------+
|  clkdiv_BUFG[6]           |                                 |                                 |                1 |              1 |
|  U5_Multi_8CH320_BUFG     |                                 |                                 |                1 |              1 |
|  clkdiv_BUFG[6]           |                                 | U9_Counter_x/AR[0]              |                1 |              2 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_1  | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_1  | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_1  | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_1  | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_1  | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_1  | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_1 | U1_SCPU/U_RF/AR[0]              |                3 |              3 |
|  U6_SSeg7/flash_IBUF_BUFG |                                 |                                 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_1  | U1_SCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_1  | U1_SCPU/U_RF/AR[0]              |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_1  | U1_SCPU/U_RF/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                5 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][12]_i_2_n_1 |                1 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][24]_i_2_n_1 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][28]_i_2_n_1 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                5 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][16]_i_2_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][20]_i_2_n_1 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_1 | U1_SCPU/U_RF/rf[31][31]_i_3_n_1 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_1  | U1_SCPU/U_RF/rf[31][8]_i_2_n_1  |                2 |              5 |
|  U6_SSeg7/flash_IBUF_BUFG | U6_SSeg7/seg_sout[7]_i_1_n_0    |                                 |                6 |              8 |
|  U5_Multi_8CH320_BUFG     | U4_MIO_BUS/GPIOe0000000_we_OBUF | U9_Counter_x/AR[0]              |               12 |             32 |
|  U5_Multi_8CH320_BUFG     | U9_Counter_x/counter0_Lock      | U9_Counter_x/AR[0]              |               11 |             32 |
|  Clk_CPU_BUFG             |                                 | U1_SCPU/U_RF/AR[0]              |               15 |             32 |
|  clkdiv_BUFG[6]           | U9_Counter_x/counter0[31]       | U9_Counter_x/AR[0]              |               10 |             32 |
|  n_0_1275_BUFG            |                                 |                                 |               23 |             32 |
|  U5_Multi_8CH320_BUFG     | U4_MIO_BUS/GPIOf0000000_we_OBUF | U9_Counter_x/AR[0]              |               16 |             34 |
|  clk_IBUF_BUFG            |                                 | U9_Counter_x/AR[0]              |               26 |             80 |
|  U5_Multi_8CH320_BUFG     |                                 | U9_Counter_x/AR[0]              |               73 |            240 |
+---------------------------+---------------------------------+---------------------------------+------------------+----------------+


