<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a href="dir_fe70c8ad9f7ab4724b63ce89acbfa189.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_ll_dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32F4xx_LL_DMA_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32F4xx_LL_DMA_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx_8h.html">stm32f4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/* Array used to get the DMA stream register offset versus stream index LL_DMA_STREAM_x */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t STREAM_OFFSET_TAB[] =</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>{</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>),</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  (uint8_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a> - <a class="code hl_define" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>};</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>{</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  uint32_t PeriphOrM2MSrcAddress;  </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  uint32_t MemoryOrM2MDstAddress;  </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  uint32_t Direction;              </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  uint32_t Mode;                   </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  uint32_t PeriphOrM2MSrcIncMode;  </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  uint32_t MemoryOrM2MDstIncMode;  </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  uint32_t PeriphOrM2MSrcDataSize; </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  uint32_t MemoryOrM2MDstDataSize; </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  uint32_t NbData;                 </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  uint32_t Channel;                </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  uint32_t Priority;               </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                                        </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  uint32_t FIFOMode;               </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  uint32_t FIFOThreshold;          </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  uint32_t MemBurst;               </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  uint32_t PeriphBurst;            </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>} LL_DMA_InitTypeDef;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define LL_DMA_STREAM_0                   0x00000000U</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define LL_DMA_STREAM_1                   0x00000001U</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define LL_DMA_STREAM_2                   0x00000002U</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define LL_DMA_STREAM_3                   0x00000003U</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_DMA_STREAM_4                   0x00000004U</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_DMA_STREAM_5                   0x00000005U</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_DMA_STREAM_6                   0x00000006U</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_DMA_STREAM_7                   0x00000007U</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_DMA_STREAM_ALL                 0xFFFF0000U</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_SxCR_DIR_0            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_SxCR_DIR_1            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_SxCR_CIRC             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define LL_DMA_MODE_PFCTRL                DMA_SxCR_PFCTRL           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define LL_DMA_DOUBLEBUFFER_MODE_DISABLE  0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define LL_DMA_DOUBLEBUFFER_MODE_ENABLE   DMA_SxCR_DBM              </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_SxCR_PINC             </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_SxCR_MINC             </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_SxCR_PSIZE_0          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_SxCR_PSIZE_1          </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_SxCR_MSIZE_0          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_SxCR_MSIZE_1          </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define LL_DMA_OFFSETSIZE_PSIZE           0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define LL_DMA_OFFSETSIZE_FIXEDTO4        DMA_SxCR_PINCOS           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U               </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_SxCR_PL_0             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_SxCR_PL_1             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_SxCR_PL               </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define LL_DMA_CHANNEL_0                  0x00000000U                                                                   </span><span class="comment">/* Select Channel0 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define LL_DMA_CHANNEL_1                  DMA_SxCR_CHSEL_0                                                              </span><span class="comment">/* Select Channel1 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define LL_DMA_CHANNEL_2                  DMA_SxCR_CHSEL_1                                                              </span><span class="comment">/* Select Channel2 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define LL_DMA_CHANNEL_3                  (DMA_SxCR_CHSEL_0 | DMA_SxCR_CHSEL_1)                                         </span><span class="comment">/* Select Channel3 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define LL_DMA_CHANNEL_4                  DMA_SxCR_CHSEL_2                                                              </span><span class="comment">/* Select Channel4 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define LL_DMA_CHANNEL_5                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)                                         </span><span class="comment">/* Select Channel5 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define LL_DMA_CHANNEL_6                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)                                         </span><span class="comment">/* Select Channel6 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define LL_DMA_CHANNEL_7                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)                      </span><span class="comment">/* Select Channel7 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#if defined (DMA_SxCR_CHSEL_3)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define LL_DMA_CHANNEL_8                  DMA_SxCR_CHSEL_3                                                              </span><span class="comment">/* Select Channel8 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define LL_DMA_CHANNEL_9                  (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_0)                                         </span><span class="comment">/* Select Channel9 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#define LL_DMA_CHANNEL_10                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_1)                                         </span><span class="comment">/* Select Channel10 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#define LL_DMA_CHANNEL_11                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)                      </span><span class="comment">/* Select Channel11 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define LL_DMA_CHANNEL_12                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2)                                         </span><span class="comment">/* Select Channel12 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define LL_DMA_CHANNEL_13                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)                      </span><span class="comment">/* Select Channel13 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define LL_DMA_CHANNEL_14                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)                      </span><span class="comment">/* Select Channel14 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define LL_DMA_CHANNEL_15                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)   </span><span class="comment">/* Select Channel15 of DMA Instance */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#endif </span><span class="comment">/* DMA_SxCR_CHSEL_3 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define LL_DMA_MBURST_SINGLE              0x00000000U                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define LL_DMA_MBURST_INC4                DMA_SxCR_MBURST_0                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define LL_DMA_MBURST_INC8                DMA_SxCR_MBURST_1                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define LL_DMA_MBURST_INC16               (DMA_SxCR_MBURST_0 | DMA_SxCR_MBURST_1) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define LL_DMA_PBURST_SINGLE              0x00000000U                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define LL_DMA_PBURST_INC4                DMA_SxCR_PBURST_0                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define LL_DMA_PBURST_INC8                DMA_SxCR_PBURST_1                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define LL_DMA_PBURST_INC16               (DMA_SxCR_PBURST_0 | DMA_SxCR_PBURST_1) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define LL_DMA_FIFOMODE_DISABLE           0x00000000U                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define LL_DMA_FIFOMODE_ENABLE            DMA_SxFCR_DMDIS                         </span><span class="preprocessor"></span><span class="preprocessor">  </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_0_25            0x00000000U                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_25_50           DMA_SxFCR_FS_0                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_50_75           DMA_SxFCR_FS_1                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_75_100          (DMA_SxFCR_FS_1 | DMA_SxFCR_FS_0)       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_EMPTY           DMA_SxFCR_FS_2                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define LL_DMA_FIFOSTATUS_FULL            (DMA_SxFCR_FS_2 | DMA_SxFCR_FS_0)       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_1_4          0x00000000U                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_1_2          DMA_SxFCR_FTH_0                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_3_4          DMA_SxFCR_FTH_1                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_FULL         DMA_SxFCR_FTH                           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define LL_DMA_CURRENTTARGETMEM0          0x00000000U                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define LL_DMA_CURRENTTARGETMEM1          DMA_SxCR_CT                             </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__STREAM_INSTANCE__)   \</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">(((uint32_t)(__STREAM_INSTANCE__) &gt; ((uint32_t)DMA1_Stream7)) ?  DMA2 : DMA1)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#define __LL_DMA_GET_STREAM(__STREAM_INSTANCE__)   \</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">(((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream0)) ? LL_DMA_STREAM_0 : \</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream1)) ? LL_DMA_STREAM_1 : \</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream1)) ? LL_DMA_STREAM_1 : \</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream2)) ? LL_DMA_STREAM_2 : \</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream2)) ? LL_DMA_STREAM_2 : \</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream3)) ? LL_DMA_STREAM_3 : \</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream3)) ? LL_DMA_STREAM_3 : \</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream4)) ? LL_DMA_STREAM_4 : \</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream4)) ? LL_DMA_STREAM_4 : \</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream5)) ? LL_DMA_STREAM_5 : \</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream5)) ? LL_DMA_STREAM_5 : \</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream6)) ? LL_DMA_STREAM_6 : \</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream6)) ? LL_DMA_STREAM_6 : \</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor"> LL_DMA_STREAM_7)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#define __LL_DMA_GET_STREAM_INSTANCE(__DMA_INSTANCE__, __STREAM__)   \</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA1_Stream0 : \</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA1_Stream1 : \</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA2_Stream1 : \</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA1_Stream2 : \</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA2_Stream2 : \</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA1_Stream3 : \</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA2_Stream3 : \</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA1_Stream4 : \</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA2_Stream4 : \</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA1_Stream5 : \</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA2_Stream5 : \</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA1_Stream6 : \</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA2_Stream6 : \</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_7))) ? DMA1_Stream7 : \</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor"> DMA2_Stream7)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableStream(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>{</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>}</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableStream(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>{</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>}</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledStream(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>{</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>));</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>}</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Configuration)</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>{</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR,</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>,</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>             Configuration);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>}</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Direction)</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>{</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>, Direction);</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>}</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDataTransferDirection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>{</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>));</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>}</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Mode)</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>{</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>, Mode);</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>}</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>{</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>));</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>}</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t IncrementMode)</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>{</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>, IncrementMode);</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>}</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>{</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>));</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>}</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemoryIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t IncrementMode)</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>{</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>, IncrementMode);</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>}</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemoryIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>{</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>));</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>}</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Size)</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>{</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a>, Size);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>}</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>{</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a>));</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>}</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemorySize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Size)</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>{</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>, Size);</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>}</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemorySize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>{</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a>));</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>}</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetIncOffsetSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t OffsetSize)</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>{</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>, OffsetSize);</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>}</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetIncOffsetSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>{</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>));</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>}</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetStreamPriorityLevel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t  Priority)</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>{</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>, Priority);</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>}</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetStreamPriorityLevel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>{</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a>));</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>}</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetDataLength(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t NbData)</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>{</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;NDTR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a>, NbData);</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>}</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetDataLength(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>{</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;NDTR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a>));</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>}</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetChannelSelection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Channel)</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>{</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a>, Channel);</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>}</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetChannelSelection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>{</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a>));</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>}</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemoryBurstxfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Mburst)</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>{</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>, Mburst);</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>}</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemoryBurstxfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>{</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a>));</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>}</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphBurstxfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Pburst)</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>{</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>, Pburst);</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>}</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphBurstxfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>{</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a>));</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>}</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetCurrentTargetMem(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t CurrentMemory)</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>{</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>   <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>, CurrentMemory);</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>}</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetCurrentTargetMem(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>{</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>));</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>}</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableDoubleBufferMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>{</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>}</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableDoubleBufferMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>{</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>}</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetFIFOStatus(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>{</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>));</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>}</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableFifoMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>{</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>);</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>}</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableFifoMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>{</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>);</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>}</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetFIFOThreshold(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Threshold)</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>{</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>, Threshold);</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>}</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetFIFOThreshold(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>{</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>));</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>}</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigFifo(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t FifoMode, uint32_t FifoThreshold)</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>{</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>|<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>, FifoMode|FifoThreshold);</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>}</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>{</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  <span class="comment">/* Direction Memory to Periph */</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>  {</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, SrcAddress);</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, DstAddress);</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>  }</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  {</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, SrcAddress);</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, DstAddress);</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>  }</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>}</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemoryAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>{</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, MemoryAddress);</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>}</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetPeriphAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t PeriphAddress)</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>{</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, PeriphAddress);</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>}</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemoryAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>{</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR));</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>}</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetPeriphAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>{</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR));</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>}</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetM2MSrcAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>{</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, MemoryAddress);</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>}</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetM2MDstAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>  {</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, MemoryAddress);</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  }</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetM2MSrcAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>  {</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>   <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR));</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>  }</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetM2MDstAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>{</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span> <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR));</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>}</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_SetMemory1Address(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, uint32_t Address)</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>{</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M1AR, Address);</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>}</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_GetMemory1Address(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>{</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  <span class="keywordflow">return</span> (((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M1AR);</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>}</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>{</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>));</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>}</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>{</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>));</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>}</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>{</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>));</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>}</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>{</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>));</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>}</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>{</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>));</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>}</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>{</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>));</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>}</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>{</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>));</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>}</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_HT7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>{</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>));</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>} </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>{</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>));</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>}</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>{</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>));</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>}</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>{</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>));</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>}</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>{</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>));</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>}</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>{</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>));</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>}</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>{</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>));</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>}</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>{</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>));</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>}</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TC7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>{</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>));</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>} </div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>{</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a>));</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>}</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>{</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a>));</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>}</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>{</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a>));</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>}</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>{</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a>));</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>}</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>{</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a>));</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>}</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>{</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a>));</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>}</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>{</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a>));</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>}</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_TE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>{</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a>));</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>} </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>{</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>));</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>}</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>{</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>));</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>}</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>{</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>));</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>}</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>{</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>));</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>}</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>{</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>));</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>}</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>{</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>));</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>}</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>{</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>));</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>}</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_DME7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>{</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>));</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>}</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>{</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>));</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>}</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>{</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>));</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>}</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>{</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>));</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>}</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>{</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>));</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>}</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>{</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>));</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>}</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>{</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>));</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>}</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>{</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>));</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>}</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsActiveFlag_FE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>{</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a> ,<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>)==(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>));</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>}</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>{</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a>);</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>}</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>{</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a>);</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>}</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>{</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a>);</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>}</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>{</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a>);</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>}</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>{</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a>);</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>}</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>{</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a>);</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>}</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>{</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a>);</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>}</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>{</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a>);</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>}</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>{</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a>);</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>}</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>{</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a>);</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>}</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>{</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a>);</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>}</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>{</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a>);</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>}</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>{</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a>);</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>}</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>{</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a>);</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>}</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>{</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a>);</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>}</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>{</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a>);</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>}</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>{</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a>);</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>}</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>{</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a>);</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>}</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>{</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a>);</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span>}</div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>{</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a>);</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>}</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>{</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a>);</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>}</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>{</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a>);</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>}</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>{</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a>);</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>}</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>{</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a>);</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>}</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>{</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a>);</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>}</div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>{</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a>);</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>}</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>{</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a>);</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>}</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>{</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a>);</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>}</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>{</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a>);</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>}</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>{</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a>);</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>}</div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>{</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a>);</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>}</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_DME7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>{</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a>);</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>}</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE0(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>{</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a>);</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>}</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>{</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a>);</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>}</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>{</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a>);</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>}</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>{</div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a>);</div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>}</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>{</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a>);</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>}</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>{</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a>);</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>}</div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>{</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a>);</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>}</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_ClearFlag_FE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>{</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMAx-&gt;<a class="code hl_variable" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a> , <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a>);</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>}</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span>{</div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>}</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span>{</div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>}</div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>{</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>}</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_DME(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>{</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>}</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_EnableIT_FE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>{</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>}</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>{</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>}</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span>{</div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>}</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>{</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>}</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_DME(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>{</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>}</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DMA_DisableIT_FE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span>{</div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>}</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>{</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>);</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>}</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>{</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>);</div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>}</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span>{</div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>);</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>}</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_DME(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span>{</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>);</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>}</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><a class="code hl_define" href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DMA_IsEnabledIT_FE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream)</div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>{</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(((<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>);</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>}</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span> </div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span> </div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>uint32_t LL_DMA_Init(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream, LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>uint32_t LL_DMA_DeInit(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, uint32_t Stream);</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span><span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span> </div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span> </div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>}</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span> </div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span> </div>
<div class="ttc" id="a_core_2_include_2cmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="_core_2_include_2cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="_core_2_include_2cmsis__armcc_8h_source.html#l00064">cmsis_armcc.h:64</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00213">stm32f4xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00211">stm32f4xx.h:211</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00219">stm32f4xx.h:219</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00223">stm32f4xx.h:223</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00215">stm32f4xx.h:215</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00221">stm32f4xx.h:221</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga01fd1397b41221f5bdf6f107cb92e196"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a></div><div class="ttdeci">#define DMA_LISR_DMEIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01549">stm32f401xc.h:1549</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga04304a9f8891e325247c0aaa4c9fac72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a></div><div class="ttdeci">#define DMA_LISR_HTIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01573">stm32f401xc.h:1573</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0a51c601387d1ae49333d5ace8ae86ee"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01670">stm32f401xc.h:1670</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0cd826db0b9ea5544d1a93beb90f8972"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</a></div><div class="ttdeci">#define DMA_LISR_TEIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01576">stm32f401xc.h:1576</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d39c14138e9ff216c203b288137144b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a></div><div class="ttdeci">#define DMA_HISR_HTIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01620">stm32f401xc.h:1620</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d62494b31bb830433ddd683f4872519"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a></div><div class="ttdeci">#define DMA_HISR_FEIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01644">stm32f401xc.h:1644</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d70d58a4423ac8973c30ddbc7404b44"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01780">stm32f401xc.h:1780</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ed3ab4e5d7975f985eb25dc65f99be3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01667">stm32f401xc.h:1667</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga11f412d256043bec3e01ceef7f2099f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a></div><div class="ttdeci">#define DMA_SxCR_PFCTRL</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01475">stm32f401xc.h:1475</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga13a7fe097608bc5031d42ba69effed20"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a></div><div class="ttdeci">#define DMA_SxCR_HTIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01481">stm32f401xc.h:1481</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14c115d71a4e3b3c4da360108288154c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a></div><div class="ttdeci">#define DMA_SxCR_PL</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01443">stm32f401xc.h:1443</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15b404d9e1601cf3627cbf0163b50221"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01765">stm32f401xc.h:1765</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16bc78076551c42cbdc084e9d0006bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a></div><div class="ttdeci">#define DMA_SxCR_DIR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01470">stm32f401xc.h:1470</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a7ec01955fb504a5aa4f9f16a9ac52c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</a></div><div class="ttdeci">#define DMA_HISR_TEIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01623">stm32f401xc.h:1623</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e5ea118900178d4fa2d19656c1b48ff"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01783">stm32f401xc.h:1783</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01464">stm32f401xc.h:1464</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2cef7eeccd11737c1ebf5735284046cc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01759">stm32f401xc.h:1759</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga33394fe20a3567c8baaeb15ad9aab586"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01762">stm32f401xc.h:1762</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39a0a7f42498f71dedae8140483b7ced"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01753">stm32f401xc.h:1753</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3bb23848f8a022a47ab4abd5aa9b7d39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a></div><div class="ttdeci">#define DMA_HISR_DMEIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01611">stm32f401xc.h:1611</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga42e529507a40f0dc4c16da7cc6d659db"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01771">stm32f401xc.h:1771</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44c16978164026a81f5b07280e800e7f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a></div><div class="ttdeci">#define DMA_SxFCR_FTH</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01533">stm32f401xc.h:1533</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44e5bf8adbb2646d325cba8d5dd670d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a></div><div class="ttdeci">#define DMA_LISR_TCIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01540">stm32f401xc.h:1540</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44f83ba08feb98240a553403d977b8d1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01712">stm32f401xc.h:1712</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga502380abb155eb3b37a2ca9359e2da2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a></div><div class="ttdeci">#define DMA_SxCR_PBURST</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01432">stm32f401xc.h:1432</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50332abe2e7b5a4f9cffd65d9a29382a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01738">stm32f401xc.h:1738</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5210736d34dc24eb9507975921233137"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01664">stm32f401xc.h:1664</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52d6df2b5ab2b43da273a702fe139b59"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01679">stm32f401xc.h:1679</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5367443a1378eef82aed62ca22763952"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a></div><div class="ttdeci">#define DMA_LISR_FEIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01552">stm32f401xc.h:1552</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53a1cde736b2afc5a394a67849f0c497"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a></div><div class="ttdeci">#define DMA_SxCR_DBM</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01440">stm32f401xc.h:1440</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga56094479dc9b173b00ccfb199d8a2853"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a></div><div class="ttdeci">#define DMA_SxFCR_FS</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01524">stm32f401xc.h:1524</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5824a64683ce2039260c952d989bf420"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01715">stm32f401xc.h:1715</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c1174bff38faf5d87b71521bce8f84f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a></div><div class="ttdeci">#define DMA_SxCR_MBURST</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01427">stm32f401xc.h:1427</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5dfaba3a5db7cdcbddf9ee5974b44c2f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</a></div><div class="ttdeci">#define DMA_LISR_TEIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01546">stm32f401xc.h:1546</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6181727d13abbc46283ff22ce359e3b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a></div><div class="ttdeci">#define DMA_LISR_HTIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01588">stm32f401xc.h:1588</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga62e0e1a1121885de705e618855ba83b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</a></div><div class="ttdeci">#define DMA_SxNDT</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01500">stm32f401xc.h:1500</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64f15eaf1dd30450d1d35ee517507321"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a></div><div class="ttdeci">#define DMA_HISR_TCIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01632">stm32f401xc.h:1632</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga69e01e2f6a5cd1c800321e4121f8e788"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01747">stm32f401xc.h:1747</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a></div><div class="ttdeci">#define DMA_SxCR_TCIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01478">stm32f401xc.h:1478</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ca25185d14a1f0c208ec8ceadc787a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a></div><div class="ttdeci">#define DMA_LISR_HTIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01558">stm32f401xc.h:1558</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga72de97ebc9d063dceb38bada91c44878"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a></div><div class="ttdeci">#define DMA_LISR_DMEIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01594">stm32f401xc.h:1594</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7494c54901b8f5bcb4894d20b8cfafed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01694">stm32f401xc.h:1694</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga74d540802cadde42bdd6debae5d8ab89"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</a></div><div class="ttdeci">#define DMA_LISR_TEIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01561">stm32f401xc.h:1561</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7680fc5f5e6c0032044f1d8ab7766de8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01688">stm32f401xc.h:1688</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01461">stm32f401xc.h:1461</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79bcc3f8e773206a66aba95c6f889d6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a></div><div class="ttdeci">#define DMA_LISR_FEIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01597">stm32f401xc.h:1597</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7f73fa93a4e01fbf279e920eca139807"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01750">stm32f401xc.h:1750</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga84ab215e0b217547745beefb65dfefdf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01732">stm32f401xc.h:1732</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8617bf8160d1027879ffd354e04908d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a></div><div class="ttdeci">#define DMA_HISR_HTIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01635">stm32f401xc.h:1635</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01530">stm32f401xc.h:1530</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9005d4b958193fbd701c879eede467c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</a></div><div class="ttdeci">#define DMA_HISR_TEIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01653">stm32f401xc.h:1653</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95e9989cbd70b18d833bb4cfcb8afce9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01729">stm32f401xc.h:1729</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga960f094539b5afc7f9d5e45b7909afe6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</a></div><div class="ttdeci">#define DMA_HISR_TEIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01608">stm32f401xc.h:1608</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga96cea0049553ab806bbc956f52528c37"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01706">stm32f401xc.h:1706</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga99c42b194213872753460ef9b7745213"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a></div><div class="ttdeci">#define DMA_LISR_FEIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01567">stm32f401xc.h:1567</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a4e90af967fa0a76c842384264e0e52"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CFEIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01768">stm32f401xc.h:1768</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a5aea54a390886f7de82e87e6dfc936"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01703">stm32f401xc.h:1703</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CTEIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01777">stm32f401xc.h:1777</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa10c891ee2ec333b7f87eea5886d574f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a></div><div class="ttdeci">#define DMA_LISR_HTIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01543">stm32f401xc.h:1543</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa4903814bfc12dd6193416374fbddf8c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a></div><div class="ttdeci">#define DMA_LISR_DMEIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01579">stm32f401xc.h:1579</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa55d19705147a6ee16effe9ec1012a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01756">stm32f401xc.h:1756</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9d761752657a3d268da5434a04c6c6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01685">stm32f401xc.h:1685</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01490">stm32f401xc.h:1490</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab7a0b2cc41c63504195714614e59dc8e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CTCIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01709">stm32f401xc.h:1709</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab7b58e7ba316d3fc296f4433b3e62c38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a></div><div class="ttdeci">#define DMA_HISR_DMEIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01626">stm32f401xc.h:1626</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba9ca2264bc381abe0f4183729ab1fb1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a></div><div class="ttdeci">#define DMA_SxFCR_FEIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01521">stm32f401xc.h:1521</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabc7edcd7404f0dcf19a724dfad22026a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a></div><div class="ttdeci">#define DMA_LISR_DMEIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01564">stm32f401xc.h:1564</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabea10cdf2d3b0773b4e6b7fc9422f361"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01673">stm32f401xc.h:1673</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac5ee964eee9c88fa28d32ce3ea6478f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a></div><div class="ttdeci">#define DMA_HISR_DMEIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01641">stm32f401xc.h:1641</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacab90057201b1da9774308ff3fb6cfa1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a></div><div class="ttdeci">#define DMA_HISR_FEIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01659">stm32f401xc.h:1659</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacaecc56f94a9af756d077cf7df1b6c41"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a></div><div class="ttdeci">#define DMA_SxCR_DMEIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01487">stm32f401xc.h:1487</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacd88be16962491e41e586f5109014bc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01741">stm32f401xc.h:1741</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad20a0a5e103def436d4e329fc0888482"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a></div><div class="ttdeci">#define DMA_HISR_TCIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01602">stm32f401xc.h:1602</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad29468aa609150e241d9ae62c477cf45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a></div><div class="ttdeci">#define DMA_HISR_TCIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01617">stm32f401xc.h:1617</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad2f38b0c141a9afb3943276dacdcb969"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01697">stm32f401xc.h:1697</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad43cdafa5acfcd683b7a2ee8976dd8ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a></div><div class="ttdeci">#define DMA_LISR_TEIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01591">stm32f401xc.h:1591</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad70bf852fd8c24d79fcc104c950a589f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CDMEIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01735">stm32f401xc.h:1735</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9432964145dc55af9186aea425e9963"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF3</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01676">stm32f401xc.h:1676</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadba8d24329c676d70560eda0b8c1e5b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a></div><div class="ttdeci">#define DMA_HISR_HTIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01650">stm32f401xc.h:1650</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadbc3f7e52c0688bed4b71fa37666901d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a></div><div class="ttdeci">#define DMA_LISR_TCIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01585">stm32f401xc.h:1585</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01467">stm32f401xc.h:1467</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01437">stm32f401xc.h:1437</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadea53385fca360f16c4474db1cf18bc1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a></div><div class="ttdeci">#define DMA_HISR_FEIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01614">stm32f401xc.h:1614</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadf353426d72702c7801416ba36d53dc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a></div><div class="ttdeci">#define DMA_SxCR_CHSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01421">stm32f401xc.h:1421</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadf6b8892189f3779f7fecf529ed87c74"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01721">stm32f401xc.h:1721</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadf8056629f4948fb236b4339e213cc69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</a></div><div class="ttdeci">#define DMA_HIFCR_CTCIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01726">stm32f401xc.h:1726</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae02aec39ded937b3ce816d3df4520d9b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a></div><div class="ttdeci">#define DMA_LISR_TCIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01570">stm32f401xc.h:1570</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae0f58173c721a4cee3f3885b352fa2a3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CFEIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01691">stm32f401xc.h:1691</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae19254e8ad726a73c6edc01bc7cf2cfa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</a></div><div class="ttdeci">#define DMA_LIFCR_CHTIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01682">stm32f401xc.h:1682</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9a98cb706a722d726d8ec6e9fe4a773"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01451">stm32f401xc.h:1451</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaea0808f979c27b7b68d79ad511e95ea0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a></div><div class="ttdeci">#define DMA_SxCR_PSIZE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01456">stm32f401xc.h:1456</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeb929908d2e7fdef2136c20c93377c70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a></div><div class="ttdeci">#define DMA_SxCR_PINCOS</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01448">stm32f401xc.h:1448</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed7cbbbc0602d00e101e3f57aa3b696a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01744">stm32f401xc.h:1744</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeee99c36ba3ea56cdb4f73a0b01fb602"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a></div><div class="ttdeci">#define DMA_SxCR_TEIE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01484">stm32f401xc.h:1484</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf16fb0e5d87f704c89824f961bfb7637"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</a></div><div class="ttdeci">#define DMA_HISR_TEIF5</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01638">stm32f401xc.h:1638</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf21350cce8c4cb5d7c6fcf5edc930cf8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a></div><div class="ttdeci">#define DMA_LISR_TCIF2</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01555">stm32f401xc.h:1555</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf535d1a3209d2e2e0e616e2d7501525d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a></div><div class="ttdeci">#define DMA_HISR_HTIF7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01605">stm32f401xc.h:1605</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf6d8adf52567aee2969492db65d448d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</a></div><div class="ttdeci">#define DMA_LIFCR_CTEIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01700">stm32f401xc.h:1700</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf716f1bc12ea70f49802d84fb77646e8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a></div><div class="ttdeci">#define DMA_HISR_DMEIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01656">stm32f401xc.h:1656</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf8f0afa9a6526f7f4413766417a56be8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</a></div><div class="ttdeci">#define DMA_HIFCR_CHTIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01774">stm32f401xc.h:1774</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafb297f94bde8d1aea580683d466ca8ca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a></div><div class="ttdeci">#define DMA_HISR_FEIF6</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01629">stm32f401xc.h:1629</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafbc4fecde60c09e12f10113a156bb922"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a></div><div class="ttdeci">#define DMA_LISR_FEIF1</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01582">stm32f401xc.h:1582</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafcce25c245499f9e62cb757e1871d973"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a></div><div class="ttdeci">#define DMA_HISR_TCIF4</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01647">stm32f401xc.h:1647</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe80a122bf0537e8c95877ccf2b7b6d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</a></div><div class="ttdeci">#define DMA_LIFCR_CDMEIF0</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l01718">stm32f401xc.h:1718</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga0d3c52aa35dcc68f78b704dfde57ba95"><div class="ttname"><a href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a></div><div class="ttdeci">#define DMA1_Stream0_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00701">stm32f401xc.h:701</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga0ded7bed8969fe2e2d616e7f90eb7654"><div class="ttname"><a href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a></div><div class="ttdeci">#define DMA1_Stream5_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00706">stm32f401xc.h:706</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga48a551ee91d3f07dd74347fdb35c703d"><div class="ttname"><a href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a></div><div class="ttdeci">#define DMA1_Stream2_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00703">stm32f401xc.h:703</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga58998ddc40adb6361704d6c9dad08125"><div class="ttname"><a href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a></div><div class="ttdeci">#define DMA1_Stream6_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00707">stm32f401xc.h:707</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga5b4152cef577e37eccc9311d8bdbf3c2"><div class="ttname"><a href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a></div><div class="ttdeci">#define DMA1_Stream1_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00702">stm32f401xc.h:702</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga757a3c0d866c0fe68c6176156065a26b"><div class="ttname"><a href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a></div><div class="ttdeci">#define DMA1_Stream4_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00705">stm32f401xc.h:705</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga82186dd6d3f60995d428b34c041919d7"><div class="ttname"><a href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a></div><div class="ttdeci">#define DMA1_Stream7_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00708">stm32f401xc.h:708</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gab2d8a917a0e4ea99a22ac6ebf279bc72"><div class="ttname"><a href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a></div><div class="ttdeci">#define DMA1_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00700">stm32f401xc.h:700</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gac51deb54ff7cfe1290dfcf517ae67127"><div class="ttname"><a href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a></div><div class="ttdeci">#define DMA1_Stream3_BASE</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00704">stm32f401xc.h:704</a></div></div>
<div class="ttc" id="astm32f4xx_8h_html"><div class="ttname"><a href="stm32f4xx_8h.html">stm32f4xx.h</a></div><div class="ttdoc">CMSIS STM32F4xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00213">stm32f401xc.h:214</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00223">stm32f401xc.h:224</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a5cdef358e9e95b570358e1f6a3a7f492"><div class="ttname"><a href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00225">stm32f401xc.h:225</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_a6fe40f7ac1a18c2726b328b5ec02b262"><div class="ttname"><a href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00226">stm32f401xc.h:226</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac4f7bf4cb172024bfc940c00167cd04e"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00227">stm32f401xc.h:227</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac55c27aeea4107813c1e7da3fcf46961"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00228">stm32f401xc.h:228</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
