--------------------------------------------------------------------------------
Release 11.3 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

C:\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Program Files/SEED/SEED_HPS6455/test_hps6455/dsp_fpga_srio/srio_fpga/srio_v5_4/srio_v5_4_ise_prj.ise
-intstyle ise -v 3 -s 1 -fastpaths -xml srio_v5_4_top.twx srio_v5_4_top.ncd -o
srio_v5_4_top.twr srio_v5_4_top.pcf

Design file:              srio_v5_4_top.ncd
Physical constraint file: srio_v5_4_top.pcf
Device,package,speed:     xc5vsx50t,ff1136,-1 (PRODUCTION 1.66 2009-08-24, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_UCLK2 = PERIOD TIMEGRP "UCLK2" 3.2 ns HIGH 50% 
INPUT_JITTER 0.1 ns PRIORITY         0;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_UCLK = PERIOD TIMEGRP "UCLK" TS_UCLK2 * 2 HIGH 50% 
INPUT_JITTER 0.1 ns         PRIORITY 1;

 4110 paths analyzed, 1583 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.876ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/uclk_dv4_strt (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/uclk_dv4_sync_fall (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (3.374 - 3.569)
  Source Clock:         LNK_CLK rising at 0.000ns
  Destination Clock:    UCLK falling at 3.200ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/uclk_dv4_strt to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/uclk_dv4_sync_fall
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y9.AQ       Tcko                  0.471   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/uclk_dv4_strt
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/uclk_dv4_strt
    SLICE_X56Y25.D6      net (fanout=11)       2.044   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/uclk_dv4_strt
    SLICE_X56Y25.CLK     Tas                   0.013   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/uclk_dv4_sync_fall
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/uclk_dv4_sync_fall_and00001
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/uclk_dv4_sync_fall
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (0.484ns logic, 2.044ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/TX_IMUX_SEL_0 (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_fifo/Mram_txfifo_mem3_RAMC (RAM)
  Requirement:          6.400ns
  Data Path Delay:      4.514ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.229 - 1.419)
  Source Clock:         UCLK rising at 0.000ns
  Destination Clock:    UCLK rising at 6.400ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/TX_IMUX_SEL_0 to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_fifo/Mram_txfifo_mem3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y17.AQ      Tcko                  0.450   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/BLK_TXFIFO_WEN
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/TX_IMUX_SEL_0
    SLICE_X41Y13.A1      net (fanout=18)       1.996   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/TX_IMUX_SEL<0>
    SLICE_X41Y13.A       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/phy_td_d1<3>
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/TX_FIFO_DIN_1_mux00001
    SLICE_X50Y26.CX      net (fanout=1)        1.640   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/TX_FIFO_DIN<1>
    SLICE_X50Y26.CLK     Tds                   0.334   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_fifo/TX_FIFO_DOUT<1>
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_fifo/Mram_txfifo_mem3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (0.878ns logic, 3.636ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_stg1_4/SYNC_DETECT_0 (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_sync/u_oplm_pcs_rx_sync_fsm/KCNTR_CNT (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.696ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         UCLK rising at 0.000ns
  Destination Clock:    UCLK rising at 6.400ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_stg1_4/SYNC_DETECT_0 to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_sync/u_oplm_pcs_rx_sync_fsm/KCNTR_CNT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y52.AQ      Tcko                  0.450   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_sync/u_oplm_pcs_rx_sync_fsm/KCNTR_CNT
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_stg1_4/SYNC_DETECT_0
    SLICE_X67Y42.B1      net (fanout=6)        1.416   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_stg1_4/SYNC_DETECT<0>
    SLICE_X67Y42.B       Tilo                  0.094   rio_de_wrapper/phy_wrapper/txinhibit
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_sync/u_oplm_pcs_rx_sync_fsm/oplm_pcs_rx_sync_st_FSM_FFd3-In_SW0
    SLICE_X66Y46.D2      net (fanout=1)        1.069   rio_de_wrapper/phy_wrapper/phy_1x_ser/N265
    SLICE_X66Y46.CMUX    Topdc                 0.389   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_initctl/u_oplm_pcs_tx_initctl_fsm/rxbufrst_uclk_q2
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_sync/u_oplm_pcs_rx_sync_fsm/oplm_pcs_rx_sync_st_FSM_FFd3-In_F
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_sync/u_oplm_pcs_rx_sync_fsm/oplm_pcs_rx_sync_st_FSM_FFd3-In
    SLICE_X67Y52.C1      net (fanout=6)        1.249   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_sync/u_oplm_pcs_rx_sync_fsm/oplm_pcs_rx_sync_st_FSM_FFd3-In
    SLICE_X67Y52.CLK     Tas                   0.029   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_sync/u_oplm_pcs_rx_sync_fsm/KCNTR_CNT
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_sync/u_oplm_pcs_rx_sync_fsm/oplm_pcs_rx_sync_st_FSM_Out21
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_sync/u_oplm_pcs_rx_sync_fsm/KCNTR_CNT
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (0.962ns logic, 3.734ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_UCLK = PERIOD TIMEGRP "UCLK" TS_UCLK2 * 2 HIGH 50% INPUT_JITTER 0.1 ns
        PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_initctl/u_oplm_pcs_tx_initctl_fsm/PORT_INITIALIZED (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_omux/u_oplm_pcs_tx_dpth_omux_fsm/tx_dpth_omux_st_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.236ns (3.618 - 3.382)
  Source Clock:         LNK_CLK rising at 0.000ns
  Destination Clock:    UCLK rising at 6.400ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_initctl/u_oplm_pcs_tx_initctl_fsm/PORT_INITIALIZED to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_omux/u_oplm_pcs_tx_dpth_omux_fsm/tx_dpth_omux_st_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y33.BQ      Tcko                  0.414   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_initctl/u_oplm_pcs_tx_initctl_fsm/rxbufrst_uclkdv4_q
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_initctl/u_oplm_pcs_tx_initctl_fsm/PORT_INITIALIZED
    SLICE_X59Y31.A6      net (fanout=127)      0.285   led0_2_OBUF
    SLICE_X59Y31.CLK     Tah         (-Th)     0.197   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_omux/u_oplm_pcs_tx_dpth_omux_fsm/tx_dpth_omux_st_FSM_FFd6
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_omux/u_oplm_pcs_tx_dpth_omux_fsm/tx_dpth_omux_st_FSM_FFd4-In
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_omux/u_oplm_pcs_tx_dpth_omux_fsm/tx_dpth_omux_st_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.217ns logic, 0.285ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/PHY_TD_VALID_D1_0 (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/tx_imux_st_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.256ns (3.673 - 3.417)
  Source Clock:         LNK_CLK rising at 0.000ns
  Destination Clock:    UCLK rising at 6.400ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/PHY_TD_VALID_D1_0 to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/tx_imux_st_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.AQ      Tcko                  0.433   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/phy_tx_rdy_dv4_d1
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/PHY_TD_VALID_D1_0
    SLICE_X52Y16.B6      net (fanout=9)        0.316   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/PHY_TD_VALID_D1_0
    SLICE_X52Y16.CLK     Tah         (-Th)     0.222   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/tx_imux_st_FSM_FFd6
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/tx_imux_st_FSM_FFd6-In1
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/tx_imux_st_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.211ns logic, 0.316ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/PHY_TD_VALID_D1_0 (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/TX_IMUX_SEL_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.258ns (3.675 - 3.417)
  Source Clock:         LNK_CLK rising at 0.000ns
  Destination Clock:    UCLK rising at 6.400ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/PHY_TD_VALID_D1_0 to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/TX_IMUX_SEL_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.AQ      Tcko                  0.433   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/phy_tx_rdy_dv4_d1
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/PHY_TD_VALID_D1_0
    SLICE_X53Y17.B6      net (fanout=9)        0.296   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_pipe/PHY_TD_VALID_D1_0
    SLICE_X53Y17.CLK     Tah         (-Th)     0.196   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/BLK_TXFIFO_WEN
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/tx_imux_st_FSM_Out71
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/TX_IMUX_SEL_1
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.237ns logic, 0.296ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_UCLK = PERIOD TIMEGRP "UCLK" TS_UCLK2 * 2 HIGH 50% INPUT_JITTER 0.1 ns
        PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 4.400ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.400ns
  Low pulse: 3.200ns
  Low pulse limit: 1.000ns (Twpl)
  Physical resource: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_fifo/TX_FIFO_DOUT<7>/CLK
  Logical resource: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_fifo/Mram_txfifo_mem2_RAMA/CLK
  Location pin: SLICE_X50Y25.CLK
  Clock network: UCLK
--------------------------------------------------------------------------------
Slack: 4.400ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.400ns
  High pulse: 3.200ns
  High pulse limit: 1.000ns (Twph)
  Physical resource: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_fifo/TX_FIFO_DOUT<7>/CLK
  Logical resource: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_fifo/Mram_txfifo_mem2_RAMA/CLK
  Location pin: SLICE_X50Y25.CLK
  Clock network: UCLK
--------------------------------------------------------------------------------
Slack: 4.400ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.400ns
  Low pulse: 3.200ns
  Low pulse limit: 1.000ns (Twpl)
  Physical resource: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_fifo/TX_FIFO_DOUT<7>/CLK
  Logical resource: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_fifo/Mram_txfifo_mem2_RAMA_D1/CLK
  Location pin: SLICE_X50Y25.CLK
  Clock network: UCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_UCLK_DV4 = PERIOD TIMEGRP "UCLK_DV4" TS_UCLK * 4 HIGH 50% 
INPUT_JITTER 0.1         ns PRIORITY 1;

 133737 paths analyzed, 24281 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.424ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.834ns (Levels of Logic = 5)
  Clock Path Skew:      -0.307ns (3.366 - 3.673)
  Source Clock:         UCLK rising at 19.200ns
  Destination Clock:    LNK_CLK rising at 25.600ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y16.AQ      Tcko                  0.471   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/tx_imux_st_FSM_FFd6
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY
    SLICE_X44Y17.C2      net (fanout=12)       1.167   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY
    SLICE_X44Y17.C       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR_ACK
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/PNA_sc_lo_and000011
    SLICE_X44Y16.D3      net (fanout=4)        0.627   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/LREQ_sc_lo_and0000
    SLICE_X44Y16.D       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd3
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/LREQ_SW0
    SLICE_X44Y16.C1      net (fanout=1)        0.869   rio_de_wrapper/phy_wrapper/phy_1x_ser/N352
    SLICE_X44Y16.C       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd3
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/LREQ
    SLICE_X44Y16.B3      net (fanout=2)        0.463   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/LREQ
    SLICE_X44Y16.B       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd3
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd3-In31
    SLICE_X45Y16.A1      net (fanout=2)        0.835   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_N6
    SLICE_X45Y16.CLK     Tas                   0.026   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd2
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1-In1
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (0.873ns logic, 3.961ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.708ns (Levels of Logic = 5)
  Clock Path Skew:      -0.307ns (3.366 - 3.673)
  Source Clock:         UCLK rising at 19.200ns
  Destination Clock:    LNK_CLK rising at 25.600ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y16.AQ      Tcko                  0.471   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/tx_imux_st_FSM_FFd6
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY
    SLICE_X44Y17.C2      net (fanout=12)       1.167   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY
    SLICE_X44Y17.C       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR_ACK
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/PNA_sc_lo_and000011
    SLICE_X44Y17.B2      net (fanout=4)        0.811   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/LREQ_sc_lo_and0000
    SLICE_X44Y17.B       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR_ACK
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR_SW0
    SLICE_X44Y17.A5      net (fanout=1)        0.244   rio_de_wrapper/phy_wrapper/phy_1x_ser/N366
    SLICE_X44Y17.A       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR_ACK
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR
    SLICE_X44Y16.B2      net (fanout=2)        0.778   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR
    SLICE_X44Y16.B       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd3
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd3-In31
    SLICE_X45Y16.A1      net (fanout=2)        0.835   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_N6
    SLICE_X45Y16.CLK     Tas                   0.026   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd2
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1-In1
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (0.873ns logic, 3.835ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.479ns (Levels of Logic = 5)
  Clock Path Skew:      -0.307ns (3.366 - 3.673)
  Source Clock:         UCLK rising at 19.200ns
  Destination Clock:    LNK_CLK rising at 25.600ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y16.AQ      Tcko                  0.471   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/tx_imux_st_FSM_FFd6
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY
    SLICE_X52Y16.C2      net (fanout=12)       0.671   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/PHY_TX_RDY
    SLICE_X52Y16.C       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_tx_top/u_oplm_pcs_tx_dpth/u_oplm_pcs_tx_dpth_imux/u_oplm_pcs_tx_dpth_imux_fsm/tx_imux_st_FSM_FFd6
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/EOP111
    SLICE_X44Y17.B3      net (fanout=4)        1.078   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/N15
    SLICE_X44Y17.B       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR_ACK
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR_SW0
    SLICE_X44Y17.A5      net (fanout=1)        0.244   rio_de_wrapper/phy_wrapper/phy_1x_ser/N366
    SLICE_X44Y17.A       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR_ACK
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR
    SLICE_X44Y16.B2      net (fanout=2)        0.778   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/RFR
    SLICE_X44Y16.B       Tilo                  0.094   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd3
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd3-In31
    SLICE_X45Y16.A1      net (fanout=2)        0.835   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_N6
    SLICE_X45Y16.CLK     Tas                   0.026   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd2
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1-In1
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_ollm_top/u_ollm_tx_top/u_ollm_tx_framer_top/u_ollm_tx_phy_td_snooper/cur_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (0.873ns logic, 3.606ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_UCLK_DV4 = PERIOD TIMEGRP "UCLK_DV4" TS_UCLK * 4 HIGH 50% INPUT_JITTER 0.1
        ns PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_stage6_26 (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_q_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.227ns (3.600 - 3.373)
  Source Clock:         UCLK rising at 12.800ns
  Destination Clock:    LNK_CLK falling at 12.800ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_stage6_26 to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y45.CQ      Tcko                  0.414   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_stage6<27>
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_stage6_26
    SLICE_X60Y45.CX      net (fanout=2)        0.295   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_stage6<26>
    SLICE_X60Y45.CLK     Tckdi       (-Th)     0.226   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_q<59>
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_q_58
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.188ns logic, 0.295ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_stage6_11 (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_q_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 0)
  Clock Path Skew:      0.276ns (3.622 - 3.346)
  Source Clock:         UCLK rising at 25.600ns
  Destination Clock:    LNK_CLK rising at 25.600ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_stage6_11 to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y40.DQ      Tcko                  0.414   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_stage6<11>
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_stage6_11
    SLICE_X52Y39.DX      net (fanout=2)        0.433   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_stage6<11>
    SLICE_X52Y39.CLK     Tckdi       (-Th)     0.230   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_q<11>
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_q_11
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.184ns logic, 0.433ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_vld_stage6 (FF)
  Destination:          rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_valid_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (3.642 - 3.375)
  Source Clock:         UCLK rising at 25.600ns
  Destination Clock:    LNK_CLK rising at 25.600ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.176ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_vld_stage6 to rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_valid_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y35.AQ      Tcko                  0.414   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/csym_align_err_stage6
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_vld_stage6
    SLICE_X57Y38.DX      net (fanout=2)        0.424   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/rxdata_vld_stage6
    SLICE_X57Y38.CLK     Tckdi       (-Th)     0.219   rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_valid_q<0>
                                                       rio_de_wrapper/phy_wrapper/phy_1x_ser/U0/phy_1x_ser_gen.phy_ser/u_oplm_top/u_oplm_pcs_top/u_oplm_pcs_rx_top/u_oplm_pcs_rx_dpth/u_oplm_pcs_rx_dpth_out/phy_rd_valid_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.195ns logic, 0.424ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_UCLK_DV4 = PERIOD TIMEGRP "UCLK_DV4" TS_UCLK * 4 HIGH 50% INPUT_JITTER 0.1
        ns PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 23.378ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: rio_de_wrapper/buffer_sim/U0/buffer_top_inst/tx_buffer_inst/tx_bram_bank_inst/blk_mem_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: rio_de_wrapper/buffer_sim/U0/buffer_top_inst/tx_buffer_inst/tx_bram_bank_inst/blk_mem_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X0Y15.CLKARDCLKL
  Clock network: LNK_CLK
--------------------------------------------------------------------------------
Slack: 23.378ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: rio_de_wrapper/buffer_sim/U0/buffer_top_inst/tx_buffer_inst/tx_bram_bank_inst/blk_mem_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: rio_de_wrapper/buffer_sim/U0/buffer_top_inst/tx_buffer_inst/tx_bram_bank_inst/blk_mem_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X0Y15.CLKARDCLKU
  Clock network: LNK_CLK
--------------------------------------------------------------------------------
Slack: 23.378ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: rio_de_wrapper/buffer_sim/U0/buffer_top_inst/tx_buffer_inst/tx_bram_bank_inst/blk_mem_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: rio_de_wrapper/buffer_sim/U0/buffer_top_inst/tx_buffer_inst/tx_bram_bank_inst/blk_mem_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X0Y15.CLKBWRCLKL
  Clock network: LNK_CLK
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_UCLK2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_UCLK2                       |      3.200ns|          N/A|      2.938ns|            0|            0|            0|       137847|
| TS_UCLK                       |      6.400ns|      5.876ns|      5.356ns|            0|            0|         4110|       133737|
|  TS_UCLK_DV4                  |     25.600ns|     21.424ns|          N/A|            0|            0|       133737|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |    9.790|    1.415|    2.938|    0.947|
sys_clkp       |    9.790|    1.415|    2.938|    0.947|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |    9.790|    1.415|    2.938|    0.947|
sys_clkp       |    9.790|    1.415|    2.938|    0.947|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 137847 paths, 0 nets, and 36368 connections

Design statistics:
   Minimum period:  21.424ns{1}   (Maximum frequency:  46.677MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 02 12:48:54 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



