<?xml version="1.0" encoding="UTF-8"?>
<!-- wv test.vim to save -->
<!-- rv test.vim to load -->
<!-- q = add comment -->
<!-- e = multi-bit -->
<!-- r = single bit -->
<!-- t = addr copy -->
<!-- y = 4 table -->
<!-- u = 8 table -->
<!-- g = capitalize id -->

<node id="TOP">

    <node id="LPGBT">

        <!-- 15.1 Read/Write/Fuse -->
        <node id="RWF" address="0x0" description="Read/Write/Fuse">

            <!-- 15.1.1 CHIPID -->
            <node id="CHIPID" address="0x0" description="LpGBT Chip ID">
                <node id="CHIPID0" address="0x0" permission="rw"
                    description="Stores bits 31:24 of the CHIPID"
                    mask="0xff" />
                <node id="CHIPID1" address="0x1" permission="rw"
                    description="Stores bits 23:16 of the CHIPID"
                    mask="0xff" />
                <node id="CHIPID2" address="0x2" permission="rw"
                    description="Stores bits 15:8 of the CHIPID"
                    mask="0xff" />
                <node id="CHIPID3" address="0x3" permission="rw"
                    description="Stores bits 7:0 of the CHIPID"
                    mask="0xff" />
                <node id="USERID0" address="0x4" permission="rw"
                    description="Stores bits 31:24 of the USERID"
                    mask="0xff" />
                <node id="USERID1" address="0x5" permission="rw"
                    description="Stores bits 23:16 of the USERID"
                    mask="0xff" />
                <node id="USERID2" address="0x6" permission="rw"
                    description="Stores bits 15:8 of the USERID"
                    mask="0xff" />
                <node id="USERID3" address="0x7" permission="rw"
                    description="Stores bits 7:0 of the USERID"
                    mask="0xff" />
            </node> <!--CHIPID-->

            <!-- 15.1.2 CALIBRATION DATA -->
            <node id="CALIBRATION" address="0x8" description="Calibration Data">
                
                <!-- [0x008] DACCAL0 -->
                <!-- Calibration data for the voltage DAC. Usage is TBD -->
                <node id="DACCALMINCODE_0TO7" address="0x0" permission="rw"
                    description="Calibration data for the voltage DAC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x009] DACCAL1 -->
                <!-- Calibration data for the voltage DAC. Usage is TBD -->    
                <node id="DACCALMAXCODE_0TO7" address="0x1" permission="rw"
                    description="Calibration data for the voltage DAC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x00a] DACCAL2 -->
                <!-- Calibration data for the voltage DAC. Usage is TBD -->
                <node id="DACCALMINCODE_8TO11" address="0x2" permission="rw"
                    description="Calibration data for the voltage DAC. Usage is TBD"
                    mask="0xf0"   />
                <node id="DACCALMAXCODE_8TO11" address="0x2" permission="rw"
                    description="Calibration data for the voltage DAC. Usage is TBD"
                    mask="0x0f"   />

                <!-- [0x00b] ADCCAL0 -->
                <!-- Calibration data for the ADC. Usage is TBD -->
                <node id="ADCCALGAIN2SEHIGH_0TO7" address="0x3" permission="rw"
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x00c] ADCCAL1 -->
                <!-- Calibration data for the ADC. Usage is TBD -->
                <node id="ADCCALGAIN2SELOW_0TO7" address="0x4" permission="rw"
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x00d] ADCCAL2 -->
                <!-- Calibration data for the ADC. Usage is TBD -->
                <node id="ADCCALGAIN2SEHIGH_8TO11" address="0x5" permission="rw"
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xf0"   />

                <node id="ADCCALGAIN2SELOW_8TO11" address="0x5" permission="rw"
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0x0f"   />

                <!-- [0x00e ADCCAL3]  -->
                <!-- Calibration data for the ADC. Usage is TBD -->
                <node id="ADCCALGAIN2DIFHIGH_0TO7" address="0x6" permission="rw"
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x00f ADCCAL4]  -->
                <!-- Calibration data for the ADC. Usage is TBD -->
                <node id="ADCCALGAIN2DIFLOW_0TO7" address="0x7" permission="rw"
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x010 ADCCAL5]  -->
                <!-- Calibration data for the ADC. Usage is TBD -->
                <node id="ADCCALGAIN2DIFHIGH_8TO11" address="0x8" permission="rw"
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xf0"   />
                <node id="ADCCALGAIN2DIRFLOW_8TO11" address="0x8" permission="rw"
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xf0"   />

                <!-- [0x011 ADCCAL6]  -->
                <!-- Calibration data for the ADC. Usage is TBD -->
                <node id="ADCCALGAIN4DIFHIGH_0TO7" address="0x9" permission="rw"
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x012 ADCCAL7]  -->                                   
                <!-- Calibration data for the ADC. Usage is TBD -->              
                <node id="ADCCALGAIN4DIFLOW_0TO7" address="0xa" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x013 ADCCAL8]  -->                                   
                <!-- Calibration data for the ADC. Usage is TBD -->              
                <node id="ADCCALGAIN4DIFHIGH_8TO11" address="0xb" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xf0"   />

                <node id="ADCCALGAIN4DIRFLOW_8TO11" address="0xb" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xf0"   />

                <!-- [0x014 ADCCAL9]  -->                                   
                <!-- Calibration data for the ADC. Usage is TBD -->              
                <node id="ADCCALGAIN8DIFHIGH_0TO7" address="0xc" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x015 ADCCAL10]  -->                                   
                <!-- Calibration data for the ADC. Usage is TBD -->              
                <node id="ADCCALGAIN8DIFLOW_OTO7" address="0xd" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x016 ADCCAL11 ]  -->                                   
                <!-- Calibration data for the ADC. Usage is TBD -->              
                <node id="ADCCALGAIN8DIFHIGH_8TO11" address="0xe" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xf0"   />
                <node id="ADCCALGAIN8DIRFLOW_8TO11" address="0xe" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0x0f"   />

                <!-- [0x017 ADCCAL12 ]  -->                                   
                <!-- Calibration data for the ADC. Usage is TBD -->              
                <node id="ADCCALGAIN16DIFHIGH_0TO7" address="0xf" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x18 ADCCAL13]  -->                                   
                <!-- Calibration data for the ADC. Usage is TBD -->              
                <node id="ADCCALGAIN16DIFLOW_0TO7" address="0x10" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x019 ADCCAL14 ]  -->                                   
                <!-- Calibration data for the ADC. Usage is TBD -->              
                <node id="ADCCALGAIN16DIFHIGH_8TO11" address="0x11" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0xf0"   />
                <node id="ADCCALGAIN16DIRFLOW_8TO11" address="0x11" permission="rw"     
                    description="Calibration data for the ADC. Usage is TBD"
                    mask="0x0f"   />

                <!-- [0x01a TEMPCALH ]  -->                                   
                <!-- Calibration data for the temperature sensor. -->              
                <node id="TEMPCAL_8TO15" address="0x01a-0x8" permission="rw"     
                    description="Calibration data for the temperature sensor. Usage is TBD."
                    mask="0xff"   />

                <!-- [0x01b TEMPCALL ]  -->                                   
                <!-- Calibration data for the temperature sensor. -->              
                <node id="TEMPCAL_0TO7" address="0x01b-0x8" permission="rw"     
                    description="Calibration data for the temperature sensor. Usage is TBD."
                    mask="0xff"   />

                <!-- [0x01c] VREFCNTR -->
                <!-- Voltage reference control. -->
                <node id="VREFENABLE" address="0x01c-0x8" permission="rw"
                    description="Enable internal voltage reference."
                    mask="0x80" />

                <!-- [0x01d] VREFTUNE -->
                <!-- Voltage reference tuning register. -->
                <node id="VREFTUNE" address="0x01d-0x8" permission="rw"
                    description="Tuning world for internal voltage reference."
                    mask="0xff" />

                <!-- [0x01e CURDACCALH]  -->                                   
                <!-- Calibration data for current DAC. Usage is TBD -->            
                <node id="CURDACCA_8TO15" address="0x1e-0x8" permission="rw"     
                    description="Calibration data for current DAC. Usage is TBD"
                    mask="0xff"   />

                <!-- [0x01f CURDACCALl]  -->                                   
                <!-- Calibration data for current DAC. Usage is TBD -->            
                <node id="CURDACCAL_0TO7" address="0x1f-0x8" permission="rw"     
                    description="Calibration data for current DAC. Usage is TBD"
                    mask="0xff"   />
            </node>

            <!-- 15.1.3 Clock Generator-->
            <node id="CLOCKGENERATOR" address="0x20" description="Clock Generator Settings">

                <!--[0x020] CLKGConfig0 -->
                <node id="CLKGCALIBRATIONENDOFCOUNT" address="0x00" permission="rw"
                    description="Selects the VCO calibration race goal in number of clock cycles between refClk (refClkCounter) and vco_40MHz (vcoClkCounter) (2^(CLKGCalibrationEndOfCount[3:0]+1)); default: 14"
                    mask="0xf0" />
                <node id="CLKGBIASGENCONFIG" address="0x00" permission="rw"
                    description="Bias DAC for the charge pumps [0 : 8 : 120] uA; default: 8"
                    mask="0x0f" />

                <!--[0x021] CLKGConfig1 -->
                <node id="CDRCONTROLOVERRIDEENABLE" address="0x01" permission="rw"
                    description="Enables the control override of the state machine; default: 0"
                    mask="0x80" />
                <node id="CLKGDISABLEFRAMEALIGNERLOCKCONTROL" address="0x01" permission="rw"
                    description="Disables the use of the frame aligner's lock status; default: 0"
                    mask="0x40" />
                <node id="CLKGCDRRES" address="0x01" permission="rw"
                    description="CDR's filter resistor enable; default: 1"
                    mask="0x20" />
                <node id="CLKGVCORAILMODE" address="0x01" permission="rw"
                    description="VCO rail mode; [0: voltage mode, fixed to VDDRX; 1: current mode, value selectable using CLKGVcoDAC]; default: 1"
                    mask="0x10" />
                <node id="CLKGVCODAC" address="0x01" permission="rw"
                    description="Current DAC for the VCO [0: 0.470 : 7.1] mA; default: 8"
                    mask="0x0f" />

                <!-- [0x022] CLKGPllRes -->
                <node id="CLKGPLLRESWHENLOCKED" address="0x02" permission="rw"
                    description="PLL's filter resistance when PLL is locked [R = 1/2 * 79.8k / CONFIG] Ohm; default: 2"
                    mask="0xf0" />
                <node id="CLKGPLLRES" address="0x02" permission="rw"
                    description=" PLL's filter resistance when PLL is locking [R = 1/2 * 79.8k / CONFIG] Ohm; default: 2"
                    mask="0x0f" />

                <!-- [0x023] CLKGPLLIntCur -->
                <node id="CLKGPLLINTCURWHENLOCKED" address="0x03" permission="rw"
                    description="PLL's integral current path when in locked state [0 : 1.1 : 8] uA; default: 9"
                    mask="0xf0" />
                <node id="CLKGPLLINTCUR" address="0x03" permission="rw"
                    description="PLL's integral current path when in locking state [0 : 1.1 : 8] uA; default: 9"
                    mask="0x0f" />

                <!-- [0x024] CLKGPLLPropCur -->
                <node id="CLKGPLLPROPCURWHENLOCKED" address="0x04" permission="rw"
                    description="PLL's proportional current path when in locked state [0 : 5.46 : 82] uA; default: 9"
                    mask="0xf0" />
                <node id="CLKGPLLPROPCUR" address="0x04" permission="rw"
                    description="PLL's proportional current path when in locking state [0 : 5.46 : 82] uA; default: 9"
                    mask="0x0f" />

                <!-- [0x025] CLKGCDRPropCur -->
                <node id="CLKGCDRPROPCURWHENLOCKED" address="0x05" permission="rw"
                    description="CDR's Alexander phase detector proportional current path when in locked state [0 : 5.46 : 82] uA; default: 5"
                    mask="0xf0" />
                <node id="CLKGCDRPROPCUR" address="0x05" permission="rw"
                    description="CDR's Alexander phase detector proportional current path when in locking state [0 : 5.46 : 82] uA; default: 5"
                    mask="0x0f" />

                <!-- [0x026] CLKGCDRIntCur -->
                <node id="CLKGCDRINTCURWHENLOCKED" address="0x06" permission="rw"
                    description="CDR's Alexander phase detector integral current path when in locked state [0 : 5.46 : 82] uA; default: 5"
                    mask="0xf0" />
                <node id="CLKGCDRINTCUR" address="0x06" permission="rw"
                    description="CDR's Alexander phase detector integral integral current path when in locking state [0 : 5.46 : 82] uA; default: 5"
                    mask="0x0f" />

                <!-- [0x027] CLKGCDRFFPropCur -->
                <node id="CLKGCDRFEEDFORWARDPROPCURWHENLOCKED" address="0x07" permission="rw"
                    description="CDR's proportional feed forward current path when in locked state [0 : 5.46 : 82] uA; default: 6"
                    mask="0xf0" />
                <node id="CLKGCDRFEEDFORWARDPROPCUR" address="0x07" permission="rw"
                    description="CDR's proportional feed forward current path when in locking state [0 : 5.46 : 82] uA; default: 6"
                    mask="0x0f" />

                <!-- [0x028] CLKGFLLIntCur -->
                <node id="CLKGFLLINTCURWHENLOCKED" address="0x08" permission="rw"
                    description="CDR's frequency detector charge pump when in locked state [0 : 5.46 : 82] uA; default: 5"
                    mask="0xf0" />
                <node id="CLKGFLLINTCUR" address="0x08" permission="rw"
                    description="CDR's frequency detector charge pump when in locking state [0 : 5.46 : 82] uA; default: 5"
                    mask="0x0f" />

                <!-- [0x029] CLKGFFCAP -->
                <node id="CDRCOCONNECTCDR" address="0x09" permission="rw"
                    description="Enables the connectCDR switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x80" />
                <node id="CLKGCAPBANKOVERRIDEENABLE" address="0x09" permission="rw"
                    description="Enables the override of the capacitor search during VCO calibration  disable, 1 - enable]; default: 0"
                    mask="0x40" />
                <node id="CLKGFEEDFORWARDCAPWHENLOCKED" address="0x09" permission="rw"
                    description="CDR's feed forward filter's capacitance when in locked state [0: 44 : 308] fF; default: 3"
                    mask="0x38" />
                <node id="CLKGFEEDFORWARDCAP" address="0x09" permission="rw"
                    description="CDR's feed forward filter's capacitance when in locking state [0: 44 : 308] fF; default: 3"
                    mask="0x07" />

                <!-- [0x02a] CLKGCntOverride -->
                <node id="CLKGCOOVERRIDEVC" address="0x0A" permission="rw"
                    description="Forces the VCO's control voltage to be in mid range  disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x80" />
                <node id="CDRCOREFCLKSEL" address="0x0A" permission="rw"
                    description="Forces the reference clock selection for the VCO calibration  data/4, 1 - external refClk] (only when CDRControlOverrideEnable is 1)"
                    mask="0x40" />
                <node id="CDRCOENABLEPLL" address="0x0A" permission="rw"
                    description="Enables the enablePLL switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x20" />
                <node id="CDRCOENABLEFD" address="0x0A" permission="rw"
                    description="Enables the frequency detector [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x10" />
                <node id="CDRCOENABLECDR" address="0x0A" permission="rw"
                    description="Enables  the enableCDR switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x8" />
                <node id="CDRCODISDATACOUNTERREF" address="0x0A" permission="rw"
                    description="Enables  the data/4 ripple counter [0 - disable, 0 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x4" />
                <node id="CDRCODISDESVBIASGEN" address="0x0A" permission="rw"
                    description="Enables the vbias for the CDR [0 - disable, 0 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x2" />
                <node id="CDRCOCONNECTPLL" address="0x0A" permission="rw"
                    description="Enables the connectPLL switch [0 - disable, 1 - enable] (only when CDRControlOverrideEnable is 1)"
                    mask="0x1" />

                <!-- [0x02b] CLKGOverrideCapBank -->
                <node id="CLKGCAPBANKSELECT_7TO0" address="0x0B" permission="rw"
                    description="Selects the capacitor bank value for the VCO (only when CLKGCapBankOverrideEnable is 1); default: n/a"
                    mask="0xff" />

                <!-- [0x02c] CLKGWaitTime -->
                <node id="CLKGWAITCDRTIME" address="0x0C" permission="rw"
                    description=" ljCDR state machine waiting for lock, RX/TRX mode, (16'h0001 ml (much less than) CLKGwaitCDRTime); (only when CLKGDisableFrameAlignerLockControl == 1); default: 8"
                    mask="0xf0" />
                <node id="CLKGWAITPLLTIME" address="0x0C" permission="rw"
                    description=" ljCDR state machine waiting for lock, TX mode, (16'h0001 mlt CLKGwaitPLLTime); (only when CLKGLockFilterEnable == 0); default: 8"
                    mask="0x0f" />

                <!-- [0x02d] CLKGLFConfig0 -->
                <!-- Lock filter configuration for the clock generator block. -->
                <node id="CLKGLOCKFILTERENABLE" address="0x0D" permission="rw"
                    description="Enables the lock filter on the instant lock signal (default: 1)"
                    mask="0x80" />
                <node id="CLKGLOCKFILTERCLKALWAYSON" address="0x0D" permission="rw"
                    description="Force clock of CLKG lock filter to be always enabled (disables clock gating) (default: 0)"
                    mask="0x40" />
                <node id="CLKGCAPBANKSELECT_8" address="0x0D" permission="rw"
                    description="Selects the capacitor bank value for the VCO (only when CLKGCapBankOverrideEnable is 1); default: n/a"
                    mask="0x10" />
                <node id="CLKGLOCKFILTERLOCKTHRCOUNTER" address="0x0D" permission="rw"
                    description="Sets the lock threshold value of the instant lock low pass filter. The number of 40 MHz clock cycles is set to 2CLKGLockFilterLockThrCounter (default: 15)"
                    mask="0x0f" />

                <!-- [0x02e] CLKGLFConfig1 -->
                <!-- Lock filter configuration for the clock generator block. -->
                <node id="CLKGLOCKFILTERRELOCKTHRCOUNTER" address="0x0E" permission="rw"
                    description=" Sets the relock threshold value of the instant lock low pass filter. The number of 40 MHz clock cycles is set to 2CLKGLockFilterReLockThrCounter (default: 15)"
                    mask="0xf0" />
                <node id="CLKGLOCKFILTERUNLOCKTHRCOUNTER" address="0x0E" permission="rw"
                    description="Sets the unlock threshold value of the instant lock low pass filter. The number of 40 MHz clock cycles is set to 2CLKGLockFilterUnLockThrCounter (default: 15)"
                    mask="0x0f" />

                <!-- [0x02f] FAMaxHeaderFoundCount -->
                <!-- Frame aligner configuration register. -->
                <node id="FAMAXHEADERFOUNDCOUNT" address="0x0F" permission="rw"
                    description="The number of consecutive valid frame headers that have to be detected before frame lock is assumed. Default: 16."
                    mask="0xff" />

                <!-- [0x030] FAMaxHeaderFoundCountAfterNF -->
                <!-- Frame aligner configuration register. -->
                <node id="FAMAXHEADERFOUNDCOUNTAFTERNF" address="0x10" permission="rw"
                    description=" After frame synchronization and if an invalid header has been detected, this is the minimum number of consecutive valid headers that must be detected before the frame is confirmed to be still synchronized. Default: 16."
                    mask="0xff" />

                <!-- [0x031] FAMaxHeaderNotFoundCount -->
                <!-- Frame aligner configuration register. -->
                <node id="FAMAXHEADERNOTFOUNDCOUNT" address="0x11" permission="rw"
                    description=" After frame synchronization, this is the maximum number of invalid headers (consecutive or not) that are allowed to occur before the frame is considered to be unlocked. Default: 16."
                    mask="0xff" />

                <!-- [0x032] RESERVED1 -->
                <!-- Reserved register. -->

                <!-- [0x033] PSDllConfig -->
                <node id="PSDLLCONFIRMCOUNT" address="0x13" permission="rw"
                    description="Number of clock cycles (in the 40 MHz clock domain) to confirm locked state. 2d0=1, 2d1=4, 2d2=16, 2d3=31"
                    mask="0x0c" />
                <node id="PSDLLCURRENTSEL" address="0x13" permission="rw"
                    description="Current for the DLL charge pump. 2d0=1 uA, 2d1=2 uA, 2d2=4 uA, 2d3=8 uA"
                    mask="0x03" />

                <!-- [0x034] RESERVED2 -->
                <!-- Reserved register -->

                <!-- [0x035] FORCEEnable -->
                <!-- Enables user to enable specific sub-circuits regardless of the operation mode -->
                <node id="FORCETXENABLE" address="0x15" permission="rw"
                    description="Enable the TX logic regardless of the operation mode"
                    mask="0x80" />
                <node id="FORCERXENABLE" address="0x15" permission="rw"
                    description="Enable the RX logic regardless of the operation mode"
                    mask="0x40" />
                <node id="LDFORCEENABLE" address="0x15" permission="rw"
                    description="Enables the Line Driver, regardless of the operation mode, when one of the loop-backs is selected."
                    mask="0x20" />
                <node id="I2CMCLKALWAYSENABLE" address="0x15" permission="rw"
                    description="Always enable clock for the I2C masters during the power-on sequence (disable clock gating)."
                    mask="0x08" />
                <node id="PSFSMCLKALWAYSON" address="0x15" permission="rw"
                    description="Forces an initialization state machine clock to be always active (disables clock gating)"
                    mask="0x04" />
            </node> <!--Clock Generator-->

            <!-- 15.1.4 CHIP Config -->
            <node id="CHIPCONFIG" address="0x36" description="LpGBT Chip Config">

                <!-- [0x036] ChipConfig -->
                <!-- Miscellaneous chip configurations. -->
                <node id="HIGHSPEEDDATAOUTINVERT" address="0x0" permission="rw"
                    description="Inverts high speed data output lines (equivalent to swapping HSOUTP and HSOUTN on the PCB)"
                    mask="0x80" />
                <node id="HIGHSPEEDDATAININVERT" address="0x0" permission="rw"
                    description="Inverts high speed data input lines (equivalent to swapping HSINP and HSINN on the PCB)"
                    mask="0x40" />
                <node id="CHIPADDRESSBAR" address="0x0" permission="rw"
                    description="Sets most significant bits of the chip address (see Section 3.3)."
                    mask="0x07" />
            </node>

            <!-- 15.1.5 Equalizer -->
            <node id="EQUALIZER" address="0x37" description="LpGBT Equalizer">

                <!-- [0x037] EQConfig -->
                <!-- Main equalizer configuration register -->
                <node id="EQATTENUATION" address="0x0" permission="rw"
                    description="4:3 -  Attenuation of the equalizer. Gain [V/V] 2d0 = 1/3, 2d1 = 2/3, 2d2 = 2/3, 2d3 = 1/1"
                    mask="0x18" />
                <node id="EQCAP" address="0x0" permission="rw"
                    description="1:0 -  Capacitance select for the equalizer. Capacitance [fF]: 2d0 = 0, 2d1 = 70, 2d2 = 70, 2d3 = 140"
                    mask="0x3" />

                <!-- [0x038] EQRes -->
                <!-- Resistance configuration for the equalizer -->
                <node id="EQRES3" address="0x1" permission="rw"
                    description="Resistance to be used in the fourth stage of the data input equalizer. EQRes3[1:0] Resistance [kOhm]: 2d0=0, 2d1=3.0, 2d2=4.9, 2d3=7.1"
                    mask="0xc0" />
                <node id="EQRES2" address="0x1" permission="rw"
                    description="Resistance to be used in the third stage of the data input equalizer. EQRes2[1:0] Resistance [kOhm] 2d0=0, 2d1=3.0, 2d2=4.9, 2d3=7.1"
                    mask="0x30" />
                <node id="EQRES1" address="0x1" permission="rw"
                    description="Resistance to be used in the second stage of the data input equalizer. EQRes1[1:0] Resistance [kOhm] 2d0=0, 2d1=3.0, 2d2=4.9, 2d3=7.1"
                    mask="0x0c" />
                <node id="EQRES0" address="0x1" permission="rw"
                    description="Resistance to be used in the first stage of the data input equalizer. EQRes0[1:0] Resistance [kOhm] 2d0=0, 2d1=3.0, 2d2=4.9, 2d3=7.1"
                    mask="0x03" />
            </node>

            <!-- 15.1.6 Line Driver -->
            <node id="LINE_DRIVER" address="0x39" description="LpGBT Line Driver">
                <!-- [0x039] LDConfigH -->
                <!-- Line driver configuration register -->

                <node id="LDEMPHASISENABLE" address="0x0" permission="rw"
                    description="Enable pre-emphasis in the line driver. The amplitude of the pre-emphasis is controlled by LDEmphasisAmp[6:0] and the duration by LDEmphasisShort."
                    mask="0x80" />
                <node id="LDMODULATIONCURRENT" address="0x0" permission="rw"
                    description="Sets high-speed line driver modulation current: Im = 137 uA * LDModulationCurrent[6:0]"
                    mask="0x7f" />

                <!-- [0x03a] LDConfigL -->
                <!-- Line driver configuration register -->
                <node id="LDEMPHASISSHORT" address="0x1" permission="rw"
                    description="Sets the duration of the pre-emphasis pulse. Please not that pre-emphasis has to be enabled (LDEmphasisEnable) for this field to have any impact."
                    mask="0x80" />
                <node id="LDEMPHASISAMP" address="0x1" permission="rw"
                    description="Sets high-speed line driver pre-emphasis current: Ipre = 137 uA * LDEmphasisAmp[6:0]. Please note that pre-emphasis has to be enabled (LDEmphasisEnable) for these registers bits to be active."
                    mask="0x7f" />

                <!-- [0x03b] REFCLK -->
                <!-- Configuration for the reference clock pad -->
                <node id="REFCLKFORCEENABLE" address="0x2" permission="rw"
                    description="Enable the reference clock pad regardless of the operation mode."
                    mask="0x4" />
                <node id="REFCLKACBIAS" address="0x2" permission="rw"
                    description="Enables the common mode generation for the REFCLK."
                    mask="0x2" />
                <node id="REFCLKTERM" address="0x2" permission="rw"
                    description="Enables the 100 Ohm termination for the REFCLK input."
                    mask="0x1" />

                <!-- [0x03c] SCCONFIG -->
                <!-- Serial interface (IC/EC) configuration register. -->
                <node id="SCPARITYCHECKDISABLE" address="0x3" permission="rw"
                    description="Disable parity check for incoming frames. If asserted, the data will be copied to registers regardless of parity check."
                    mask="0x1" />
            </node>

            <!-- 15.1.7 Reset -->
            <node id="RESET" address="0x3d" description="">

                <!-- [0x03d] RESETConfig -->
                <!-- Reset configuration. -->
                <node id="BODENABLE" address="0x0" permission="rw"
                    description="Enables brownout detector."
                    mask="0x08" />
                <node id="BODLEVEL" address="0x0" permission="rw"
                    description="Brownout Voltage Level[V] 0=0.80, 1=0.85, 2=0.90, 3=0.95, 4=1.00, 5=1.05, 6=1.10, 7=1.15"
                    mask="0x07" />
            </node>

            <!-- 15.1.8 Power Good  -->
            <node id="POWER_GOOD" address="0x3e" description="">

                <!-- [0x03e] PGConfig -->
                <!-- Power Good configuration. -->
                <node id="PGENABLE" address="0x0" permission="rw"
                    description="Enable Power Good feature. For more details see Power-up state machine."
                    mask="0x80" />
                <node id="PGLEVEL" address="0x0" permission="rw"
                    description="Enable Power Good feature. For more details see Power-up state machine. Voltage level [V]: 0=0.80, 1=0.85, 2=0.90, 3=0.95, 4=1.00, 5=1.05, 6=1.10, 7=1.15"
                    mask="0x70" />
                <node id="PGDELAY" address="0x0" permission="rw"
                    description="PGDelay[3:0]   Wait time: 0=disabled, 1 =1us, 2 =5us, 3=10 us, 4=50us, 5=100us, 6=500us, 7=1ms, 8=5ms, 9=10 ms, 10=20 ms, 11=50 ms, 12=100 ms, 13=200ms, 14=500ms, 15=1s"
                    mask="0x0f" />
            </node>

            <!-- 15.1.9 I2C Masters  -->
            <node id="I2C_MASTERS" address="0x3f" description="">
            
                <!-- [0x03f] I2CMTransConfig -->
                <node id="I2CMTransEnable" address="0x0" permission="rw"
                    description=" Enables the execution of I2C transaction during initial power-up"
                    mask="0x80" />
                <node id="I2CMTransChannel" address="0x0" permission="rw"
                    description="Selects I2C master slave on which the transaction should be executed.I2CMTransChannel[1:0] I2C Master: 2d0=I2CM0, 2d1=I2CM1, 2d2=I2CM2, 3d3=reserved"
                    mask="0x60" />
                <node id="I2CMTransAddressExt" address="0x0" permission="rw"
                    description="3 additional bits of address of slave to address in an I2C transaction; only used in commands with 10-bit addressing"
                    mask="0x1c" />
                <node id="I2CMTrans10BitAddr" address="0x0" permission="rw"
                    description=" If true, the I2C transaction executed during the initial power-up will use 10 bit addressing."
                    mask="0x02" />
            
                <!-- [0x040] I2CMTransAddress -->
                <!--  I2C slave address -->
                <node id="I2CMTransAddress" address="0x1" permission="rw"
                    description="Slave address to be used in the I2C transaction executed during initial power-up."
                    mask="0x7f" />
                    
                <!-- [0x041] I2CMTransCtrl -->
                <!-- Control register for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransCtrl" address="0x2" permission="rw"
                    description="Control register for the the I2C transaction executed during initial power-up. See Control register for more details."
                    mask="0xff" />
                    
                <!-- [0x042] I2CMTransData0 -->
                <!-- Data for the I2C transaction executed during initial power-up. -->
                <node id="I2CMTransData_0TO7" address="0x3" permission="rw"
                    description=" Byte 0 for the I2C transaction executed during initial power-up"
                    mask="0xff" />
                    
                <!-- [0x043] I2CMTransData1 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_8TO15" address="0x4" permission="rw"
                    description="Byte 1 for the I2C transaction executed during initial power-up"
                    mask="0xff" />
                    
                <!-- [0x044] I2CMTransData2 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_16TO23" address="0x5" permission="rw"
                    description="Byte 2 for the I2C transaction executed during initial power-up"
                    mask="0xff" />
                    
                <!-- [0x045] I2CMTransData3 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_24TO31" address="0x6" permission="rw"
                    description="Byte 3 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x046] I2CMTransData4 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_32TO39" address="0x7" permission="rw"
                    description="Byte 4 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x047] I2CMTransData5 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_40TO47" address="0x8" permission="rw"
                    description="Byte 5 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x048] I2CMTransData6 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_48TO55" address="0x9" permission="rw"
                    description="Byte 6 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x049] I2CMTransData7 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_56TO63" address="0xa" permission="rw"
                    description="Byte 7 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x04a] I2CMTransData8 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_64TO71" address="0xb" permission="rw"
                    description="Byte 8 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x04b] I2CMTransData9 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_72TO79" address="0xc" permission="rw"
                    description="Byte 9 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x04c] I2CMTransData10 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_80TO87" address="0xd" permission="rw"
                    description=" Byte 10 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x04d] I2CMTransData11 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_88TO95" address="0xe" permission="rw"
                    description="Byte 11 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x04e] I2CMTransData12 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_96TO103" address="0xf" permission="rw"
                    description=" Byte 12 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x04f] I2CMTransData13 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_104TO111" address="0x10" permission="rw"
                    description=" Byte 13 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x050] I2CMTransData14 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_112TO119" address="0x11" permission="rw"
                    description="Byte 14 for the I2C transaction executed during initial power-up."
                    mask="0xff" />
                    
                <!-- [0x051] I2CMTransData15 -->
                <!-- Data for the I2C transaction executed during initial power-up -->
                <node id="I2CMTransData_120TO127" address="0x12" permission="rw"
                    description="Byte 15 for the I2C transaction executed during initial power-up."
                    mask="0xff" />

                <!-- [0x052] I2CMClkDisable -->
                <!-- Disables the clock (enables the clock gating) of the I2CMasters-->
                <node id="I2CM2ClkDisable" address="0x13" permission="rw"
                    description="Disables the clock of channel 2 I2C master (enables the clock gating). One should generate a RSTi2cm2 after enabling the clock (disabling clock gate)."
                    mask="0x04" />
                <node id="I2CM1ClkDisable" address="0x13" permission="rw"
                    description="Disables the clock of channel 1 I2C master (enables the clock gating). One should generate a RSTi2cm1 after enabling the clock (disabling clock gate)."
                    mask="0x02" />
                <node id="I2CM0ClkDisable" address="0x13" permission="rw"
                    description="Disables the clock of channel 0 I2C master (enables the clock gating). One should generate a RSTi2cm0 after enabling the clock (disabling clock gate)."
                    mask="0x01" />
            </node>
            
            <!-- 15.1.10 Parallel IO  -->
            <node id="PIO" address="0x53" description="">

                <!-- [0x053] PIODirH -->
                <!-- Direction control for Parallel IO port -->
                <node id="PIODIRH" address="0x0" permission="rw"
                    description="PIODIR[n] Function. Function: 1'b0=Pin configured as an input, 1'b1=Pin configured as an output"
                    mask="0xff" />

                <!-- [0x054] PIODirL -->
                <!-- Direction control for Parallel IO port -->
                <node id="PIODIRL" address="0x1" permission="rw"
                    description="PIODir[n] Function. Function: 1'b0=Pin configured as an input, 1'b1=Pin configured as an output"
                    mask="0xff" />


                <!-- [0x055] PIOOutH -->
                <!-- Output control for Parallel IO port (when pin is configured as output) -->
                <node id="PIOOUTH" address="0x2" permission="rw"
                    description="PIOOut[n] Output. Output: 1'b0=Low, 1'b1=High"
                    mask="0xff" />

                <!-- [0x056] PIOOutL -->
                <!-- Output control for Parallel IO port (when pin is configured as output) -->
                <node id="PIOOUTL" address="0x3" permission="rw"
                    description="PIOOut[n] Output. Output: 1'b0=Low, 1'b1=High"
                    mask="0xff" />

                <!-- [0x057] PIOPullEnaH -->
                <!-- Pull-up/pull-down control for Parallel IO port -->
                <node id="PIOPULLENABLEH" address="0x4" permission="rw"
                    description="PIOPullEnable[n] Pull-up/Pull-down resistor: 1'b0=Disabled, 1'b1=Enabled"
                    mask="0xff" />

                <!-- [0x058] PIOPullEnaL -->
                <!-- Pull-up/pull-down control for Parallel IO port -->
                <node id="PIOPULLENABLEL" address="0x5" permission="rw"
                    description="PIOPullEnable[n] Pull-up/Pull-down resistor: 1'b0=Disabled, 1'b1=Enabled"
                    mask="0xff" />

                <!-- [0x059] PIOUpDownH -->
                <!-- Selects pull-up or pull-down resistor for Parallel IO port when enabled in PIOPullEna register. See CMOS I/O Pin Characteristics for more details -->
                <node id="PIOUPDOWNH" address="0x6" permission="rw"
                    description="PIOPullEnable[n] Pull-up/Pull-down resistor: 1'b0=Pull-down, 1'b1=Pull-up"
                    mask="0xff" />

                <!-- [0x05a] PIOUpDownL -->
                <!-- Selects pull-up or pull-down resistor for Parallel IO port when enabled in PIOPullEna register. See CMOS I/O Pin Characteristics for more details -->
                <node id="PIOUPDOWNL" address="0x7" permission="rw"
                    description="PIOPullEnable[n] Pull-up/Pull-down resistor: 1'b0=Pull-down, 1'b1=Pull-up"
                    mask="0xff" />

                <!-- [0x05b] PIODriveStrengthH -->
                <!-- Selects driving strength for Parallel IO port when configured as an output. See CMOS I/O Pin Characteristics for more details -->
                <node id="PIODRIVESTRENGTHH" address="0x8" permission="rw"
                    description="PIODriveStrength[n] Drive Strength: 1'b0=Low, 1'b1=High"
                    mask="0xff" />

                <!-- [0x05c] PIODriveStrengthL -->
                <!-- Selects driving strength for Parallel IO port when configured as an output -->
                <node id="PIODRIVESTRENGTHL" address="0x9" permission="rw"
                    description="PIODriveStrength[n] Drive Strength: 1'b0=Low, 1'b1=High"
                    mask="0xff" />
            </node>

            <!-- 15.1.11 Phase Shifter  -->
            <node id="PHASE_SHIFTER" address="0x5D" description=""
                generate="true"
                generate_size="4"
                generate_address_step="0x3"
                generate_idx_var="PSCLK_IDX">

                <!-- [0x05d] PS{PSCLK_IDX}Config -->
                <!-- Main configuration of the phase-shifter clock 0 -->
                <node id="PS${PSCLK_IDX}DELAY_8" address="0x0" permission="rw"
                    description="MSB of the delay select for clock ${PSCLK_IDX}. For more information check [0x05e] ${PSCLK_IDX}Delay register."
                    mask="0x80" />

                <node id="PS${PSCLK_IDX}ENABLEFINETUNE" address="0x0" permission="rw"
                    description="Enable fine deskewing for clock ${PSCLK_IDX}."
                    mask="0x40" />
                <node id="PS${PSCLK_IDX}DRIVESTRENGTH" address="0x0" permission="rw"
                    description="Sets the driving strength for clock ${PSCLK_IDX} output. Strength [mA]: 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x38" />
                <node id="PS${PSCLK_IDX}FREQ" address="0x0" permission="rw"
                    description="Sets the frequency for clock ${PSCLK_IDX} output. Frequency [MHz]: 3'd0=disabled, 3'd1=40, 3'd2=80, 3'd3=160, 3'd4=320, 3'd5=640, 3'd6=1280, 3'd7=Reserved"
                    mask="0x7" />

                <!-- [0x05e] ${PSCLK_IDX}Delay -->
                <!-- Delay of the phase-shifter clock ${PSCLK_IDX} -->
                <node id="PS${PSCLK_IDX}DELAY_7TO0" address="0x1" permission="rw"
                    description="Delay select for clock ${PSCLK_IDX}. Please note that that most significant bit of the ${PSCLK_IDX}Delay field is stored in the [0x05d] PS0Config register."
                    mask="0xff" />

                <!-- [0x05f] ${PSCLK_IDX}OutDriver -->
                <!-- Output driver configuration for the phase-shifter clock ${PSCLK_IDX} -->
                <node id="PS${PSCLK_IDX}PREEMPHASISSTRENGTH" address="0x2" permission="rw"
                    description="Sets the pre-emphasis strength for phase-shifter clock ${PSCLK_IDX} output. PS0PreEmphasisStrength[2:0] Strength [mA]: 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0xe0" />
                <node id="PS${PSCLK_IDX}PREEMPHASISMODE" address="0x2" permission="rw"
                    description="Sets the pre-emphasis mode for clock ${PSCLK_IDX}. Mode: 2'd0=disabled, 2'd1=disabled, 2'd2=Self timed, 2'd3=Clock timed"
                    mask="0x18" />
                <node id="PS${PSCLK_IDX}PREEMPHASISWIDTH" address="0x2" permission="rw"
                    description="Sets the width of pre-emphasis pulse for clock ${PSCLK_IDX} output in self timed mode. Pulse length [ps]: 0=0, 1=0, 2=0, 3=0, 4=0, 5=0, 6=0, 7=0"
                    mask="0x7" />
            </node>

            <!-- [0x069] $PSLowRes -->
            <!-- Power supply resistance control for phase-shifter drivers -->
            <node id="PSLOWRES" address="0x69" description="">
                <node id="PS3LOWRES" address="0x0" permission="rw"
                    description="Decreases the power supply filter resistance in PS3 driver"
                    mask="0x08" />
                <node id="PS2LOWRES" address="0x0" permission="rw"
                    description="Decreases the power supply filter resistance in PS2 driver"
                    mask="0x04" />
                <node id="PS1LOWRES" address="0x0" permission="rw"
                    description="Decreases the power supply filter resistance in PS1 driver"
                    mask="0x02" />
                <node id="PS0LOWRES" address="0x0" permission="rw"
                    description="Decreases the power supply filter resistance in PS0 driver"
                    mask="0x01" />
            </node>

            <!-- 15.1.12 Voltage DAC  -->
            <node id="VOLTAGE_DAC" address="0x6a" description="">

                <!-- [0x06a] DACConfigH -->
                <!-- DACs configuration register. -->
                <node id="VOLDACENABLE" address="0x0" permission="rw"
                    description="Enable voltage DAC."
                    mask="0x80" />
                <node id="CURDACENABLE" address="0x0" permission="rw"
                    description="Enables current DAC."
                    mask="0x40" />
                <node id="VOLDACVALUE_8TO11" address="0x0" permission="rw"
                    description="Sets output voltage for the Voltage DAC"
                    mask="0x0f" />

                <!-- [0x06b] DACConfigL -->
                <!-- DACs configuration register. -->
                <node id="VOLDACVALUE_0TO7" address="0x1" permission="rw"
                    description="Sets output voltage for the Voltage DAC"
                    mask="0xff" />
            </node>

            <!-- 15.1.13 Current DAC  -->
            <node id="CUR_DAC" address="0x6C" description="">

                <!-- [0x06c] CURDACValue -->
                <!-- Output current -->
                <node id="CURDACSELECT" address="0x0" permission="rw"
                    description=" Sets output current for the current DAC. Current = CURDACSelect * XX uA."
                    mask="0xff" />

                <!-- [0x06d] CURDACCHN -->
                <!-- Current DAC output multiplexer. -->
                <node id="CURDACCHNENABLE" address="0x1" permission="rw"
                    description=" Setting Nth bit in this register attaches current DAC to ADCN pin. Current source can be attached to any number of channels."
                    mask="0xff" />
            </node>

            <!-- 15.1.14 EPort Clock -->
            <node id="EPORTCLK" address="0x6E" description=""
                generate="true"
                generate_size="29"
                generate_address_step="0x2"
                generate_idx_var="CLOCK_OUT_IDX">

                <!-- [0x06E] EPCLK0ChnCntrH -->
                <!-- Configuration of clock output {CLOCK_OUT_IDX} -->
                <node id="EPCLK${CLOCK_OUT_IDX}LOWRES" address="0x0" permission="rw"
                    description="Decreases the power supply filter resistance in EPCLK0 driver"
                    mask="0x80" />
                <node id="EPCLK${CLOCK_OUT_IDX}INVERT" address="0x0" permission="rw"
                    description="Inverts ${CLOCK_OUT_IDX} clock output."
                    mask="0x40" />
                <node id="EPCLK${CLOCK_OUT_IDX}DRIVESTRENGTH" address="0x0" permission="rw"
                    description="Sets the driving strength for ${CLOCK_OUT_IDX} clock output. Strength [mA]: 3d0=0, 3d1=1.0, 3d2=1.5, 3d3=2.0, 3d4=2.5, 3d5=3.0, 3d6=3.5, 3d7=4.0"
                    mask="0x38" />
                <node id="EPCLK${CLOCK_OUT_IDX}FREQ" address="0x0" permission="rw"
                    description="Sets the frequency for ${CLOCK_OUT_IDX} clock output. Frequency [MHz]: 3'd0=disabled, 3'd1=40, 3'd2=80, 3'd3=160, 3'd4=320, 3'd5=640, 3'd6=1280, 3'd7=EDIN${CLOCK_OUT_IDX} loopback"
                    mask="0x7" />

                <!-- [0x06F] EPCLK0ChnCntrL -->
                <!-- Configuration of clock output {CLOCK_OUT_IDX} -->
                <node id="EPCLK${CLOCK_OUT_IDX}PREEMPHASISSTRENGTH" address="0x1" permission="rw"
                    description="Sets the pre-emphasis strength for ${CLOCK_OUT_IDX} clock output. EPCLK0PreEmphasisStrength[2:0] Strength [mA]: 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0xe0" />
                <node id="EPCLK${CLOCK_OUT_IDX}PREEMPHASISMODE" address="0x1" permission="rw"
                    description="Sets the pre-emphasis mode for clock output ${CLOCK_OUT_IDX}. EPCLK0PreEmphasisMode[1:0] Mode: 0=disabled, 1=disabled, 2=Self timed, 3=Clock timed"
                    mask="0x18" />
                <node id="EPCLK${CLOCK_OUT_IDX}PREEMPHASISWIDTH" address="0x1" permission="rw"
                    description="Sets the width of pre-emphasis pulse for ${CLOCK_OUT_IDX} clock output in self timed mode. EPCLK0PreEmpahasisWidth[2:0] Pulse length [ps]: 3'd0=120, 3'd1=240, 3'd2=360, 3'd3=480, 3'd4=600, 3'd5=720, 3'd6=840, 3'd7=960"
                    mask="0x7" />
            </node>
            
            <!-- 15.1.15 ePortTx -->
            <node id="EPORTTX" address="0xA8" description="">
                
                <!-- [0x0a8] EPTXDataRate -->
                <!-- Data rate control for ePortTx -->
                <node id="EPTX3DATARATE" address="0x0" permission="rw"
                    description="Data rate for ePortTx group 3. 'EPTX3DataRate[1:0]' 'Group 3 data rate': 2'd0=disabled, 2'd1=80Mbps, 2'd2=160Mbps, 2'd3=320Mbps"
                    mask="0xc0" />
                <node id="EPTX2DATARATE" address="0x0" permission="rw"
                    description="Data rate for ePortTx group 2. 'EPTX3DataRate[1:0]' 'Group 2 data rate': 2'd0=disabled, 2'd1=80Mbps, 2'd2=160Mbps, 2'd3=320Mbps"
                    mask="0x30" />
                <node id="EPTX1DATARATE" address="0x0" permission="rw"
                    description="Data rate for ePortTx group 1. 'EPTX3DataRate[1:0]' 'Group 1 data rate': 2'd0=disabled, 2'd1=80Mbps, 2'd2=160Mbps, 2'd3=320Mbps"
                    mask="0x0c" />
                <node id="EPTX0DATARATE" address="0x0" permission="rw"
                    description="Data rate for ePortTx group 0. 'EPTX3DataRate[1:0]' 'Group 0 data rate': 2'd0=disabled, 2'd1=80Mbps, 2'd2=160Mbps, 2'd3=320Mbps"
                    mask="0x03" />

                <!-- [0x0a9] EPTXControl -->
                <!-- EportTx configuration register. -->
                <node id="EPTX3MIRRORENABLE" address="0x1" permission="rw"
                    description="Enables mirror feature for group 3"
                    mask="0x08" />
                <node id="EPTX2MIRRORENABLE" address="0x1" permission="rw"
                    description="Enables mirror feature for group 2"
                    mask="0x04" />
                <node id="EPTX1MIRRORENABLE" address="0x1" permission="rw"
                    description="Enables mirror feature for group 1"
                    mask="0x02" />
                <node id="EPTX0MIRRORENABLE" address="0x1" permission="rw"
                    description="Enables mirror feature for group 0"
                    mask="0x01" />

                <!-- [0x0aa] EPTX10Enable -->
                <!-- Channel enable control for EPTX0 and EPTX1. -->
                <node id="EPTX13ENABLE" address="0x2" permission="rw"
                    description="Enable channel 3 in group 1"
                    mask="0x80" />
                <node id="EPTX12ENABLE" address="0x2" permission="rw"
                    description="Enable channel 2 in group 1"
                    mask="0x40" />
                <node id="EPTX11ENABLE" address="0x2" permission="rw"
                    description="Enable channel 1 in group 1"
                    mask="0x20" />
                <node id="EPTX10ENABLE" address="0x2" permission="rw"
                    description="Enable channel 0 in group 1"
                    mask="0x10" />
                <node id="EPTX03ENABLE" address="0x2" permission="rw"
                    description="Enable channel 3 in group 0"
                    mask="0x08" />
                <node id="EPTX02ENABLE" address="0x2" permission="rw"
                    description="Enable channel 2 in group 0"
                    mask="0x04" />
                <node id="EPTX01ENABLE" address="0x2" permission="rw"
                    description="Enable channel 1 in group 0"
                    mask="0x02" />
                <node id="EPTX00ENABLE" address="0x2" permission="rw"
                    description="Enable channel 0 in group 0"
                    mask="0x01" />

                <!-- [0x0ab] EPTX32Enable -->
                <!-- Channel enable control for EPTX2 and EPTX3. -->
                <node id="EPTX33ENABLE" address="0x3" permission="rw"
                    description="Enable channel 3 in group 3"
                    mask="0x80" />
                <node id="EPTX32ENABLE" address="0x3" permission="rw"
                    description="Enable channel 2 in group 3"
                    mask="0x40" />
                <node id="EPTX31ENABLE" address="0x3" permission="rw"
                    description="Enable channel 1 in group 3"
                    mask="0x20" />
                <node id="EPTX30ENABLE" address="0x3" permission="rw"
                    description="Enable channel 0 in group 3"
                    mask="0x10" />
                <node id="EPTX23ENABLE" address="0x3" permission="rw"
                    description="Enable channel 3 in group 2"
                    mask="0x08" />
                <node id="EPTX22ENABLE" address="0x3" permission="rw"
                    description="Enable channel 2 in group 2"
                    mask="0x04" />
                <node id="EPTX21ENABLE" address="0x3" permission="rw"
                    description="Enable channel 1 in group 2"
                    mask="0x02" />
                <node id="EPTX20ENABLE" address="0x3" permission="rw"
                    description="Enable channel 0 in group 2"
                    mask="0x01" />

                <!-- [0x0ac] EPTXEcChnCntr -->
                <!-- EC channel driver configuration. -->
                <node id="EPTXECDRIVESTRENGTH" address="0x4" permission="rw"
                    description="Sets the pre-emphasis strength for the EC channel. 'EPTXEcDriveStrength[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0xe0" />
                <node id="EPTXECINVERT" address="0x4" permission="rw"
                    description=" Invert data for EC channel output"
                    mask="0x04" />
                <node id="EPTXECTRISTATE" address="0x4" permission="rw"
                    description=" Enable tri-state operation of EC channel output in simplex modes"
                    mask="0x02" />
                <node id="EPTXECENABLE" address="0x4" permission="rw"
                    description="Enable EC channel output"
                    mask="0x01" />

                <!-- [0x0ad] EPTXEcChnCntr2 -->
                <!-- Configuration of the EC channel in ePortRx -->
                <node id="EPTXECPREEMPHASISWIDTH" address="0x5" permission="rw"
                    description=" Sets the width of pre-emphasis pulse for EC channel output. 'EPTXEcPreEmphasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0xe0" />
                <node id="EPTXECPREEMPHASISMODE" address="0x5" permission="rw"
                    description=" Sets the pre-emphasis mode for the EC channel. 'EPTXEcPreEmphasisMode' 'Mode': 2'd0=disabled, 2'd1=disabled, 2'd2=Self timed, 2'd3=Clock timed"
                    mask="0x18" />
                <node id="EPTXECPREEMPHASISSTRENGTH" address="0x5" permission="rw"
                    description="Sets the pre-emphasis strength for the EC channel. 'EPTXEcPreEmphasisStrength[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x07" />

                <node id="EPTX_CHN_CONTROL" address="0x6"
                    description=""
                    generate="true" generate_size="16" generate_address_step="0x1" generate_idx_var="TX_CHN_IDX">

                    <!-- [0x0ae - 0x0bd ] EPTX00ChnCntr -->
                    <!-- Control register for output driver of channel 0 in group 0 -->
                    <node id="EPTX${TX_CHN_IDX}PREEMPHASISSTRENGTH" address="0x0" permission="rw"
                        description="Sets the pre-emphasis strength for channel ${TX_CHN_IDX}. 'EPTX00PreEmphasisStrength[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                        mask="0xe0" />
                    <node id="EPTX${TX_CHN_IDX}PREEMPHASISMODE" address="0x0" permission="rw"
                        description="Selects the pre-emphasis mode for channel ${TX_CHN_IDX}. 'EPTX00PreEmphasisMode[1:0]' 'Mode': 0=disabled, 1=disabled, 2=Self timed, 3=Clock timed"
                        mask="0x18"/>
                    <node id="EPTX${TX_CHN_IDX}DRIVESTRENGTH" address="0x0" permission="rw"
                        description="Sets the driving strength for channel ${TX_CHN_IDX}. 'EPTX00DriveStrength[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                        mask="0x7" />
                </node>

                <!-- [0x0be] EPTX01_00ChnCntr -->
                <!-- Output driver settings for ePortTx group 0 -->
                <node id="EPTX01INVERT" address="0x16" permission="rw"
                    description="Invert data for channel 1 in ePortTx Group 0"
                    mask="0x80" />
                <node id="EPTX01PREEMPHASISWIDTH" address="0x16" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 0. 'EPTX01PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x70" />
                <node id="EPTX00INVERT" address="0x16" permission="rw"
                    description="Invert data for channel 0 in ePortTx Group 0."
                    mask="0x08" />
                <node id="EPTX00PREEMPHASISWIDTH" address="0x16" permission="rw"
                    description=" Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 0. 'EPTX00PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x07" />

                <!-- [0x0bf] EPTX03_02ChnCntr -->
                <!-- Output driver settings for ePortTx group 0 -->
                <node id="EPTX03INVERT" address="0x17" permission="rw"
                    description="Invert data for channel 3 in ePortTx Group 0"
                    mask="0x80" />
                <node id="EPTX03PREEMPHASISWIDTH" address="0x17" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 0. 'EPTX01PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x70" />
                <node id="EPTX02INVERT" address="0x17" permission="rw"
                    description="Invert data for channel 2 in ePortTx Group 0"
                    mask="0x08" />
                <node id="EPTX02PREEMPHASISWIDTH" address="0x17" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 0. 'EPTX00PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x07" />

                <!-- [0x0c0] EPTX11_10ChnCntr -->
                <!-- Output driver settings for ePortTx group 1 -->
                <node id="EPTX11INVERT" address="0x18" permission="rw"
                    description="Invert data for channel 1 in ePortTx Group 1"
                    mask="0x80" />
                <node id="EPTX11PREEMPHASISWIDTH" address="0x18" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 1. 'EPTX11PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x70" />
                <node id="EPTX10INVERT" address="0x18" permission="rw"
                    description="Invert data for channel 0 in ePortTx Group 1"
                    mask="0x08" />
                <node id="EPTX10PREEMPHASISWIDTH" address="0x18" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 1. 'EPTX10PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x07" />

                <!-- [0x0c1] EPTX13_12ChnCntr -->
                <!-- Output driver settings for ePortTx group 1 -->
                <node id="EPTX13INVERT" address="0x19" permission="rw"
                    description="Invert data for channel 3 in ePortTx Group 1"
                    mask="0x80" />
                <node id="EPTX13PREEMPHASISWIDTH" address="0x19" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 1. 'EPTX13PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x70" />
                <node id="EPTX12INVERT" address="0x19" permission="rw"
                    description="Invert data for channel 2 in ePortTx Group 1"
                    mask="0x08" />
                <node id="EPTX12PREEMPHASISWIDTH" address="0x19" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 1. 'EPTX12PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x07" />

                <!-- [0x0c2] EPTX21_20ChnCntr -->
                <!-- Output driver settings for ePortTx group 2 -->
                <node id="EPTX21INVERT" address="0x1a" permission="rw"
                    description="Invert data for channel 1 in ePortTx Group 2"
                    mask="0x80" />
                <node id="EPTX21PREEMPHASISWIDTH" address="0x1a" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 2. 'EPTX21PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x70" />
                <node id="EPTX20INVERT" address="0x1a" permission="rw"
                    description="Invert data for channel 0 in ePortTx Group 2"
                    mask="0x08" />
                <node id="EPTX20PREEMPHASISWIDTH" address="0x1a" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 2. 'EPTX20PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x07" />

                <!-- [0x0c3] EPTX23_22ChnCntr -->
                <!-- Output driver settings for ePortTx group 2 -->
                <node id="EPTX23INVERT" address="0x1b" permission="rw"
                    description="Invert data for channel 3 in ePortTx Group 2"
                    mask="0x80" />
                <node id="EPTX23PREEMPHASISWIDTH" address="0x1b" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 2. 'EPTX23PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x70" />
                <node id="EPTX22INVERT" address="0x1b" permission="rw"
                    description="Invert data for channel 2 in ePortTx Group 2"
                    mask="0x08" />
                <node id="EPTX22PREEMPHASISWIDTH" address="0x1b" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 2. 'EPTX22PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x07" />

                <!-- [0x0c4] EPTX31_30ChnCntr -->
                <!-- Output driver settings for ePortTx group 2 -->
                <node id="EPTX31INVERT" address="0x1c" permission="rw"
                    description="Invert data for channel 1 in ePortTx Group 3"
                    mask="0x80" />
                <node id="EPTX31PREEMPHASISWIDTH" address="0x1c" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 1 in ePortTx Group 3. 'EPTX31PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x70" />
                <node id="EPTX30INVERT" address="0x1c" permission="rw"
                    description="Invert data for channel 0 in ePortTx Group 3"
                    mask="0x08" />
                <node id="EPTX30PREEMPHASISWIDTH" address="0x1c" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 0 in ePortTx Group 3. 'EPTX30PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x07" />

                <!-- [0x0c5] EPTX33_32ChnCntr -->
                <!-- Output driver settings for ePortTx group 3 -->
                <node id="EPTX33INVERT" address="0x1d" permission="rw"
                    description="Invert data for channel 3 in ePortTx Group 3"
                    mask="0x80" />
                <node id="EPTX33PREEMPHASISWIDTH" address="0x1d" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 3 in ePortTx Group 3. 'EPTX33PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x70" />
                <node id="EPTX32INVERT" address="0x1d" permission="rw"
                    description="Invert data for channel 2 in ePortTx Group 3"
                    mask="0x08" />
                <node id="EPTX32PREEMPHASISWIDTH" address="0x1d" permission="rw"
                    description="Sets the width of pre-emphasis pulse for channel 2 in ePortTx Group 3. 'EPTX32PreEmpahasisWidth[2:0]' 'Strength [mA]': 3'd0=0, 3'd1=1.0, 3'd2=1.5, 3'd3=2.0, 3'd4=2.5, 3'd5=3.0, 3'd6=3.5, 3'd7=4.0"
                    mask="0x07" />

                <!-- [0x0c6] EPTXLowRes0 -->
                <!-- Power supply resistance control for ePortTx group 0 and 1 drivers -->
                <node id="EPTX13LOWRES" address="0x1e" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX13 driver."
                    mask="0x80" />
                <node id="EPTX12LOWRES" address="0x1e" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX12 driver."
                    mask="0x40" />
                <node id="EPTX11LOWRES" address="0x1e" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX11 driver."
                    mask="0x20" />
                <node id="EPTX10LOWRES" address="0x1e" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX10 driver."
                    mask="0x10" />
                <node id="EPTX03LOWRES" address="0x1e" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX03 driver."
                    mask="0x08" />
                <node id="EPTX02LOWRES" address="0x1e" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX02 driver."
                    mask="0x04" />
                <node id="EPTX01LOWRES" address="0x1e" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX01 driver."
                    mask="0x02" />
                <node id="EPTX00LOWRES" address="0x1e" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX00 driver."
                    mask="0x01" />

                <!-- [0x0c7] EPTXLowRes1 -->
                <!-- Power supply resistance control for ePortTx group 2 and 3 drivers -->
                <node id="EPTX33LOWRES" address="0x1f" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX33 driver."
                    mask="0x80" />
                <node id="EPTX32LOWRES" address="0x1f" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX32 driver."
                    mask="0x40" />
                <node id="EPTX31LOWRES" address="0x1f" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX31 driver."
                    mask="0x20" />
                <node id="EPTX30LOWRES" address="0x1f" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX30 driver."
                    mask="0x10" />
                <node id="EPTX23LOWRES" address="0x1f" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX23 driver."
                    mask="0x08" />
                <node id="EPTX22LOWRES" address="0x1f" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX22 driver."
                    mask="0x04" />
                <node id="EPTX21LOWRES" address="0x1f" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX21 driver."
                    mask="0x02" />
                <node id="EPTX20LOWRES" address="0x1f" permission="rw"
                    description="Decreases the power supply filter resistance in EPTX20 driver."
                    mask="0x01" />
            </node>

            <!-- 15.1.16 ePortRx -->
            <node id="EPORTRX" address="0xC8" description="">

                <!-- [0x0c8] EPRX0Control -->
                <!-- Configuration of ePortRx Group 0 -->
                <node id="EPRX03ENABLE" address="0x0" permission="rw"
                    description="Enables channel 3 in group 0."
                    mask="0x80" />
                <node id="EPRX02ENABLE" address="0x0" permission="rw"
                    description="Enables channel 2 in group 0."
                    mask="0x40" />
                <node id="EPRX01ENABLE" address="0x0" permission="rw"
                    description="Enables channel 1 in group 0."
                    mask="0x20" />
                <node id="EPRX00ENABLE" address="0x0" permission="rw"
                    description="Enables channel 0 in group 0."
                    mask="0x10" />
                <node id="EPRX0DATARATE" address="0x0" permission="rw"
                    description="Sets the data rate for group 0. 'EPRX0DataRate[1:0]' '5 Gbps' '10 Gbps': 2'd0=disabled,disabled; 2'd1=160Mbps,320Mbps; 2'd2=320Mbps,640Mbps; 2'd3=640Mbps,1280Mbps"
                    mask="0x0c" />
                <node id="EPRX0TRACKMODE" address="0x0" permission="rw"
                    description="Sets the phase tracking mode for group 0. 'EPRX0TrackMode[1:0]' 'Mode': 2'd0=Fixed phase; 2'd1=Initial training; 2'd2=Continuous phase tracking; 2'd3=Continuous phase tracking with initial phase"
                    mask="0x03" />

                <!-- [0x0c9] EPRX1Control -->
                <!-- Configuration of ePortRx Group 1 -->
                <node id="EPRX13ENABLE" address="0x1" permission="rw"
                    description="Enables channel 3 in group 1."
                    mask="0x80" />
                <node id="EPRX12ENABLE" address="0x1" permission="rw"
                    description="Enables channel 2 in group 1."
                    mask="0x40" />
                <node id="EPRX11ENABLE" address="0x1" permission="rw"
                    description="Enables channel 1 in group 1."
                    mask="0x20" />
                <node id="EPRX10ENABLE" address="0x1" permission="rw"
                    description="Enables channel 0 in group 1."
                    mask="0x10" />
                <node id="EPRX1DATARATE" address="0x1" permission="rw"
                    description="Sets the data rate for group 0. 'EPRX1DataRate[1:0]' '5 Gbps' '10 Gbps': 2'd0=disabled,disabled; 2'd1=160Mbps,320Mbps; 2'd2=320Mbps,640Mbps; 2'd3=640Mbps,1280Mbps"
                    mask="0x0c" />
                <node id="EPRX1TRACKMODE" address="0x1" permission="rw"
                    description="Sets the phase tracking mode for group 0. 'EPRX1TrackMode[1:0]' 'Mode': 2'd0=Fixed phase; 2'd1=Initial training; 2'd2=Continuous phase tracking; 2'd3=Continuous phase tracking with initial phase"
                    mask="0x03" />

                <!-- [0x0ca] EPRX2Control -->
                <!-- Configuration of ePortRx Group 2 -->
                <node id="EPRX23ENABLE" address="0x2" permission="rw"
                    description="Enables channel 3 in group 2."
                    mask="0x80" />
                <node id="EPRX22ENABLE" address="0x2" permission="rw"
                    description="Enables channel 2 in group 2."
                    mask="0x40" />
                <node id="EPRX21ENABLE" address="0x2" permission="rw"
                    description="Enables channel 1 in group 2."
                    mask="0x20" />
                <node id="EPRX20ENABLE" address="0x2" permission="rw"
                    description="Enables channel 0 in group 2."
                    mask="0x10" />
                <node id="EPRX2DATARATE" address="0x2" permission="rw"
                    description="Sets the data rate for group 0. 'EPRX2DataRate[1:0]' '5 Gbps' '10 Gbps': 2'd0=disabled,disabled; 2'd1=160Mbps,320Mbps; 2'd2=320Mbps,640Mbps; 2'd3=640Mbps,1280Mbps"
                    mask="0xc" />
                <node id="EPRX2TRACKMODE" address="0x2" permission="rw"
                    description="Sets the phase tracking mode for group 0. 'EPRX2TrackMode[1:0]' 'Mode': 2'd0=Fixed phase; 2'd1=Initial training; 2'd2=Continuous phase tracking; 2'd3=Continuous phase tracking with initial phase"
                    mask="0x3" />

                <!-- [0x0cb] EPRX3Control -->
                <!-- Configuration of ePortRx Group 3 -->
                <node id="EPRX33ENABLE" address="0x3" permission="rw"
                    description="Enables channel 3 in group 3."
                    mask="0x80" />
                <node id="EPRX32ENABLE" address="0x3" permission="rw"
                    description="Enables channel 2 in group 3."
                    mask="0x40" />
                <node id="EPRX31ENABLE" address="0x3" permission="rw"
                    description="Enables channel 1 in group 3."
                    mask="0x20" />
                <node id="EPRX30ENABLE" address="0x3" permission="rw"
                    description="Enables channel 0 in group 3."
                    mask="0x10" />
                <node id="EPRX3DATARATE" address="0x3" permission="rw"
                    description="Sets the data rate for group 0. 'EPRX3DataRate[1:0]' '5 Gbps' '10 Gbps': 2'd0=disabled,disabled; 2'd1=160Mbps,320Mbps; 2'd2=320Mbps,640Mbps; 2'd3=640Mbps,1280Mbps"
                    mask="0xc" />
                <node id="EPRX3TRACKMODE" address="0x3" permission="rw"
                    description="Sets the phase tracking mode for group 0. 'EPRX3TrackMode[1:0]' 'Mode': 2'd0=Fixed phase; 2'd1=Initial training; 2'd2=Continuous phase tracking; 2'd3=Continuous phase tracking with initial phase"
                    mask="0x3" />

                <!-- [0x0cc] EPRX4Control -->
                <!-- Configuration of ePortRx Group 4 -->
                <node id="EPRX43ENABLE" address="0x4" permission="rw"
                    description="Enables channel 3 in group 4."
                    mask="0x80" />
                <node id="EPRX42ENABLE" address="0x4" permission="rw"
                    description="Enables channel 2 in group 4."
                    mask="0x40" />
                <node id="EPRX41ENABLE" address="0x4" permission="rw"
                    description="Enables channel 1 in group 4."
                    mask="0x20" />
                <node id="EPRX40ENABLE" address="0x4" permission="rw"
                    description="Enables channel 0 in group 4."
                    mask="0x10" />
                <node id="EPRX4DATARATE" address="0x4" permission="rw"
                    description="Sets the data rate for group 0. 'EPRX4DataRate[1:0]' '5 Gbps' '10 Gbps': 2'd0=disabled,disabled; 2'd1=160Mbps,320Mbps; 2'd2=320Mbps,640Mbps; 2'd3=640Mbps,1280Mbps"
                    mask="0xc" />
                <node id="EPRX4TRACKMODE" address="0x4" permission="rw"
                    description="Sets the phase tracking mode for group 0. 'EPRX4TrackMode[1:0]' 'Mode': 2'd0=Fixed phase; 2'd1=Initial training; 2'd2=Continuous phase tracking; 2'd3=Continuous phase tracking with initial phase"
                    mask="0x3" />

                <!-- [0x0cd] EPRX5Control -->
                <!-- Configuration of ePortRx Group 5 -->
                <node id="EPRX53ENABLE" address="0x5" permission="rw"
                    description="Enables channel 3 in group 5."
                    mask="0x80" />
                <node id="EPRX52ENABLE" address="0x5" permission="rw"
                    description="Enables channel 2 in group 5."
                    mask="0x40" />
                <node id="EPRX51ENABLE" address="0x5" permission="rw"
                    description="Enables channel 1 in group 5."
                    mask="0x20" />
                <node id="EPRX50ENABLE" address="0x5" permission="rw"
                    description="Enables channel 0 in group 5."
                    mask="0x10" />
                <node id="EPRX5DATARATE" address="0x5" permission="rw"
                    description="Sets the data rate for group 0. 'EPRX5DataRate[1:0]' '5 Gbps' '10 Gbps': 2'd0=disabled,disabled; 2'd1=160Mbps,320Mbps; 2'd2=320Mbps,640Mbps; 2'd3=640Mbps,1280Mbps"
                    mask="0xc" />
                <node id="EPRX5TRACKMODE" address="0x5" permission="rw"
                    description="Sets the phase tracking mode for group 0. 'EPRX5TrackMode[1:0]' 'Mode': 2'd0=Fixed phase; 2'd1=Initial training; 2'd2=Continuous phase tracking; 2'd3=Continuous phase tracking with initial phase"
                    mask="0x3" />

                <!-- [0x0ce] EPRX6Control -->
                <!-- Configuration of ePortRx Group 6 -->
                <node id="EPRX63ENABLE" address="0x6" permission="rw"
                    description="Enables channel 3 in group 6."
                    mask="0x80" />
                <node id="EPRX62ENABLE" address="0x6" permission="rw"
                    description="Enables channel 2 in group 6."
                    mask="0x40" />
                <node id="EPRX61ENABLE" address="0x6" permission="rw"
                    description="Enables channel 1 in group 6."
                    mask="0x20" />
                <node id="EPRX60ENABLE" address="0x6" permission="rw"
                    description="Enables channel 0 in group 6."
                    mask="0x10" />
                <node id="EPRX6DATARATE" address="0x6" permission="rw"
                    description="Sets the data rate for group 0. 'EPRX6DataRate[1:0]' '5 Gbps' '10 Gbps': 2'd0=disabled,disabled; 2'd1=160Mbps,320Mbps; 2'd2=320Mbps,640Mbps; 2'd3=640Mbps,1280Mbps"
                    mask="0xc" />
                <node id="EPRX6TRACKMODE" address="0x6" permission="rw"
                    description="Sets the phase tracking mode for group 0. 'EPRX6TrackMode[1:0]' 'Mode': 2'd0=Fixed phase; 2'd1=Initial training; 2'd2=Continuous phase tracking; 2'd3=Continuous phase tracking with initial phase"
                    mask="0x3" />

                <!-- [0x0cf] EPRXEcControl -->
                <!-- Configuration of ePortRx EC channel -->
                <node id="EPRXECENABLE" address="0x7" permission="rw"
                    description=" Enables the EC channel"
                    mask="0x10" />
                <node id="EPRXECAUTOPHASERESETDISABLE" address="0x7" permission="rw"
                    description="Disable the automatic phase reset (in the ePortRxEc channel CDR) in between transactions"
                    mask="0x2" />
                <node id="EPRXECTRACKMODE" address="0x7" permission="rw"
                    description=" Sets the phase tracking mode for the EC channel. 'EPRXEcTrackMode' 'Mode': 1'd0=Continuous phase tracking, 1'd1=Fixed phase"
                    mask="0x1" />

                <!-- [0x0d0 + n] EPRXnChnCntr -->
                <node id="EPRX_CHN_CONTROL"  address="0x8"
                    description=""
                    generate="true" generate_size="28" generate_address_step="0x1" generate_idx_var="RX_CHN_IDX">

                    <node id="EPRX${RX_CHN_IDX}PHASESELECT" address="0x0" permission="rw"
                        description="Selects the phase for ${RX_CHN_IDX}."
                        mask="0xf0" />

                    <node id="EPRX${RX_CHN_IDX}INVERT" address="0x0" permission="rw"
                        description="Inverts the ${RX_CHN_IDX}."
                        mask="0x8" />

                    <node id="EPRX${RX_CHN_IDX}ACBIAS" address="0x0" permission="rw"
                        description="Enables the common mode generation for ${RX_CHN_IDX}."
                        mask="0x4" />

                    <node id="EPRX${RX_CHN_IDX}TERM" address="0x0" permission="rw"
                        description="Enables the 100 Ohm termination for ${RX_CHN_IDX}."
                        mask="0x2" />

                    <node id="EPRX${RX_CHN_IDX}EQ1" address="0x0" permission="rw"
                        description="Equalization control for ${RX_CHN_IDX}."
                        mask="0x1" />
                </node>

                <!-- [0x0ec] EPRXEcChnCntr -->
                <!-- Configuration of the EC channel in ePortRx -->
                <node id="EPRXECPHASESELECT" address="0x24" permission="rw"
                    description="Static phase for the EC channel."
                    mask="0x70" />
                <node id="EPRXECINVERT" address="0x24" permission="rw"
                    description="Inverts the EC channel data input."
                    mask="0x08" />
                <node id="EPRXECACBIAS" address="0x24" permission="rw"
                    description="Enables the common mode generation for the EC channel."
                    mask="0x04" />
                <node id="EPRXECTERM" address="0x24" permission="rw"
                    description="Enables the 100 Ohm termination for EC channel."
                    mask="0x02" />
                <node id="EPRXECPULLUPENABLE" address="0x24" permission="rw"
                    description="Enable pull up for the EC channel."
                    mask="0x01" />

                <!-- [0x0ed] EPRXEq10Control -->
                <!-- Eport Rx equalization control for groups 1 and 0 -->
                <node id="EPRX13EQ0" address="0x0ed-0xc8" permission="rw"
                    description="Equalization control for channel 3 in group 1.'EPRX13Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x80" />
                <node id="EPRX12EQ0" address="0x0ed-0xc8" permission="rw"
                    description="Equalization control for channel 2 in group 1.'EPRX12Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x40" />
                <node id="EPRX11EQ0" address="0x0ed-0xc8" permission="rw"
                    description="Equalization control for channel 1 in group 1.'EPRX11Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x20" />
                <node id="EPRX10EQ0" address="0x0ed-0xc8" permission="rw"
                    description="Equalization control for channel 0 in group 1.'EPRX10Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x10" />
                <node id="EPRX03EQ0" address="0x0ed-0xc8" permission="rw"
                    description="Equalization control for channel 3 in group 0.'EPRX03Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x08" />
                <node id="EPRX02EQ0" address="0x0ed-0xc8" permission="rw"
                    description="Equalization control for channel 2 in group 0.'EPRX02Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x04" />
                <node id="EPRX01EQ0" address="0x0ed-0xc8" permission="rw"
                    description="Equalization control for channel 1 in group 0.'EPRX01Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x02" />
                <node id="EPRX00EQ0" address="0x0ed-0xc8" permission="rw"
                    description="Equalization control for channel 0 in group 0.'EPRX00Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x01" />

                <!-- [0x0ee] EPRXEq32Control -->
                <!-- Eport Rx equalization control for groups 3 and 2 -->
                <node id="EPRX33EQ0" address="0x0ee-0xc8" permission="rw"
                    description="Equalization control for channel 3 in group 3. 'EPRX33Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x80" />
                <node id="EPRX32EQ0" address="0x0ee-0xc8" permission="rw"
                    description="Equalization control for channel 2 in group 3. 'EPRX32Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x40" />
                <node id="EPRX31EQ0" address="0x0ee-0xc8" permission="rw"
                    description="Equalization control for channel 1 in group 3. 'EPRX31Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x20" />
                <node id="EPRX30EQ0" address="0x0ee-0xc8" permission="rw"
                    description="Equalization control for channel 0 in group 3. 'EPRX30Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x10" />
                <node id="EPRX23EQ0" address="0x0ee-0xc8" permission="rw"
                    description="Equalization control for channel 3 in group 2. 'EPRX23Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x08" />
                <node id="EPRX22EQ0" address="0x0ee-0xc8" permission="rw"
                    description="Equalization control for channel 2 in group 2. 'EPRX22Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x04" />
                <node id="EPRX21EQ0" address="0x0ee-0xc8" permission="rw"
                    description="Equalization control for channel 1 in group 2. 'EPRX21Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x02" />
                <node id="EPRX20EQ0" address="0x0ee-0xc8" permission="rw"
                    description="Equalization control for channel 0 in group 2. 'EPRX20Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x01" />

                <!-- [0x0ef] EPRXEq54Control -->
                <!-- Eport Rx equalization control for groups 5 and 4 -->
                <node id="EPRX53EQ0" address="0x0ef-0xc8" permission="rw"
                    description="Equalization control for channel 3 in group 5. 'EPRX53Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x80" />
                <node id="EPRX52EQ0" address="0x0ef-0xc8" permission="rw"
                    description="Equalization control for channel 2 in group 5. 'EPRX52Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x40" />
                <node id="EPRX51EQ0" address="0x0ef-0xc8" permission="rw"
                    description="Equalization control for channel 1 in group 5. 'EPRX51Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x20" />
                <node id="EPRX50EQ0" address="0x0ef-0xc8" permission="rw"
                    description="Equalization control for channel 0 in group 5. 'EPRX50Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x10" />
                <node id="EPRX43EQ0" address="0x0ef-0xc8" permission="rw"
                    description="Equalization control for channel 3 in group 4. 'EPRX43Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x08" />
                <node id="EPRX42EQ0" address="0x0ef-0xc8" permission="rw"
                    description="Equalization control for channel 2 in group 4. 'EPRX42Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x04" />
                <node id="EPRX41EQ0" address="0x0ef-0xc8" permission="rw"
                    description="Equalization control for channel 1 in group 4. 'EPRX41Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x02" />
                <node id="EPRX40EQ0" address="0x0ef-0xc8" permission="rw"
                    description="Equalization control for channel 0 in group 4. 'EPRX40Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x01" />

                <!-- [0x0f0] EPRXEq6Control -->
                <node id="EPRX63EQ0" address="0x0f0-0xc8" permission="rw"
                    description="Equalization control for channel 3 in group 6. 'EPRX63Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x08" />
                <node id="EPRX62EQ0" address="0x0f0-0xc8" permission="rw"
                    description="Equalization control for channel 2 in group 6. 'EPRX62Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x04" />
                <node id="EPRX61EQ0" address="0x0f0-0xc8" permission="rw"
                    description="Equalization control for channel 1 in group 6. 'EPRX61Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x02" />
                <node id="EPRX60EQ0" address="0x0f0-0xc8" permission="rw"
                    description="Equalization control for channel 0 in group 6. 'EPRX60Eq[1:0]' 'Zero location [MHz]' 'Peaking [dB]': 2'd0=N/A,N/A; 2'd1=300,4.9; 2'd2=125,7.8; 2d'3=70,10.7"
                    mask="0x01" />

                <!-- [0x0f1] EPRXDllConfig -->
                <!-- Configuration register containing settings for EPRX DLLs. This register contains also auxiliary EPRX setting -->
                <node id="EPRXDLLCURRENT" address="0x0f1-0xc8" permission="rw"
                    description="Current for the DLL charge pump (default: 1). 'EPRXDllCurrent[1:0]' 'Current [uA]': 2'd0=1, 2'd1=2, 2'd2=4, 2d'3=8"
                    mask="0xc0" />
                <node id="EPRXDLLCONFIRMCOUNT" address="0x0f1-0xc8" permission="rw"
                    description="Number of clock cycles (in the 40 MHz clock domain) to confirm locked state (default: 2). 'EPRXDLLConfirmCount[1:0]' 'Number of clock cycles': 2'd0=1, 2'd1=4, 2'd2=16, 2d'3=31"
                    mask="0x30" />
                <node id="EPRXDLLFSMCLKALWAYSON" address="0x0f1-0xc8" permission="rw"
                    description="Force clock of ePortRx DLL state machine to be always enabled (disables clock gating)"
                    mask="0x08" />
                <node id="EPRXDLLCOARSELOCKDETECTION" address="0x0f1-0xc8" permission="rw"
                    description="Use coarse detector for the DLL lock condition"
                    mask="0x04" />
                <node id="EPRXENABLEREINIT" address="0x0f1-0xc8" permission="rw"
                    description="Enables the re-initialization of an ePortRxGroup when the phase-aligner state machine finds the phase-selection to be out of range (default: 0)"
                    mask="0x02" />
                <node id="EPRXDATAGATINGDISABLE" address="0x0f1-0xc8" permission="rw"
                    description="Disable data gating. When the data gating is enabled (EPRXDataGatingDisable bit set to zero) the ePortRx group consumes less power. This is a recommended mode of operation (default: 0)"
                    mask="0x01" />

                <!-- [0x0f2] EPRXLockFilter -->
                <!-- Lock filter settings for DLL in ePortRx -->
                <node id="EPRXLOCKTHRESHOLD" address="0x0f2-0xc8" permission="rw"
                    description="Sets the lock threshold value of the instant lock low pass filter for ePortRx DLL's. The number of 40 MHz clock cycles is set to 27−EPRXLockThreshold (default: 0)"
                    mask="0x38" />
                <node id="EPRXRELOCKTHRESHOLD" address="0x0f2-0xc8" permission="rw"
                    description="Sets the relock threshold value of the instant lock low pass filter for ePortRx DLL's. The number of 40 MHz clock cycles is set to 27−EPRXReLockThreshold (default: 0)"
                    mask="0x07" />

                <!-- [0x0f3] EPRXLockFilter2 -->
                <!-- Lock filter settings for DLL in ePortRx -->
                <node id="EPRXUNLOCKTHRESHOLD" address="0x0f3-0xc8" permission="rw"
                    description="Sets the unlock threshold value of the instant lock low pass filter for ePortRx DLL's. The number of 40 MHz clock cycles is set to 27−EPRXUnLockThreshold (default: 0)"
                    mask="0x07" />

                <!-- [0x0f4] RESERVED4 -->
                <!-- Reserved register -->
                
                <!-- [0x0f5] RESERVED5 -->
                <!-- Reserved register -->
                
                <!-- [0x0f6] RESERVED6 -->
                <!-- Reserved register -->
            </node>

            <!-- 15.1.17 Power-up State Machine -->
            <node id="POWERUP" address="0xF7" description="">

                <!-- [0x0f7] READYConfig -->
                <!-- Register controlling the behavior of READY pin. The signal for the READY pin is calculated according to: It is recommended to leave this register set to 0 -->
                <node id="READYCHNSENABLE" address="0x0" permission="rw"
                    description="When this bit is set, the READY signal will go low when one of the ePortRx channels is unlocked. Not recommended"
                    mask="0x08" />
                <node id="READYDLLSENABLE" address="0x0" permission="rw"
                    description="When this bit is set, the READY signal will go low when one of the DLLs declares a temporary loss of lock. Not recommended"
                    mask="0x04" />
                <node id="READYCLKGENABLE" address="0x0" permission="rw"
                    description="When this bit is set, the READY signal will go low when the clock generator (or frame aligner) declares a temporary loss of lock. Not recommended"
                    mask="0x02" />
                <node id="READYPUSMDISABLE" address="0x0" permission="rw"
                    description="When this bit is set, the READY signal will not depend on PUSM state. Not recommended"
                    mask="0x01" />

                <!-- [0x0f8] WATCHDOG -->
                <!-- Watchdog configuration register -->
                <node id="PUSMCHECKSUMWDOGENABLE" address="0x01" permission="rw"
                    description="Enables watchdog monitoring data integrity of the configuration memory (CRC) when the chip is in the ready state"
                    mask="0x04" />
                <node id="PUSMPLLWDOGDISABLE" address="0x01" permission="rw"
                    description="Disables watch dog monitoring PLL locked signal"
                    mask="0x02" />
                <node id="PUSMDLLWDOGDISABLE" address="0x01" permission="rw"
                    description="Disables watch dog monitoring DLL locked signal"
                    mask="0x01" />

                <!-- [0x0f9] POWERUP0 -->
                <!-- Controls behavior of the power-up state machine (for more details refer to Power-up state machine) -->
                <node id="PUSMREADYWHENCHNSLOCKED" address="0x02" permission="rw"
                    description="When selected, ready signal is reported only after all enabled channels in all ePortRx groups are locked"
                    mask="0x10" />
                <node id="PUSMPLLTIMEOUTCONFIG" address="0x02" permission="rw"
                    description="Determines the timeout duration in the WAIT_PLL_LOCK state in the power-up state machine. For more details see Power-up state machine. 'PUSMPllTimeoutConfig[3:0]' 'Wait time': 4'd0=1s, 4'd1=500 ms, 4'd2=100ms, 4'd3=50ms, 4'd4=20ms, 4'd5=10ms, 4'd6=5ms, 4'd7=2ms, 4'd8=1ms, 4'd9=500us, 4'd10=200us, 4'd11=100us, 4'd12=50us, 4'd13=20us, 4'd14=10us, 4'd15=disabled"
                    mask="0x0f" />

                <!-- [0x0fa] POWERUP1 -->
                <!-- Controls behavior of the power-up state machine (for more details refer to Power-up state machine) -->
                <node id="PUSMDLLTIMEOUTCONFIG" address="0x03" permission="rw"
                    description="Determines the timeout duration in the WAIT_DLL_LOCK state in the power-up state machine. For more details see Power-up state machine. 'PUSMDllTimeoutConfig[3:0]' 'Wait time': 4'd0=1s, 4'd1=500 ms, 4'd2=100ms, 4'd3=50ms, 4'd4=20ms, 4'd5=10ms, 4'd6=5ms, 4'd7=2ms, 4'd8=1ms, 4'd9=500us, 4'd10=200us, 4'd11=100us, 4'd12=50us, 4'd13=20us, 4'd14=10us, 4'd15=disabled"
                    mask="0xf0" />
                <node id="PUSMCHANNELSTIMEOUTCONFIG" address="0x03" permission="rw"
                    description="Determines the timeout duration in the WAIT_CHNS_LOCKED state in the power-up state machine. For more details see Power-up state machine. 'PUSMChannelsTimeoutConfig[3:0]' 'Wait time': 4'd0=1s, 4'd1=500 ms, 4'd2=100ms, 4'd3=50ms, 4'd4=20ms, 4'd5=10ms, 4'd6=5ms, 4'd7=2ms, 4'd8=1ms, 4'd9=500us, 4'd10=200us, 4'd11=100us, 4'd12=50us, 4'd13=20us, 4'd14=10us, 4'd15=disabled"
                    mask="0x0f" />

                <!-- [0x0fb] POWERUP2 -->
                <!-- Controls behavior of the power-up state machine (for more details refer to Power-up state machine) -->
                <node id="DLLCONFIGDONE" address="0x04" permission="rw"
                    description="When asserted, the power-up state machine is allowed to proceed to PLL initialization. Please refer Configuration for more details."
                    mask="0x04" />
                <node id="PLLCONFIGDONE" address="0x04" permission="rw"
                    description="When asserted, the power-up state machine is allowed to proceed to initialization of components containing DLLs (ePortRx, phase-shifter). Please refer Configuration for more details."
                    mask="0x02" />

                <!-- [0x0fc] CRC0 -->
                <!-- Cyclic redundancy checksum for configuration memory -->
                <node id="CRC0" address="0x05" permission="rw"
                    description="Bits 7:0 of CRC. Refer to Cyclic Redundancy Check (CRC) for more details."
                    mask="0xff" />

                <!-- [0x0fd] CRC1 -->
                <!-- Cyclic redundancy checksum for configuration memory -->
                <node id="CRC1" address="0x06" permission="rw"
                    description="Bits 15:8 of CRC. Refer to Cyclic Redundancy Check (CRC) for more details."
                    mask="0xff" />

                <!-- [0x0fe] CRC2 -->
                <!-- Cyclic redundancy checksum for configuration memory -->
                <node id="CRC2" address="0x07" permission="rw"
                    description="Bits 23:16 of CRC. Refer to Cyclic Redundancy Check (CRC) for more details."
                    mask="0xff" />

                <!-- [0x0ff] CRC3 -->
                <!-- Cyclic redundancy checksum for configuration memory -->
                <node id="CRC3" address="0x08" permission="rw"
                    description="Bits 31:24 of CRC. Refer to Cyclic Redundancy Check (CRC) for more details."
                    mask="0xff" />
            </node>

        </node><!-- /rwf -->

        <!-- 15.2 Read/Write -->
        <node id="RW" address="0x0100" description="Read/Write" fw_is_module="false">

            <!-- 15.2.1. I2C Masters -->
            <node id="I2C" address="0x0" description="I2C">

                <!-- [0x0100] I2CM0Config -->
                <!-- General configuration register for I2C Master 0 -->
                <node id="I2CM0SCLPULLUPENABLE" address="0x0" permission="rw"
                    description="Enable pull up for M0SCL pin."
                    mask="0x40" />
                <node id="I2CM0SCLDRIVESTRENGTH" address="0x0" permission="rw"
                    description="M0SCL drive strength (CMOS I/O Pin Characteristics)"
                    mask="0x20" />
                <node id="I2CM0SDAPULLUPENABLE" address="0x0" permission="rw"
                    description="Enable pull up for M0SDA pin."
                    mask="0x10" />
                <node id="I2CM0SDADRIVESTRENGTH" address="0x0" permission="rw"
                    description="M0SDA drive strength (CMOS I/O Pin Characteristics)."
                    mask="0x08" />
                <node id="I2CM0ADDRESSEXT" address="0x0" permission="rw"
                    description="3 additional bits of address of slave to address in an I2C transaction for I2C Master 0; only used in commands with 10-bit addressing"
                    mask="0x07" />

                <!-- [0x101] I2CM0Address -->
                <!-- 7 bits of address of slave to address in an I2C transaction for I2C Master 0 -->
                <node id="I2CM0ADDRESS" address="0x1" permission="rw"
                    description="7 bits of address of slave to address in an I2C transaction"
                    mask="0x7F" />

                <!-- [0x0102] I2CM0Data0 -->
                <!-- Data input for I2C Master 0 -->
                <node id="I2CM0DATA0" address="0x2" permission="rw"
                    description="Bits 7:0 of the data input"
                    mask="0xff" />

                <!-- [0x0103] I2CM0Data1 -->
                <!-- Data input for I2C Master 0 -->
                <node id="I2CM0DATA1" address="0x3" permission="rw"
                    description="Bits 15:8 of the data input"
                    mask="0xff" />

                <!-- [0x0104] I2CM0Data2 -->
                <!-- Data input for I2C Master 0 -->
                <node id="I2CM0DATA2" address="0x4" permission="rw"
                    description="Bits 23:16 of the data input"
                    mask="0xff" />

                <!-- [0x0105] I2CM0Data3 -->
                <!-- Data input for I2C Master 0 -->

                <node id="I2CM0DATA3" address="0x5" permission="rw"
                    description="Bits 31:24 of the data input"
                    mask="0xff" />

                <!-- [0x0106] I2CM0Cmd -->
                <!-- Command word register for I2C Master 0 -->
                <node id="I2CM0CMD" address="0x6" permission="rw"
                    description="Command word."
                    mask="0x0f" />

                <!-- [0x0107] I2CM1Config -->
                <!-- General configuration register for I2C Master 1 -->
                <node id="I2CM1SCLPULLUPENABLE" address="0x7" permission="rw"
                    description="Enable pull up for M1SCL pin."
                    mask="0x40" />
                <node id="I2CM1SCLDRIVESTRENGTH" address="0x7" permission="rw"
                    description="M1SCL drive strength (CMOS I/O Pin Characteristics)"
                    mask="0x20" />
                <node id="I2CM1SDAPULLUPENABLE" address="0x7" permission="rw"
                    description="Enable pull up for M1SDA pin."
                    mask="0x10" />
                <node id="I2CM1SDADRIVESTRENGTH" address="0x7" permission="rw"
                    description="M1SDA drive strength (CMOS I/O Pin Characteristics)."
                    mask="0x08" />
                <node id="I2CM1ADDRESSEXT" address="0x7" permission="rw"
                    description="3 additional bits of address of slave to address in an I2C transaction for I2C Master 1; only used in commands with 10-bit addressing"
                    mask="0x07" />

                <!-- [0x0108] I2CM1Address -->
                <!-- 7 bits of address of slave to address in an I2C transaction for I2C Master 1 -->
                <node id="I2CM1ADDRESS" address="0x8" permission="rw"
                    description="7 bits of address of slave to address in an I2C transaction"
                    mask="0x7f" />

                <!-- [0x0109] I2CM1Data0 -->
                <!-- Data input for I2C Master 1 -->
                <node id="I2CM1DATA0" address="0x9" permission="rw"
                    description="Bits 7:0 of the data input"
                    mask="0xff" />

                <!-- [0x010a] I2CM1Data1 -->
                <!-- Data input for I2C Master 1 -->
                <node id="I2CM1DATA1" address="0xa" permission="rw"
                    description="Bits 15:8 of the data input"
                    mask="0xff" />

                <!-- [0x010b] I2CM1Data2 -->
                <!-- Data input for I2C Master 1 -->
                <node id="I2CM1DATA2" address="0xb" permission="rw"
                    description="Bits 23:16 of the data input"
                    mask="0xff" />

                <!-- [0x010c] I2CM1Data3 -->
                <!-- Data input for I2C Master 1 -->
                <node id="I2CM1DATA3" address="0xc" permission="rw"
                    description="Bits 31:24 of the data input"
                    mask="0xff" />

                <!-- [0x010d] I2CM1Cmd -->
                <!-- Command word register for I2C Master 1 -->
                <node id="I2CM1CMD" address="0xd" permission="rw"
                    description="Command word."
                    mask="0x0f" />

                <!-- [0x010e] I2CM2Config -->
                <!-- General configuration register for I2C Master 2 -->
                <node id="I2CM2SCLPULLUPENABLE" address="0xe" permission="rw"
                    description="Enable pull up for M2SCL pin."
                    mask="0x40" />
                <node id="I2CM2SCLDRIVESTRENGTH" address="0xe" permission="rw"
                    description="M2SCL drive strength (CMOS I/O Pin Characteristics)"
                    mask="0x20" />
                <node id="I2CM2SDAPULLUPENABLE" address="0xe" permission="rw"
                    description="Enable pull up for M2SDA pin."
                    mask="0x10" />
                <node id="I2CM2SDADRIVESTRENGTH" address="0xe" permission="rw"
                    description="M2SDA drive strength (CMOS I/O Pin Characteristics)."
                    mask="0x08" />
                <node id="I2CM2ADDRESSEXT" address="0xe" permission="rw"
                    description="3 additional bits of address of slave to address in an I2C transaction for I2C Master 2; only used in commands with 10-bit addressing"
                    mask="0x07" />

                <!-- [0x010f] I2CM2Address -->
                <!-- 7 bits of address of slave to address in an I2C transaction for I2C Master 2 -->
                <node id="I2CM2ADDRESS" address="0xf" permission="rw"
                    description="7 bits of address of slave to address in an I2C transaction"
                    mask="0x7f" />

                <!-- [0x110] I2CM2Data0 -->
                <!-- Data input for I2C Master 2 -->
                <node id="I2CM2DATA0" address="0x10" permission="rw"
                    description="Bits 7:0 of the data input"
                    mask="0xff" />

                <!-- [0x111] I2CM2Data1 -->
                <!-- Data input for I2C Master 2 -->
                <node id="I2CM2DATA1" address="0x11" permission="rw"
                    description="Bits 15:8 of the data input"
                    mask="0xff" />

                <!-- [0x112] I2CM2Data2 -->
                <!-- Data input for I2C Master 2 -->
                <node id="I2CM2DATA2" address="0x12" permission="rw"
                    description="Bits 23:16 of the data input"
                    mask="0xff" />

                <!-- [0x113] I2CM2Data3 -->
                <!-- Data input for I2C Master 2 -->
                <node id="I2CM2DATA3" address="0x13" permission="rw"
                    description="Bits 31:24 of the data input"
                    mask="0xff" />

                <!-- [0x114] I2CM2Cmd -->
                <!-- Command word register for I2C Master 2 -->
                <node id="I2CM2CMD" address="0x14" permission="rw"
                    description="Command word."
                    mask="0x0f" />
            </node>

            <!-- 15.2.2. ePortRx -->
            <node id="EPRX_TRAIN" address="0x115-0x0100" description="">

                <!-- [0x115] EPRXTrain10 -->
                <!-- Channel phase training request for groups 1 and 0 -->
                <node id="EPRX1TRAIN" address="0x0" permission="rw"
                    description="Initialize phase training. N-th bit control N-th channel training.  One should assert bits corresponding to channels to be trained and dessert them."
                    mask="0xf0" />
                <node id="EPRX0TRAIN" address="0x0" permission="rw"
                    description="Initialize phase training. N-th bit control N-th channel training.  One should assert bits corresponding to channels to be trained and dessert them."
                    mask="0x0f" />

                <!-- [0x116] EPRXTrain32 -->
                <!-- Channel phase training request for groups 3 and 2 -->
                <node id="EPRX3TRAIN" address="0x1" permission="rw"
                    description="Initialize phase training. N-th bit control N-th channel training.  One should assert bits corresponding to channels to be trained and dessert them."
                    mask="0xf0" />
                <node id="EPRX2TRAIN" address="0x1" permission="rw"
                    description="Initialize phase training. N-th bit control N-th channel training.  One should assert bits corresponding to channels to be trained and dessert them."
                    mask="0x0f" />

                <!-- [0x117] EPRXTrain54 -->
                <!-- Channel phase training request for groups 5 and 4 -->
                <node id="EPRX5TRAIN" address="0x2" permission="rw"
                    description="Initialize phase training. N-th bit control N-th channel training.  One should assert bits corresponding to channels to be trained and dessert them."
                    mask="0xf0" />
                <node id="EPRX4TRAIN" address="0x2" permission="rw"
                    description="Initialize phase training. N-th bit control N-th channel training.  One should assert bits corresponding to channels to be trained and dessert them."
                    mask="0x0f" />

                <!-- [0x118] EPRXTrainEc6 -->
                <!-- Channel phase training request for group 6 and EC channel -->
                <node id="EPRX6TRAIN" address="0x3" permission="rw"
                    description="Initialize phase training. N-th bit control N-th channel training.  One should assert bits corresponding to channels to be trained and dessert them."
                    mask="0x0f" />
            </node>

            <!-- 15.2.3 E-FUSES -->
            <node id="EFUSES" address="0x119-0x0100" description="">

                <!-- [0x119] FUSEControl -->
                <!-- Fuse control register. -->
                <node id="FUSEBLOWPULSELENGTH" address="0x0" permission="rw"
                    description="Duration of fuse blowing pulse (default:12)."
                    mask="0xf0" />
                <node id="FUSEREAD" address="0x0" permission="rw"
                    description="Execute fuse readout sequence."
                    mask="0x2" />
                <node id="FUSEBLOW" address="0x0" permission="rw"
                    description="Execute fuse blowing sequence."
                    mask="0x1" />

                <!-- [0x11a] FUSEBlowDataA -->
                <!-- Data to be programmed to the fuses. -->
                <node id="FUSEBLOWDATAA" address="0x1" permission="rw"
                    description="Bits 7:0 of the data word."
                    mask="0xff" />

                <!-- [0x11b] FUSEBlowDataB -->
                <!-- Data to be programmed to the fuses. -->
                <node id="FUSEBLOWDATAB" address="0x2" permission="rw"
                    description="Bits 15:8 of the data word."
                    mask="0xff" />

                <!-- [0x11c] FUSEBlowDataC -->
                <!-- Data to be programmed to the fuses. -->
                <node id="FUSEBLOWDATAC" address="0x3" permission="rw"
                    description="Bits 23:16 of the data word."
                    mask="0xff" />

                <!-- [0x11d] FUSEBlowDataD -->
                <!-- Data to be programmed to the fuses. -->
                <node id="FUSEBLOWDATAD" address="0x4" permission="rw"
                    description="Bits 31:24 of the data word."
                    mask="0xff" />

                <!-- [0x11e] FUSEBlowAddH -->
                <!-- Address of the fuse block to be programmed. -->
                <node id="FUSEBLOWADDH" address="0x5" permission="rw"
                    description="Bits 15:8 of the address."
                    mask="0xff" />

                <!-- [0x11f] FUSEBlowAddL -->
                <!-- Address of the fuse block to be programmed. -->
                <node id="FUSEBLOWADDL" address="0x6" permission="rw"
                    description="Bits 7:0 of the address."
                    mask="0xff" />

                <!-- [0x120] FuseMagic -->
                <!-- Registers containing magic number for the fuse block. -->
                <node id="FUSEMAGICNUMBER" address="0x7" permission="rw"
                    description="One has to write a magic number 0xA3 to this register in order to unlock fuse blowing."
                    mask="0xff" />
            </node>

            <!-- 15.2.4 ADC -->
            <node id="ADC" address="0x121-0x0100" description="">

                <!-- [0x121] ADCSelect -->
                <!-- ADC MUXes control. -->
                <node id="ADCINPSELECT" address="0x0" permission="rw"
                    description="ADCInPSelect Controls MUX for ADC Positive Input. 'ADCInPSelect[3:0]' 'Input': 4'd0=ADC0 (external pin), 4'd1=ADC1 (external pin), 4'd2=ADC2 (external pin), 4'd3=ADC3 (external pin), 4'd4=ADC4 (external pin), 4'd5=ADC5 (external pin), 4'd6=ADC6 (external pin), 4'd7=ADC7 (external pin), 4'd8=Voltage DAC output (internal signal), 4'd9=VSSA (internal signal), 4'd10=VDDTX * 0.42 (internal signal), 4'd11=VDDRX * 0.42 (internal signal), 4'd12=VDD * 0.42 (internal signal), 4'd13=VDDA * 0.42 (internal signal), 4'd14=Temperature sensor (internal signal), 4'd15=VREF / 2 (internal signal)"
                    mask="0xf0" />
                <node id="ADCINNSELECT" address="0x0" permission="rw"
                    description="Controls MUX for ADC Negative Input. 
                    'ADCInNSelect[3:0]' 'Input': 4'd0=ADC0 (external pin), 4'd1=ADC1 (external pin), 4'd2=ADC2 (external pin), 4'd3=ADC3 (external pin), 4'd4=ADC4 (external pin), 4'd5=ADC5 (external pin), 4'd6=ADC6 (external pin), 4'd7=ADC7 (external pin), 4'd8=Voltage DAC output (internal signal), 4'd9=VSSA (internal signal), 4'd10=VDDTX * 0.42 (internal signal), 4'd11=VDDRX * 0.42 (internal signal), 4'd12=VDD * 0.42 (internal signal), 4'd13=VDDA * 0.42 (internal signal), 4'd14=Temperature sensor (internal signal), 4'd15=VREF / 2 (internal signal)"
                    mask="0x0f" />

                <!-- [0x122] ADCMon -->
                <!-- Control ADC's internal signals -->
                <node id="TEMPSENSRESET" address="0x1" permission="rw"
                    description="Resets temperature sensor."
                    mask="0x20" />
                <node id="VDDMONENA" address="0x1" permission="rw"
                    description="Enable resistive divider for VDD probing."
                    mask="0x10" />
                <node id="VDDTXMONENA" address="0x1" permission="rw"
                    description="Enable resistive divider for VDDTX probing."
                    mask="0x08" />
                <node id="VDDRXMONENA" address="0x1" permission="rw"
                    description="Enable resistive divider for VDDRX probing."
                    mask="0x4" />
                <node id="VDDANMONENA" address="0x1" permission="rw"
                    description="Enable resistive divider for VDDAB probing."
                    mask="0x1" />

                <!-- [0x123] ADCConfig -->
                <!-- ADC configuration register -->
                <node id="ADCCONVERT" address="0x2" permission="rw"
                    description="Start ADC conversion."
                    mask="0x80" />
                <node id="ADCENABLE" address="0x2" permission="rw"
                    description="Enables ADC core and differential amplifier."
                    mask="0x4" />
                <node id="ADCGAINSELECT" address="0x2" permission="rw"
                    description="Selects gain for the differential amplifier. 'ADCGainSel[1:0]' 'Gain': 2'd0=x2, 2'd1=x8, 2'd2=x16, 2'd3=x32,"
                    mask="0x3" />
            </node>

            <!-- 15.2.5 Eye Opening Monitor -->
            <node id="EOM" address="0x124-0x0100" description="">

                <!-- [0x124] EOMConfigH -->
                <node id="EOMENDOFCOUNTSEL" address="0x0" permission="rw"
                    description="Amount of refClk clock cycles (40 MHz cycles) the EOM counter is gated (2^(selEndOfCount+1)). The maximum allowed is 10 (decimal) to not overflow EOMcounterValue[15:0]"
                    mask="0xf0" />
                <node id="EOMBYPASSPHASEINTERPOLATOR" address="0x0" permission="rw"
                    description="Bypass the VCO 5.12 GHz clock (uses the refClk as the phase interpolated clock; the phase interpolation has to be done off-chip) [0 - vco, 1 - refClk]"
                    mask="0x4" />
                <node id="EOMSTART" address="0x0" permission="rw"
                    description="Starts EOM acquisition"
                    mask="0x2" />
                <node id="EOMENABLE" address="0x0" permission="rw"
                    description="Enables the EOM; wait few ms for all bias voltages to stabilize before starting EOM measurement"
                    mask="0x1" />

                <!-- [0x125] EOMConfigL -->
                <node id="EOMPHASESEL" address="0x1" permission="rw"
                    description="Selects the sampling phase from the phase interpolation block; steps [0:1/(fvco*64):63/(fvco*64)]"
                    mask="0x3f" />

                <!-- [0x126] EOMvofSel -->
                <node id="EOMVOFSEL" address="0x2" permission="rw"
                    description="Selects the comparison voltage; the comparator is differential; steps [-VDDRX/2:VDDRX/30:VDDRX/2] V; value 5'd32 is invalid"
                    mask="0x1f" />
            </node>

            <!-- 15.2.6. Process Monitor -->
            <!-- [0x127] ProcessAndSeuMonitor -->
            <!-- Process Monitor block configuration register -->
            <node id="PROCESS_MONITOR" address="0x127-0x0100" description="">
                <node id="SEUENABLE" address="0x0" permission="rw"
                    description="Enable SEU counter"
                    mask="0x08" />
                <node id="PMCHANNEL" address="0x0" permission="rw"
                    description="Select process monitor channel to be measured"
                    mask="0x06" />
                <node id="PMENABLE" address="0x0" permission="rw"
                    description="Enable process monitor block"
                    mask="0x01" />
            </node>

            <!-- 15.2.7. Testing -->
            <node id="TESTING" address="0x128-0x0100" description="">

                <!-- [0x128] ULDataSource0 -->
                <!-- Uplink data path test patterns -->
                <node id="ULECDATASOURCE" address="0x0" permission="rw"
                    description="Data source for uplink EC channel"
                    mask="0xe0" />
                <!-- ULGECDataSource[2:0]	Name	Description -->
                <!-- 3'd0	EPORTRX_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 3'd1	PRBS7	PRBS7 test pattern -->
                <!-- 3'd2	BIN_CNTR_UP	Binary counter counting up -->
                <!-- 3'd3	BIN_CNTR_DOWN	Binary counter counting down -->
                <!-- 3'd4	CONST_PATTERN	Constant pattern (DPDataPattern[1:0]) -->
                <!-- 3'd5	CONST_PATTERN_INV	Constant pattern inverted (~DPDataPattern[1:0]) -->
                <!-- 3'd6	DLDATA_LOOPBACK	Loop back, downlink frame data -->
                <!-- 3'd7	Reserved	Reserved -->

                <node id="ULSERTESTPATTERN" address="0x0" permission="rw"
                    description="Controls the serializer data source."
                    mask="0xf" />
                <!-- ULSerTestPattern[3:0]	Name	Description -->
                <!-- 4'd0	DATA	Normal mode of operation -->
                <!-- 4'd1	PRBS7	PRBS7 test pattern -->
                <!-- 4'd2	PRBS15	PRBS15 test pattern -->
                <!-- 4'd3	PRBS23	PRBS23 test pattern -->
                <!-- 4'd4	PRBS31	PRBS31 test pattern -->
                <!-- 4'd5	CLK5G12	5.12 GHz clock pattern (in 5Gbps mode it will produce only 2.56 GHz) -->
                <!-- 4'd6	CLK2G56	2.56 GHz clock pattern -->
                <!-- 4'd7	CLK1G28	1.28 GHz clock pattern -->
                <!-- 4'd8	CLK40M	40 MHz clock pattern -->
                <!-- 4'd9	DLFRAME_10G24	Loopback, downlink frame repeated 4 times -->
                <!-- 4'd10	DLFRAME_5G12	Loopback, downlink frame repeated 2 times, each bit repeated 2 times -->
                <!-- 4'd11	DLFRAME_2G56	Loopback, downlink frame repeated 1 times, each bit repeated 4 times -->
                <!-- 4'd12	CONST PATTERN	8 x DPDataPattern[31:0] -->
                <!-- 4'd13  ~   Reserved -->
                <!-- 4'd14  ~   Reserved -->
                <!-- 4'd15  ~   Reserved -->

                <!-- [0x129] ULDataSource1 -->
                <!-- Uplink data path test patterns. -->
                <node id="LDDATASOURCE" address="0x1" permission="rw"
                    description="Data source for the line driver."
                    mask="0xc0" />
                <!-- LDDataSource[1:0]	Description -->
                <!-- 2'd0	Data from serializer (normal mode of operation) -->
                <!-- 2'd1	Equalizer output data loopback -->
                <!-- 2'd2	Data resampled by CDR loopback -->
                <!-- 2'd3	reserved -->

                <node id="ULG1DATASOURCE" address="0x1" permission="rw"
                    description="Data source for uplink data group 1"
                    mask="0x38" />
                <!-- ULG1DataSource[2:0]	Name	Description -->
                <!-- 3'd0	EPORTRX_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 3'd1	PRBS7	PRBS7 test pattern -->
                <!-- 3'd2	BIN_CNTR_UP	Binary counter counting up -->
                <!-- 3'd3	BIN_CNTR_DOWN	Binary counter counting down -->
                <!-- 3'd4	CONST_PATTERN	Constant pattern (DPDataPattern[31:0]) -->
                <!-- 3'd5	CONST_PATTERN_INV	Constant pattern inverted (~DPDataPattern[31:0]) -->
                <!-- 3'd6	DLDATA_LOOPBACK	Loop back, downlink frame data -->
                <!-- 3'd7	Reserved	Reserved -->

                <node id="ULG0DATASOURCE" address="0x1" permission="rw"
                    description="Data source for uplink data group 0"
                    mask="0x7" />
                <!-- ULG0DataSource[2:0]	Name	Description -->
                <!-- 3'd0	EPORTRX_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 3'd1	PRBS7	PRBS7 test pattern -->
                <!-- 3'd2	BIN_CNTR_UP	Binary counter counting up -->
                <!-- 3'd3	BIN_CNTR_DOWN	Binary counter counting down -->
                <!-- 3'd4	CONST_PATTERN	Constant pattern (DPDataPattern[31:0]) -->
                <!-- 3'd5	CONST_PATTERN_INV	Constant pattern inverted (~DPDataPattern[31:0]) -->
                <!-- 3'd6	DLDATA_LOOPBACK	Loop back, downlink frame data -->
                <!-- 3'd7	Reserved	Reserved -->

                <!-- [0x12a] ULDataSource2 -->
                <!-- Uplink data path test patterns. -->
                <node id="ULG3DATASOURCE" address="0x2" permission="rw"
                    description="Data source for uplink data group 3"
                    mask="0x38" />
                <!-- ULG3DataSource[2:0]	Name	Description -->
                <!-- 3'd0	EPORTRX_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 3'd1	PRBS7	PRBS7 test pattern -->
                <!-- 3'd2	BIN_CNTR_UP	Binary counter counting up -->
                <!-- 3'd3	BIN_CNTR_DOWN	Binary counter counting down -->
                <!-- 3'd4	CONST_PATTERN	Constant pattern (DPDataPattern[31:0]) -->
                <!-- 3'd5	CONST_PATTERN_INV	Constant pattern inverted (~DPDataPattern[31:0]) -->
                <!-- 3'd6	DLDATA_LOOPBACK	Loop back, downlink frame data -->
                <!-- 3'd7	Reserved	Reserved -->

                <node id="ULG2DATASOURCE" address="0x2" permission="rw"
                    description="Data source for uplink data group 2"
                    mask="0x7" />
                <!-- ULG2DataSource[2:0]	Name	Description -->
                <!-- 3'd0	EPORTRX_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 3'd1	PRBS7	PRBS7 test pattern -->
                <!-- 3'd2	BIN_CNTR_UP	Binary counter counting up -->
                <!-- 3'd3	BIN_CNTR_DOWN	Binary counter counting down -->
                <!-- 3'd4	CONST_PATTERN	Constant pattern (DPDataPattern[31:0]) -->
                <!-- 3'd5	CONST_PATTERN_INV	Constant pattern inverted (~DPDataPattern[31:0]) -->
                <!-- 3'd6	DLDATA_LOOPBACK	Loop back, downlink frame data -->
                <!-- 3'd7	Reserved	Reserved -->

                <!-- [0x12b] ULDataSource3 -->
                <!-- Uplink data path test patterns. -->
                <node id="ULG5DATASOURCE" address="0x3" permission="rw"
                    description="Data source for uplink data group 5"
                    mask="0x38" />
                <!-- ULG5DataSource[2:0]	Name	Description -->
                <!-- 3'd0	EPORTRX_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 3'd1	PRBS7	PRBS7 test pattern -->
                <!-- 3'd2	BIN_CNTR_UP	Binary counter counting up -->
                <!-- 3'd3	BIN_CNTR_DOWN	Binary counter counting down -->
                <!-- 3'd4	CONST_PATTERN	Constant pattern (DPDataPattern[31:0]) -->
                <!-- 3'd5	CONST_PATTERN_INV	Constant pattern inverted (~DPDataPattern[31:0]) -->
                <!-- 3'd6	DLDATA_LOOPBACK	Loop back, downlink frame data -->
                <!-- 3'd7	Reserved	Reserved -->

                <node id="ULG4DATASOURCE" address="0x3" permission="rw"
                    description="Data source for uplink data group 4"
                    mask="0x7" />
                <!-- ULG4DataSource[2:0]	Name	Description -->
                <!-- 3'd0	EPORTRX_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 3'd1	PRBS7	PRBS7 test pattern -->
                <!-- 3'd2	BIN_CNTR_UP	Binary counter counting up -->
                <!-- 3'd3	BIN_CNTR_DOWN	Binary counter counting down -->
                <!-- 3'd4	CONST_PATTERN	Constant pattern (DPDataPattern[31:0]) -->
                <!-- 3'd5	CONST_PATTERN_INV	Constant pattern inverted (~DPDataPattern[31:0]) -->
                <!-- 3'd6	DLDATA_LOOPBACK	Loop back, downlink frame data -->
                <!-- 3'd7	Reserved	Reserved -->

                <!-- [0x12c] ULDataSource4 -->
                <!-- Uplink data path test patterns. -->
                <node id="DLECDATASOURCE" address="0x4" permission="rw"
                    description=""
                    mask="0xc0" />

                <node id="ULICDATASOURCE" address="0x4" permission="rw"
                    description=""
                    mask="0x38" />

                <node id="ULG6DATASOURCE" address="0x4" permission="rw"
                    description="Data source for uplink data group 6"
                    mask="0x7" />
                <!-- ULG6DataSource[2:0]	Name	Description -->
                <!-- 3'd0	EPORTRX_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 3'd1	PRBS7	PRBS7 test pattern -->
                <!-- 3'd2	BIN_CNTR_UP	Binary counter counting up -->
                <!-- 3'd3	BIN_CNTR_DOWN	Binary counter counting down -->
                <!-- 3'd4	CONST_PATTERN	Constant pattern (DPDataPattern[31:0]) -->
                <!-- 3'd5	CONST_PATTERN_INV	Constant pattern inverted (~DPDataPattern[31:0]) -->
                <!-- 3'd6	DLDATA_LOOPBACK	Loop back, downlink frame data -->
                <!-- 3'd7	Reserved	Reserved -->

                <!-- [0x12d] ULDataSource5 -->
                <node id="DLG3DATASOURCE" address="0x5" permission="rw"
                    description="Controls the ePortTx group 3 data source"
                    mask="0xc0" />
                <!-- DLG3DataSource[1:0]	Name	Description -->
                <!-- 2'd0	LINK_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 2'd1	PRBS7	PRBS7 patter on each channel -->
                <!-- 2'd2	BIN_CNTR_UP	Binary counter counting up on each channel -->
                <!-- 2'd3	CONST_PATTERN	Constant pattern -->

                <node id="DLG2DATASOURCE" address="0x5" permission="rw"
                    description="Controls the ePortTx group 2 data source"
                    mask="0x30" />
                <!-- DLG2DataSource[1:0]	Name	Description -->
                <!-- 2'd0	LINK_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 2'd1	PRBS7	PRBS7 patter on each channel -->
                <!-- 2'd2	BIN_CNTR_UP	Binary counter counting up on each channel -->
                <!-- 2'd3	CONST_PATTERN	Constant pattern -->

                <node id="DLG1DATASOURCE" address="0x5" permission="rw"
                    description="Controls the ePortTx group 1 data source"
                    mask="0x0c" />
                <!-- DLG1DataSource[1:0]	Name	Description -->
                <!-- 2'd0	LINK_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 2'd1	PRBS7	PRBS7 patter on each channel -->
                <!-- 2'd2	BIN_CNTR_UP	Binary counter counting up on each channel -->
                <!-- 2'd3	CONST_PATTERN	Constant pattern -->

                <node id="DLG0DATASOURCE" address="0x5" permission="rw"
                    description="Controls the ePortTx group 0 data source"
                    mask="0x3" />
                <!-- DLG0DataSource[1:0]	Name	Description -->
                <!-- 2'd0	LINK_DATA	Normal mode of operation, data from ePortRx -->
                <!-- 2'd1	PRBS7	PRBS7 patter on each channel -->
                <!-- 2'd2	BIN_CNTR_UP	Binary counter counting up on each channel -->
                <!-- 2'd3	CONST_PATTERN	Constant pattern -->
            </node>

            <node id="DPDataPattern" address="0x12e-0x100" description="">

                <!-- [0x12e] DPDataPattern3 -->
                <!-- Constant pattern to be used in test pattern generation/checking -->
                <node id="R3" address="0x0" permission="rw"
                    description="Bits 31:24 of the constant pattern."
                    mask="0xff" />

                <!-- [0x12f] DPDataPattern2 -->
                <!-- Constant pattern to be used in test pattern generation/checking -->
                <node id="DPDataPattern2" address="0x1" permission="rw"
                    description="Bits 23:16 of the constant pattern."
                    mask="0xff" />

                <!-- [0x130] DPDataPattern1 -->
                <!-- Constant pattern to be used in test pattern generation/checking -->
                <node id="DPDataPattern1" address="0x2" permission="rw"
                    description="Bits 15:8 of the constant pattern."
                    mask="0xff" />

                <!-- [0x131] DPDataPattern0 -->
                <!-- Constant pattern to be used in test pattern generation/checking -->
                <node id="DPDataPattern0" address="0x3" permission="rw"
                    description="Bits 7:0 of the constant pattern."
                    mask="0xff" />
            </node>

            <node id="EPRXPRBS" address="0x132-0x100" description="">

                <!-- [0x132] EPRXPRBS3 -->
                <!-- Control registers for build-in PRBS7 generators in ePortRx -->
                <node id="EPRXECPrbsEnable" address="0x0" permission="rw"
                    description=""
                    mask="0x10" />
                <node id="EPRX63PrbsEnable" address="0x0" permission="rw"
                    description="Enables PRBS7 generator for channel 3 in group 6. If enabled, the data from the input pin are discarded."
                    mask="0x08" />
                <node id="EPRX62PrbsEnable" address="0x0" permission="rw"
                    description=" Enables PRBS7 generator for channel 2 in group 6. If enabled, the data from the input pin are discarded."
                    mask="0x04" />
                <node id="EPRX61PrbsEnable" address="0x0" permission="rw"
                    description="Enables PRBS7 generator for channel 1 in group 6. If enabled, the data from the input pin are discarded."
                    mask="0x02" />
                <node id="EPRX60PrbsEnable" address="0x0" permission="rw"
                    description="Enables PRBS7 generator for channel 0 in group 6. If enabled, the data from the input pin are discarded."
                    mask="0x01" />

                <!-- [0x133] EPRXPRBS2 -->
                <!-- Control registers for build-in PRBS7 generators in ePortRx -->
                <node id="EPRX53PrbsEnable" address="0x1" permission="rw"
                    description="Enables PRBS7 generator for channel 3 in group 5. If enabled, the data from the input pin are discarded."
                    mask="0x80" />
                <node id="EPRX52PrbsEnable" address="0x1" permission="rw"
                    description="Enables PRBS7 generator for channel 2 in group 5. If enabled, the data from the input pin are discarded."
                    mask="0x40" />
                <node id="EPRX51PrbsEnable" address="0x1" permission="rw"
                    description="Enables PRBS7 generator for channel 1 in group 5. If enabled, the data from the input pin are discarded."
                    mask="0x20" />
                <node id="EPRX50PrbsEnable" address="0x1" permission="rw"
                    description="Enables PRBS7 generator for channel 0 in group 5. If enabled, the data from the input pin are discarded."
                    mask="0x10" />
                <node id="EPRX43PrbsEnable" address="0x1" permission="rw"
                    description="Enables PRBS7 generator for channel 3 in group 4. If enabled, the data from the input pin are discarded."
                    mask="0x08" />
                <node id="EPRX42PrbsEnable" address="0x1" permission="rw"
                    description="Enables PRBS7 generator for channel 2 in group 4. If enabled, the data from the input pin are discarded."
                    mask="0x04" />
                <node id="EPRX41PrbsEnable" address="0x1" permission="rw"
                    description="Enables PRBS7 generator for channel 1 in group 4. If enabled, the data from the input pin are discarded."
                    mask="0x02" />
                <node id="EPRX40PrbsEnable" address="0x1" permission="rw"
                    description="Enables PRBS7 generator for channel 0 in group 4. If enabled, the data from the input pin are discarded."
                    mask="0x01" />

                <!-- [0x134] EPRXPRBS1 -->
                <!-- Control registers for build-in PRBS7 generators in ePortRx -->
                <node id="EPRX33PrbsEnable" address="0x2" permission="rw"
                    description="Enables PRBS7 generator for channel 3 in group 3. If enabled, the data from the input pin are discarded."
                    mask="0x80" />
                <node id="EPRX32PrbsEnable" address="0x2" permission="rw"
                    description="Enables PRBS7 generator for channel 2 in group 3. If enabled, the data from the input pin are discarded."
                    mask="0x40" />
                <node id="EPRX31PrbsEnable" address="0x2" permission="rw"
                    description="Enables PRBS7 generator for channel 1 in group 3. If enabled, the data from the input pin are discarded."
                    mask="0x20" />
                <node id="EPRX30PrbsEnable" address="0x2" permission="rw"
                    description="Enables PRBS7 generator for channel 0 in group 3. If enabled, the data from the input pin are discarded."
                    mask="0x10" />
                <node id="EPRX23PrbsEnable" address="0x2" permission="rw"
                    description="Enables PRBS7 generator for channel 3 in group 2. If enabled, the data from the input pin are discarded."
                    mask="0x08" />
                <node id="EPRX22PrbsEnable" address="0x2" permission="rw"
                    description="Enables PRBS7 generator for channel 2 in group 2. If enabled, the data from the input pin are discarded."
                    mask="0x04" />
                <node id="EPRX21PrbsEnable" address="0x2" permission="rw"
                    description="Enables PRBS7 generator for channel 1 in group 2. If enabled, the data from the input pin are discarded."
                    mask="0x02" />
                <node id="EPRX20PrbsEnable" address="0x2" permission="rw"
                    description="Enables PRBS7 generator for channel 0 in group 2. If enabled, the data from the input pin are discarded."
                    mask="0x01" />

                <!-- [0x135] EPRXPRBS0 -->
                <!-- Control registers for build-in PRBS7 generators in ePortRx -->
                <node id="EPRX13PrbsEnable" address="0x3" permission="rw"
                    description="Enables PRBS7 generator for channel 3 in group 1. If enabled, the data from the input pin are discarded."
                    mask="0x80" />
                <node id="EPRX12PrbsEnable" address="0x3" permission="rw"
                    description="Enables PRBS7 generator for channel 2 in group 1. If enabled, the data from the input pin are discarded."
                    mask="0x40" />
                <node id="EPRX11PrbsEnable" address="0x3" permission="rw"
                    description="Enables PRBS7 generator for channel 1 in group 1. If enabled, the data from the input pin are discarded."
                    mask="0x20" />
                <node id="EPRX10PrbsEnable" address="0x3" permission="rw"
                    description="Enables PRBS7 generator for channel 0 in group 1. If enabled, the data from the input pin are discarded."
                    mask="0x10" />
                <node id="EPRX03PrbsEnable" address="0x3" permission="rw"
                    description="Enables PRBS7 generator for channel 3 in group 0. If enabled, the data from the input pin are discarded."
                    mask="0x08" />
                <node id="EPRX02PrbsEnable" address="0x3" permission="rw"
                    description="Enables PRBS7 generator for channel 2 in group 0. If enabled, the data from the input pin are discarded."
                    mask="0x04" />
                <node id="EPRX01PrbsEnable" address="0x3" permission="rw"
                    description="Enables PRBS7 generator for channel 1 in group 0. If enabled, the data from the input pin are discarded."
                    mask="0x02" />
                <node id="EPRX00PrbsEnable" address="0x3" permission="rw"
                    description="Enables PRBS7 generator for channel 0 in group 0. If enabled, the data from the input pin are discarded."
                    mask="0x01" />
            </node>
            
            <node id="BERT" address="0x136-0x100" description="">

                <!-- [0x136] BERTSource -->
                <!-- Data source for the built-in BER checker. -->
                <node id="COARSEBERTSOURCE" address="0x0" permission="rw"
                    description="Please refer to Section 14.2 for more details."
                    mask="0xf0" />
                <node id="FINEBERTSOURCE" address="0x0" permission="rw"
                    description="Please refer to Section 14.2 for more details."
                    mask="0x0f" />

                <!-- [0x137] BERTConfig -->
                <!-- Configuration for the Bit Error Rate Test. -->
                <node id="BERTMEASTIME" address="0x1" permission="rw"
                    description="Test time. For more details please refer to Table 14.5"
                    mask="0xf0" />
                <node id="SKIPDISABLE" address="0x1" permission="rw"
                    description="Disable the skip cycle signal originating from the frame aligner. It is used when testing raw PRBS sequences on the downlink."
                    mask="0x2" />
                <node id="BERTSTART" address="0x1" permission="rw"
                    description="Asserting this bit start the BERT measurement."
                    mask="0x1" />

                <!-- [0x138] BERTDataPattern3 -->
                <!-- Fixed data pattern used by the BERT checker. -->
                <node id="BERTDATAPATTERN3" address="0x2" permission="rw"
                    description="Bits 31:24 of the fixed pattern for BERT."
                    mask="0xff" />

                <!-- [0x139] BERTDataPattern2 -->
                <!-- Fixed data pattern used by the BERT checker. -->
                <node id="BERTDATAPATTERN2" address="0x3" permission="rw"
                    description="Bits 23:16 of the fixed pattern for BERT."
                    mask="0xff" />

                <!-- [0x13a] BERTDataPattern1 -->
                <!-- Fixed data pattern used by the BERT checker. -->
                <node id="BERTDATAPATTERN1" address="0x4" permission="rw"
                    description="Bits 15:8 of the fixed pattern for BERT."
                    mask="0xff" />

                <!-- [0x13b] BERTDataPattern0 -->
                <!-- Fixed data pattern used by the BERT checker. -->
                <node id="BERTDATAPATTERN0" address="0x5" permission="rw"
                    description="Bits 7:0 of the fixed pattern for BERT."
                    mask="0xff" />
            </node>

            <!-- 15.2.8. Reset Manager -->
            <node id="RESET" address="0x13C-0x0100" description="">

                <!-- [0x13c] RST0 -->
                <!-- Reset related register. Enables resetting several components. -->
                <node id="RSTPLLDIGITAL" address="0x0" permission="rw"
                    description="Resets the PLL control logic."
                    mask="0x80" />
                <node id="RSTFUSES" address="0x0" permission="rw"
                    description="Resets the e-fuses control logic."
                    mask="0x40" />
                <node id="RSTCONFIG" address="0x0" permission="rw"
                    description="Resets the configuration block."
                    mask="0x20" />
                <node id="RSTRXLOGIC" address="0x0" permission="rw"
                    description="Resets the RXphy of serial configuration interface."
                    mask="0x10" />
                <node id="RSTTXLOGIC" address="0x0" permission="rw"
                    description="Resets the TXphy of serial configuration interface."
                    mask="0x08" />
                <node id="RSTI2CM0" address="0x0" permission="rw"
                    description="Resets channel 0 I2C master. One should generate a pulse on this bit (0 to 1 to 0)."
                    mask="0x4" />
                <node id="RSTI2CM1" address="0x0" permission="rw"
                    description="Resets channel 1 I2C master. One should generate a pulse on this bit (0 to 1 to 0)."
                    mask="0x2" />
                <node id="RSTI2CM2" address="0x0" permission="rw"
                    description="Resets channel 2 I2C master. One should generate a pulse on this bit (0 to 1 to 0)."
                    mask="0x1" />

                <!-- [0x13d] RST1 -->
                <!-- Reset related register. Enables resetting several components. -->
                <node id="RSTFRAMEALIGNER" address="0x1" permission="rw"
                    description="Resets the frame aligner."
                    mask="0x80" />
                <node id="RSTEPRX6DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 6."
                    mask="0x40" />
                <node id="RSTEPRX5DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 5."
                    mask="0x20" />
                <node id="RSTEPRX4DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 4."
                    mask="0x10" />
                <node id="RSTEPRX3DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 3."
                    mask="0x8" />
                <node id="RSTEPRX2DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 2."
                    mask="0x4" />
                <node id="RSTEPRX1DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 1."
                    mask="0x2" />
                <node id="RSTEPRX0DLL" address="0x1" permission="rw"
                    description="Resets the master DLL in ePortRx group 0."
                    mask="0x1" />

                <!-- [0x13e] RST2 -->
                <!-- Reset related register. Enables resetting several components. -->
                <node id="SKIPFORCE" address="0x2" permission="rw"
                    description="Toggling this bit allows to issue a skip cycle command (equivalent to the one issued by the frame aligner). This functionality is is foreseen only for debugging purposes."
                    mask="0x80" />
                <node id="RESETOUTFORCEACTIVE" address="0x2" permission="rw"
                    description="As long as this bit is set low, the RSTOUTB signal is active (low level)."
                    mask="0x40" />
                <node id="RSTPS3DLL" address="0x2" permission="rw"
                    description="Resets DLL in 3 phase aligner channel."
                    mask="0x8" />
                <node id="RSTPS2DLL" address="0x2" permission="rw"
                    description="Resets DLL in 2 phase aligner channel."
                    mask="0x4" />
                <node id="RSTPS1DLL" address="0x2" permission="rw"
                    description="Resets DLL in 1 phase aligner channel."
                    mask="0x2" />
                <node id="RSTPS0DLL" address="0x2" permission="rw"
                    description="Resets DLL in 0 phase aligner channel."
                    mask="0x1" />
            </node>

            <!-- 15.2.9 power-up -->
            <node id="POWERUP" address="0x13F-0x0100" description="">

                <!-- [0x13f] POWERUP3 -->
                <!-- Controls behavior of the power-up state machine (for more details refer to Power-up state machine) -->
                <node id="PUSMFORCESTATE" address="0x0" permission="rw"
                    description="Allows to override the state of power-up state machine. To enable this feature, register PUSMForceMagic has to be set to 0xA3 (magic number)"
                    mask="0x80" />
                <node id="PUSMSTATEFORCED" address="0x0" permission="rw"
                    description="Selects state of the power-up state machine when PUSMForceState bit is asserted. For more details refer to Power-up state machine)."
                    mask="0x1f" />

                <!-- [0x140] POWERUP4 -->
                <!-- Controls behavior of the power-up state machine (for more details refer to Power-up state machine) -->
                <node id="PUSMFORCEMAGIC" address="0x1" permission="rw"
                    description="PUSMForceMagic Has to be set to 0xA3 (magic number) in order to enable PUSMForceState feature."
                    mask="0xff" />
            </node>

            <!-- 15.2.10 -->
            <node id="DEBUG" address="0x141-0x0100" description="">

                <!-- [0x141] CLKTree -->
                <!-- Clock tree disable feature. Could be used for TMR testing -->
                <node id="CLKTREEMAGICNUMBER" address="0x00" permission="rw"
                    description=" Has to be set to 5'h15 in order for clock masking (disabling) to be active"
                    mask="0xf8" />
                <node id="CLKCTREEDISABLE" address="0x00" permission="rw"
                    description="If asserted and ClkTreeMagicNumber set to 5'h15, branch C of clock tree is disabled"
                    mask="0x40" />
                <node id="CLKBTREEDISABLE" address="0x00" permission="rw"
                    description="If asserted and ClkTreeMagicNumber set to 5'h15, branch B of clock tree is disabled"
                    mask="0x20" />
                <node id="CLKATREEDISABLE" address="0x00" permission="rw"
                    description=" If asserted and ClkTreeMagicNumber set to 5'h15, branch A of clock tree is disabled"
                    mask="0x10" />

                <!-- [0x142] DATAPATH -->
                <!-- Data path configuration -->
                <node id="DLDPBYPASDEINTERLEVEAR" address="0x1" permission="rw"
                    description="Bypass de-interleaver in the downlink data path"
                    mask="0x80" />
                <node id="DLDPBYPASFECDECODER" address="0x1" permission="rw"
                    description="Bypass FEC decoder in the downlink data path"
                    mask="0x40" />
                <node id="DLDPBYPASSDESCRAMBLER" address="0x1" permission="rw"
                    description="Bypass de-scrambler in the downlink data path"
                    mask="0x20" />
                <node id="DLDPFECCOUNTERENABLE" address="0x1" permission="rw"
                    description="Enable downlink FEC counter."
                    mask="0x10" />
                <node id="ULDPBYPASSINTERLEAVER" address="0x1" permission="rw"
                    description=" Bypass interleaver in the uplink data path"
                    mask="0x04" />
                <node id="ULDPBYPASSSCRAMBLER" address="0x1" permission="rw"
                    description="Bypass scrambler in the uplink data path"
                    mask="0x02" />
                <node id="ULDPBYPASSFECCODER" address="0x1" permission="rw"
                    description="Bypass FEC coder in the uplink data path"
                    mask="0x01" />

                <!-- [0x143] TO0SEL -->
                <!-- Control register for test output -->
                <node id="TO0SELECT" address="0x2" permission="rw"
                    description="Selects a signal to be outputted on TSTOUT0 according to TOnSelect"
                    mask="0xFF" />

                <!-- [0x144] TO1SEL -->
                <!-- Control register for test output -->
                <node id="TO1SELECT" address="0x3" permission="rw"
                    description="Selects a signal to be outputted on TSTOUT1 according to TOnSelect"
                    mask="0xFF" />

                <!-- [0x145] TO2SEL -->
                <!-- Control register for test output -->
                <node id="TO2SELECT" address="0x4" permission="rw"
                    description="Selects a signal to be outputted on TSTOUT2 according to TOnSelect"
                    mask="0xFF" />

                <!-- [0x146] TO3SEL -->
                <!-- Control register for test output -->
                <node id="TO3SELECT" address="0x5" permission="rw"
                    description="Selects a signal to be outputted on TSTOUT3 according to TOnSelect"
                    mask="0xFF" />

                <!-- [0x147] TO4SEL -->
                <!-- Control register for test output -->
                <node id="TO4SELECT" address="0x6" permission="rw"
                    description="Selects a signal to be outputted on TSTOUT4 according to TOnSelect"
                    mask="0xFF" />

                <!-- [0x148] TO5SEL -->
                <!-- Control register for test output -->
                <node id="TO5SELECT" address="0x7" permission="rw"
                    description="Selects a signal to be outputted on TSTOUT5 according to TOnSelect"
                    mask="0xFF" />

                <!-- [0x149] TODrivingStrength -->
                <!-- Driving strength control for CMOS test outputs -->
                <node id="TO3DS" address="0x8" permission="rw"
                    description="SDrive strength for TSTOUT3 (CMOS I/O Pin Characteristics)"
                    mask="0x08" />
                <node id="TO2DS" address="0x8" permission="rw"
                    description="SDrive strength for TSTOUT2 (CMOS I/O Pin Characteristics)"
                    mask="0x04" />
                <node id="TO1DS" address="0x8" permission="rw"
                    description="SDrive strength for TSTOUT1 (CMOS I/O Pin Characteristics)"
                    mask="0x02" />
                <node id="TO0DS" address="0x8" permission="rw"
                    description="SDrive strength for TSTOUT0 (CMOS I/O Pin Characteristics)"
                    mask="0x01" />

                <!-- [0x14a] TO4Driver -->
                <!-- Output driver control for test output 4 -->
                <node id="TO4PREEMPHASISSTRENGTH" address="0x9" permission="rw"
                    description="Sets the pre-emphasis strength for TO4."
                    mask="0xe0" />
                    <!-- TO4PreEmphasisStrength[2:0]     Strength [mA]-->
                    <!-- 3'd0    0 -->
                    <!-- 3'd1    1.0 -->
                    <!-- 3'd2    1.5 -->
                    <!-- 3'd3    2.0 -->
                    <!-- 3'd4    2.5 -->
                    <!-- 3'd5    3.0 -->
                    <!-- 3'd6    3.5 -->
                    <!-- 3'd7    4.0 -->

                <node id="TO4PREEMPHASISMODE" address="0x9" permission="rw"
                    description="Selects the pre-emphasis mode for TO4."
                    mask="0x18" />
                    <!-- TO4PreEmphasisMode[1:0]    Mode -->
                    <!-- 2'd0    disabled -->
                    <!-- 2'd1    disabled -->
                    <!-- 2'd2    Self-timed -->
                    <!-- 2'd3    Clock timed -->

                <node id="TO4DRIVESTRENGTH" address="0x9" permission="rw"
                    description=" Sets the pre-emphasis strength for TO4."
                    mask="0x07" />
                    <!-- TO4DriveStrength[2:0]  Strength [mA]-->
                    <!-- 3'd0    0 -->
                    <!-- 3'd1    1.0 -->
                    <!-- 3'd2    1.5 -->
                    <!-- 3'd3    2.0 -->
                    <!-- 3'd4    2.5 -->
                    <!-- 3'd5    3.0 -->
                    <!-- 3'd6    3.5 -->
                    <!-- 3'd7    4.0 -->

                <!-- [0x14b] TO5Driver -->
                <!-- Output driver control for test output 5 -->
                <node id="TO5PREEMPHASISSTRENGTH" address="0xa" permission="rw"
                    description="Sets the pre-emphasis strength for TO5."
                    mask="0xe0" />
                    <!-- TO5PreEmphasisStrength[2:0]     Strength [mA]-->
                    <!-- 3'd0    0 -->
                    <!-- 3'd1    1.0 -->
                    <!-- 3'd2    1.5 -->
                    <!-- 3'd3    2.0 -->
                    <!-- 3'd4    2.5 -->
                    <!-- 3'd5    3.0 -->
                    <!-- 3'd6    3.5 -->
                    <!-- 3'd7    4.0 -->

                <node id="TO5PREEMPHASISMODE" address="0xa" permission="rw"
                    description="Selects the pre-emphasis mode for TO5."
                    mask="0x18" />
                    <!-- TO5PreEmphasisMode[1:0]    Mode -->
                    <!-- 2'd0    disabled -->
                    <!-- 2'd1    disabled -->
                    <!-- 2'd2    Self-timed -->
                    <!-- 2'd3    Clock timed -->

                <node id="TO5DRIVESTRENGTH" address="0xa" permission="rw"
                    description=" Sets the pre-emphasis strength for TO5."
                    mask="0x07" />
                    <!-- TO5DriveStrength[2:0]  Strength [mA]-->
                    <!-- 3'd0    0 -->
                    <!-- 3'd1    1.0 -->
                    <!-- 3'd2    1.5 -->
                    <!-- 3'd3    2.0 -->
                    <!-- 3'd4    2.5 -->
                    <!-- 3'd5    3.0 -->
                    <!-- 3'd6    3.5 -->
                    <!-- 3'd7    4.0 -->

                <!-- [0x14c] TOPreEmp -->
                <!-- Pre-emphasis control for differential test outputs -->
                <node id="TO5INVERT" address="0xb" permission="rw"
                    description="Inverts data for TO5"
                    mask="0x80" />
                <node id="TO5PREEMPHASISWIDTH" address="0xb" permission="rw"
                    description="Sets the width of pre-emphasis pulse for TO5."
                    mask="0x70" />
                    <!-- TO5PreEmphasisWidth[2:0]   Pulse length [ps] -->
                    <!-- 3'd0    120 -->
                    <!-- 3'd1    240 -->
                    <!-- 3'd2    360 -->
                    <!-- 3'd3    480 -->
                    <!-- 3'd4    600 -->
                    <!-- 3'd5    720 -->
                    <!-- 3'd6    840 -->
                    <!-- 3'd7    960 -->
                <node id="TO4INVERT" address="0xb" permission="rw"
                    description="Inverts data for TO4"
                    mask="0x80" />
                <node id="TO4PREEMPHASISWIDTH" address="0xb" permission="rw"
                    description="Sets the width of pre-emphasis pulse for TO4."
                    mask="0x70" />
                    <!-- TO4PreEmphasisWidth[2:0]   Pulse length [ps] -->
                    <!-- 3'd0    120 -->
                    <!-- 3'd1    240 -->
                    <!-- 3'd2    360 -->
                    <!-- 3'd3    480 -->
                    <!-- 3'd4    600 -->
                    <!-- 3'd5    720 -->
                    <!-- 3'd6    840 -->
                    <!-- 3'd7    960 -->

                <!-- [0x014d] RESERVED10 -->
                <!-- Reserved register -->
                
                <!-- [0x014e] RESERVED11 -->
                <!-- Reserved register -->
                
                <!-- [0x014f] RESERVED12 -->
                <!-- Reserved register -->
            </node>

        </node><!-- /rw -->

        <!-- 15.3 Read Only -->
        <node id="RO" address="0x150" description="Read Only" fw_is_module="false">

            <!-- 15.3.1 LPGBT Settings -->
            <node id="LPGBTSETTINGS" address="0x0" description="">
                
                <!-- [0x150] ConfigPins -->
                <!-- Status of the lpGBT external configuration pins -->
                <node id="LPGBTMODE" address="0x0" permission="r"
                    description="State of MODE pins. The function of the pin is described in MODE3, MODE2, MODE1, MODE0."
                    mask="0xf0" />
                <node id="BOOTCONFIG" address="0x0" permission="r"
                    description="State of the BOOTCNF[1:0] pins. The function of these pins is described in BOOTCNF1, BOOTCNF0."
                    mask="0x0C" />
                <node id="LOCKMODE" address="0x0" permission="r"
                    description="State of the LOCKMODE pin. The function of the pin is described in LOCKMODE."
                    mask="0x2" />

                <!-- [0x151] I2CSlaveAddress -->
                <!-- Chip address. -->
                <node id="ASICCONTROLADR" address="0x1" permission="r"
                    description="Address of the chip used in slow control protocols (I2C, IC, EC)."
                    mask="0x7f" />
            </node>

            <!-- 15.3.2 ePortRx -->
            <node id="EPORTRX_RO" address="0x152-0x150" description="">

                <node id="EPRX" address="0x0" description=""  
                    generate="true"
                    generate_size="7"
                    generate_address_step="0x3"
                    generate_idx_var="EPRX_IDX">

                    <!-- [0x152] EPRX${EPRX_IDX}Locked -->
                    <!-- ePortRx group {EPRX_IDX} status register -->
                    <node id="EPRX${EPRX_IDX}CHNLOCKED" address="0x0" permission="r"
                        description="Status of phase selection logic for channels in group ${EPRX_IDX}. Bit 0 corresponds to channel 0, bit 1 to channel 1 and so on. Logic value of 1 means that the channel is locked."
                        mask="0xf0" />
                    <node id="EPRX${EPRX_IDX}STATE" address="0x0" permission="r"
                        description="State of initialization state machine for ePortRx group ${EPRX_IDX}. State can be according to the table."
                        mask="0x03" />
                        <!-- EPRX{EPRX_IDX}State[1:0]    State -->
                        <!-- 2'd0    Reset -->
                        <!-- 2'd1    Force down -->
                        <!-- 2'd2    Confirm early state -->
                        <!-- 2'd3    Free running state -->

                    <!-- [0x153] EPRX${EPRX_IDX}CurrentPhase10 -->
                    <!-- Currently selected phases for channels 0 and 1 in ePortRx group  {EPRX_IDX} -->
                    <node id="EPRX${EPRX_IDX}CURRENTPHASE1" address="0x1" permission="r"
                        description="Currently selected phases for channels 1 in ePortRx group ${EPRX_IDX}"
                        mask="0xf0" />
                    <node id="EPRX${EPRX_IDX}CURRENTPHASE0" address="0x1" permission="r"
                        description="Currently selected phases for channels 0 in ePortRx group ${EPRX_IDX}"
                        mask="0x0f" />

                    <!-- [0x154] EPRX${EPRX_IDX}CurrentPhase32 -->
                    <!-- Currently selected phases for channels 2 and 3 in ePortRx group  {EPRX_IDX} -->
                    <node id="EPRX${EPRX_IDX}CURRENTPHASE3" address="0x2" permission="r"
                        description="Currently selected phases for channels 3 in ePortRx group ${EPRX_IDX}"
                        mask="0xf0" />
                    <node id="EPRX${EPRX_IDX}CURRENTPHASE2" address="0x2" permission="r"
                        description="Currently selected phases for channels 2 in ePortRx group ${EPRX_IDX}"
                        mask="0x0f" />
                </node>       

                <!-- [0x167] EPRXEcCurrentPhase -->
                <!-- Status register for ePortRxEc -->
                <node id="EPRXECCURRENTPHASE" address="0x167-0x150" permission="r"
                    description="Currently selected phase for EC channel phase aligner"
                    mask="0x07" />

                <node id="EPRX" address="0x168-0x150" description=""  
                    generate="true"
                    generate_size="7"
                    generate_address_step="0x1"
                    generate_idx_var="EPRX_STATUS_IDX">

                    <!-- [0x168-0x16e] EPRX{EPRX_STATUS_IDX}DllStatus -->
                    <!-- Status register of lock filter for ePortRxGroup{EPRX_STATUS_IDX} -->
                    <node id="EPRX${EPRX_STATUS_IDX}DLLLOCKED" address="0x0" permission="r"
                        description="Lock status of the master DLL"
                        mask="0x80" />
                    <node id="EPRX${EPRX_STATUS_IDX}DLLLFSTATE" address="0x0" permission="r"
                        description="State of lock filter state machine."
                        mask="0x60" />
                        <!-- EPRX{EPRX_STATUS_IDX}DllLFState[1:0]   Description -->
                        <!-- 2'b00    Unlocked State -->
                        <!-- 2'b01    Confirm Lock State -->
                        <!-- 2'b02    Locked State -->
                        <!-- 2'b03    Confirm Unlock State -->
                    <node id="EPRX${EPRX_STATUS_IDX}DLLLOLCNT" address="0x0" permission="r"
                        description="Loss of Lock counter value"
                        mask="0x1f" />
                </node>
            </node>

            <!-- 15.3.3 I2C Masters -->
            <node id="I2CREAD" address="0x16f-0x150" description="I2C Read">
            
                <!-- [0x16f] I2CM0Ctrl -->
                <!-- Contents of control register written by user for I2C Master 0 -->
                <node id="I2CM0CTRL" address="0x0" permission="r"
                    description="Contents of control register written by user for I2C Master 0"
                    mask="0xff" />
                    
                <!-- [0x170] I2CM0Mask -->
                <!-- Contents of mask register written by user for I2C Master 0 -->
                <node id="I2CM0MASK" address="0x1" permission="r"
                    description="Contents of mask register written by user for I2C Master 0"
                    mask="0xff" />
                    
                <!-- [0x171] I2CM0Status -->
                <!-- Contents of status register for I2C Master 0 -->
                <node id="I2CM0STATUS" address="0x2" permission="r"
                    description="Contents of status register for I2C Master 0"
                    mask="0xff" />
                    
                <!-- [0x172] I2CM0TranCnt -->
                <!-- Contents of transaction counter for I2C Master 0 -->
                <node id="I2CM0TRANCNT" address="0x3" permission="r"
                    description="Contents of transaction counter for I2C Master 0"
                    mask="0xff" />
                    
                <!-- [0x173] I2CM0ReadByte -->
                <!-- Data read from an I2C slave in a single-byte-read for I2C Master 0 -->
                <node id="I2CM0READBYTE" address="0x4" permission="r"
                    description="Data read from an I2C slave in a single-byte-read for I2C Master 0"
                    mask="0xff" />
                    
                <!-- [0x174 to 0x183] I2CM0Read{M0READ_IDX} -->
                <!-- Data read from an I2C slave in a multi-byte-read by I2C Master 0 -->
                <node id="I2CM0READ" address="0x0174-0x16f" description=""  
                    generate="true"
                    generate_size="16"
                    generate_address_step="0x1"
                    generate_idx_var="M0READ_IDX">

                    <node id="I2CM0READ${M0READ_IDX}" address="0x0" permission="r"
                        description="Data read from an I2C slave in a multi-byte-read"
                        mask="0xff" />
                </node> 

                <!-- [0x184] I2CM1Ctrl -->
                <!-- Contents of control register written by user for I2C Master 1 -->
                <node id="I2CM1CTRL" address="0x15" permission="r"
                    description="Contents of control register written by user for I2C Master 1"
                    mask="0xff" />
                    
                <!-- [0x185] I2CM1Mask -->
                <!-- Contents of mask register written by user for I2C Master 1 -->
                <node id="I2CM1MASK" address="0x16" permission="r"
                    description="Contents of mask register written by user for I2C Master 1"
                    mask="0xff" />
                    
                <!-- [0x186] I2CM1Status -->
                <!-- Contents of status register for I2C Master 1 -->
                <node id="I2CM1STATUS" address="0x17" permission="r"
                    description="Contents of status register for I2C Master 1"
                    mask="0xff" />
                    
                <!-- [0x187] I2CM1TranCnt -->
                <!-- Contents of transaction counter for I2C Master 1 -->
                <node id="I2CM1TRANCNT" address="0x18" permission="r"
                    description="Contents of transaction counter for I2C Master 1"
                    mask="0xff" />
                    
                <!-- [0x188] I2CM1ReadByte -->
                <!-- Data read from an I2C slave in a single-byte-read for I2C Master 1 -->
                <node id="I2CM1READBYTE" address="0x19" permission="r"
                    description="Data read from an I2C slave in a single-byte-read for I2C Master 1"
                    mask="0xff" />

                <!-- [0x189 to 0x198] I2CM1Read{M1READ_IDX} -->
                <!-- Data read from an I2C slave in a multi-byte-read by I2C Master 1 -->
                <node id="I2CM1READ" address="0x0189-0x16f" description=""  
                    generate="true"
                    generate_size="16"
                    generate_address_step="0x1"
                    generate_idx_var="M1READ_IDX">

                    <node id="I2CM1READ${M1READ_IDX}" address="0x0" permission="r"
                        description="Data read from an I2C slave in a multi-byte-read"
                        mask="0xff" />
                </node> 
                    
                <!-- [0x199] I2CM2Ctrl -->
                <!-- Contents of control register written by user for I2C Master 2 -->
                <node id="I2CM2CTRL" address="0x2a" permission="r"
                    description="Contents of control register written by user for I2C Master 2"
                    mask="0xff" />
                    
                <!-- [0x19a] I2CM2Mask -->
                <node id="I2CM2MASK" address="0x2b" permission="r"
                    description="Contents of mask register written by user for I2C Master 2"
                    mask="0xff" />
                    
                <!-- [0x19b] I2CM2Status -->
                <node id="I2CM2STATUS" address="0x2c" permission="r"
                    description="Contents of status register for I2C Master 2"
                    mask="0xff" />
                    
                <!-- [0x19c] I2CM2TranCnt -->
                <node id="I2CM2TRANCNT" address="0x2d" permission="r"
                    description="Contents of transaction counter for I2C Master 2"
                    mask="0xff" />
                    
                <!-- [0x19d] I2CM2ReadByte -->
                <node id="I2CM2READBYTE" address="0x2e" permission="r"
                    description="Data read from an I2C slave in a single-byte-read for I2C Master 2"
                    mask="0xff" />
                    
                <!-- [0x19e to 0x1ad] I2CMeRead{M1READ_IDX} -->
                <!-- Data read from an I2C slave in a multi-byte-read by I2C Master 2 -->
                <node id="I2CM2READ" address="0x019e-0x16f" description=""  
                    generate="true"
                    generate_size="16"
                    generate_address_step="0x1"
                    generate_idx_var="M2READ_IDX">

                    <node id="I2CM2READ${M2READ_IDX}" address="0x0" permission="r"
                        description="Data read from an I2C slave in a multi-byte-read"
                        mask="0xff" />
                </node>     
            </node>

            <!-- 15.3.4 ECLK -->
            <node id="ECLK" address="0x1ae-0x150" description="ECLK">

                <!-- [0x1ae] PSStatus -->
                <!-- Status of phase-shifter DLL initialization state machines -->
                <node id="PS3DLLINITSTATE" address="0x0" permission="r"
                    description="Status of the DLL initialization state machine for phase-shifter channel 3"
                    mask="0xc0" />
                <node id="PS2DLLINITSTATE" address="0x0" permission="r"
                    description="Status of the DLL initialization state machine for phase-shifter channel 2"
                    mask="0x30" />
                <node id="PS1DLLINITSTATE" address="0x0" permission="r"
                    description="Status of the DLL initialization state machine for phase-shifter channel 1"
                    mask="0x0c" />
                <node id="PS0DLLINITSTATE" address="0x0" permission="r"
                    description="Status of the DLL initialization state machine for phase-shifter channel 0"
                    mask="0x03" />

                <!-- [0x1af] PIOInH -->
                <!-- Allows read back of the PIO state. -->
                <node id="PIOINH" address="0x1" permission="r"
                    description="Allows read back of the PIO state."
                    mask="0xff" />
                    <!-- PIOIn[n]   Input signal level -->
                    <!-- 1'b0   Low -->
                    <!-- 1'b1   High -->

                <!-- [0x1b0] PIOInL -->
                <!-- Allows read back of the PIO state. -->
                <node id="PIOINL" address="0x2" permission="r"
                    description="Allows read back of the PIO state."
                    mask="0xff" />
                    <!-- PIOIn[n]   Input signal level -->
                    <!-- 1'b0   Low -->
                    <!-- 1'b1   High -->
            </node>

            <node id="FUSE_READ" address="0x1b1-0x150" description="FUSE READ">
                <!-- [0x1b1] FUSEStatus -->
                <!-- Status of fuse block. -->
                <node id="FUSEBLOWERROR" address="0x0" permission="r"
                    description="Error flag (attempt to blow fuses without magic number)."
                    mask="0x08" />
                <node id="FUSEDATAVALID" address="0x0" permission="r"
                    description="Fuse read sequence was successful, SelectedFuseValues[31:0] is valid."
                    mask="0x04" />
                <node id="FUSEBLOWDONE" address="0x0" permission="r"
                    description="Fuse blowing sequence was successful."
                    mask="0x02" />
                <node id="FUSEBLOWBUSY" address="0x0" permission="r"
                    description="Fuse block is busy (either read or blowing sequence)."
                    mask="0x01" />

                <!-- [0x1b2] FUSEValuesA -->
                <!-- Value of selected FUSE block. (should be accessed only if FuseDataValid bit is set in [0x1b1] FUSEStatus register). -->
                <node id="FUSEVALUESA" address="0x1" permission="r"
                    description="Bits 7:0 of the data word."
                    mask="0xff" />

                <!-- [0x1b3] FUSEValuesB -->
                <!-- Value of selected FUSE block. (should be accessed only if FuseDataValid bit is set in [0x1b1] FUSEStatus register). -->
                <node id="FUSEVALUESB" address="0x2" permission="r"
                    description="Bits 15:8 of the data word."
                    mask="0xff" />

                <!-- [0x1b4] FUSEValuesC -->
                <!-- Value of selected FUSE block. (should be accessed only if FuseDataValid bit is set in [0x1b1] FUSEStatus register). -->
                <node id="FUSEVALUESC" address="0x3" permission="r"
                    description="Bits 23:16 of the data word."
                    mask="0xff" />

                <!-- [0x1b5] FUSEValuesD -->
                <!-- Value of selected FUSE block. (should be accessed only if FuseDataValid bit is set in [0x1b1] FUSEStatus register). -->
                <node id="FUSEVALUESD" address="0x4" permission="r"
                    description="Bits 31:24 of the data word."
                    mask="0xff" />
            </node>

            <!-- 15.3.5 Process Monitor -->
            <node id="PROCESS_MONITOR_STATUS" address="0x1b6-0x150" description="">

                <!-- [0x1b6] ProcessMonitorStatus -->
                <!-- Process Monitor block status register. -->
                <node id="PMDONE" address="0x0" permission="r"
                    description="Measurement done."
                    mask="0x2" />
                <node id="PMBUSY" address="0x0" permission="r"
                    description="Measurement in progress."
                    mask="0x1" />

                <!-- [0x1b7] PMFreqA -->
                <!-- Process Monitor frequency measurement result. -->
                <node id="PMFREQ2" address="0x1" permission="r"
                    description="Bits 23:16 of frequency measurement result."
                    mask="0xff" />

                <!-- [0x1b8] PMFreqB -->
                <!-- Process Monitor frequency measurement result. -->
                <node id="PMFREQ1" address="0x2" permission="r"
                    description="Bits 15:8 of frequency measurement result."
                    mask="0xff" />

                <!-- [0x1b9] PMFreqC -->
                <!-- Process Monitor frequency measurement result. -->
                <node id="PMFREQ0" address="0x3" permission="r"
                    description="Bits 7:0 of frequency measurement result."
                    mask="0xff" />
            </node>

            <!-- 15.3.6 SEU -->
            <node id="SEU" address="0x1ba-0x150" description="">

                <!-- [0x1ba] SEUCountH -->
                <node id="SEUCOUNTH" address="0x0" permission="r"
                    description="Bits 15:8 of SEU counter."
                    mask="0xff" />

                <!-- [0x1bb] SEUCountL -->
                <node id="SEUCOUNTL" address="0x1" permission="r"
                    description="Bits 7:0 of SEU counter."
                    mask="0xff" />
            </node>

            <!-- 15.3.7 Clock Generator -->
            <node id="CLKG" address="0x1bc-0x150" description="">

                <!-- [0x1bc] CLKGStatus0 -->
                <node id="CLKG_PLL_R_CONFIG" address="0x0" permission="r"
                    description=" Selected PLL's filter resistance value [min:step:max] Ohm"
                    mask="0xf0" />
                <node id="CLKG_CONFIG_I_PLL" address="0x0" permission="r"
                    description=" Selected PLL's integral current [min:step:max] uA"
                    mask="0x0f" />

                <!-- [0x1bd] CLKGStatus1 -->
                <node id="CLKG_CONFIG_I_FLL" address="0x1" permission="r"
                    description="Selected CDR's FLL current [min:step:max] uA"
                    mask="0xf0" />
                <node id="CLKG_CONFIG_I_CDR" address="0x1" permission="r"
                    description="Selected CDR's integral current [min:step:max] uA"
                    mask="0x0f" />

                <!-- [0x1be] CLKGStatus2 -->
                <node id="CLKG_CONFIG_P_FF_CDR" address="0x2" permission="r"
                    description="Selected CDR's proportional feedforward current [min:step:max] uA"
                    mask="0xf0" />
                <node id="CLKG_CONFIG_P_CDR" address="0x2" permission="r"
                    description="Selected CDR's phase detector proportional current [min:step:max] uA"
                    mask="0x0f" />

                <!-- [0x1bf] CLKGStatus3 -->
                <node id="CLKG_LFLOSSOFLOCKCOUNT" address="0x3" permission="r"
                    description="Lock filter loss of lock (increases when lock filter's state goes lfConfirmUnlockState -> lfUnLockedState). A write access to this register will clear it."
                    mask="0xff" />

                <!-- [0x1c0] CLKGStatus4 -->
                <node id="CLKG_CONFIG_P_PLL" address="0x4" permission="r"
                    description="Selected PLL's proportional current [min:step:max] uA"
                    mask="0xf0" />
                <node id="CLKG_BIASGEN_CONFIG" address="0x4" permission="r"
                    description="Selected bias DAC for the charge pumps [min:step:max] uA"
                    mask="0x0f" />

                <!-- [0x1c1] CLKGStatus5 -->
                <node id="CLKG_VCOCAPSELECTH" address="0x5" permission="r"
                    description="Bits [8:1] Selected vco capacitor bank (thermistor value)"
                    mask="0xff" />

                <!-- [0x1c2] CLKGStatus6 -->
                <node id="CLKG_VCOCAPSELECTL" address="0x6" permission="r"
                    description="Bits [0] Selected vco capacitor bank (thermistor value)"
                    mask="0x80" />
                <node id="CLKG_DATAMUXCFG" address="0x6" permission="r"
                    description="Selected data MUX loopback (test only). 'CLKG_dataMuxCfg[1:0]' 'Description': 2'd0=invalid state, 2'd1=Equalizer output data loopback, 2'd2=Data resampled by CDR loopback, 2'd3=disabled"
                    mask="0x60" />
                <node id="CLKG_VCODAC" address="0x6" permission="r"
                    description="Selected current DAC for the VCO [min:step:max] uA"
                    mask="0x0f" />

                <!-- [0x1c3] CLKGStatus7 -->
                <node id="CLKG_CONNECTCDR" address="0x7" permission="r"
                    description="0: CDR loop is disconnected from VCO; 1: CDR loop is connected to VCO;"
                    mask="0x80" />
                <node id="CLKG_CONNECTPLL" address="0x7" permission="r"
                    description="0: PLL loop is disconnected from VCO; 1: PLL loop is connected to VCO;"
                    mask="0x40" />
                <node id="CLKG_DISDATACOUNTERREF" address="0x7" permission="r"
                    description="0: data/4 ripple counter is enabled; 1: disabled"
                    mask="0x20" />
                <node id="CLKG_ENABLECDR" address="0x7" permission="r"
                    description="0: Alexander PD UP/DOWN buffers + Alexander PD are disabled; 1: enabled"
                    mask="0x10" />
                <node id="CLKG_ENABLEFD" address="0x7" permission="r"
                    description="0: PLL's FD + FD up/down signals are disabled; 1: enabled"
                    mask="0x08" />
                <node id="CLKG_ENABLEPLL" address="0x7" permission="r"
                    description="0: PLL's PFD up/down signals are disabled; 1: enabled"
                    mask="0x04" />
                <node id="CLKG_OVERRIDEVC" address="0x7" permission="r"
                    description="0: The VCO's control voltage override is disabled; 1: enabled vcoControlVoltage is mid range"
                    mask="0x02" />
                <node id="CLKG_REFCLKSEL" address="0x7" permission="r"
                    description="0: clkRef-> data counter; 1: clkRef->40MHz ref"
                    mask="0x01" />

                <!-- [0x1c4] CLKGStatus8 -->
                <node id="CLKG_VCORAILMODE" address="0x8" permission="r"
                    description="0: voltage mode, 1: current mode"
                    mask="0x80" />
                <node id="CLKG_ENABLE_CDR_R" address="0x8" permission="r"
                    description="0: CDR's resistor is disconnected; 1: connected"
                    mask="0x40" />
                <node id="CLKG_SMLOCKED" address="0x8" permission="r"
                    description="ljCDR state machine locked flag"
                    mask="0x20" />
                <node id="CLKG_LFINSTLOCK" address="0x8" permission="r"
                    description="lock filter instant lock signal (only in TX mode)"
                    mask="0x10" />
                <node id="CLKG_LFLOCKED" address="0x8" permission="r"
                    description="lock filter locked signal (only in TX mode)"
                    mask="0x08" />
                <node id="CLKG_CONFIG_FF_CAP" address="0x8" permission="r"
                    description="CDR's feed forward filter's capacitance"
                    mask="0x07" />

                <!-- [0x1c5] CLKGStatus9 -->
                <node id="CLKG_LFSTATE" address="0x9" permission="r"
                    description="ljCDR's lock filter state machine"
                    mask="0x30" />
                <!-- CLKG_lfState[1:0]  Value   Description -->
                <!-- lfUnLockedState     2'b00   low-pass lock filter is unlocked -->
                <!-- lfConfirmLockState  2'b01   low-pass lock filter is confirming lock  -->
                <!-- lfLockedState   2'b10   low-pass lock filter is locked -->
                <!-- lfConfirmUnlockState    2'b11   low-pass lock filter is confirming unlock -->

                <node id="CLKG_SMSTATE" address="0x9" permission="r"
                    description="ljCDR's state machine"
                    mask="0x0f" />
                <!-- CLKG_smState[3:0]  Value   Description -->
                <!-- smResetState    4'h0    reset state -->
                <!-- smInit  4'h1    initialization state (1cycle) -->
                <!-- smCapSearchStart    4'h2    start VCO calibration (jump to smPLLInit or smCDRInit when finished) -->
                <!-- smCapSearchClearCounters0   4'h3    VCO calibration step; clear counters -->
                <!-- smCapSearchClearCounters1   4'h4    VCO calibration step; clear counters -->
                <!-- smCapSearchEnableCounter    4'h5    VCO calibration step; start counters -->
                <!-- smCapSearchWaitFreqDecision     4'h6    VCO calibration step; wait for race end -->
                <!-- smCapSearchVCOFaster    4'h7    VCO calibration step; VCO is faster than refClk, increase capBank -->
                <!-- smCapSearchRefClkFaster     4'h8    VCO calibration step; refClk is faster than VCO, decrease capBank -->
                <!-- smPLLInit   4'h9    PLL step; closing PLL loop and waiting for lock state -->
                <!-- smCDRInit   4'hA    CDR step; closing CDR loop and waiting for lock state -->
                <!-- smPLLEnd    4'hB    PLL step; PLL is locked -->
                <!-- smCDREnd    4'hC    CDR step; CDR is locked -->
            </node>

            <!-- 15.3.8. FEC -->
            <node id="FEC" address="0x1c6-0x150" description="">

                <!-- [0x1c6] DLDPFecCorrectionCount0 -->
                <!-- Number of error reported by the FEC decoder in the downlink data path. A write access to this register will clear the whole DLDPFecCorrectionCount. -->
                <node id="DLDPFECCORRECTIONCOUNT0" address="0x0" permission="r"
                    description="Bits 31:24 of the FEC correction counter."
                    mask="0xff" />

                <!-- [0x1c7] DLDPFecCorrectionCount1 -->
                <!-- Number of error reported by the FEC decoder in the downlink data path. A write access to this register will clear the whole DLDPFecCorrectionCount. -->
                <node id="DLDPFECCORRECTIONCOUNT1" address="0x1" permission="r"
                    description="Bits 23:16 of the FEC correction counter."
                    mask="0xff" />

                <!-- [0x1c8] DLDPFecCorrectionCount2 -->
                <!-- Number of error reported by the FEC decoder in the downlink data path. A write access to this register will clear the whole DLDPFecCorrectionCount. -->
                <node id="DLDPFECCORRECTIONCOUNT2" address="0x2" permission="r"
                    description="Bits 15:8 of the FEC correction counter."
                    mask="0xff" />

                <!-- [0x1c9] DLDPFecCorrectionCount3 -->
                <!-- Number of error reported by the FEC decoder in the downlink data path. A write access to this register will clear the whole DLDPFecCorrectionCount. -->
                <node id="DLDPFECCORRECTIONCOUNT3" address="0x3" permission="r"
                    description=" Bits 7:0 of the FEC correction counter."
                    mask="0xff" />
            </node>

            <!--15.3.9. ADC-->
            <node id="ADC" address="0x1ca-0x150" description="">

                <!--[0x1ca] ADCStatusH-->
                <!--ADC status register-->
                <node id="ADCBUSY" address="0x0" permission="r"
                    description="ADC core is performing conversion."
                    mask="0x80" />
                <node id="ADCDONE" address="0x0" permission="r"
                    description="ADC conversion is done. Result of conversion can be accessed in ADCValue"
                    mask="0x40" />
                <node id="ADCVALUEH" address="0x0" permission="r"
                    description="Result of the last conversion bits."
                    mask="0x03" />

                <!--[0x1cb] ADCStatusL-->
                <!--ADC status register-->
                <node id="ADCVALUEL" address="0x1" permission="r"
                    description="Result of the last conversion bits [7:0]."
                    mask="0xff" />
            </node>

            <!-- 15.3.10. Eye Opening Monitor -->
            <node id="EOM" address="0x1cc-0x150" description="">

                <!-- [0x1cc] EOMStatus -->
                <node id="EOMSMSTATE" address="0x0" permission="r"
                    description="EOM state machine"
                    mask="0x0c" />
                    <!-- EOMsmState[1:0]    Value   Description -->
                    <!-- smIdle  2'b00   idle state -->
                    <!-- smResetCounters     2'b01   resets the EOM ripple counter -->
                    <!-- smCount     2'b10   EOM ripple counter is counting -->
                    <!-- smEndOfCount    2'b11   finished state; waiting for EOMStart to go down -->
                <node id="EOMBUSY" address="0x0" permission="r"
                    description="Its hold high by the state machine when the ripple counter is in use"
                    mask="0x02" />
                <node id="EOMEND" address="0x0" permission="r"
                    description="Its hold high when the counting is done. It is kept high until (EOMStart | EOMEnable) goes low"
                    mask="0x01" />

                <!-- [0x1cd] EOMCouterValueH -->
                <node id="EOMCOUNTERVALUEH" address="0x1" permission="r"
                    description="MSB word of EOM ripple counter (bigger the value, more the eye is open in this (x,y) position)"
                    mask="0xff" />

                <!-- [0x1ce] EOMCouterValueL -->
                <node id="EOMCOUNTERVALUEL" address="0x2" permission="r"
                    description="LSB word of EOM ripple counter (bigger the value, more the eye is open in this (x,y) position)"
                    mask="0xff" />

                <!-- [0x1cf] EOMCounter40MH -->
                <node id="EOMCOUNTER40MH" address="0x3" permission="r"
                    description="MSB word of EOM gating counter (toggles at 40 MHz); used to estimate number of data transitions"
                    mask="0xff" />

                <!-- [0x1d0] EOMCounter40ML -->
                <node id="EOMCOUNTER40ML" address="0x4" permission="r"
                    description="LSB word of EOM gating counter (toggles at 40 MHz); used to estimate number of data transitions"
                    mask="0xff" />
            </node>

            <!-- 15.3.11. BERT Tester -->
            <node id="BERT" address="0x1d1-0x150" description="">

                <!-- [0x1d1] BERTStatus -->
                <!-- Status register of BERT checker. -->
                <node id="BERTPRBSERRORFLAG" address="0x0" permission="r"
                    description="This flag is set when data input was always zero during the test"
                    mask="0x4" />
                <node id="BERTBUSY" address="0x0" permission="r"
                    description="Measurement is ongoing when this bit is asserted."
                    mask="0x2" />
                <node id="BERTDONE" address="0x0" permission="r"
                    description="Measurement is down when this bit is asserted."
                    mask="0x1" />

                <!-- [0x1d2] BERTResult4 -->
                <!-- BERT result. -->
                <node id="BERTERRORCOUNT4" address="0x1" permission="r"
                    description="Bits 39:32 of BERT result."
                    mask="0xff" />

                <!-- [0x1d3] BERTResult3 -->
                <!-- BERT result. -->
                <node id="BERTERRORCOUNT3" address="0x2" permission="r"
                    description="Bits 31:24 of BERT result."
                    mask="0xff" />

                <!-- [0x1d4] BERTResult2 -->
                <!-- BERT result. -->

                <node id="BERTERRORCOUNT2" address="0x3" permission="r"
                    description="Bits 23:16 of BERT result."
                    mask="0xff" />

                <!-- [0x1d5] BERTResult1 -->
                <!-- BERT result. -->
                <node id="BERTERRORCOUNT1" address="0x4" permission="r"
                    description="Bits 15:8 of BERT result."
                    mask="0xff" />

                <!-- [0x1c4] BERTResult0 -->
                <!-- BERT result. -->
                <node id="BERTERRORCOUNT0" address="0x5" permission="r"
                    description="Bits 7:0 of BERT result."
                    mask="0xff" />
            </node>

            <!-- 15.3.12. ROM -->
            <!-- [0x1d7] ROM -->
            <!-- Register with fixed (non zero value). Can be used for testing purposes. -->
            <node id="ROMREG" address="0x1d7-0x150" permission="r"
                description=" All read requests for this register should yield value 0xA6 (as opposed to 0xA5 for lpGBTv0)."
                mask="0xff" />

            <!-- 15.3.13. POR -->
            <node id="PORBOR" address="0x1d8-0x150" permission="r" description="All read requests for this register should yield value 0xA5.">

                <!-- [0x1d8] PORBOR -->
                <!-- Status of POR and BOR instances -->
                <node id="PORC" address="0x0" permission="r"
                    description="State of PORC output"
                    mask="0x40" />
                <node id="PORB" address="0x0" permission="r"
                    description="State of PORB output"
                    mask="0x20" />
                <node id="PORA" address="0x0" permission="r"
                    description="State of PORA output"
                    mask="0x10" />
                <node id="BODC" address="0x0" permission="r"
                    description="State of BORC output"
                    mask="0x04" />
                <node id="BODB" address="0x0" permission="r"
                    description="State of BORB output"
                    mask="0x02" />
                <node id="BODA" address="0x0" permission="r"
                    description="State of BORA output"
                    mask="0x01" />
            </node>
            
            <!-- 15.3.4. Power-up State Machine -->
            <node id="PUSM" address="0x1d9-0x150" description="">

                <!-- [0x1d9] PUSMStatus -->
                <!-- Status of power-up state machine -->
                <node id="PUSMSTATE" address="0x0" permission="r"
                    description="Current state of the power up state machine"
                    mask="0x1f" />
                    <!-- PUSMState[4:0]     State name -->
                    <!-- 5'h00   ARESET  -->
                    <!-- 5'h01   RESET1 -->
                    <!-- 5'h02   WAIT_VDD_STABLE -->
                    <!-- 5'h03   WAIT_VDD_HIGHER_THAN_0V90 -->
                    <!-- 5'h04   COPY_FUSES -->
                    <!-- 5'h05   CALCULATE_CHECKSUM -->
                    <!-- 5'h06   COPY_ROM -->
                    <!-- 5'h07   PAUSE_FOR_PLL_CONFIG_DONE -->
                    <!-- 5'h08   WAIT_POWER_GOOD -->
                    <!-- 5'h09   RESET_PLL -->
                    <!-- 5'h0A   WAIT_PLL_LOCK -->
                    <!-- 5'h0B   INIT_SCRAM -->
                    <!-- 5'h0C   RESETOUT -->
                    <!-- 5'h0D   I2C_TRANS -->
                    <!-- 5'h0E   PAUSE_FOR_DLL_CONFIG_DONE -->
                    <!-- 5'h0F   RESET_DLLS -->
                    <!-- 5'h10   WAIT_DLL_LOCK -->
                    <!-- 5'h11   RESET_LOGIC_USING_DLL -->
                    <!-- 5'h12   WAIT_CHNS_LOCKED -->
                    <!-- 5'h13   READY -->

                <!-- [0x1da] PUSMPLLWATCHDOG -->
                <!-- PLL watchdog action counter -->
                <node id="PUSMPLLWATCHDOGACTIONS" address="0x1" permission="r"
                    description="This register stores the number of PLL watchdog action occurrences that have occurred since the last chip reset. This register is reset by the asynchronous reset originating from a power-on reset block or external RSTB pin. It can also be reset by the user by executing a write access."
                    mask="0xff" />

                <!-- [0x1db] PUSMDLLWATCHDOG -->
                <!-- DLL watchdog action counter -->
                <node id="PUSMDLLWATCHDOGACTIONS" address="0x2" permission="r"
                    description="This register stores the number of DLL watchdog action occurrences that have occurred since the last chip reset. This register is reset by the asynchronous reset originating from a power-on reset block or external RSTB pin. It can also be reset by the user by executing a write access."
                    mask="0xff" />

                <!-- [0x1dc] PUSMCSUMWATCHDOG -->
                <!-- Checksum watchdog action counter -->
                <node id="PUSMCHECKSUMWATCHDOGACTIONS" address="0x3" permission="r"
                    description="This register stores the number of DLL watchdog action occurrences that have occurred since the last chip reset. This register is reset by the asynchronous reset originating from a power-on reset block or external RSTB pin. It can also be reset by the user by executing a write access."
                    mask="0xff" />

                <!-- [0x1dd] PUSMBROWNOUTWATCHDOG -->
                <!-- Brownout status register -->
                <node id="PUSMBROWNOUTACTIONFLAG" address="0x4" permission="r"
                    description="This flag is set when a brownout condition is detected (VDD lower than brownout voltage level). This flag is not reset by the asynchronous reset originating from a power-on reset block or external RSTB pin. It can only be reset by the user by executing a write access. The value of the flag after power-up can be random, the user should not rely on this flag before clearing it first."
                    mask="0x1" />

                <!-- [0x1de] PUSMPLLTIMEOUT -->
                <!-- PLL timeout action counter -->
                <node id="PUSMPLLTIMEOUTACTIONS" address="0x5" permission="r"
                    description="This register stores the number of PLL timeout action occurrences that have occurred since the last chip reset. This register is reset by the asynchronous reset originating from a power-on reset block or external RSTB pin. It can also be reset by the user by executing a write access."
                    mask="0xff" />

                <!-- [0x1df] PUSMDLLTIMEOUT -->
                <!-- DLL timeout action counter -->
                <node id="PUSMDLLTIMEOUTACTIONS" address="0x6" permission="r"
                    description="This register stores the number of DLL timeout action occurrences that have occurred since the last chip reset. This register is reset by the asynchronous reset originating from a power-on reset block or external RSTB pin. It can also be reset by the user by executing a write access."
                    mask="0xff" />

                <!-- [0x1e0] PUSMCHANNELSTIMEOUT -->
                <!-- Channels locking timeout action counter -->
                <node id="PUSMCHANNELSTIMEOUTACTIONS" address="0x7" permission="r"
                    description="This register stores the number of channels locking timeout action occurrences that have occurred since the last chip reset. This register is reset by the asynchronous reset originating from a power-on reset block or external RSTB pin. It can also be reset by the user by executing a write access."
                    mask="0xff" />

                <!-- [0x1e1] CRCValue0 -->
                <!-- Value of the recently calculated CRC. -->
                <node id="CRCVALUE0" address="0x1e1-0x1d9" permission="r"
                    description="Bits 7:0 of the recently calculated CRC. Refer to Cyclic Redundancy Check (CRC) for more details."
                    mask="0xff" />

                <!-- [0x1e2] CRCValue1 -->
                <!-- Value of the recently calculated CRC. -->
                <node id="CRCVALUE1" address="0x1e2-0x1d9" permission="r"
                    description="Bits 15:8 of the recently calculated CRC. Refer to Cyclic Redundancy Check (CRC) for more details."
                    mask="0xff" />

                <!-- [0x1e3] CRCValue2 -->
                <!-- Value of the recently calculated CRC. -->
                <node id="CRCVALUE2" address="0x1e3-0x1d9" permission="r"
                    description="Bits 23:16 of the recently calculated CRC. Refer to Cyclic Redundancy Check (CRC) for more details."
                    mask="0xff" />

                <!-- [0x1e4] CRCValue3 -->
                <!-- Value of the recently calculated CRC. -->
                <node id="CRCVALUE3" address="0x1e4-0x1d9" permission="r"
                    description="Bits 31:24 of the recently calculated CRC. Refer to Cyclic Redundancy Check (CRC) for more details."
                    mask="0xff" />

                <!-- [0x1e5] FailedCRC -->
                <!-- Counter of invalid CRC cycles. -->
                <node id="FAILEDCRCCOUNTER" address="0x1e5-0x1d9" permission="r"
                    description="Counts number of CRC calculations which resulted in invalid checksum."
                    mask="0xff" />
            </node>

            <!-- 15.3.15. Debug -->
            <node id="DEBUG" address="0x1e6-0x150" description="">

                <!-- [0x1e6] TOValue -->
                <!-- Value of this register reflects current values of the signals selected test outputs (TOnSelect). -->
                <node id="TOVAL" address="0x0" permission="r"
                    description="Each bit corresponds to one output from test output multiplexer. E.g. reading the bit 0 allows to probe the signal currently selected by TO0Select in [0x143] TO0Sel."
                    mask="0x3f" />

                <!-- [0x1e7] SCStatus -->
                <!-- Serial interface (IC/EC) status register. -->
                <node id="SCPARITYVALID" address="0x1" permission="r"
                    description="The last parity bit check result."
                    mask="0x1" />

                <!-- [0x1e8] FAState -->
                <!-- State of the frame aligner state machine -->
                <node id="FASTATE" address="0x2" permission="r"
                    description="State of the frame aligner state machine."
                    mask="0x7" />
                    <!-- FAState[2:0]    State name -->
                    <!-- 3'h0    START  -->
                    <!-- 3'h1    SEARCH_HEADER -->
                    <!-- 3'h2    SKIP_CYCLE -->
                    <!-- 3'h3    WAIT -->
                    <!-- 3'h4    CONFIRM_HEADER_IN_PHASE_1 -->
                    <!-- 3'h5    TRACK_HEADER -->
                    <!-- 3'h6    CONFIRM_HEADER_LOSS -->
                    <!-- 3'h7    CONFIRM_HEADER_IN_PHASE_2 -->


                <!-- [0x1e9] FAHeaderFoundCount -->
                <!-- Frame aligner status register. -->
                <node id="FAHEADERFOUNDCOUNT" address="0x3" permission="r"
                    description="Number of valid headers found."
                    mask="0xff" />

                <!-- [0x1ea] FALossOfLockCount -->
                <!-- Frame aligner status register. -->
                <node id="FAHEADERNOTFOUNDCOUNT" address="0x4" permission="r"
                    description="Number of invalid headers found."
                    mask="0xff" />

                <!-- [0x1eb] FAHeaderFoundCount -->
                <!-- Frame aligner status register. -->
                <node id="FALOSSOFLOCKCOUNT" address="0x5" permission="r"
                    description="Counts frame aligner unlocks (increases when the state goes from CONFIRM_HEADER_LOSS to SEARCH_HEADER). A write access to this register will clear it."
                    mask="0xff" />

                <!-- [0x1ec] ConfigErrorCounterH -->
                <!-- Counter of SEU events in configuration memory. -->
                <node id="CONFIGERRORCOUNTERH" address="0x6" permission="r"
                    description="Bits 15:8 of the configuration memory SEU counter."
                    mask="0xff" />

                <!-- [0x1ed] ConfigErrorCounterL -->
                <!-- Counter of SEU events in configuration memory. -->
                <node id="CONFIGERRORCOUNTERL" address="0x7" permission="r"
                    description="Bits 7:0 of the configuration memory SEU counter."
                    mask="0xff" />
            </node>

        </node><!-- /ro -->

    </node> <!--LPGBT-->

</node> <!--TOP-->
