[2025-09-17 12:41:03] START suite=qualcomm_srv trace=srv218_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv218_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2835917 heartbeat IPC: 3.526 cumulative IPC: 3.526 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5401051 heartbeat IPC: 3.898 cumulative IPC: 3.703 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5401051 cumulative IPC: 3.703 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5401051 cumulative IPC: 3.703 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14623432 heartbeat IPC: 1.084 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23697544 heartbeat IPC: 1.102 cumulative IPC: 1.093 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 32780809 heartbeat IPC: 1.101 cumulative IPC: 1.096 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 42003106 heartbeat IPC: 1.084 cumulative IPC: 1.093 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 51031658 heartbeat IPC: 1.108 cumulative IPC: 1.096 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 60028649 heartbeat IPC: 1.111 cumulative IPC: 1.098 (Simulation time: 00 hr 08 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv218_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 69323396 heartbeat IPC: 1.076 cumulative IPC: 1.095 (Simulation time: 00 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 78427414 heartbeat IPC: 1.098 cumulative IPC: 1.095 (Simulation time: 00 hr 10 min 55 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 87397562 heartbeat IPC: 1.115 cumulative IPC: 1.098 (Simulation time: 00 hr 12 min 08 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 90938587 cumulative IPC: 1.1 (Simulation time: 00 hr 13 min 20 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 90938587 cumulative IPC: 1.1 (Simulation time: 00 hr 13 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv218_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.1 instructions: 100000003 cycles: 90938587
CPU 0 Branch Prediction Accuracy: 92.53% MPKI: 13.5 Average ROB Occupancy at Mispredict: 30.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06743
BRANCH_INDIRECT: 0.3298
BRANCH_CONDITIONAL: 11.86
BRANCH_DIRECT_CALL: 0.3955
BRANCH_INDIRECT_CALL: 0.4741
BRANCH_RETURN: 0.3712


====Backend Stall Breakdown====
ROB_STALL: 274635
LQ_STALL: 0
SQ_STALL: 847142


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 104.808
REPLAY_LOAD: 62.373016
NON_REPLAY_LOAD: 17.406181

== Total ==
ADDR_TRANS: 39303
REPLAY_LOAD: 31436
NON_REPLAY_LOAD: 203896

== Counts ==
ADDR_TRANS: 375
REPLAY_LOAD: 504
NON_REPLAY_LOAD: 11714

cpu0->cpu0_STLB TOTAL        ACCESS:    2075240 HIT:    2041445 MISS:      33795 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2075240 HIT:    2041445 MISS:      33795 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 140.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9665486 HIT:    8679312 MISS:     986174 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7827214 HIT:    7022072 MISS:     805142 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     604032 HIT:     490107 MISS:     113925 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1158052 HIT:    1143868 MISS:      14184 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      76188 HIT:      23265 MISS:      52923 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14884575 HIT:    7457172 MISS:    7427403 MSHR_MERGE:    1826238
cpu0->cpu0_L1I LOAD         ACCESS:   14884575 HIT:    7457172 MISS:    7427403 MSHR_MERGE:    1826238
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.07 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29596707 HIT:   24962091 MISS:    4634616 MSHR_MERGE:    1728331
cpu0->cpu0_L1D LOAD         ACCESS:   16483168 HIT:   13730189 MISS:    2752979 MSHR_MERGE:     526916
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13029989 HIT:   11224689 MISS:    1805300 MSHR_MERGE:    1201266
cpu0->cpu0_L1D TRANSLATION  ACCESS:      83550 HIT:       7213 MISS:      76337 MSHR_MERGE:        149
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.52 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12250214 HIT:   10182323 MISS:    2067891 MSHR_MERGE:    1040058
cpu0->cpu0_ITLB LOAD         ACCESS:   12250214 HIT:   10182323 MISS:    2067891 MSHR_MERGE:    1040058
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28087558 HIT:   26675709 MISS:    1411849 MSHR_MERGE:     364442
cpu0->cpu0_DTLB LOAD         ACCESS:   28087558 HIT:   26675709 MISS:    1411849 MSHR_MERGE:     364442
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.987 cycles
cpu0->LLC TOTAL        ACCESS:    1154036 HIT:    1065665 MISS:      88371 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     805141 HIT:     742349 MISS:      62792 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     113922 HIT:     105724 MISS:       8198 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     182050 HIT:     181541 MISS:        509 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      52923 HIT:      36051 MISS:      16872 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1559
  ROW_BUFFER_MISS:      86301
  AVG DBUS CONGESTED CYCLE: 4.688
Channel 0 WQ ROW_BUFFER_HIT:       1235
  ROW_BUFFER_MISS:       8861
  FULL:          0
Channel 0 REFRESHES ISSUED:       7578

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       478582       588981        71966         9732
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         2535         3711         1949
  STLB miss resolved @ L2C                0          734         6375         8736         4990
  STLB miss resolved @ LLC                0          644         9504        16885        11444
  STLB miss resolved @ MEM                0            1         2580         8409        12999

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             192534        44218      1379528       135750          613
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         2194          817           80
  STLB miss resolved @ L2C                0         1391         7602         1988           50
  STLB miss resolved @ LLC                0           70         5488         2941          104
  STLB miss resolved @ MEM                0            1          666          570          256
[2025-09-17 12:54:23] END   suite=qualcomm_srv trace=srv218_ap (rc=0)
