library verilog;
use verilog.vl_types.all;
entity Controller is
    port(
        clk             : in     vl_logic;
        reset_n         : in     vl_logic;
        re              : in     vl_logic;
        address         : out    vl_logic_vector(6 downto 0);
        clk_DA          : out    vl_logic;
        blank_DA_n      : out    vl_logic;
        sync_DA_n       : out    vl_logic
    );
end Controller;
