[["A Concurrent Computer Architecture and a Ring Based Implementation.", ["Edward P. Farrell", "Noordin Ghani", "Philip C. Treieaven"], "https://doi.org/10.1145/800090.802887", 11], ["On-Line Algorithms for the Design of Pipeline Architectures.", ["Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/800090.802888", 8], ["Architectural Implementations of Abstract Data Type Implementation.", ["Virgil D. Gligor"], "https://doi.org/10.1145/800090.802889", 11], ["A New Approach to an Adaptive Computer - An Automatic Recovery Mechanism to Prevent the Occurance of Subtract Errors.", ["Ken Sakamura", "Kiochi Nakano", "Yoshio Kato", "Hideo Aiso"], "https://doi.org/10.1145/800090.802890", 11], ["Overview of the ARCADE System.", ["Alexandre Brandwajn", "Jean-Alain Hernandez", "Rene Joly", "Philippe Kruchten"], "https://doi.org/10.1145/800090.802891", 8], ["An Architecture with Many Operand Registers to Efficiently Execute Block-Structured Languages.", ["Roger B. Danneberg"], "https://doi.org/10.1145/800090.802892", 8], ["An Expanded Multiprocessor Architecture for Video Graphics.", ["Henry Fuchs", "Brian W. Johnson"], "https://doi.org/10.1145/800090.802893", 10], ["An Adaptive Multimicroprocessor Array Computing Structure for Radar Signal Processing Applications.", ["C. V. W. Armstrong", "N. A. Brans", "H. M. Ahmed"], "https://doi.org/10.1145/800090.802894", 7], ["A Bit-Slice Cache Controller.", ["Bryan D. Ackland"], "https://doi.org/10.1145/800090.802895", 8], ["Simulation Experiments on a Tree Organized Minicomputer.", ["J. Archer Harris", "David R. Smith"], "https://doi.org/10.1145/800090.802896", 7], ["Design Considerations for the VLSI Processor of X-tree.", ["David A. Patterson", "E. Scott Fehr", "Carlo H. Sequin"], "https://doi.org/10.1145/800090.802897", 12], ["FLATS, a Machine for Numerical, Symbolic and Associative Computing.", ["Eiichi Goto", "Tetsuo Ida", "Kei Hiraki"], "https://doi.org/10.1145/800090.802898", 9], ["Some Simplified Performance Modeling Techniques with Applications to a New Ring-Structured Microcomputer Network.", ["John D. Spragins", "T. G. Lewis", "Hossein Jafari"], "https://doi.org/10.1145/800090.802899", 6], ["A Performance Comparison of Optimally Designed Computer Systems with and without Virtual Memory.", ["Kishor S. Trivedi", "Timothy M. Sigmon"], "https://doi.org/10.1145/800090.802900", 5], ["A Modeling Approach and Design Tool for Pipelined Central Processors.", ["Tilak Agerwala", "K. Mani Chandy", "D. E. Lang"], "https://doi.org/10.1145/800090.802901", 8], ["Dynamic Function Exchanging Mechanism in Poly-Processor System.", ["M. Sato", "S. Nishikawa", "Ken Murakami", "S. Takahira"], "https://doi.org/10.1145/800090.802902", 7], ["The Architecture of Sperry Univac 1100 Series Systems.", ["Barry R. Borgerson", "Michael D. Godfrey", "P. E. Hagerty", "T. R. Rykken"], "https://doi.org/10.1145/800090.802903", 10], ["An Efficient Time-Shared Link Processor for Supporting Communication in Parallel Systems with Dynamic Structure.", ["Hassan K. Reghbati"], "https://doi.org/10.1145/800090.802904", 13], ["Packet Switching in Banyan Networks.", ["Anand R. Tripathi", "G. Jack Lipovski"], "https://doi.org/10.1145/800090.802905", 8], ["Processor-Memory Interconnections for Multiprocessors.", ["Janak H. Patel"], "https://doi.org/10.1145/800090.802906", 10], ["Proof of the Equivalent Realizability of a Time-Bound Arbiter and a Runt-Free Inertail Delay.", ["B. I. Strom"], "https://doi.org/10.1145/800090.802907", 4], ["Design Issues in the Development of a Modular Mutliprocessor Communications Network.", ["Mark A. Franklin", "S. A. Kahn", "M. J. Stucki"], "https://doi.org/10.1145/800090.802908", 6], ["Experimental Polyprocessor System (EPOS) - Architecture.", ["Mamoru Maekawa"], "https://doi.org/10.1145/800090.802909", 8], ["Experimental Polyprocessor System (EPOS) - Operating System.", ["Mamoru Maekawa"], "https://doi.org/10.1145/800090.802910", 6], ["A Microprocessor-Controlled Asynchronous Circuit Switching Network.", ["Tse-Yun Feng", "Chuan-lin Wu", "Dharma P. Agrawal"], "https://doi.org/10.1145/800090.802911", 14], ["Performance Enhancement of SISD Processors.", ["W. G. Rosocha", "E. S. Lee"], "https://doi.org/10.1145/800090.802912", 16], ["An Emulator Network for SIMD Machine Interconnection Networks.", ["S. Diane Smith", "Howard Jay Siegel"], "https://doi.org/10.1145/800090.802913", 10]]