// Seed: 1396244633
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd25,
    parameter id_6 = 32'd88,
    parameter id_7 = 32'd74
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire _id_7;
  inout wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  wire [-1  +  id_1 : ""] id_11;
  module_0 modCall_1 (
      id_2,
      id_10
  );
  wire id_12;
  logic [id_7 : id_6] id_13;
  ;
  wire  id_14;
  logic id_15 [1 'b0 : 1];
  assign id_8 = id_2;
endmodule
