
RTC_DS1307.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c0c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08003d9c  08003d9c  00013d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e64  08003e64  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08003e64  08003e64  00013e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e6c  08003e6c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e6c  08003e6c  00013e6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e70  08003e70  00013e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003e74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          000001dc  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000244  20000244  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   000077fd  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001707  00000000  00000000  000278d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000007f0  00000000  00000000  00028fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000603  00000000  00000000  000297d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020fda  00000000  00000000  00029dd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a322  00000000  00000000  0004adad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c433b  00000000  00000000  000550cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002774  00000000  00000000  0011940c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007c  00000000  00000000  0011bb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003d84 	.word	0x08003d84

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003d84 	.word	0x08003d84

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <rtc_init>:
 *
 * @returns	   uint8_t					- If the clock halt (CH) bit returns 1 the module is disable, if it returns 0 is enable.
 */

uint8_t rtc_init(RTC_HandleTypeDef *rtc, I2C_HandleTypeDef *I2C_Handle)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]

	rtc->I2C_Addr = RTC_I2C_ADDRESS;
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	22d0      	movs	r2, #208	; 0xd0
 800057a:	605a      	str	r2, [r3, #4]
	rtc->I2C_Handle = I2C_Handle;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	683a      	ldr	r2, [r7, #0]
 8000580:	601a      	str	r2, [r3, #0]

	//1. Make clock halt = 0;
	rtc_write(rtc, 0x00,RTC_ADDR_SEC);
 8000582:	2200      	movs	r2, #0
 8000584:	2100      	movs	r1, #0
 8000586:	6878      	ldr	r0, [r7, #4]
 8000588:	f000 f919 	bl	80007be <rtc_write>

	//2. Read back clock halt bit
	uint8_t clock_state = rtc_read(rtc, RTC_ADDR_SEC);
 800058c:	2100      	movs	r1, #0
 800058e:	6878      	ldr	r0, [r7, #4]
 8000590:	f000 f931 	bl	80007f6 <rtc_read>
 8000594:	4603      	mov	r3, r0
 8000596:	73fb      	strb	r3, [r7, #15]

	return ((clock_state >> 7 ) & 0x1);
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	09db      	lsrs	r3, r3, #7
 800059c:	b2db      	uxtb	r3, r3

}
 800059e:	4618      	mov	r0, r3
 80005a0:	3710      	adds	r7, #16
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}

080005a6 <rtc_set_current_time>:
 *
 * @param[in]  rtc_time					- Time handler.
 */

void rtc_set_current_time(RTC_HandleTypeDef *rtc, RTC_time_t *rtc_time)
{
 80005a6:	b580      	push	{r7, lr}
 80005a8:	b084      	sub	sp, #16
 80005aa:	af00      	add	r7, sp, #0
 80005ac:	6078      	str	r0, [r7, #4]
 80005ae:	6039      	str	r1, [r7, #0]

	uint8_t seconds, minutes, hours;
	seconds = binary_to_bcd(rtc_time->seconds);
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 f941 	bl	800083c <binary_to_bcd>
 80005ba:	4603      	mov	r3, r0
 80005bc:	73bb      	strb	r3, [r7, #14]
	minutes = binary_to_bcd(rtc_time->minutes);
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	785b      	ldrb	r3, [r3, #1]
 80005c2:	4618      	mov	r0, r3
 80005c4:	f000 f93a 	bl	800083c <binary_to_bcd>
 80005c8:	4603      	mov	r3, r0
 80005ca:	737b      	strb	r3, [r7, #13]
	hours = binary_to_bcd(rtc_time->hours);
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	789b      	ldrb	r3, [r3, #2]
 80005d0:	4618      	mov	r0, r3
 80005d2:	f000 f933 	bl	800083c <binary_to_bcd>
 80005d6:	4603      	mov	r3, r0
 80005d8:	73fb      	strb	r3, [r7, #15]

	seconds &= ~(1 << 7);
 80005da:	7bbb      	ldrb	r3, [r7, #14]
 80005dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80005e0:	73bb      	strb	r3, [r7, #14]

	rtc_write(rtc, seconds, RTC_ADDR_SEC);
 80005e2:	7bbb      	ldrb	r3, [r7, #14]
 80005e4:	2200      	movs	r2, #0
 80005e6:	4619      	mov	r1, r3
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f000 f8e8 	bl	80007be <rtc_write>

	rtc_write(rtc, minutes, RTC_ADDR_MIN);
 80005ee:	7b7b      	ldrb	r3, [r7, #13]
 80005f0:	2201      	movs	r2, #1
 80005f2:	4619      	mov	r1, r3
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f000 f8e2 	bl	80007be <rtc_write>

	if (rtc_time->time_format == TIME_FORMAT_24HRS){
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	78db      	ldrb	r3, [r3, #3]
 80005fe:	2b02      	cmp	r3, #2
 8000600:	d104      	bne.n	800060c <rtc_set_current_time+0x66>
		hours &= ~(1 << 6);
 8000602:	7bfb      	ldrb	r3, [r7, #15]
 8000604:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000608:	73fb      	strb	r3, [r7, #15]
 800060a:	e011      	b.n	8000630 <rtc_set_current_time+0x8a>
	}else{
		hours |= (1 << 6);
 800060c:	7bfb      	ldrb	r3, [r7, #15]
 800060e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000612:	73fb      	strb	r3, [r7, #15]
		hours = (rtc_time->time_format == TIME_FORMAT_12HRS_PM) ? hours | (1 << 5) : hours & ~(1 << 5);
 8000614:	683b      	ldr	r3, [r7, #0]
 8000616:	78db      	ldrb	r3, [r3, #3]
 8000618:	2b01      	cmp	r3, #1
 800061a:	d104      	bne.n	8000626 <rtc_set_current_time+0x80>
 800061c:	7bfb      	ldrb	r3, [r7, #15]
 800061e:	f043 0320 	orr.w	r3, r3, #32
 8000622:	b2db      	uxtb	r3, r3
 8000624:	e003      	b.n	800062e <rtc_set_current_time+0x88>
 8000626:	7bfb      	ldrb	r3, [r7, #15]
 8000628:	f023 0320 	bic.w	r3, r3, #32
 800062c:	b2db      	uxtb	r3, r3
 800062e:	73fb      	strb	r3, [r7, #15]
	}

	rtc_write(rtc, hours, RTC_ADDR_HRS);
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	2202      	movs	r2, #2
 8000634:	4619      	mov	r1, r3
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f000 f8c1 	bl	80007be <rtc_write>

}
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}

08000644 <rtc_set_current_date>:
 *
 * @param[in]  rtc_date					- Date handler.
 */

void rtc_set_current_date(RTC_HandleTypeDef *rtc, RTC_date_t *rtc_date)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	6039      	str	r1, [r7, #0]

	rtc_write(rtc, binary_to_bcd(rtc_date->month),RTC_ADDR_MONTH);
 800064e:	683b      	ldr	r3, [r7, #0]
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	4618      	mov	r0, r3
 8000654:	f000 f8f2 	bl	800083c <binary_to_bcd>
 8000658:	4603      	mov	r3, r0
 800065a:	2205      	movs	r2, #5
 800065c:	4619      	mov	r1, r3
 800065e:	6878      	ldr	r0, [r7, #4]
 8000660:	f000 f8ad 	bl	80007be <rtc_write>

	rtc_write(rtc, binary_to_bcd(rtc_date->year),RTC_ADDR_YEAR);
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	785b      	ldrb	r3, [r3, #1]
 8000668:	4618      	mov	r0, r3
 800066a:	f000 f8e7 	bl	800083c <binary_to_bcd>
 800066e:	4603      	mov	r3, r0
 8000670:	2206      	movs	r2, #6
 8000672:	4619      	mov	r1, r3
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	f000 f8a2 	bl	80007be <rtc_write>

	rtc_write(rtc, binary_to_bcd(rtc_date->date),RTC_ADDR_DATE);
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	789b      	ldrb	r3, [r3, #2]
 800067e:	4618      	mov	r0, r3
 8000680:	f000 f8dc 	bl	800083c <binary_to_bcd>
 8000684:	4603      	mov	r3, r0
 8000686:	2204      	movs	r2, #4
 8000688:	4619      	mov	r1, r3
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f000 f897 	bl	80007be <rtc_write>

	rtc_write(rtc, binary_to_bcd(rtc_date->day), RTC_ADDR_DAY);
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	78db      	ldrb	r3, [r3, #3]
 8000694:	4618      	mov	r0, r3
 8000696:	f000 f8d1 	bl	800083c <binary_to_bcd>
 800069a:	4603      	mov	r3, r0
 800069c:	2203      	movs	r2, #3
 800069e:	4619      	mov	r1, r3
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f000 f88c 	bl	80007be <rtc_write>

}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <rtc_get_current_time>:
 *
 * @param[in]  rtc_time					- Time handler.
 */

void rtc_get_current_time(RTC_HandleTypeDef *rtc, RTC_time_t *rtc_time)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b084      	sub	sp, #16
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	6078      	str	r0, [r7, #4]
 80006b6:	6039      	str	r1, [r7, #0]

	uint8_t seconds, minutes, hours;

	seconds = rtc_read(rtc, RTC_ADDR_SEC);
 80006b8:	2100      	movs	r1, #0
 80006ba:	6878      	ldr	r0, [r7, #4]
 80006bc:	f000 f89b 	bl	80007f6 <rtc_read>
 80006c0:	4603      	mov	r3, r0
 80006c2:	73bb      	strb	r3, [r7, #14]
	minutes = rtc_read(rtc, RTC_ADDR_MIN);
 80006c4:	2101      	movs	r1, #1
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	f000 f895 	bl	80007f6 <rtc_read>
 80006cc:	4603      	mov	r3, r0
 80006ce:	737b      	strb	r3, [r7, #13]
	hours = rtc_read(rtc, RTC_ADDR_HRS);
 80006d0:	2102      	movs	r1, #2
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f000 f88f 	bl	80007f6 <rtc_read>
 80006d8:	4603      	mov	r3, r0
 80006da:	73fb      	strb	r3, [r7, #15]

	seconds &= ~(1 << 7);
 80006dc:	7bbb      	ldrb	r3, [r7, #14]
 80006de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80006e2:	73bb      	strb	r3, [r7, #14]

	rtc_time->seconds = bcd_to_binary(seconds);
 80006e4:	7bbb      	ldrb	r3, [r7, #14]
 80006e6:	4618      	mov	r0, r3
 80006e8:	f000 f8d4 	bl	8000894 <bcd_to_binary>
 80006ec:	4603      	mov	r3, r0
 80006ee:	461a      	mov	r2, r3
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	701a      	strb	r2, [r3, #0]
	rtc_time->minutes = bcd_to_binary(minutes);
 80006f4:	7b7b      	ldrb	r3, [r7, #13]
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 f8cc 	bl	8000894 <bcd_to_binary>
 80006fc:	4603      	mov	r3, r0
 80006fe:	461a      	mov	r2, r3
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	705a      	strb	r2, [r3, #1]

	if(hours & (1 << 6)){										// 12 hours format
 8000704:	7bfb      	ldrb	r3, [r7, #15]
 8000706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800070a:	2b00      	cmp	r3, #0
 800070c:	d00f      	beq.n	800072e <rtc_get_current_time+0x80>
		rtc_time->time_format = !( (hours & (1 << 5)) == 0 );
 800070e:	7bfb      	ldrb	r3, [r7, #15]
 8000710:	f003 0320 	and.w	r3, r3, #32
 8000714:	2b00      	cmp	r3, #0
 8000716:	bf14      	ite	ne
 8000718:	2301      	movne	r3, #1
 800071a:	2300      	moveq	r3, #0
 800071c:	b2db      	uxtb	r3, r3
 800071e:	461a      	mov	r2, r3
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	70da      	strb	r2, [r3, #3]
		hours &= ~(0x3 << 5);
 8000724:	7bfb      	ldrb	r3, [r7, #15]
 8000726:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800072a:	73fb      	strb	r3, [r7, #15]
 800072c:	e002      	b.n	8000734 <rtc_get_current_time+0x86>
	}else {
		rtc_time->time_format = TIME_FORMAT_24HRS;
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	2202      	movs	r2, #2
 8000732:	70da      	strb	r2, [r3, #3]
	}

	rtc_time->hours = bcd_to_binary(hours);
 8000734:	7bfb      	ldrb	r3, [r7, #15]
 8000736:	4618      	mov	r0, r3
 8000738:	f000 f8ac 	bl	8000894 <bcd_to_binary>
 800073c:	4603      	mov	r3, r0
 800073e:	461a      	mov	r2, r3
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	709a      	strb	r2, [r3, #2]
}
 8000744:	bf00      	nop
 8000746:	3710      	adds	r7, #16
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <rtc_get_current_date>:
 *
 * @param[in]  rtc_date					- Date handler.
 */

void rtc_get_current_date(RTC_HandleTypeDef *rtc, RTC_date_t *rtc_date)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	6039      	str	r1, [r7, #0]
	rtc_date->date =  bcd_to_binary(rtc_read(rtc, RTC_ADDR_DATE));
 8000756:	2104      	movs	r1, #4
 8000758:	6878      	ldr	r0, [r7, #4]
 800075a:	f000 f84c 	bl	80007f6 <rtc_read>
 800075e:	4603      	mov	r3, r0
 8000760:	4618      	mov	r0, r3
 8000762:	f000 f897 	bl	8000894 <bcd_to_binary>
 8000766:	4603      	mov	r3, r0
 8000768:	461a      	mov	r2, r3
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	709a      	strb	r2, [r3, #2]
	rtc_date->month = bcd_to_binary(rtc_read(rtc, RTC_ADDR_MONTH));
 800076e:	2105      	movs	r1, #5
 8000770:	6878      	ldr	r0, [r7, #4]
 8000772:	f000 f840 	bl	80007f6 <rtc_read>
 8000776:	4603      	mov	r3, r0
 8000778:	4618      	mov	r0, r3
 800077a:	f000 f88b 	bl	8000894 <bcd_to_binary>
 800077e:	4603      	mov	r3, r0
 8000780:	461a      	mov	r2, r3
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	701a      	strb	r2, [r3, #0]
	rtc_date->year = bcd_to_binary(rtc_read(rtc, RTC_ADDR_YEAR));
 8000786:	2106      	movs	r1, #6
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f000 f834 	bl	80007f6 <rtc_read>
 800078e:	4603      	mov	r3, r0
 8000790:	4618      	mov	r0, r3
 8000792:	f000 f87f 	bl	8000894 <bcd_to_binary>
 8000796:	4603      	mov	r3, r0
 8000798:	461a      	mov	r2, r3
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	705a      	strb	r2, [r3, #1]
	rtc_date->day = bcd_to_binary(rtc_read(rtc, RTC_ADDR_DAY));
 800079e:	2103      	movs	r1, #3
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f000 f828 	bl	80007f6 <rtc_read>
 80007a6:	4603      	mov	r3, r0
 80007a8:	4618      	mov	r0, r3
 80007aa:	f000 f873 	bl	8000894 <bcd_to_binary>
 80007ae:	4603      	mov	r3, r0
 80007b0:	461a      	mov	r2, r3
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	70da      	strb	r2, [r3, #3]

}
 80007b6:	bf00      	nop
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}

080007be <rtc_write>:
 *
 * @param[in]  reg_addr					- Address for the Time or Date handler values.
 */

static void rtc_write(RTC_HandleTypeDef *rtc, uint8_t value, uint8_t reg_addr)
{
 80007be:	b580      	push	{r7, lr}
 80007c0:	b086      	sub	sp, #24
 80007c2:	af02      	add	r7, sp, #8
 80007c4:	6078      	str	r0, [r7, #4]
 80007c6:	460b      	mov	r3, r1
 80007c8:	70fb      	strb	r3, [r7, #3]
 80007ca:	4613      	mov	r3, r2
 80007cc:	70bb      	strb	r3, [r7, #2]
	uint8_t tx[2];
	tx[0] = reg_addr;
 80007ce:	78bb      	ldrb	r3, [r7, #2]
 80007d0:	733b      	strb	r3, [r7, #12]
	tx[1] = value;
 80007d2:	78fb      	ldrb	r3, [r7, #3]
 80007d4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(rtc->I2C_Handle, rtc->I2C_Addr, tx, 2, 100);
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	6818      	ldr	r0, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	b299      	uxth	r1, r3
 80007e0:	f107 020c 	add.w	r2, r7, #12
 80007e4:	2364      	movs	r3, #100	; 0x64
 80007e6:	9300      	str	r3, [sp, #0]
 80007e8:	2302      	movs	r3, #2
 80007ea:	f001 f863 	bl	80018b4 <HAL_I2C_Master_Transmit>
}
 80007ee:	bf00      	nop
 80007f0:	3710      	adds	r7, #16
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <rtc_read>:
 *
 * @return     uint8_t					- Data returned after sending the corresponding address.
 */

static uint8_t rtc_read(RTC_HandleTypeDef *rtc, uint8_t reg_addr)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b086      	sub	sp, #24
 80007fa:	af02      	add	r7, sp, #8
 80007fc:	6078      	str	r0, [r7, #4]
 80007fe:	460b      	mov	r3, r1
 8000800:	70fb      	strb	r3, [r7, #3]
	uint8_t data;
    HAL_I2C_Master_Transmit(rtc->I2C_Handle, rtc->I2C_Addr, &reg_addr, 1, 100);
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	6818      	ldr	r0, [r3, #0]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	b299      	uxth	r1, r3
 800080c:	1cfa      	adds	r2, r7, #3
 800080e:	2364      	movs	r3, #100	; 0x64
 8000810:	9300      	str	r3, [sp, #0]
 8000812:	2301      	movs	r3, #1
 8000814:	f001 f84e 	bl	80018b4 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(rtc->I2C_Handle, rtc->I2C_Addr, &data, 1, 100);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	6818      	ldr	r0, [r3, #0]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	b299      	uxth	r1, r3
 8000822:	f107 020f 	add.w	r2, r7, #15
 8000826:	2364      	movs	r3, #100	; 0x64
 8000828:	9300      	str	r3, [sp, #0]
 800082a:	2301      	movs	r3, #1
 800082c:	f001 f940 	bl	8001ab0 <HAL_I2C_Master_Receive>

    return data;
 8000830:	7bfb      	ldrb	r3, [r7, #15]
}
 8000832:	4618      	mov	r0, r3
 8000834:	3710      	adds	r7, #16
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
	...

0800083c <binary_to_bcd>:
 *
 * @return     uint8_t					- Data returned in BCD format.
 */

static uint8_t binary_to_bcd(uint8_t value)
{
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	71fb      	strb	r3, [r7, #7]
	uint8_t m , n;
	uint8_t bcd;

	bcd = value;
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	73fb      	strb	r3, [r7, #15]
	if(value >= 10)
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	2b09      	cmp	r3, #9
 800084e:	d918      	bls.n	8000882 <binary_to_bcd+0x46>
	{
		m = value /10;
 8000850:	79fb      	ldrb	r3, [r7, #7]
 8000852:	4a0f      	ldr	r2, [pc, #60]	; (8000890 <binary_to_bcd+0x54>)
 8000854:	fba2 2303 	umull	r2, r3, r2, r3
 8000858:	08db      	lsrs	r3, r3, #3
 800085a:	73bb      	strb	r3, [r7, #14]
		n = value % 10;
 800085c:	79fa      	ldrb	r2, [r7, #7]
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <binary_to_bcd+0x54>)
 8000860:	fba3 1302 	umull	r1, r3, r3, r2
 8000864:	08d9      	lsrs	r1, r3, #3
 8000866:	460b      	mov	r3, r1
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	440b      	add	r3, r1
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	1ad3      	subs	r3, r2, r3
 8000870:	737b      	strb	r3, [r7, #13]
		bcd = (m << 4) | n ;
 8000872:	7bbb      	ldrb	r3, [r7, #14]
 8000874:	011b      	lsls	r3, r3, #4
 8000876:	b25a      	sxtb	r2, r3
 8000878:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800087c:	4313      	orrs	r3, r2
 800087e:	b25b      	sxtb	r3, r3
 8000880:	73fb      	strb	r3, [r7, #15]
	}

	return bcd;
 8000882:	7bfb      	ldrb	r3, [r7, #15]
}
 8000884:	4618      	mov	r0, r3
 8000886:	3714      	adds	r7, #20
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr
 8000890:	cccccccd 	.word	0xcccccccd

08000894 <bcd_to_binary>:
 *
 * @return     uint8_t					- Data returned in binary format.
 */

static uint8_t bcd_to_binary(uint8_t value)
{
 8000894:	b480      	push	{r7}
 8000896:	b085      	sub	sp, #20
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	71fb      	strb	r3, [r7, #7]
	uint8_t m , n;
	m = (uint8_t) ((value >> 4 ) * 10);
 800089e:	79fb      	ldrb	r3, [r7, #7]
 80008a0:	091b      	lsrs	r3, r3, #4
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	461a      	mov	r2, r3
 80008a6:	0092      	lsls	r2, r2, #2
 80008a8:	4413      	add	r3, r2
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	73fb      	strb	r3, [r7, #15]
	n =  value & (uint8_t)0x0F;
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	f003 030f 	and.w	r3, r3, #15
 80008b4:	73bb      	strb	r3, [r7, #14]
	return (m+n);
 80008b6:	7bfa      	ldrb	r2, [r7, #15]
 80008b8:	7bbb      	ldrb	r3, [r7, #14]
 80008ba:	4413      	add	r3, r2
 80008bc:	b2db      	uxtb	r3, r3
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3714      	adds	r7, #20
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
	...

080008cc <number_to_string>:
 * @param[in]  num						- Integer value.
 *
 * @param[in]  buf						- Character.
 */

void number_to_string(uint8_t num, char *buf){
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	6039      	str	r1, [r7, #0]
 80008d6:	71fb      	strb	r3, [r7, #7]
	if (num < 10){
 80008d8:	79fb      	ldrb	r3, [r7, #7]
 80008da:	2b09      	cmp	r3, #9
 80008dc:	d809      	bhi.n	80008f2 <number_to_string+0x26>
		buf[0] = '0';
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	2230      	movs	r2, #48	; 0x30
 80008e2:	701a      	strb	r2, [r3, #0]
		buf[1] = num+48;
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	3301      	adds	r3, #1
 80008e8:	79fa      	ldrb	r2, [r7, #7]
 80008ea:	3230      	adds	r2, #48	; 0x30
 80008ec:	b2d2      	uxtb	r2, r2
 80008ee:	701a      	strb	r2, [r3, #0]
	}else if (num >= 10 && num <99){
		buf[0] = (num / 10) + 48;
		buf[1] = (num % 10) + 48;
	}
}
 80008f0:	e01f      	b.n	8000932 <number_to_string+0x66>
	}else if (num >= 10 && num <99){
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	2b09      	cmp	r3, #9
 80008f6:	d91c      	bls.n	8000932 <number_to_string+0x66>
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	2b62      	cmp	r3, #98	; 0x62
 80008fc:	d819      	bhi.n	8000932 <number_to_string+0x66>
		buf[0] = (num / 10) + 48;
 80008fe:	79fb      	ldrb	r3, [r7, #7]
 8000900:	4a0f      	ldr	r2, [pc, #60]	; (8000940 <number_to_string+0x74>)
 8000902:	fba2 2303 	umull	r2, r3, r2, r3
 8000906:	08db      	lsrs	r3, r3, #3
 8000908:	b2db      	uxtb	r3, r3
 800090a:	3330      	adds	r3, #48	; 0x30
 800090c:	b2da      	uxtb	r2, r3
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	701a      	strb	r2, [r3, #0]
		buf[1] = (num % 10) + 48;
 8000912:	79fa      	ldrb	r2, [r7, #7]
 8000914:	4b0a      	ldr	r3, [pc, #40]	; (8000940 <number_to_string+0x74>)
 8000916:	fba3 1302 	umull	r1, r3, r3, r2
 800091a:	08d9      	lsrs	r1, r3, #3
 800091c:	460b      	mov	r3, r1
 800091e:	009b      	lsls	r3, r3, #2
 8000920:	440b      	add	r3, r1
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	1ad3      	subs	r3, r2, r3
 8000926:	b2da      	uxtb	r2, r3
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	3301      	adds	r3, #1
 800092c:	3230      	adds	r2, #48	; 0x30
 800092e:	b2d2      	uxtb	r2, r2
 8000930:	701a      	strb	r2, [r3, #0]
}
 8000932:	bf00      	nop
 8000934:	370c      	adds	r7, #12
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	cccccccd 	.word	0xcccccccd

08000944 <time_to_string>:
 * @param[in]  rtc_time					- Time handler.
 *
 * @return     char*					- Returned string in this format: hh:mm:ss.
 */

char *time_to_string(RTC_time_t *rtc_time){
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
	static char buf[9];
	buf[2] = ':';
 800094c:	4b0f      	ldr	r3, [pc, #60]	; (800098c <time_to_string+0x48>)
 800094e:	223a      	movs	r2, #58	; 0x3a
 8000950:	709a      	strb	r2, [r3, #2]
	buf[5] = ':';
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <time_to_string+0x48>)
 8000954:	223a      	movs	r2, #58	; 0x3a
 8000956:	715a      	strb	r2, [r3, #5]

	number_to_string(rtc_time->hours, buf);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	789b      	ldrb	r3, [r3, #2]
 800095c:	490b      	ldr	r1, [pc, #44]	; (800098c <time_to_string+0x48>)
 800095e:	4618      	mov	r0, r3
 8000960:	f7ff ffb4 	bl	80008cc <number_to_string>
	number_to_string(rtc_time->minutes, &buf[3]);
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	785b      	ldrb	r3, [r3, #1]
 8000968:	4909      	ldr	r1, [pc, #36]	; (8000990 <time_to_string+0x4c>)
 800096a:	4618      	mov	r0, r3
 800096c:	f7ff ffae 	bl	80008cc <number_to_string>
	number_to_string(rtc_time->seconds, &buf[6]);
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	4907      	ldr	r1, [pc, #28]	; (8000994 <time_to_string+0x50>)
 8000976:	4618      	mov	r0, r3
 8000978:	f7ff ffa8 	bl	80008cc <number_to_string>

	buf[8] = '\0';
 800097c:	4b03      	ldr	r3, [pc, #12]	; (800098c <time_to_string+0x48>)
 800097e:	2200      	movs	r2, #0
 8000980:	721a      	strb	r2, [r3, #8]

	return buf;
 8000982:	4b02      	ldr	r3, [pc, #8]	; (800098c <time_to_string+0x48>)
}
 8000984:	4618      	mov	r0, r3
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	200000d8 	.word	0x200000d8
 8000990:	200000db 	.word	0x200000db
 8000994:	200000de 	.word	0x200000de

08000998 <date_to_string>:
 *
 * @return     char*					- Returned string in this format: dd/mm/20yy.
 */

//
char *date_to_string(RTC_date_t *rtc_date){
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
	static char buf[11];
	buf[2] = '/';
 80009a0:	4b12      	ldr	r3, [pc, #72]	; (80009ec <date_to_string+0x54>)
 80009a2:	222f      	movs	r2, #47	; 0x2f
 80009a4:	709a      	strb	r2, [r3, #2]
	buf[5] = '/';
 80009a6:	4b11      	ldr	r3, [pc, #68]	; (80009ec <date_to_string+0x54>)
 80009a8:	222f      	movs	r2, #47	; 0x2f
 80009aa:	715a      	strb	r2, [r3, #5]
	buf[6] = '2';
 80009ac:	4b0f      	ldr	r3, [pc, #60]	; (80009ec <date_to_string+0x54>)
 80009ae:	2232      	movs	r2, #50	; 0x32
 80009b0:	719a      	strb	r2, [r3, #6]
	buf[7] = '0';
 80009b2:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <date_to_string+0x54>)
 80009b4:	2230      	movs	r2, #48	; 0x30
 80009b6:	71da      	strb	r2, [r3, #7]

	number_to_string(rtc_date->date, buf);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	789b      	ldrb	r3, [r3, #2]
 80009bc:	490b      	ldr	r1, [pc, #44]	; (80009ec <date_to_string+0x54>)
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff ff84 	bl	80008cc <number_to_string>
	number_to_string(rtc_date->month, &buf[3]);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	4909      	ldr	r1, [pc, #36]	; (80009f0 <date_to_string+0x58>)
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff ff7e 	bl	80008cc <number_to_string>
	number_to_string(rtc_date->year, &buf[8]);
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	785b      	ldrb	r3, [r3, #1]
 80009d4:	4907      	ldr	r1, [pc, #28]	; (80009f4 <date_to_string+0x5c>)
 80009d6:	4618      	mov	r0, r3
 80009d8:	f7ff ff78 	bl	80008cc <number_to_string>

	buf[10] = '\0';
 80009dc:	4b03      	ldr	r3, [pc, #12]	; (80009ec <date_to_string+0x54>)
 80009de:	2200      	movs	r2, #0
 80009e0:	729a      	strb	r2, [r3, #10]

	return buf;
 80009e2:	4b02      	ldr	r3, [pc, #8]	; (80009ec <date_to_string+0x54>)
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3708      	adds	r7, #8
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	200000e4 	.word	0x200000e4
 80009f0:	200000e7 	.word	0x200000e7
 80009f4:	200000ec 	.word	0x200000ec

080009f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b086      	sub	sp, #24
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009fe:	f000 fafd 	bl	8000ffc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a02:	f000 f8ad 	bl	8000b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a06:	f000 f937 	bl	8000c78 <MX_GPIO_Init>
  MX_I2C2_Init();
 8000a0a:	f000 f907 	bl	8000c1c <MX_I2C2_Init>

  RTC_HandleTypeDef rtc;
  RTC_time_t current_time;
  RTC_date_t current_date;

  if (rtc_init(&rtc, &hi2c2)){
 8000a0e:	f107 030c 	add.w	r3, r7, #12
 8000a12:	4945      	ldr	r1, [pc, #276]	; (8000b28 <main+0x130>)
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff fda9 	bl	800056c <rtc_init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d003      	beq.n	8000a28 <main+0x30>
	printf("RTC init has failed\n");
 8000a20:	4842      	ldr	r0, [pc, #264]	; (8000b2c <main+0x134>)
 8000a22:	f002 fb45 	bl	80030b0 <puts>
	while(1);
 8000a26:	e7fe      	b.n	8000a26 <main+0x2e>
  }

  current_date.day = SUNDAY;
 8000a28:	2307      	movs	r3, #7
 8000a2a:	71fb      	strb	r3, [r7, #7]
  current_date.date = 31;
 8000a2c:	231f      	movs	r3, #31
 8000a2e:	71bb      	strb	r3, [r7, #6]
  current_date.month = 12;
 8000a30:	230c      	movs	r3, #12
 8000a32:	713b      	strb	r3, [r7, #4]
  current_date.year = 15;
 8000a34:	230f      	movs	r3, #15
 8000a36:	717b      	strb	r3, [r7, #5]

  current_time.hours = 11;
 8000a38:	230b      	movs	r3, #11
 8000a3a:	72bb      	strb	r3, [r7, #10]
  current_time.minutes = 59;
 8000a3c:	233b      	movs	r3, #59	; 0x3b
 8000a3e:	727b      	strb	r3, [r7, #9]
  current_time.seconds = 41;
 8000a40:	2329      	movs	r3, #41	; 0x29
 8000a42:	723b      	strb	r3, [r7, #8]
  current_time.time_format = TIME_FORMAT_12HRS_PM;
 8000a44:	2301      	movs	r3, #1
 8000a46:	72fb      	strb	r3, [r7, #11]

  rtc_set_current_time(&rtc, &current_time);
 8000a48:	f107 0208 	add.w	r2, r7, #8
 8000a4c:	f107 030c 	add.w	r3, r7, #12
 8000a50:	4611      	mov	r1, r2
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff fda7 	bl	80005a6 <rtc_set_current_time>
  rtc_set_current_date(&rtc, &current_date);
 8000a58:	1d3a      	adds	r2, r7, #4
 8000a5a:	f107 030c 	add.w	r3, r7, #12
 8000a5e:	4611      	mov	r1, r2
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fdef 	bl	8000644 <rtc_set_current_date>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  rtc_get_current_date(&rtc, &current_date);
 8000a66:	1d3a      	adds	r2, r7, #4
 8000a68:	f107 030c 	add.w	r3, r7, #12
 8000a6c:	4611      	mov	r1, r2
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fe6c 	bl	800074c <rtc_get_current_date>
	  rtc_get_current_time(&rtc, &current_time);
 8000a74:	f107 0208 	add.w	r2, r7, #8
 8000a78:	f107 030c 	add.w	r3, r7, #12
 8000a7c:	4611      	mov	r1, r2
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fe15 	bl	80006ae <rtc_get_current_time>

	  char *am_pm;
	  if (current_time.time_format != TIME_FORMAT_24HRS){
 8000a84:	7afb      	ldrb	r3, [r7, #11]
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	d012      	beq.n	8000ab0 <main+0xb8>
	  	am_pm = (current_time.time_format) ? "PM" : "AM";
 8000a8a:	7afb      	ldrb	r3, [r7, #11]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <main+0x9c>
 8000a90:	4b27      	ldr	r3, [pc, #156]	; (8000b30 <main+0x138>)
 8000a92:	e000      	b.n	8000a96 <main+0x9e>
 8000a94:	4b27      	ldr	r3, [pc, #156]	; (8000b34 <main+0x13c>)
 8000a96:	617b      	str	r3, [r7, #20]
	  	printf("Current time = %s %s\n", time_to_string(&current_time), am_pm); // 04:25:41 PM
 8000a98:	f107 0308 	add.w	r3, r7, #8
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ff51 	bl	8000944 <time_to_string>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	697a      	ldr	r2, [r7, #20]
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4823      	ldr	r0, [pc, #140]	; (8000b38 <main+0x140>)
 8000aaa:	f002 fa9b 	bl	8002fe4 <iprintf>
 8000aae:	e009      	b.n	8000ac4 <main+0xcc>
	  }else {
		  printf("Current_time = %s\n", time_to_string(&current_time)); // 04:25:41
 8000ab0:	f107 0308 	add.w	r3, r7, #8
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f7ff ff45 	bl	8000944 <time_to_string>
 8000aba:	4603      	mov	r3, r0
 8000abc:	4619      	mov	r1, r3
 8000abe:	481f      	ldr	r0, [pc, #124]	; (8000b3c <main+0x144>)
 8000ac0:	f002 fa90 	bl	8002fe4 <iprintf>
	  }

	  printf("Current date: %s <%s>\n", date_to_string(&current_date), DAY_OF_WEEK(current_date.day));
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f7ff ff66 	bl	8000998 <date_to_string>
 8000acc:	4601      	mov	r1, r0
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d01f      	beq.n	8000b14 <main+0x11c>
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
 8000ad6:	2b02      	cmp	r3, #2
 8000ad8:	d01a      	beq.n	8000b10 <main+0x118>
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	2b03      	cmp	r3, #3
 8000ade:	d015      	beq.n	8000b0c <main+0x114>
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	2b04      	cmp	r3, #4
 8000ae4:	d010      	beq.n	8000b08 <main+0x110>
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	2b05      	cmp	r3, #5
 8000aea:	d00b      	beq.n	8000b04 <main+0x10c>
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	2b06      	cmp	r3, #6
 8000af0:	d006      	beq.n	8000b00 <main+0x108>
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	2b07      	cmp	r3, #7
 8000af6:	d101      	bne.n	8000afc <main+0x104>
 8000af8:	4b11      	ldr	r3, [pc, #68]	; (8000b40 <main+0x148>)
 8000afa:	e00c      	b.n	8000b16 <main+0x11e>
 8000afc:	2300      	movs	r3, #0
 8000afe:	e00a      	b.n	8000b16 <main+0x11e>
 8000b00:	4b10      	ldr	r3, [pc, #64]	; (8000b44 <main+0x14c>)
 8000b02:	e008      	b.n	8000b16 <main+0x11e>
 8000b04:	4b10      	ldr	r3, [pc, #64]	; (8000b48 <main+0x150>)
 8000b06:	e006      	b.n	8000b16 <main+0x11e>
 8000b08:	4b10      	ldr	r3, [pc, #64]	; (8000b4c <main+0x154>)
 8000b0a:	e004      	b.n	8000b16 <main+0x11e>
 8000b0c:	4b10      	ldr	r3, [pc, #64]	; (8000b50 <main+0x158>)
 8000b0e:	e002      	b.n	8000b16 <main+0x11e>
 8000b10:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <main+0x15c>)
 8000b12:	e000      	b.n	8000b16 <main+0x11e>
 8000b14:	4b10      	ldr	r3, [pc, #64]	; (8000b58 <main+0x160>)
 8000b16:	461a      	mov	r2, r3
 8000b18:	4810      	ldr	r0, [pc, #64]	; (8000b5c <main+0x164>)
 8000b1a:	f002 fa63 	bl	8002fe4 <iprintf>
	  HAL_Delay(1000);
 8000b1e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b22:	f000 fadd 	bl	80010e0 <HAL_Delay>
  {
 8000b26:	e79e      	b.n	8000a66 <main+0x6e>
 8000b28:	20000084 	.word	0x20000084
 8000b2c:	08003d9c 	.word	0x08003d9c
 8000b30:	08003db0 	.word	0x08003db0
 8000b34:	08003db4 	.word	0x08003db4
 8000b38:	08003db8 	.word	0x08003db8
 8000b3c:	08003dd0 	.word	0x08003dd0
 8000b40:	08003de4 	.word	0x08003de4
 8000b44:	08003de8 	.word	0x08003de8
 8000b48:	08003dec 	.word	0x08003dec
 8000b4c:	08003df0 	.word	0x08003df0
 8000b50:	08003df4 	.word	0x08003df4
 8000b54:	08003df8 	.word	0x08003df8
 8000b58:	08003dfc 	.word	0x08003dfc
 8000b5c:	08003e00 	.word	0x08003e00

08000b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b094      	sub	sp, #80	; 0x50
 8000b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b66:	f107 0320 	add.w	r3, r7, #32
 8000b6a:	2230      	movs	r2, #48	; 0x30
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f002 fb7e 	bl	8003270 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b74:	f107 030c 	add.w	r3, r7, #12
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
 8000b82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b84:	2300      	movs	r3, #0
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	4b22      	ldr	r3, [pc, #136]	; (8000c14 <SystemClock_Config+0xb4>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8c:	4a21      	ldr	r2, [pc, #132]	; (8000c14 <SystemClock_Config+0xb4>)
 8000b8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b92:	6413      	str	r3, [r2, #64]	; 0x40
 8000b94:	4b1f      	ldr	r3, [pc, #124]	; (8000c14 <SystemClock_Config+0xb4>)
 8000b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b9c:	60bb      	str	r3, [r7, #8]
 8000b9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	4b1c      	ldr	r3, [pc, #112]	; (8000c18 <SystemClock_Config+0xb8>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a1b      	ldr	r2, [pc, #108]	; (8000c18 <SystemClock_Config+0xb8>)
 8000baa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	4b19      	ldr	r3, [pc, #100]	; (8000c18 <SystemClock_Config+0xb8>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bb8:	607b      	str	r3, [r7, #4]
 8000bba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bc4:	2310      	movs	r3, #16
 8000bc6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bcc:	f107 0320 	add.w	r3, r7, #32
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f001 fcc1 	bl	8002558 <HAL_RCC_OscConfig>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000bdc:	f000 f866 	bl	8000cac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000be0:	230f      	movs	r3, #15
 8000be2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000be4:	2300      	movs	r3, #0
 8000be6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bec:	2300      	movs	r3, #0
 8000bee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bf4:	f107 030c 	add.w	r3, r7, #12
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f001 ff24 	bl	8002a48 <HAL_RCC_ClockConfig>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c06:	f000 f851 	bl	8000cac <Error_Handler>
  }
}
 8000c0a:	bf00      	nop
 8000c0c:	3750      	adds	r7, #80	; 0x50
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40023800 	.word	0x40023800
 8000c18:	40007000 	.word	0x40007000

08000c1c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000c20:	4b12      	ldr	r3, [pc, #72]	; (8000c6c <MX_I2C2_Init+0x50>)
 8000c22:	4a13      	ldr	r2, [pc, #76]	; (8000c70 <MX_I2C2_Init+0x54>)
 8000c24:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000c26:	4b11      	ldr	r3, [pc, #68]	; (8000c6c <MX_I2C2_Init+0x50>)
 8000c28:	4a12      	ldr	r2, [pc, #72]	; (8000c74 <MX_I2C2_Init+0x58>)
 8000c2a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c2c:	4b0f      	ldr	r3, [pc, #60]	; (8000c6c <MX_I2C2_Init+0x50>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000c32:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <MX_I2C2_Init+0x50>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c38:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <MX_I2C2_Init+0x50>)
 8000c3a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c3e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c40:	4b0a      	ldr	r3, [pc, #40]	; (8000c6c <MX_I2C2_Init+0x50>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000c46:	4b09      	ldr	r3, [pc, #36]	; (8000c6c <MX_I2C2_Init+0x50>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c4c:	4b07      	ldr	r3, [pc, #28]	; (8000c6c <MX_I2C2_Init+0x50>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c52:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <MX_I2C2_Init+0x50>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000c58:	4804      	ldr	r0, [pc, #16]	; (8000c6c <MX_I2C2_Init+0x50>)
 8000c5a:	f000 fce7 	bl	800162c <HAL_I2C_Init>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000c64:	f000 f822 	bl	8000cac <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000c68:	bf00      	nop
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20000084 	.word	0x20000084
 8000c70:	40005800 	.word	0x40005800
 8000c74:	000186a0 	.word	0x000186a0

08000c78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	607b      	str	r3, [r7, #4]
 8000c82:	4b09      	ldr	r3, [pc, #36]	; (8000ca8 <MX_GPIO_Init+0x30>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a08      	ldr	r2, [pc, #32]	; (8000ca8 <MX_GPIO_Init+0x30>)
 8000c88:	f043 0302 	orr.w	r3, r3, #2
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <MX_GPIO_Init+0x30>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0302 	and.w	r3, r3, #2
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c9a:	bf00      	nop
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	40023800 	.word	0x40023800

08000cac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cb0:	b672      	cpsid	i
}
 8000cb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cb4:	e7fe      	b.n	8000cb4 <Error_Handler+0x8>
	...

08000cb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	607b      	str	r3, [r7, #4]
 8000cc2:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <HAL_MspInit+0x4c>)
 8000cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc6:	4a0f      	ldr	r2, [pc, #60]	; (8000d04 <HAL_MspInit+0x4c>)
 8000cc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ccc:	6453      	str	r3, [r2, #68]	; 0x44
 8000cce:	4b0d      	ldr	r3, [pc, #52]	; (8000d04 <HAL_MspInit+0x4c>)
 8000cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cda:	2300      	movs	r3, #0
 8000cdc:	603b      	str	r3, [r7, #0]
 8000cde:	4b09      	ldr	r3, [pc, #36]	; (8000d04 <HAL_MspInit+0x4c>)
 8000ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce2:	4a08      	ldr	r2, [pc, #32]	; (8000d04 <HAL_MspInit+0x4c>)
 8000ce4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ce8:	6413      	str	r3, [r2, #64]	; 0x40
 8000cea:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <HAL_MspInit+0x4c>)
 8000cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	603b      	str	r3, [r7, #0]
 8000cf4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000cf6:	2007      	movs	r0, #7
 8000cf8:	f000 fac8 	bl	800128c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cfc:	bf00      	nop
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40023800 	.word	0x40023800

08000d08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08a      	sub	sp, #40	; 0x28
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
 8000d1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a19      	ldr	r2, [pc, #100]	; (8000d8c <HAL_I2C_MspInit+0x84>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d12c      	bne.n	8000d84 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	613b      	str	r3, [r7, #16]
 8000d2e:	4b18      	ldr	r3, [pc, #96]	; (8000d90 <HAL_I2C_MspInit+0x88>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	4a17      	ldr	r2, [pc, #92]	; (8000d90 <HAL_I2C_MspInit+0x88>)
 8000d34:	f043 0302 	orr.w	r3, r3, #2
 8000d38:	6313      	str	r3, [r2, #48]	; 0x30
 8000d3a:	4b15      	ldr	r3, [pc, #84]	; (8000d90 <HAL_I2C_MspInit+0x88>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	f003 0302 	and.w	r3, r3, #2
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000d46:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000d4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d4c:	2312      	movs	r3, #18
 8000d4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d50:	2301      	movs	r3, #1
 8000d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d54:	2303      	movs	r3, #3
 8000d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000d58:	2304      	movs	r3, #4
 8000d5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	4619      	mov	r1, r3
 8000d62:	480c      	ldr	r0, [pc, #48]	; (8000d94 <HAL_I2C_MspInit+0x8c>)
 8000d64:	f000 fac6 	bl	80012f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	4b08      	ldr	r3, [pc, #32]	; (8000d90 <HAL_I2C_MspInit+0x88>)
 8000d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d70:	4a07      	ldr	r2, [pc, #28]	; (8000d90 <HAL_I2C_MspInit+0x88>)
 8000d72:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d76:	6413      	str	r3, [r2, #64]	; 0x40
 8000d78:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <HAL_I2C_MspInit+0x88>)
 8000d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000d84:	bf00      	nop
 8000d86:	3728      	adds	r7, #40	; 0x28
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	40005800 	.word	0x40005800
 8000d90:	40023800 	.word	0x40023800
 8000d94:	40020400 	.word	0x40020400

08000d98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d9c:	e7fe      	b.n	8000d9c <NMI_Handler+0x4>

08000d9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000da2:	e7fe      	b.n	8000da2 <HardFault_Handler+0x4>

08000da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000da8:	e7fe      	b.n	8000da8 <MemManage_Handler+0x4>

08000daa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000daa:	b480      	push	{r7}
 8000dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dae:	e7fe      	b.n	8000dae <BusFault_Handler+0x4>

08000db0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000db4:	e7fe      	b.n	8000db4 <UsageFault_Handler+0x4>

08000db6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000db6:	b480      	push	{r7}
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr

08000dc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000de4:	f000 f95c 	bl	80010a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000de8:	bf00      	nop
 8000dea:	bd80      	pop	{r7, pc}

08000dec <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000df6:	4b0f      	ldr	r3, [pc, #60]	; (8000e34 <ITM_SendChar+0x48>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a0e      	ldr	r2, [pc, #56]	; (8000e34 <ITM_SendChar+0x48>)
 8000dfc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e00:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000e02:	4b0d      	ldr	r3, [pc, #52]	; (8000e38 <ITM_SendChar+0x4c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a0c      	ldr	r2, [pc, #48]	; (8000e38 <ITM_SendChar+0x4c>)
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000e0e:	bf00      	nop
 8000e10:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f003 0301 	and.w	r3, r3, #1
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d0f8      	beq.n	8000e10 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000e1e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	6013      	str	r3, [r2, #0]
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	e000edfc 	.word	0xe000edfc
 8000e38:	e0000e00 	.word	0xe0000e00

08000e3c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]
 8000e4c:	e00a      	b.n	8000e64 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e4e:	f3af 8000 	nop.w
 8000e52:	4601      	mov	r1, r0
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	1c5a      	adds	r2, r3, #1
 8000e58:	60ba      	str	r2, [r7, #8]
 8000e5a:	b2ca      	uxtb	r2, r1
 8000e5c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	3301      	adds	r3, #1
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	697a      	ldr	r2, [r7, #20]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	dbf0      	blt.n	8000e4e <_read+0x12>
  }

  return len;
 8000e6c:	687b      	ldr	r3, [r7, #4]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b086      	sub	sp, #24
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	60f8      	str	r0, [r7, #12]
 8000e7e:	60b9      	str	r1, [r7, #8]
 8000e80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e82:	2300      	movs	r3, #0
 8000e84:	617b      	str	r3, [r7, #20]
 8000e86:	e009      	b.n	8000e9c <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	1c5a      	adds	r2, r3, #1
 8000e8c:	60ba      	str	r2, [r7, #8]
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff ffab 	bl	8000dec <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	3301      	adds	r3, #1
 8000e9a:	617b      	str	r3, [r7, #20]
 8000e9c:	697a      	ldr	r2, [r7, #20]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	dbf1      	blt.n	8000e88 <_write+0x12>
  }
  return len;
 8000ea4:	687b      	ldr	r3, [r7, #4]
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3718      	adds	r7, #24
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <_close>:

int _close(int file)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	b083      	sub	sp, #12
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
 8000ece:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ed6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ed8:	2300      	movs	r3, #0
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr

08000ee6 <_isatty>:

int _isatty(int file)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	b083      	sub	sp, #12
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eee:	2301      	movs	r3, #1
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60f8      	str	r0, [r7, #12]
 8000f04:	60b9      	str	r1, [r7, #8]
 8000f06:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3714      	adds	r7, #20
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
	...

08000f18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f20:	4a14      	ldr	r2, [pc, #80]	; (8000f74 <_sbrk+0x5c>)
 8000f22:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <_sbrk+0x60>)
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f2c:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <_sbrk+0x64>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d102      	bne.n	8000f3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f34:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <_sbrk+0x64>)
 8000f36:	4a12      	ldr	r2, [pc, #72]	; (8000f80 <_sbrk+0x68>)
 8000f38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f3a:	4b10      	ldr	r3, [pc, #64]	; (8000f7c <_sbrk+0x64>)
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4413      	add	r3, r2
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d207      	bcs.n	8000f58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f48:	f002 f9e0 	bl	800330c <__errno>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	220c      	movs	r2, #12
 8000f50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	e009      	b.n	8000f6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <_sbrk+0x64>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f5e:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <_sbrk+0x64>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4413      	add	r3, r2
 8000f66:	4a05      	ldr	r2, [pc, #20]	; (8000f7c <_sbrk+0x64>)
 8000f68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20020000 	.word	0x20020000
 8000f78:	00000400 	.word	0x00000400
 8000f7c:	200000f0 	.word	0x200000f0
 8000f80:	20000248 	.word	0x20000248

08000f84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <SystemInit+0x20>)
 8000f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f8e:	4a05      	ldr	r2, [pc, #20]	; (8000fa4 <SystemInit+0x20>)
 8000f90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000fa8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fe0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fac:	480d      	ldr	r0, [pc, #52]	; (8000fe4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000fae:	490e      	ldr	r1, [pc, #56]	; (8000fe8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000fb0:	4a0e      	ldr	r2, [pc, #56]	; (8000fec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fb4:	e002      	b.n	8000fbc <LoopCopyDataInit>

08000fb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fba:	3304      	adds	r3, #4

08000fbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fc0:	d3f9      	bcc.n	8000fb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fc2:	4a0b      	ldr	r2, [pc, #44]	; (8000ff0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000fc4:	4c0b      	ldr	r4, [pc, #44]	; (8000ff4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000fc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fc8:	e001      	b.n	8000fce <LoopFillZerobss>

08000fca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fcc:	3204      	adds	r2, #4

08000fce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fd0:	d3fb      	bcc.n	8000fca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fd2:	f7ff ffd7 	bl	8000f84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fd6:	f002 f99f 	bl	8003318 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fda:	f7ff fd0d 	bl	80009f8 <main>
  bx  lr    
 8000fde:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000fe0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fe4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fe8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000fec:	08003e74 	.word	0x08003e74
  ldr r2, =_sbss
 8000ff0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ff4:	20000244 	.word	0x20000244

08000ff8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ff8:	e7fe      	b.n	8000ff8 <ADC_IRQHandler>
	...

08000ffc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001000:	4b0e      	ldr	r3, [pc, #56]	; (800103c <HAL_Init+0x40>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a0d      	ldr	r2, [pc, #52]	; (800103c <HAL_Init+0x40>)
 8001006:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800100a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800100c:	4b0b      	ldr	r3, [pc, #44]	; (800103c <HAL_Init+0x40>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a0a      	ldr	r2, [pc, #40]	; (800103c <HAL_Init+0x40>)
 8001012:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001016:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001018:	4b08      	ldr	r3, [pc, #32]	; (800103c <HAL_Init+0x40>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a07      	ldr	r2, [pc, #28]	; (800103c <HAL_Init+0x40>)
 800101e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001022:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001024:	2003      	movs	r0, #3
 8001026:	f000 f931 	bl	800128c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800102a:	2000      	movs	r0, #0
 800102c:	f000 f808 	bl	8001040 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001030:	f7ff fe42 	bl	8000cb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40023c00 	.word	0x40023c00

08001040 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001048:	4b12      	ldr	r3, [pc, #72]	; (8001094 <HAL_InitTick+0x54>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4b12      	ldr	r3, [pc, #72]	; (8001098 <HAL_InitTick+0x58>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	4619      	mov	r1, r3
 8001052:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001056:	fbb3 f3f1 	udiv	r3, r3, r1
 800105a:	fbb2 f3f3 	udiv	r3, r2, r3
 800105e:	4618      	mov	r0, r3
 8001060:	f000 f93b 	bl	80012da <HAL_SYSTICK_Config>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e00e      	b.n	800108c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2b0f      	cmp	r3, #15
 8001072:	d80a      	bhi.n	800108a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001074:	2200      	movs	r2, #0
 8001076:	6879      	ldr	r1, [r7, #4]
 8001078:	f04f 30ff 	mov.w	r0, #4294967295
 800107c:	f000 f911 	bl	80012a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001080:	4a06      	ldr	r2, [pc, #24]	; (800109c <HAL_InitTick+0x5c>)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001086:	2300      	movs	r3, #0
 8001088:	e000      	b.n	800108c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
}
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000000 	.word	0x20000000
 8001098:	20000008 	.word	0x20000008
 800109c:	20000004 	.word	0x20000004

080010a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010a4:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <HAL_IncTick+0x20>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	461a      	mov	r2, r3
 80010aa:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <HAL_IncTick+0x24>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	4a04      	ldr	r2, [pc, #16]	; (80010c4 <HAL_IncTick+0x24>)
 80010b2:	6013      	str	r3, [r2, #0]
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000008 	.word	0x20000008
 80010c4:	200000f4 	.word	0x200000f4

080010c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  return uwTick;
 80010cc:	4b03      	ldr	r3, [pc, #12]	; (80010dc <HAL_GetTick+0x14>)
 80010ce:	681b      	ldr	r3, [r3, #0]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	200000f4 	.word	0x200000f4

080010e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e8:	f7ff ffee 	bl	80010c8 <HAL_GetTick>
 80010ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010f8:	d005      	beq.n	8001106 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010fa:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <HAL_Delay+0x44>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	461a      	mov	r2, r3
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4413      	add	r3, r2
 8001104:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001106:	bf00      	nop
 8001108:	f7ff ffde 	bl	80010c8 <HAL_GetTick>
 800110c:	4602      	mov	r2, r0
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	429a      	cmp	r2, r3
 8001116:	d8f7      	bhi.n	8001108 <HAL_Delay+0x28>
  {
  }
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000008 	.word	0x20000008

08001128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001138:	4b0c      	ldr	r3, [pc, #48]	; (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001144:	4013      	ands	r3, r2
 8001146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001150:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001154:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800115a:	4a04      	ldr	r2, [pc, #16]	; (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	60d3      	str	r3, [r2, #12]
}
 8001160:	bf00      	nop
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001174:	4b04      	ldr	r3, [pc, #16]	; (8001188 <__NVIC_GetPriorityGrouping+0x18>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	0a1b      	lsrs	r3, r3, #8
 800117a:	f003 0307 	and.w	r3, r3, #7
}
 800117e:	4618      	mov	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	6039      	str	r1, [r7, #0]
 8001196:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119c:	2b00      	cmp	r3, #0
 800119e:	db0a      	blt.n	80011b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	b2da      	uxtb	r2, r3
 80011a4:	490c      	ldr	r1, [pc, #48]	; (80011d8 <__NVIC_SetPriority+0x4c>)
 80011a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011aa:	0112      	lsls	r2, r2, #4
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	440b      	add	r3, r1
 80011b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011b4:	e00a      	b.n	80011cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	b2da      	uxtb	r2, r3
 80011ba:	4908      	ldr	r1, [pc, #32]	; (80011dc <__NVIC_SetPriority+0x50>)
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	f003 030f 	and.w	r3, r3, #15
 80011c2:	3b04      	subs	r3, #4
 80011c4:	0112      	lsls	r2, r2, #4
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	440b      	add	r3, r1
 80011ca:	761a      	strb	r2, [r3, #24]
}
 80011cc:	bf00      	nop
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr
 80011d8:	e000e100 	.word	0xe000e100
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b089      	sub	sp, #36	; 0x24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f003 0307 	and.w	r3, r3, #7
 80011f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	f1c3 0307 	rsb	r3, r3, #7
 80011fa:	2b04      	cmp	r3, #4
 80011fc:	bf28      	it	cs
 80011fe:	2304      	movcs	r3, #4
 8001200:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	3304      	adds	r3, #4
 8001206:	2b06      	cmp	r3, #6
 8001208:	d902      	bls.n	8001210 <NVIC_EncodePriority+0x30>
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	3b03      	subs	r3, #3
 800120e:	e000      	b.n	8001212 <NVIC_EncodePriority+0x32>
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001214:	f04f 32ff 	mov.w	r2, #4294967295
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43da      	mvns	r2, r3
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	401a      	ands	r2, r3
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001228:	f04f 31ff 	mov.w	r1, #4294967295
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	fa01 f303 	lsl.w	r3, r1, r3
 8001232:	43d9      	mvns	r1, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001238:	4313      	orrs	r3, r2
         );
}
 800123a:	4618      	mov	r0, r3
 800123c:	3724      	adds	r7, #36	; 0x24
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
	...

08001248 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3b01      	subs	r3, #1
 8001254:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001258:	d301      	bcc.n	800125e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800125a:	2301      	movs	r3, #1
 800125c:	e00f      	b.n	800127e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800125e:	4a0a      	ldr	r2, [pc, #40]	; (8001288 <SysTick_Config+0x40>)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3b01      	subs	r3, #1
 8001264:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001266:	210f      	movs	r1, #15
 8001268:	f04f 30ff 	mov.w	r0, #4294967295
 800126c:	f7ff ff8e 	bl	800118c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001270:	4b05      	ldr	r3, [pc, #20]	; (8001288 <SysTick_Config+0x40>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001276:	4b04      	ldr	r3, [pc, #16]	; (8001288 <SysTick_Config+0x40>)
 8001278:	2207      	movs	r2, #7
 800127a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	e000e010 	.word	0xe000e010

0800128c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ff47 	bl	8001128 <__NVIC_SetPriorityGrouping>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b086      	sub	sp, #24
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4603      	mov	r3, r0
 80012aa:	60b9      	str	r1, [r7, #8]
 80012ac:	607a      	str	r2, [r7, #4]
 80012ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012b4:	f7ff ff5c 	bl	8001170 <__NVIC_GetPriorityGrouping>
 80012b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	68b9      	ldr	r1, [r7, #8]
 80012be:	6978      	ldr	r0, [r7, #20]
 80012c0:	f7ff ff8e 	bl	80011e0 <NVIC_EncodePriority>
 80012c4:	4602      	mov	r2, r0
 80012c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ca:	4611      	mov	r1, r2
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ff5d 	bl	800118c <__NVIC_SetPriority>
}
 80012d2:	bf00      	nop
 80012d4:	3718      	adds	r7, #24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff ffb0 	bl	8001248 <SysTick_Config>
 80012e8:	4603      	mov	r3, r0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b089      	sub	sp, #36	; 0x24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001306:	2300      	movs	r3, #0
 8001308:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800130a:	2300      	movs	r3, #0
 800130c:	61fb      	str	r3, [r7, #28]
 800130e:	e16b      	b.n	80015e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001310:	2201      	movs	r2, #1
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	4013      	ands	r3, r2
 8001322:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001324:	693a      	ldr	r2, [r7, #16]
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	429a      	cmp	r2, r3
 800132a:	f040 815a 	bne.w	80015e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f003 0303 	and.w	r3, r3, #3
 8001336:	2b01      	cmp	r3, #1
 8001338:	d005      	beq.n	8001346 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001342:	2b02      	cmp	r3, #2
 8001344:	d130      	bne.n	80013a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	2203      	movs	r2, #3
 8001352:	fa02 f303 	lsl.w	r3, r2, r3
 8001356:	43db      	mvns	r3, r3
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	4013      	ands	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	68da      	ldr	r2, [r3, #12]
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	fa02 f303 	lsl.w	r3, r2, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4313      	orrs	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800137c:	2201      	movs	r2, #1
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	43db      	mvns	r3, r3
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4013      	ands	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	091b      	lsrs	r3, r3, #4
 8001392:	f003 0201 	and.w	r2, r3, #1
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	4313      	orrs	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f003 0303 	and.w	r3, r3, #3
 80013b0:	2b03      	cmp	r3, #3
 80013b2:	d017      	beq.n	80013e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	2203      	movs	r2, #3
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	43db      	mvns	r3, r3
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	4013      	ands	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	689a      	ldr	r2, [r3, #8]
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f003 0303 	and.w	r3, r3, #3
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d123      	bne.n	8001438 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	08da      	lsrs	r2, r3, #3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	3208      	adds	r2, #8
 80013f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	f003 0307 	and.w	r3, r3, #7
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	220f      	movs	r2, #15
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	43db      	mvns	r3, r3
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	4013      	ands	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	691a      	ldr	r2, [r3, #16]
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	f003 0307 	and.w	r3, r3, #7
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	fa02 f303 	lsl.w	r3, r2, r3
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	4313      	orrs	r3, r2
 8001428:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	08da      	lsrs	r2, r3, #3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	3208      	adds	r2, #8
 8001432:	69b9      	ldr	r1, [r7, #24]
 8001434:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	2203      	movs	r2, #3
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	43db      	mvns	r3, r3
 800144a:	69ba      	ldr	r2, [r7, #24]
 800144c:	4013      	ands	r3, r2
 800144e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f003 0203 	and.w	r2, r3, #3
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	69ba      	ldr	r2, [r7, #24]
 8001462:	4313      	orrs	r3, r2
 8001464:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	69ba      	ldr	r2, [r7, #24]
 800146a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001474:	2b00      	cmp	r3, #0
 8001476:	f000 80b4 	beq.w	80015e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	4b60      	ldr	r3, [pc, #384]	; (8001600 <HAL_GPIO_Init+0x30c>)
 8001480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001482:	4a5f      	ldr	r2, [pc, #380]	; (8001600 <HAL_GPIO_Init+0x30c>)
 8001484:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001488:	6453      	str	r3, [r2, #68]	; 0x44
 800148a:	4b5d      	ldr	r3, [pc, #372]	; (8001600 <HAL_GPIO_Init+0x30c>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001496:	4a5b      	ldr	r2, [pc, #364]	; (8001604 <HAL_GPIO_Init+0x310>)
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	089b      	lsrs	r3, r3, #2
 800149c:	3302      	adds	r3, #2
 800149e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	f003 0303 	and.w	r3, r3, #3
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	220f      	movs	r2, #15
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	43db      	mvns	r3, r3
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	4013      	ands	r3, r2
 80014b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a52      	ldr	r2, [pc, #328]	; (8001608 <HAL_GPIO_Init+0x314>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d02b      	beq.n	800151a <HAL_GPIO_Init+0x226>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a51      	ldr	r2, [pc, #324]	; (800160c <HAL_GPIO_Init+0x318>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d025      	beq.n	8001516 <HAL_GPIO_Init+0x222>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a50      	ldr	r2, [pc, #320]	; (8001610 <HAL_GPIO_Init+0x31c>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d01f      	beq.n	8001512 <HAL_GPIO_Init+0x21e>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a4f      	ldr	r2, [pc, #316]	; (8001614 <HAL_GPIO_Init+0x320>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d019      	beq.n	800150e <HAL_GPIO_Init+0x21a>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a4e      	ldr	r2, [pc, #312]	; (8001618 <HAL_GPIO_Init+0x324>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d013      	beq.n	800150a <HAL_GPIO_Init+0x216>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a4d      	ldr	r2, [pc, #308]	; (800161c <HAL_GPIO_Init+0x328>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d00d      	beq.n	8001506 <HAL_GPIO_Init+0x212>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a4c      	ldr	r2, [pc, #304]	; (8001620 <HAL_GPIO_Init+0x32c>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d007      	beq.n	8001502 <HAL_GPIO_Init+0x20e>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a4b      	ldr	r2, [pc, #300]	; (8001624 <HAL_GPIO_Init+0x330>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d101      	bne.n	80014fe <HAL_GPIO_Init+0x20a>
 80014fa:	2307      	movs	r3, #7
 80014fc:	e00e      	b.n	800151c <HAL_GPIO_Init+0x228>
 80014fe:	2308      	movs	r3, #8
 8001500:	e00c      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001502:	2306      	movs	r3, #6
 8001504:	e00a      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001506:	2305      	movs	r3, #5
 8001508:	e008      	b.n	800151c <HAL_GPIO_Init+0x228>
 800150a:	2304      	movs	r3, #4
 800150c:	e006      	b.n	800151c <HAL_GPIO_Init+0x228>
 800150e:	2303      	movs	r3, #3
 8001510:	e004      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001512:	2302      	movs	r3, #2
 8001514:	e002      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001516:	2301      	movs	r3, #1
 8001518:	e000      	b.n	800151c <HAL_GPIO_Init+0x228>
 800151a:	2300      	movs	r3, #0
 800151c:	69fa      	ldr	r2, [r7, #28]
 800151e:	f002 0203 	and.w	r2, r2, #3
 8001522:	0092      	lsls	r2, r2, #2
 8001524:	4093      	lsls	r3, r2
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	4313      	orrs	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800152c:	4935      	ldr	r1, [pc, #212]	; (8001604 <HAL_GPIO_Init+0x310>)
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	089b      	lsrs	r3, r3, #2
 8001532:	3302      	adds	r3, #2
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800153a:	4b3b      	ldr	r3, [pc, #236]	; (8001628 <HAL_GPIO_Init+0x334>)
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	43db      	mvns	r3, r3
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	4013      	ands	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d003      	beq.n	800155e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	4313      	orrs	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800155e:	4a32      	ldr	r2, [pc, #200]	; (8001628 <HAL_GPIO_Init+0x334>)
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001564:	4b30      	ldr	r3, [pc, #192]	; (8001628 <HAL_GPIO_Init+0x334>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	43db      	mvns	r3, r3
 800156e:	69ba      	ldr	r2, [r7, #24]
 8001570:	4013      	ands	r3, r2
 8001572:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d003      	beq.n	8001588 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	4313      	orrs	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001588:	4a27      	ldr	r2, [pc, #156]	; (8001628 <HAL_GPIO_Init+0x334>)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800158e:	4b26      	ldr	r3, [pc, #152]	; (8001628 <HAL_GPIO_Init+0x334>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	43db      	mvns	r3, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4013      	ands	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015b2:	4a1d      	ldr	r2, [pc, #116]	; (8001628 <HAL_GPIO_Init+0x334>)
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015b8:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <HAL_GPIO_Init+0x334>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	43db      	mvns	r3, r3
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	4013      	ands	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d003      	beq.n	80015dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	4313      	orrs	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015dc:	4a12      	ldr	r2, [pc, #72]	; (8001628 <HAL_GPIO_Init+0x334>)
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	3301      	adds	r3, #1
 80015e6:	61fb      	str	r3, [r7, #28]
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	2b0f      	cmp	r3, #15
 80015ec:	f67f ae90 	bls.w	8001310 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015f0:	bf00      	nop
 80015f2:	bf00      	nop
 80015f4:	3724      	adds	r7, #36	; 0x24
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	40023800 	.word	0x40023800
 8001604:	40013800 	.word	0x40013800
 8001608:	40020000 	.word	0x40020000
 800160c:	40020400 	.word	0x40020400
 8001610:	40020800 	.word	0x40020800
 8001614:	40020c00 	.word	0x40020c00
 8001618:	40021000 	.word	0x40021000
 800161c:	40021400 	.word	0x40021400
 8001620:	40021800 	.word	0x40021800
 8001624:	40021c00 	.word	0x40021c00
 8001628:	40013c00 	.word	0x40013c00

0800162c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d101      	bne.n	800163e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e12b      	b.n	8001896 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001644:	b2db      	uxtb	r3, r3
 8001646:	2b00      	cmp	r3, #0
 8001648:	d106      	bne.n	8001658 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2200      	movs	r2, #0
 800164e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7ff fb58 	bl	8000d08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2224      	movs	r2, #36	; 0x24
 800165c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f022 0201 	bic.w	r2, r2, #1
 800166e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800167e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800168e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001690:	f001 fbd2 	bl	8002e38 <HAL_RCC_GetPCLK1Freq>
 8001694:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	4a81      	ldr	r2, [pc, #516]	; (80018a0 <HAL_I2C_Init+0x274>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d807      	bhi.n	80016b0 <HAL_I2C_Init+0x84>
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	4a80      	ldr	r2, [pc, #512]	; (80018a4 <HAL_I2C_Init+0x278>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	bf94      	ite	ls
 80016a8:	2301      	movls	r3, #1
 80016aa:	2300      	movhi	r3, #0
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	e006      	b.n	80016be <HAL_I2C_Init+0x92>
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4a7d      	ldr	r2, [pc, #500]	; (80018a8 <HAL_I2C_Init+0x27c>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	bf94      	ite	ls
 80016b8:	2301      	movls	r3, #1
 80016ba:	2300      	movhi	r3, #0
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e0e7      	b.n	8001896 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	4a78      	ldr	r2, [pc, #480]	; (80018ac <HAL_I2C_Init+0x280>)
 80016ca:	fba2 2303 	umull	r2, r3, r2, r3
 80016ce:	0c9b      	lsrs	r3, r3, #18
 80016d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	430a      	orrs	r2, r1
 80016e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	6a1b      	ldr	r3, [r3, #32]
 80016ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	4a6a      	ldr	r2, [pc, #424]	; (80018a0 <HAL_I2C_Init+0x274>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d802      	bhi.n	8001700 <HAL_I2C_Init+0xd4>
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	3301      	adds	r3, #1
 80016fe:	e009      	b.n	8001714 <HAL_I2C_Init+0xe8>
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001706:	fb02 f303 	mul.w	r3, r2, r3
 800170a:	4a69      	ldr	r2, [pc, #420]	; (80018b0 <HAL_I2C_Init+0x284>)
 800170c:	fba2 2303 	umull	r2, r3, r2, r3
 8001710:	099b      	lsrs	r3, r3, #6
 8001712:	3301      	adds	r3, #1
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	6812      	ldr	r2, [r2, #0]
 8001718:	430b      	orrs	r3, r1
 800171a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001726:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	495c      	ldr	r1, [pc, #368]	; (80018a0 <HAL_I2C_Init+0x274>)
 8001730:	428b      	cmp	r3, r1
 8001732:	d819      	bhi.n	8001768 <HAL_I2C_Init+0x13c>
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	1e59      	subs	r1, r3, #1
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001742:	1c59      	adds	r1, r3, #1
 8001744:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001748:	400b      	ands	r3, r1
 800174a:	2b00      	cmp	r3, #0
 800174c:	d00a      	beq.n	8001764 <HAL_I2C_Init+0x138>
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	1e59      	subs	r1, r3, #1
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	fbb1 f3f3 	udiv	r3, r1, r3
 800175c:	3301      	adds	r3, #1
 800175e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001762:	e051      	b.n	8001808 <HAL_I2C_Init+0x1dc>
 8001764:	2304      	movs	r3, #4
 8001766:	e04f      	b.n	8001808 <HAL_I2C_Init+0x1dc>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d111      	bne.n	8001794 <HAL_I2C_Init+0x168>
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	1e58      	subs	r0, r3, #1
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6859      	ldr	r1, [r3, #4]
 8001778:	460b      	mov	r3, r1
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	440b      	add	r3, r1
 800177e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001782:	3301      	adds	r3, #1
 8001784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001788:	2b00      	cmp	r3, #0
 800178a:	bf0c      	ite	eq
 800178c:	2301      	moveq	r3, #1
 800178e:	2300      	movne	r3, #0
 8001790:	b2db      	uxtb	r3, r3
 8001792:	e012      	b.n	80017ba <HAL_I2C_Init+0x18e>
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	1e58      	subs	r0, r3, #1
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6859      	ldr	r1, [r3, #4]
 800179c:	460b      	mov	r3, r1
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	440b      	add	r3, r1
 80017a2:	0099      	lsls	r1, r3, #2
 80017a4:	440b      	add	r3, r1
 80017a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80017aa:	3301      	adds	r3, #1
 80017ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	bf0c      	ite	eq
 80017b4:	2301      	moveq	r3, #1
 80017b6:	2300      	movne	r3, #0
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <HAL_I2C_Init+0x196>
 80017be:	2301      	movs	r3, #1
 80017c0:	e022      	b.n	8001808 <HAL_I2C_Init+0x1dc>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10e      	bne.n	80017e8 <HAL_I2C_Init+0x1bc>
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	1e58      	subs	r0, r3, #1
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6859      	ldr	r1, [r3, #4]
 80017d2:	460b      	mov	r3, r1
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	440b      	add	r3, r1
 80017d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80017dc:	3301      	adds	r3, #1
 80017de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017e6:	e00f      	b.n	8001808 <HAL_I2C_Init+0x1dc>
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	1e58      	subs	r0, r3, #1
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6859      	ldr	r1, [r3, #4]
 80017f0:	460b      	mov	r3, r1
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	440b      	add	r3, r1
 80017f6:	0099      	lsls	r1, r3, #2
 80017f8:	440b      	add	r3, r1
 80017fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80017fe:	3301      	adds	r3, #1
 8001800:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001804:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001808:	6879      	ldr	r1, [r7, #4]
 800180a:	6809      	ldr	r1, [r1, #0]
 800180c:	4313      	orrs	r3, r2
 800180e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	69da      	ldr	r2, [r3, #28]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a1b      	ldr	r3, [r3, #32]
 8001822:	431a      	orrs	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	430a      	orrs	r2, r1
 800182a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001836:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	6911      	ldr	r1, [r2, #16]
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	68d2      	ldr	r2, [r2, #12]
 8001842:	4311      	orrs	r1, r2
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	6812      	ldr	r2, [r2, #0]
 8001848:	430b      	orrs	r3, r1
 800184a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	695a      	ldr	r2, [r3, #20]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	431a      	orrs	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	430a      	orrs	r2, r1
 8001866:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f042 0201 	orr.w	r2, r2, #1
 8001876:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2220      	movs	r2, #32
 8001882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2200      	movs	r2, #0
 8001890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	000186a0 	.word	0x000186a0
 80018a4:	001e847f 	.word	0x001e847f
 80018a8:	003d08ff 	.word	0x003d08ff
 80018ac:	431bde83 	.word	0x431bde83
 80018b0:	10624dd3 	.word	0x10624dd3

080018b4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b088      	sub	sp, #32
 80018b8:	af02      	add	r7, sp, #8
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	607a      	str	r2, [r7, #4]
 80018be:	461a      	mov	r2, r3
 80018c0:	460b      	mov	r3, r1
 80018c2:	817b      	strh	r3, [r7, #10]
 80018c4:	4613      	mov	r3, r2
 80018c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80018c8:	f7ff fbfe 	bl	80010c8 <HAL_GetTick>
 80018cc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	2b20      	cmp	r3, #32
 80018d8:	f040 80e0 	bne.w	8001a9c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	2319      	movs	r3, #25
 80018e2:	2201      	movs	r2, #1
 80018e4:	4970      	ldr	r1, [pc, #448]	; (8001aa8 <HAL_I2C_Master_Transmit+0x1f4>)
 80018e6:	68f8      	ldr	r0, [r7, #12]
 80018e8:	f000 fc58 	bl	800219c <I2C_WaitOnFlagUntilTimeout>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80018f2:	2302      	movs	r3, #2
 80018f4:	e0d3      	b.n	8001a9e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d101      	bne.n	8001904 <HAL_I2C_Master_Transmit+0x50>
 8001900:	2302      	movs	r3, #2
 8001902:	e0cc      	b.n	8001a9e <HAL_I2C_Master_Transmit+0x1ea>
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2201      	movs	r2, #1
 8001908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	2b01      	cmp	r3, #1
 8001918:	d007      	beq.n	800192a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f042 0201 	orr.w	r2, r2, #1
 8001928:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001938:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2221      	movs	r2, #33	; 0x21
 800193e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2210      	movs	r2, #16
 8001946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2200      	movs	r2, #0
 800194e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	893a      	ldrh	r2, [r7, #8]
 800195a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001960:	b29a      	uxth	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	4a50      	ldr	r2, [pc, #320]	; (8001aac <HAL_I2C_Master_Transmit+0x1f8>)
 800196a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800196c:	8979      	ldrh	r1, [r7, #10]
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	6a3a      	ldr	r2, [r7, #32]
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	f000 fac2 	bl	8001efc <I2C_MasterRequestWrite>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e08d      	b.n	8001a9e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	695b      	ldr	r3, [r3, #20]
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	613b      	str	r3, [r7, #16]
 8001996:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001998:	e066      	b.n	8001a68 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	6a39      	ldr	r1, [r7, #32]
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	f000 fcd2 	bl	8002348 <I2C_WaitOnTXEFlagUntilTimeout>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d00d      	beq.n	80019c6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	2b04      	cmp	r3, #4
 80019b0:	d107      	bne.n	80019c2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e06b      	b.n	8001a9e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ca:	781a      	ldrb	r2, [r3, #0]
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ee:	3b01      	subs	r3, #1
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	695b      	ldr	r3, [r3, #20]
 80019fc:	f003 0304 	and.w	r3, r3, #4
 8001a00:	2b04      	cmp	r3, #4
 8001a02:	d11b      	bne.n	8001a3c <HAL_I2C_Master_Transmit+0x188>
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d017      	beq.n	8001a3c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a10:	781a      	ldrb	r2, [r3, #0]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a34:	3b01      	subs	r3, #1
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	6a39      	ldr	r1, [r7, #32]
 8001a40:	68f8      	ldr	r0, [r7, #12]
 8001a42:	f000 fcc2 	bl	80023ca <I2C_WaitOnBTFFlagUntilTimeout>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d00d      	beq.n	8001a68 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a50:	2b04      	cmp	r3, #4
 8001a52:	d107      	bne.n	8001a64 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a62:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e01a      	b.n	8001a9e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d194      	bne.n	800199a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2220      	movs	r2, #32
 8001a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	2200      	movs	r2, #0
 8001a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	e000      	b.n	8001a9e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001a9c:	2302      	movs	r3, #2
  }
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3718      	adds	r7, #24
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	00100002 	.word	0x00100002
 8001aac:	ffff0000 	.word	0xffff0000

08001ab0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08c      	sub	sp, #48	; 0x30
 8001ab4:	af02      	add	r7, sp, #8
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	607a      	str	r2, [r7, #4]
 8001aba:	461a      	mov	r2, r3
 8001abc:	460b      	mov	r3, r1
 8001abe:	817b      	strh	r3, [r7, #10]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ac4:	f7ff fb00 	bl	80010c8 <HAL_GetTick>
 8001ac8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	2b20      	cmp	r3, #32
 8001ad4:	f040 820b 	bne.w	8001eee <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	2319      	movs	r3, #25
 8001ade:	2201      	movs	r2, #1
 8001ae0:	497c      	ldr	r1, [pc, #496]	; (8001cd4 <HAL_I2C_Master_Receive+0x224>)
 8001ae2:	68f8      	ldr	r0, [r7, #12]
 8001ae4:	f000 fb5a 	bl	800219c <I2C_WaitOnFlagUntilTimeout>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001aee:	2302      	movs	r3, #2
 8001af0:	e1fe      	b.n	8001ef0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d101      	bne.n	8001b00 <HAL_I2C_Master_Receive+0x50>
 8001afc:	2302      	movs	r3, #2
 8001afe:	e1f7      	b.n	8001ef0 <HAL_I2C_Master_Receive+0x440>
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d007      	beq.n	8001b26 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f042 0201 	orr.w	r2, r2, #1
 8001b24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2222      	movs	r2, #34	; 0x22
 8001b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2210      	movs	r2, #16
 8001b42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	893a      	ldrh	r2, [r7, #8]
 8001b56:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	4a5c      	ldr	r2, [pc, #368]	; (8001cd8 <HAL_I2C_Master_Receive+0x228>)
 8001b66:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001b68:	8979      	ldrh	r1, [r7, #10]
 8001b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b6e:	68f8      	ldr	r0, [r7, #12]
 8001b70:	f000 fa46 	bl	8002000 <I2C_MasterRequestRead>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e1b8      	b.n	8001ef0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d113      	bne.n	8001bae <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b86:	2300      	movs	r3, #0
 8001b88:	623b      	str	r3, [r7, #32]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	695b      	ldr	r3, [r3, #20]
 8001b90:	623b      	str	r3, [r7, #32]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	623b      	str	r3, [r7, #32]
 8001b9a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	e18c      	b.n	8001ec8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d11b      	bne.n	8001bee <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bc4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	695b      	ldr	r3, [r3, #20]
 8001bd0:	61fb      	str	r3, [r7, #28]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	61fb      	str	r3, [r7, #28]
 8001bda:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	e16c      	b.n	8001ec8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d11b      	bne.n	8001c2e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c04:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c16:	2300      	movs	r3, #0
 8001c18:	61bb      	str	r3, [r7, #24]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	61bb      	str	r3, [r7, #24]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	61bb      	str	r3, [r7, #24]
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	e14c      	b.n	8001ec8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	695b      	ldr	r3, [r3, #20]
 8001c48:	617b      	str	r3, [r7, #20]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	617b      	str	r3, [r7, #20]
 8001c52:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001c54:	e138      	b.n	8001ec8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c5a:	2b03      	cmp	r3, #3
 8001c5c:	f200 80f1 	bhi.w	8001e42 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d123      	bne.n	8001cb0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c6a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f000 fbed 	bl	800244c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e139      	b.n	8001ef0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	691a      	ldr	r2, [r3, #16]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8e:	1c5a      	adds	r2, r3, #1
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001cae:	e10b      	b.n	8001ec8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d14e      	bne.n	8001d56 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	4906      	ldr	r1, [pc, #24]	; (8001cdc <HAL_I2C_Master_Receive+0x22c>)
 8001cc2:	68f8      	ldr	r0, [r7, #12]
 8001cc4:	f000 fa6a 	bl	800219c <I2C_WaitOnFlagUntilTimeout>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d008      	beq.n	8001ce0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e10e      	b.n	8001ef0 <HAL_I2C_Master_Receive+0x440>
 8001cd2:	bf00      	nop
 8001cd4:	00100002 	.word	0x00100002
 8001cd8:	ffff0000 	.word	0xffff0000
 8001cdc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	691a      	ldr	r2, [r3, #16]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d02:	1c5a      	adds	r2, r3, #1
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	b29a      	uxth	r2, r3
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	691a      	ldr	r2, [r3, #16]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2c:	b2d2      	uxtb	r2, r2
 8001d2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d34:	1c5a      	adds	r2, r3, #1
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001d54:	e0b8      	b.n	8001ec8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	4966      	ldr	r1, [pc, #408]	; (8001ef8 <HAL_I2C_Master_Receive+0x448>)
 8001d60:	68f8      	ldr	r0, [r7, #12]
 8001d62:	f000 fa1b 	bl	800219c <I2C_WaitOnFlagUntilTimeout>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e0bf      	b.n	8001ef0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	691a      	ldr	r2, [r3, #16]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8a:	b2d2      	uxtb	r2, r2
 8001d8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d92:	1c5a      	adds	r2, r3, #1
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	3b01      	subs	r3, #1
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001db8:	2200      	movs	r2, #0
 8001dba:	494f      	ldr	r1, [pc, #316]	; (8001ef8 <HAL_I2C_Master_Receive+0x448>)
 8001dbc:	68f8      	ldr	r0, [r7, #12]
 8001dbe:	f000 f9ed 	bl	800219c <I2C_WaitOnFlagUntilTimeout>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e091      	b.n	8001ef0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	691a      	ldr	r2, [r3, #16]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de6:	b2d2      	uxtb	r2, r2
 8001de8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	3b01      	subs	r3, #1
 8001e08:	b29a      	uxth	r2, r3
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	691a      	ldr	r2, [r3, #16]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e18:	b2d2      	uxtb	r2, r2
 8001e1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e20:	1c5a      	adds	r2, r3, #1
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	3b01      	subs	r3, #1
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001e40:	e042      	b.n	8001ec8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	f000 fb00 	bl	800244c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e04c      	b.n	8001ef0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	691a      	ldr	r2, [r3, #16]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e60:	b2d2      	uxtb	r2, r2
 8001e62:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e68:	1c5a      	adds	r2, r3, #1
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e72:	3b01      	subs	r3, #1
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	3b01      	subs	r3, #1
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	f003 0304 	and.w	r3, r3, #4
 8001e92:	2b04      	cmp	r3, #4
 8001e94:	d118      	bne.n	8001ec8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	691a      	ldr	r2, [r3, #16]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea0:	b2d2      	uxtb	r2, r2
 8001ea2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	f47f aec2 	bne.w	8001c56 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2220      	movs	r2, #32
 8001ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001eea:	2300      	movs	r3, #0
 8001eec:	e000      	b.n	8001ef0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001eee:	2302      	movs	r3, #2
  }
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3728      	adds	r7, #40	; 0x28
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	00010004 	.word	0x00010004

08001efc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af02      	add	r7, sp, #8
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	607a      	str	r2, [r7, #4]
 8001f06:	603b      	str	r3, [r7, #0]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f10:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	2b08      	cmp	r3, #8
 8001f16:	d006      	beq.n	8001f26 <I2C_MasterRequestWrite+0x2a>
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d003      	beq.n	8001f26 <I2C_MasterRequestWrite+0x2a>
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001f24:	d108      	bne.n	8001f38 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	e00b      	b.n	8001f50 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3c:	2b12      	cmp	r3, #18
 8001f3e:	d107      	bne.n	8001f50 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	9300      	str	r3, [sp, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f000 f91d 	bl	800219c <I2C_WaitOnFlagUntilTimeout>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d00d      	beq.n	8001f84 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f76:	d103      	bne.n	8001f80 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e035      	b.n	8001ff0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001f8c:	d108      	bne.n	8001fa0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f8e:	897b      	ldrh	r3, [r7, #10]
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	461a      	mov	r2, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001f9c:	611a      	str	r2, [r3, #16]
 8001f9e:	e01b      	b.n	8001fd8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001fa0:	897b      	ldrh	r3, [r7, #10]
 8001fa2:	11db      	asrs	r3, r3, #7
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	f003 0306 	and.w	r3, r3, #6
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	f063 030f 	orn	r3, r3, #15
 8001fb0:	b2da      	uxtb	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	490e      	ldr	r1, [pc, #56]	; (8001ff8 <I2C_MasterRequestWrite+0xfc>)
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f000 f943 	bl	800224a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e010      	b.n	8001ff0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001fce:	897b      	ldrh	r3, [r7, #10]
 8001fd0:	b2da      	uxtb	r2, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	4907      	ldr	r1, [pc, #28]	; (8001ffc <I2C_MasterRequestWrite+0x100>)
 8001fde:	68f8      	ldr	r0, [r7, #12]
 8001fe0:	f000 f933 	bl	800224a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e000      	b.n	8001ff0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	00010008 	.word	0x00010008
 8001ffc:	00010002 	.word	0x00010002

08002000 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af02      	add	r7, sp, #8
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	607a      	str	r2, [r7, #4]
 800200a:	603b      	str	r3, [r7, #0]
 800200c:	460b      	mov	r3, r1
 800200e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002014:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002024:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	2b08      	cmp	r3, #8
 800202a:	d006      	beq.n	800203a <I2C_MasterRequestRead+0x3a>
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d003      	beq.n	800203a <I2C_MasterRequestRead+0x3a>
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002038:	d108      	bne.n	800204c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	e00b      	b.n	8002064 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002050:	2b11      	cmp	r3, #17
 8002052:	d107      	bne.n	8002064 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002062:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	9300      	str	r3, [sp, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002070:	68f8      	ldr	r0, [r7, #12]
 8002072:	f000 f893 	bl	800219c <I2C_WaitOnFlagUntilTimeout>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d00d      	beq.n	8002098 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002086:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800208a:	d103      	bne.n	8002094 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002092:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e079      	b.n	800218c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020a0:	d108      	bne.n	80020b4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80020a2:	897b      	ldrh	r3, [r7, #10]
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	b2da      	uxtb	r2, r3
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	611a      	str	r2, [r3, #16]
 80020b2:	e05f      	b.n	8002174 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80020b4:	897b      	ldrh	r3, [r7, #10]
 80020b6:	11db      	asrs	r3, r3, #7
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	f003 0306 	and.w	r3, r3, #6
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	f063 030f 	orn	r3, r3, #15
 80020c4:	b2da      	uxtb	r2, r3
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	4930      	ldr	r1, [pc, #192]	; (8002194 <I2C_MasterRequestRead+0x194>)
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	f000 f8b9 	bl	800224a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e054      	b.n	800218c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80020e2:	897b      	ldrh	r3, [r7, #10]
 80020e4:	b2da      	uxtb	r2, r3
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	4929      	ldr	r1, [pc, #164]	; (8002198 <I2C_MasterRequestRead+0x198>)
 80020f2:	68f8      	ldr	r0, [r7, #12]
 80020f4:	f000 f8a9 	bl	800224a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e044      	b.n	800218c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002102:	2300      	movs	r3, #0
 8002104:	613b      	str	r3, [r7, #16]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	695b      	ldr	r3, [r3, #20]
 800210c:	613b      	str	r3, [r7, #16]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	699b      	ldr	r3, [r3, #24]
 8002114:	613b      	str	r3, [r7, #16]
 8002116:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002126:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	9300      	str	r3, [sp, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002134:	68f8      	ldr	r0, [r7, #12]
 8002136:	f000 f831 	bl	800219c <I2C_WaitOnFlagUntilTimeout>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d00d      	beq.n	800215c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800214a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800214e:	d103      	bne.n	8002158 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002156:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e017      	b.n	800218c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800215c:	897b      	ldrh	r3, [r7, #10]
 800215e:	11db      	asrs	r3, r3, #7
 8002160:	b2db      	uxtb	r3, r3
 8002162:	f003 0306 	and.w	r3, r3, #6
 8002166:	b2db      	uxtb	r3, r3
 8002168:	f063 030e 	orn	r3, r3, #14
 800216c:	b2da      	uxtb	r2, r3
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4907      	ldr	r1, [pc, #28]	; (8002198 <I2C_MasterRequestRead+0x198>)
 800217a:	68f8      	ldr	r0, [r7, #12]
 800217c:	f000 f865 	bl	800224a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3718      	adds	r7, #24
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	00010008 	.word	0x00010008
 8002198:	00010002 	.word	0x00010002

0800219c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	603b      	str	r3, [r7, #0]
 80021a8:	4613      	mov	r3, r2
 80021aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021ac:	e025      	b.n	80021fa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b4:	d021      	beq.n	80021fa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021b6:	f7fe ff87 	bl	80010c8 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d302      	bcc.n	80021cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d116      	bne.n	80021fa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2200      	movs	r2, #0
 80021d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2220      	movs	r2, #32
 80021d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e6:	f043 0220 	orr.w	r2, r3, #32
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e023      	b.n	8002242 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	0c1b      	lsrs	r3, r3, #16
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	2b01      	cmp	r3, #1
 8002202:	d10d      	bne.n	8002220 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	43da      	mvns	r2, r3
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	4013      	ands	r3, r2
 8002210:	b29b      	uxth	r3, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	bf0c      	ite	eq
 8002216:	2301      	moveq	r3, #1
 8002218:	2300      	movne	r3, #0
 800221a:	b2db      	uxtb	r3, r3
 800221c:	461a      	mov	r2, r3
 800221e:	e00c      	b.n	800223a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	43da      	mvns	r2, r3
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	4013      	ands	r3, r2
 800222c:	b29b      	uxth	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	bf0c      	ite	eq
 8002232:	2301      	moveq	r3, #1
 8002234:	2300      	movne	r3, #0
 8002236:	b2db      	uxtb	r3, r3
 8002238:	461a      	mov	r2, r3
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	429a      	cmp	r2, r3
 800223e:	d0b6      	beq.n	80021ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b084      	sub	sp, #16
 800224e:	af00      	add	r7, sp, #0
 8002250:	60f8      	str	r0, [r7, #12]
 8002252:	60b9      	str	r1, [r7, #8]
 8002254:	607a      	str	r2, [r7, #4]
 8002256:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002258:	e051      	b.n	80022fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	695b      	ldr	r3, [r3, #20]
 8002260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002268:	d123      	bne.n	80022b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002278:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002282:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2200      	movs	r2, #0
 8002288:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2220      	movs	r2, #32
 800228e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229e:	f043 0204 	orr.w	r2, r3, #4
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e046      	b.n	8002340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b8:	d021      	beq.n	80022fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022ba:	f7fe ff05 	bl	80010c8 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d302      	bcc.n	80022d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d116      	bne.n	80022fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2200      	movs	r2, #0
 80022d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2220      	movs	r2, #32
 80022da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	f043 0220 	orr.w	r2, r3, #32
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e020      	b.n	8002340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	0c1b      	lsrs	r3, r3, #16
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2b01      	cmp	r3, #1
 8002306:	d10c      	bne.n	8002322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	43da      	mvns	r2, r3
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	4013      	ands	r3, r2
 8002314:	b29b      	uxth	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	bf14      	ite	ne
 800231a:	2301      	movne	r3, #1
 800231c:	2300      	moveq	r3, #0
 800231e:	b2db      	uxtb	r3, r3
 8002320:	e00b      	b.n	800233a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	43da      	mvns	r2, r3
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	4013      	ands	r3, r2
 800232e:	b29b      	uxth	r3, r3
 8002330:	2b00      	cmp	r3, #0
 8002332:	bf14      	ite	ne
 8002334:	2301      	movne	r3, #1
 8002336:	2300      	moveq	r3, #0
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d18d      	bne.n	800225a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002354:	e02d      	b.n	80023b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f000 f8ce 	bl	80024f8 <I2C_IsAcknowledgeFailed>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e02d      	b.n	80023c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236c:	d021      	beq.n	80023b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800236e:	f7fe feab 	bl	80010c8 <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	429a      	cmp	r2, r3
 800237c:	d302      	bcc.n	8002384 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d116      	bne.n	80023b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2200      	movs	r2, #0
 8002388:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2220      	movs	r2, #32
 800238e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f043 0220 	orr.w	r2, r3, #32
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e007      	b.n	80023c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023bc:	2b80      	cmp	r3, #128	; 0x80
 80023be:	d1ca      	bne.n	8002356 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b084      	sub	sp, #16
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80023d6:	e02d      	b.n	8002434 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f000 f88d 	bl	80024f8 <I2C_IsAcknowledgeFailed>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e02d      	b.n	8002444 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ee:	d021      	beq.n	8002434 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023f0:	f7fe fe6a 	bl	80010c8 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	68ba      	ldr	r2, [r7, #8]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d302      	bcc.n	8002406 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d116      	bne.n	8002434 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2200      	movs	r2, #0
 800240a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2220      	movs	r2, #32
 8002410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	f043 0220 	orr.w	r2, r3, #32
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e007      	b.n	8002444 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	f003 0304 	and.w	r3, r3, #4
 800243e:	2b04      	cmp	r3, #4
 8002440:	d1ca      	bne.n	80023d8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002458:	e042      	b.n	80024e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	695b      	ldr	r3, [r3, #20]
 8002460:	f003 0310 	and.w	r3, r3, #16
 8002464:	2b10      	cmp	r3, #16
 8002466:	d119      	bne.n	800249c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f06f 0210 	mvn.w	r2, #16
 8002470:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2220      	movs	r2, #32
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2200      	movs	r2, #0
 8002494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e029      	b.n	80024f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800249c:	f7fe fe14 	bl	80010c8 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d302      	bcc.n	80024b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d116      	bne.n	80024e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2220      	movs	r2, #32
 80024bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024cc:	f043 0220 	orr.w	r2, r3, #32
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e007      	b.n	80024f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ea:	2b40      	cmp	r3, #64	; 0x40
 80024ec:	d1b5      	bne.n	800245a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800250a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800250e:	d11b      	bne.n	8002548 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002518:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2220      	movs	r2, #32
 8002524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002534:	f043 0204 	orr.w	r2, r3, #4
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e000      	b.n	800254a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
	...

08002558 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e267      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b00      	cmp	r3, #0
 8002574:	d075      	beq.n	8002662 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002576:	4b88      	ldr	r3, [pc, #544]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 030c 	and.w	r3, r3, #12
 800257e:	2b04      	cmp	r3, #4
 8002580:	d00c      	beq.n	800259c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002582:	4b85      	ldr	r3, [pc, #532]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800258a:	2b08      	cmp	r3, #8
 800258c:	d112      	bne.n	80025b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800258e:	4b82      	ldr	r3, [pc, #520]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002596:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800259a:	d10b      	bne.n	80025b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800259c:	4b7e      	ldr	r3, [pc, #504]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d05b      	beq.n	8002660 <HAL_RCC_OscConfig+0x108>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d157      	bne.n	8002660 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e242      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025bc:	d106      	bne.n	80025cc <HAL_RCC_OscConfig+0x74>
 80025be:	4b76      	ldr	r3, [pc, #472]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a75      	ldr	r2, [pc, #468]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80025c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025c8:	6013      	str	r3, [r2, #0]
 80025ca:	e01d      	b.n	8002608 <HAL_RCC_OscConfig+0xb0>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025d4:	d10c      	bne.n	80025f0 <HAL_RCC_OscConfig+0x98>
 80025d6:	4b70      	ldr	r3, [pc, #448]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a6f      	ldr	r2, [pc, #444]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80025dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025e0:	6013      	str	r3, [r2, #0]
 80025e2:	4b6d      	ldr	r3, [pc, #436]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a6c      	ldr	r2, [pc, #432]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80025e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ec:	6013      	str	r3, [r2, #0]
 80025ee:	e00b      	b.n	8002608 <HAL_RCC_OscConfig+0xb0>
 80025f0:	4b69      	ldr	r3, [pc, #420]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a68      	ldr	r2, [pc, #416]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80025f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025fa:	6013      	str	r3, [r2, #0]
 80025fc:	4b66      	ldr	r3, [pc, #408]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a65      	ldr	r2, [pc, #404]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 8002602:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002606:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d013      	beq.n	8002638 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002610:	f7fe fd5a 	bl	80010c8 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002618:	f7fe fd56 	bl	80010c8 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b64      	cmp	r3, #100	; 0x64
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e207      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800262a:	4b5b      	ldr	r3, [pc, #364]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d0f0      	beq.n	8002618 <HAL_RCC_OscConfig+0xc0>
 8002636:	e014      	b.n	8002662 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002638:	f7fe fd46 	bl	80010c8 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002640:	f7fe fd42 	bl	80010c8 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b64      	cmp	r3, #100	; 0x64
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e1f3      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002652:	4b51      	ldr	r3, [pc, #324]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1f0      	bne.n	8002640 <HAL_RCC_OscConfig+0xe8>
 800265e:	e000      	b.n	8002662 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002660:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d063      	beq.n	8002736 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800266e:	4b4a      	ldr	r3, [pc, #296]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 030c 	and.w	r3, r3, #12
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00b      	beq.n	8002692 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800267a:	4b47      	ldr	r3, [pc, #284]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002682:	2b08      	cmp	r3, #8
 8002684:	d11c      	bne.n	80026c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002686:	4b44      	ldr	r3, [pc, #272]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d116      	bne.n	80026c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002692:	4b41      	ldr	r3, [pc, #260]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d005      	beq.n	80026aa <HAL_RCC_OscConfig+0x152>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d001      	beq.n	80026aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e1c7      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026aa:	4b3b      	ldr	r3, [pc, #236]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	4937      	ldr	r1, [pc, #220]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026be:	e03a      	b.n	8002736 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d020      	beq.n	800270a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026c8:	4b34      	ldr	r3, [pc, #208]	; (800279c <HAL_RCC_OscConfig+0x244>)
 80026ca:	2201      	movs	r2, #1
 80026cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ce:	f7fe fcfb 	bl	80010c8 <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026d6:	f7fe fcf7 	bl	80010c8 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e1a8      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026e8:	4b2b      	ldr	r3, [pc, #172]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0f0      	beq.n	80026d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f4:	4b28      	ldr	r3, [pc, #160]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	00db      	lsls	r3, r3, #3
 8002702:	4925      	ldr	r1, [pc, #148]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 8002704:	4313      	orrs	r3, r2
 8002706:	600b      	str	r3, [r1, #0]
 8002708:	e015      	b.n	8002736 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800270a:	4b24      	ldr	r3, [pc, #144]	; (800279c <HAL_RCC_OscConfig+0x244>)
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002710:	f7fe fcda 	bl	80010c8 <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002718:	f7fe fcd6 	bl	80010c8 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e187      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800272a:	4b1b      	ldr	r3, [pc, #108]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1f0      	bne.n	8002718 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0308 	and.w	r3, r3, #8
 800273e:	2b00      	cmp	r3, #0
 8002740:	d036      	beq.n	80027b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d016      	beq.n	8002778 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800274a:	4b15      	ldr	r3, [pc, #84]	; (80027a0 <HAL_RCC_OscConfig+0x248>)
 800274c:	2201      	movs	r2, #1
 800274e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002750:	f7fe fcba 	bl	80010c8 <HAL_GetTick>
 8002754:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002758:	f7fe fcb6 	bl	80010c8 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b02      	cmp	r3, #2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e167      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800276a:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <HAL_RCC_OscConfig+0x240>)
 800276c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d0f0      	beq.n	8002758 <HAL_RCC_OscConfig+0x200>
 8002776:	e01b      	b.n	80027b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002778:	4b09      	ldr	r3, [pc, #36]	; (80027a0 <HAL_RCC_OscConfig+0x248>)
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800277e:	f7fe fca3 	bl	80010c8 <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002784:	e00e      	b.n	80027a4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002786:	f7fe fc9f 	bl	80010c8 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d907      	bls.n	80027a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e150      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
 8002798:	40023800 	.word	0x40023800
 800279c:	42470000 	.word	0x42470000
 80027a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027a4:	4b88      	ldr	r3, [pc, #544]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80027a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1ea      	bne.n	8002786 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0304 	and.w	r3, r3, #4
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 8097 	beq.w	80028ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027be:	2300      	movs	r3, #0
 80027c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027c2:	4b81      	ldr	r3, [pc, #516]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10f      	bne.n	80027ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	60bb      	str	r3, [r7, #8]
 80027d2:	4b7d      	ldr	r3, [pc, #500]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	4a7c      	ldr	r2, [pc, #496]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80027d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027dc:	6413      	str	r3, [r2, #64]	; 0x40
 80027de:	4b7a      	ldr	r3, [pc, #488]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027e6:	60bb      	str	r3, [r7, #8]
 80027e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027ea:	2301      	movs	r3, #1
 80027ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ee:	4b77      	ldr	r3, [pc, #476]	; (80029cc <HAL_RCC_OscConfig+0x474>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d118      	bne.n	800282c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027fa:	4b74      	ldr	r3, [pc, #464]	; (80029cc <HAL_RCC_OscConfig+0x474>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a73      	ldr	r2, [pc, #460]	; (80029cc <HAL_RCC_OscConfig+0x474>)
 8002800:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002804:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002806:	f7fe fc5f 	bl	80010c8 <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800280c:	e008      	b.n	8002820 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800280e:	f7fe fc5b 	bl	80010c8 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	2b02      	cmp	r3, #2
 800281a:	d901      	bls.n	8002820 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e10c      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002820:	4b6a      	ldr	r3, [pc, #424]	; (80029cc <HAL_RCC_OscConfig+0x474>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002828:	2b00      	cmp	r3, #0
 800282a:	d0f0      	beq.n	800280e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d106      	bne.n	8002842 <HAL_RCC_OscConfig+0x2ea>
 8002834:	4b64      	ldr	r3, [pc, #400]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 8002836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002838:	4a63      	ldr	r2, [pc, #396]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 800283a:	f043 0301 	orr.w	r3, r3, #1
 800283e:	6713      	str	r3, [r2, #112]	; 0x70
 8002840:	e01c      	b.n	800287c <HAL_RCC_OscConfig+0x324>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	2b05      	cmp	r3, #5
 8002848:	d10c      	bne.n	8002864 <HAL_RCC_OscConfig+0x30c>
 800284a:	4b5f      	ldr	r3, [pc, #380]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 800284c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800284e:	4a5e      	ldr	r2, [pc, #376]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 8002850:	f043 0304 	orr.w	r3, r3, #4
 8002854:	6713      	str	r3, [r2, #112]	; 0x70
 8002856:	4b5c      	ldr	r3, [pc, #368]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 8002858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800285a:	4a5b      	ldr	r2, [pc, #364]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 800285c:	f043 0301 	orr.w	r3, r3, #1
 8002860:	6713      	str	r3, [r2, #112]	; 0x70
 8002862:	e00b      	b.n	800287c <HAL_RCC_OscConfig+0x324>
 8002864:	4b58      	ldr	r3, [pc, #352]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 8002866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002868:	4a57      	ldr	r2, [pc, #348]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 800286a:	f023 0301 	bic.w	r3, r3, #1
 800286e:	6713      	str	r3, [r2, #112]	; 0x70
 8002870:	4b55      	ldr	r3, [pc, #340]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 8002872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002874:	4a54      	ldr	r2, [pc, #336]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 8002876:	f023 0304 	bic.w	r3, r3, #4
 800287a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d015      	beq.n	80028b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002884:	f7fe fc20 	bl	80010c8 <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800288a:	e00a      	b.n	80028a2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800288c:	f7fe fc1c 	bl	80010c8 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	f241 3288 	movw	r2, #5000	; 0x1388
 800289a:	4293      	cmp	r3, r2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e0cb      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028a2:	4b49      	ldr	r3, [pc, #292]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80028a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0ee      	beq.n	800288c <HAL_RCC_OscConfig+0x334>
 80028ae:	e014      	b.n	80028da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b0:	f7fe fc0a 	bl	80010c8 <HAL_GetTick>
 80028b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028b6:	e00a      	b.n	80028ce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028b8:	f7fe fc06 	bl	80010c8 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e0b5      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028ce:	4b3e      	ldr	r3, [pc, #248]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80028d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1ee      	bne.n	80028b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028da:	7dfb      	ldrb	r3, [r7, #23]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d105      	bne.n	80028ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028e0:	4b39      	ldr	r3, [pc, #228]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80028e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e4:	4a38      	ldr	r2, [pc, #224]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80028e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 80a1 	beq.w	8002a38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028f6:	4b34      	ldr	r3, [pc, #208]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 030c 	and.w	r3, r3, #12
 80028fe:	2b08      	cmp	r3, #8
 8002900:	d05c      	beq.n	80029bc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	2b02      	cmp	r3, #2
 8002908:	d141      	bne.n	800298e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800290a:	4b31      	ldr	r3, [pc, #196]	; (80029d0 <HAL_RCC_OscConfig+0x478>)
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002910:	f7fe fbda 	bl	80010c8 <HAL_GetTick>
 8002914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002918:	f7fe fbd6 	bl	80010c8 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b02      	cmp	r3, #2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e087      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800292a:	4b27      	ldr	r3, [pc, #156]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d1f0      	bne.n	8002918 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	69da      	ldr	r2, [r3, #28]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a1b      	ldr	r3, [r3, #32]
 800293e:	431a      	orrs	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002944:	019b      	lsls	r3, r3, #6
 8002946:	431a      	orrs	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294c:	085b      	lsrs	r3, r3, #1
 800294e:	3b01      	subs	r3, #1
 8002950:	041b      	lsls	r3, r3, #16
 8002952:	431a      	orrs	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002958:	061b      	lsls	r3, r3, #24
 800295a:	491b      	ldr	r1, [pc, #108]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 800295c:	4313      	orrs	r3, r2
 800295e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002960:	4b1b      	ldr	r3, [pc, #108]	; (80029d0 <HAL_RCC_OscConfig+0x478>)
 8002962:	2201      	movs	r2, #1
 8002964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002966:	f7fe fbaf 	bl	80010c8 <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800296e:	f7fe fbab 	bl	80010c8 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e05c      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002980:	4b11      	ldr	r3, [pc, #68]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0f0      	beq.n	800296e <HAL_RCC_OscConfig+0x416>
 800298c:	e054      	b.n	8002a38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800298e:	4b10      	ldr	r3, [pc, #64]	; (80029d0 <HAL_RCC_OscConfig+0x478>)
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002994:	f7fe fb98 	bl	80010c8 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800299c:	f7fe fb94 	bl	80010c8 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e045      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ae:	4b06      	ldr	r3, [pc, #24]	; (80029c8 <HAL_RCC_OscConfig+0x470>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1f0      	bne.n	800299c <HAL_RCC_OscConfig+0x444>
 80029ba:	e03d      	b.n	8002a38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d107      	bne.n	80029d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e038      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40007000 	.word	0x40007000
 80029d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029d4:	4b1b      	ldr	r3, [pc, #108]	; (8002a44 <HAL_RCC_OscConfig+0x4ec>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d028      	beq.n	8002a34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d121      	bne.n	8002a34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d11a      	bne.n	8002a34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a04:	4013      	ands	r3, r2
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d111      	bne.n	8002a34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1a:	085b      	lsrs	r3, r3, #1
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d107      	bne.n	8002a34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d001      	beq.n	8002a38 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e000      	b.n	8002a3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40023800 	.word	0x40023800

08002a48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e0cc      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a5c:	4b68      	ldr	r3, [pc, #416]	; (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0307 	and.w	r3, r3, #7
 8002a64:	683a      	ldr	r2, [r7, #0]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d90c      	bls.n	8002a84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a6a:	4b65      	ldr	r3, [pc, #404]	; (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	b2d2      	uxtb	r2, r2
 8002a70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a72:	4b63      	ldr	r3, [pc, #396]	; (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0307 	and.w	r3, r3, #7
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d001      	beq.n	8002a84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e0b8      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0302 	and.w	r3, r3, #2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d020      	beq.n	8002ad2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d005      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a9c:	4b59      	ldr	r3, [pc, #356]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	4a58      	ldr	r2, [pc, #352]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002aa6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0308 	and.w	r3, r3, #8
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d005      	beq.n	8002ac0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ab4:	4b53      	ldr	r3, [pc, #332]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	4a52      	ldr	r2, [pc, #328]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002aba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002abe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ac0:	4b50      	ldr	r3, [pc, #320]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	494d      	ldr	r1, [pc, #308]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d044      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d107      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae6:	4b47      	ldr	r3, [pc, #284]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d119      	bne.n	8002b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e07f      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d003      	beq.n	8002b06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b02:	2b03      	cmp	r3, #3
 8002b04:	d107      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b06:	4b3f      	ldr	r3, [pc, #252]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d109      	bne.n	8002b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e06f      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b16:	4b3b      	ldr	r3, [pc, #236]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e067      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b26:	4b37      	ldr	r3, [pc, #220]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f023 0203 	bic.w	r2, r3, #3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	4934      	ldr	r1, [pc, #208]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b34:	4313      	orrs	r3, r2
 8002b36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b38:	f7fe fac6 	bl	80010c8 <HAL_GetTick>
 8002b3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b3e:	e00a      	b.n	8002b56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b40:	f7fe fac2 	bl	80010c8 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e04f      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b56:	4b2b      	ldr	r3, [pc, #172]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 020c 	and.w	r2, r3, #12
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d1eb      	bne.n	8002b40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b68:	4b25      	ldr	r3, [pc, #148]	; (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0307 	and.w	r3, r3, #7
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d20c      	bcs.n	8002b90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b76:	4b22      	ldr	r3, [pc, #136]	; (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002b78:	683a      	ldr	r2, [r7, #0]
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7e:	4b20      	ldr	r3, [pc, #128]	; (8002c00 <HAL_RCC_ClockConfig+0x1b8>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	683a      	ldr	r2, [r7, #0]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d001      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e032      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0304 	and.w	r3, r3, #4
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d008      	beq.n	8002bae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b9c:	4b19      	ldr	r3, [pc, #100]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	4916      	ldr	r1, [pc, #88]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0308 	and.w	r3, r3, #8
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d009      	beq.n	8002bce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bba:	4b12      	ldr	r3, [pc, #72]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	490e      	ldr	r1, [pc, #56]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002bce:	f000 f821 	bl	8002c14 <HAL_RCC_GetSysClockFreq>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	4b0b      	ldr	r3, [pc, #44]	; (8002c04 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	091b      	lsrs	r3, r3, #4
 8002bda:	f003 030f 	and.w	r3, r3, #15
 8002bde:	490a      	ldr	r1, [pc, #40]	; (8002c08 <HAL_RCC_ClockConfig+0x1c0>)
 8002be0:	5ccb      	ldrb	r3, [r1, r3]
 8002be2:	fa22 f303 	lsr.w	r3, r2, r3
 8002be6:	4a09      	ldr	r2, [pc, #36]	; (8002c0c <HAL_RCC_ClockConfig+0x1c4>)
 8002be8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002bea:	4b09      	ldr	r3, [pc, #36]	; (8002c10 <HAL_RCC_ClockConfig+0x1c8>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fe fa26 	bl	8001040 <HAL_InitTick>

  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40023c00 	.word	0x40023c00
 8002c04:	40023800 	.word	0x40023800
 8002c08:	08003e18 	.word	0x08003e18
 8002c0c:	20000000 	.word	0x20000000
 8002c10:	20000004 	.word	0x20000004

08002c14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c18:	b094      	sub	sp, #80	; 0x50
 8002c1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	647b      	str	r3, [r7, #68]	; 0x44
 8002c20:	2300      	movs	r3, #0
 8002c22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c24:	2300      	movs	r3, #0
 8002c26:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c2c:	4b79      	ldr	r3, [pc, #484]	; (8002e14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 030c 	and.w	r3, r3, #12
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	d00d      	beq.n	8002c54 <HAL_RCC_GetSysClockFreq+0x40>
 8002c38:	2b08      	cmp	r3, #8
 8002c3a:	f200 80e1 	bhi.w	8002e00 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d002      	beq.n	8002c48 <HAL_RCC_GetSysClockFreq+0x34>
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d003      	beq.n	8002c4e <HAL_RCC_GetSysClockFreq+0x3a>
 8002c46:	e0db      	b.n	8002e00 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c48:	4b73      	ldr	r3, [pc, #460]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c4a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002c4c:	e0db      	b.n	8002e06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c4e:	4b73      	ldr	r3, [pc, #460]	; (8002e1c <HAL_RCC_GetSysClockFreq+0x208>)
 8002c50:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c52:	e0d8      	b.n	8002e06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c54:	4b6f      	ldr	r3, [pc, #444]	; (8002e14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c5c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c5e:	4b6d      	ldr	r3, [pc, #436]	; (8002e14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d063      	beq.n	8002d32 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c6a:	4b6a      	ldr	r3, [pc, #424]	; (8002e14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	099b      	lsrs	r3, r3, #6
 8002c70:	2200      	movs	r2, #0
 8002c72:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c74:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002c76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c7c:	633b      	str	r3, [r7, #48]	; 0x30
 8002c7e:	2300      	movs	r3, #0
 8002c80:	637b      	str	r3, [r7, #52]	; 0x34
 8002c82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002c86:	4622      	mov	r2, r4
 8002c88:	462b      	mov	r3, r5
 8002c8a:	f04f 0000 	mov.w	r0, #0
 8002c8e:	f04f 0100 	mov.w	r1, #0
 8002c92:	0159      	lsls	r1, r3, #5
 8002c94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c98:	0150      	lsls	r0, r2, #5
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	4621      	mov	r1, r4
 8002ca0:	1a51      	subs	r1, r2, r1
 8002ca2:	6139      	str	r1, [r7, #16]
 8002ca4:	4629      	mov	r1, r5
 8002ca6:	eb63 0301 	sbc.w	r3, r3, r1
 8002caa:	617b      	str	r3, [r7, #20]
 8002cac:	f04f 0200 	mov.w	r2, #0
 8002cb0:	f04f 0300 	mov.w	r3, #0
 8002cb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002cb8:	4659      	mov	r1, fp
 8002cba:	018b      	lsls	r3, r1, #6
 8002cbc:	4651      	mov	r1, sl
 8002cbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cc2:	4651      	mov	r1, sl
 8002cc4:	018a      	lsls	r2, r1, #6
 8002cc6:	4651      	mov	r1, sl
 8002cc8:	ebb2 0801 	subs.w	r8, r2, r1
 8002ccc:	4659      	mov	r1, fp
 8002cce:	eb63 0901 	sbc.w	r9, r3, r1
 8002cd2:	f04f 0200 	mov.w	r2, #0
 8002cd6:	f04f 0300 	mov.w	r3, #0
 8002cda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ce2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ce6:	4690      	mov	r8, r2
 8002ce8:	4699      	mov	r9, r3
 8002cea:	4623      	mov	r3, r4
 8002cec:	eb18 0303 	adds.w	r3, r8, r3
 8002cf0:	60bb      	str	r3, [r7, #8]
 8002cf2:	462b      	mov	r3, r5
 8002cf4:	eb49 0303 	adc.w	r3, r9, r3
 8002cf8:	60fb      	str	r3, [r7, #12]
 8002cfa:	f04f 0200 	mov.w	r2, #0
 8002cfe:	f04f 0300 	mov.w	r3, #0
 8002d02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002d06:	4629      	mov	r1, r5
 8002d08:	024b      	lsls	r3, r1, #9
 8002d0a:	4621      	mov	r1, r4
 8002d0c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d10:	4621      	mov	r1, r4
 8002d12:	024a      	lsls	r2, r1, #9
 8002d14:	4610      	mov	r0, r2
 8002d16:	4619      	mov	r1, r3
 8002d18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d1e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002d24:	f7fd faa4 	bl	8000270 <__aeabi_uldivmod>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d30:	e058      	b.n	8002de4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d32:	4b38      	ldr	r3, [pc, #224]	; (8002e14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	099b      	lsrs	r3, r3, #6
 8002d38:	2200      	movs	r2, #0
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	4611      	mov	r1, r2
 8002d3e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d42:	623b      	str	r3, [r7, #32]
 8002d44:	2300      	movs	r3, #0
 8002d46:	627b      	str	r3, [r7, #36]	; 0x24
 8002d48:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d4c:	4642      	mov	r2, r8
 8002d4e:	464b      	mov	r3, r9
 8002d50:	f04f 0000 	mov.w	r0, #0
 8002d54:	f04f 0100 	mov.w	r1, #0
 8002d58:	0159      	lsls	r1, r3, #5
 8002d5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d5e:	0150      	lsls	r0, r2, #5
 8002d60:	4602      	mov	r2, r0
 8002d62:	460b      	mov	r3, r1
 8002d64:	4641      	mov	r1, r8
 8002d66:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d6a:	4649      	mov	r1, r9
 8002d6c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d70:	f04f 0200 	mov.w	r2, #0
 8002d74:	f04f 0300 	mov.w	r3, #0
 8002d78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d84:	ebb2 040a 	subs.w	r4, r2, sl
 8002d88:	eb63 050b 	sbc.w	r5, r3, fp
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	f04f 0300 	mov.w	r3, #0
 8002d94:	00eb      	lsls	r3, r5, #3
 8002d96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d9a:	00e2      	lsls	r2, r4, #3
 8002d9c:	4614      	mov	r4, r2
 8002d9e:	461d      	mov	r5, r3
 8002da0:	4643      	mov	r3, r8
 8002da2:	18e3      	adds	r3, r4, r3
 8002da4:	603b      	str	r3, [r7, #0]
 8002da6:	464b      	mov	r3, r9
 8002da8:	eb45 0303 	adc.w	r3, r5, r3
 8002dac:	607b      	str	r3, [r7, #4]
 8002dae:	f04f 0200 	mov.w	r2, #0
 8002db2:	f04f 0300 	mov.w	r3, #0
 8002db6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002dba:	4629      	mov	r1, r5
 8002dbc:	028b      	lsls	r3, r1, #10
 8002dbe:	4621      	mov	r1, r4
 8002dc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002dc4:	4621      	mov	r1, r4
 8002dc6:	028a      	lsls	r2, r1, #10
 8002dc8:	4610      	mov	r0, r2
 8002dca:	4619      	mov	r1, r3
 8002dcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dce:	2200      	movs	r2, #0
 8002dd0:	61bb      	str	r3, [r7, #24]
 8002dd2:	61fa      	str	r2, [r7, #28]
 8002dd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dd8:	f7fd fa4a 	bl	8000270 <__aeabi_uldivmod>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	460b      	mov	r3, r1
 8002de0:	4613      	mov	r3, r2
 8002de2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002de4:	4b0b      	ldr	r3, [pc, #44]	; (8002e14 <HAL_RCC_GetSysClockFreq+0x200>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	0c1b      	lsrs	r3, r3, #16
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	3301      	adds	r3, #1
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002df4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002df6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dfc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002dfe:	e002      	b.n	8002e06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e00:	4b05      	ldr	r3, [pc, #20]	; (8002e18 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e02:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002e04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3750      	adds	r7, #80	; 0x50
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e12:	bf00      	nop
 8002e14:	40023800 	.word	0x40023800
 8002e18:	00f42400 	.word	0x00f42400
 8002e1c:	007a1200 	.word	0x007a1200

08002e20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e24:	4b03      	ldr	r3, [pc, #12]	; (8002e34 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e26:	681b      	ldr	r3, [r3, #0]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	20000000 	.word	0x20000000

08002e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e3c:	f7ff fff0 	bl	8002e20 <HAL_RCC_GetHCLKFreq>
 8002e40:	4602      	mov	r2, r0
 8002e42:	4b05      	ldr	r3, [pc, #20]	; (8002e58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	0a9b      	lsrs	r3, r3, #10
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	4903      	ldr	r1, [pc, #12]	; (8002e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e4e:	5ccb      	ldrb	r3, [r1, r3]
 8002e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	08003e28 	.word	0x08003e28

08002e60 <std>:
 8002e60:	2300      	movs	r3, #0
 8002e62:	b510      	push	{r4, lr}
 8002e64:	4604      	mov	r4, r0
 8002e66:	e9c0 3300 	strd	r3, r3, [r0]
 8002e6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002e6e:	6083      	str	r3, [r0, #8]
 8002e70:	8181      	strh	r1, [r0, #12]
 8002e72:	6643      	str	r3, [r0, #100]	; 0x64
 8002e74:	81c2      	strh	r2, [r0, #14]
 8002e76:	6183      	str	r3, [r0, #24]
 8002e78:	4619      	mov	r1, r3
 8002e7a:	2208      	movs	r2, #8
 8002e7c:	305c      	adds	r0, #92	; 0x5c
 8002e7e:	f000 f9f7 	bl	8003270 <memset>
 8002e82:	4b0d      	ldr	r3, [pc, #52]	; (8002eb8 <std+0x58>)
 8002e84:	6263      	str	r3, [r4, #36]	; 0x24
 8002e86:	4b0d      	ldr	r3, [pc, #52]	; (8002ebc <std+0x5c>)
 8002e88:	62a3      	str	r3, [r4, #40]	; 0x28
 8002e8a:	4b0d      	ldr	r3, [pc, #52]	; (8002ec0 <std+0x60>)
 8002e8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002e8e:	4b0d      	ldr	r3, [pc, #52]	; (8002ec4 <std+0x64>)
 8002e90:	6323      	str	r3, [r4, #48]	; 0x30
 8002e92:	4b0d      	ldr	r3, [pc, #52]	; (8002ec8 <std+0x68>)
 8002e94:	6224      	str	r4, [r4, #32]
 8002e96:	429c      	cmp	r4, r3
 8002e98:	d006      	beq.n	8002ea8 <std+0x48>
 8002e9a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002e9e:	4294      	cmp	r4, r2
 8002ea0:	d002      	beq.n	8002ea8 <std+0x48>
 8002ea2:	33d0      	adds	r3, #208	; 0xd0
 8002ea4:	429c      	cmp	r4, r3
 8002ea6:	d105      	bne.n	8002eb4 <std+0x54>
 8002ea8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002eac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002eb0:	f000 ba56 	b.w	8003360 <__retarget_lock_init_recursive>
 8002eb4:	bd10      	pop	{r4, pc}
 8002eb6:	bf00      	nop
 8002eb8:	080030c1 	.word	0x080030c1
 8002ebc:	080030e3 	.word	0x080030e3
 8002ec0:	0800311b 	.word	0x0800311b
 8002ec4:	0800313f 	.word	0x0800313f
 8002ec8:	200000f8 	.word	0x200000f8

08002ecc <stdio_exit_handler>:
 8002ecc:	4a02      	ldr	r2, [pc, #8]	; (8002ed8 <stdio_exit_handler+0xc>)
 8002ece:	4903      	ldr	r1, [pc, #12]	; (8002edc <stdio_exit_handler+0x10>)
 8002ed0:	4803      	ldr	r0, [pc, #12]	; (8002ee0 <stdio_exit_handler+0x14>)
 8002ed2:	f000 b869 	b.w	8002fa8 <_fwalk_sglue>
 8002ed6:	bf00      	nop
 8002ed8:	2000000c 	.word	0x2000000c
 8002edc:	08003c0d 	.word	0x08003c0d
 8002ee0:	20000018 	.word	0x20000018

08002ee4 <cleanup_stdio>:
 8002ee4:	6841      	ldr	r1, [r0, #4]
 8002ee6:	4b0c      	ldr	r3, [pc, #48]	; (8002f18 <cleanup_stdio+0x34>)
 8002ee8:	4299      	cmp	r1, r3
 8002eea:	b510      	push	{r4, lr}
 8002eec:	4604      	mov	r4, r0
 8002eee:	d001      	beq.n	8002ef4 <cleanup_stdio+0x10>
 8002ef0:	f000 fe8c 	bl	8003c0c <_fflush_r>
 8002ef4:	68a1      	ldr	r1, [r4, #8]
 8002ef6:	4b09      	ldr	r3, [pc, #36]	; (8002f1c <cleanup_stdio+0x38>)
 8002ef8:	4299      	cmp	r1, r3
 8002efa:	d002      	beq.n	8002f02 <cleanup_stdio+0x1e>
 8002efc:	4620      	mov	r0, r4
 8002efe:	f000 fe85 	bl	8003c0c <_fflush_r>
 8002f02:	68e1      	ldr	r1, [r4, #12]
 8002f04:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <cleanup_stdio+0x3c>)
 8002f06:	4299      	cmp	r1, r3
 8002f08:	d004      	beq.n	8002f14 <cleanup_stdio+0x30>
 8002f0a:	4620      	mov	r0, r4
 8002f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f10:	f000 be7c 	b.w	8003c0c <_fflush_r>
 8002f14:	bd10      	pop	{r4, pc}
 8002f16:	bf00      	nop
 8002f18:	200000f8 	.word	0x200000f8
 8002f1c:	20000160 	.word	0x20000160
 8002f20:	200001c8 	.word	0x200001c8

08002f24 <global_stdio_init.part.0>:
 8002f24:	b510      	push	{r4, lr}
 8002f26:	4b0b      	ldr	r3, [pc, #44]	; (8002f54 <global_stdio_init.part.0+0x30>)
 8002f28:	4c0b      	ldr	r4, [pc, #44]	; (8002f58 <global_stdio_init.part.0+0x34>)
 8002f2a:	4a0c      	ldr	r2, [pc, #48]	; (8002f5c <global_stdio_init.part.0+0x38>)
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	4620      	mov	r0, r4
 8002f30:	2200      	movs	r2, #0
 8002f32:	2104      	movs	r1, #4
 8002f34:	f7ff ff94 	bl	8002e60 <std>
 8002f38:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	2109      	movs	r1, #9
 8002f40:	f7ff ff8e 	bl	8002e60 <std>
 8002f44:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002f48:	2202      	movs	r2, #2
 8002f4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f4e:	2112      	movs	r1, #18
 8002f50:	f7ff bf86 	b.w	8002e60 <std>
 8002f54:	20000230 	.word	0x20000230
 8002f58:	200000f8 	.word	0x200000f8
 8002f5c:	08002ecd 	.word	0x08002ecd

08002f60 <__sfp_lock_acquire>:
 8002f60:	4801      	ldr	r0, [pc, #4]	; (8002f68 <__sfp_lock_acquire+0x8>)
 8002f62:	f000 b9fe 	b.w	8003362 <__retarget_lock_acquire_recursive>
 8002f66:	bf00      	nop
 8002f68:	20000239 	.word	0x20000239

08002f6c <__sfp_lock_release>:
 8002f6c:	4801      	ldr	r0, [pc, #4]	; (8002f74 <__sfp_lock_release+0x8>)
 8002f6e:	f000 b9f9 	b.w	8003364 <__retarget_lock_release_recursive>
 8002f72:	bf00      	nop
 8002f74:	20000239 	.word	0x20000239

08002f78 <__sinit>:
 8002f78:	b510      	push	{r4, lr}
 8002f7a:	4604      	mov	r4, r0
 8002f7c:	f7ff fff0 	bl	8002f60 <__sfp_lock_acquire>
 8002f80:	6a23      	ldr	r3, [r4, #32]
 8002f82:	b11b      	cbz	r3, 8002f8c <__sinit+0x14>
 8002f84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f88:	f7ff bff0 	b.w	8002f6c <__sfp_lock_release>
 8002f8c:	4b04      	ldr	r3, [pc, #16]	; (8002fa0 <__sinit+0x28>)
 8002f8e:	6223      	str	r3, [r4, #32]
 8002f90:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <__sinit+0x2c>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1f5      	bne.n	8002f84 <__sinit+0xc>
 8002f98:	f7ff ffc4 	bl	8002f24 <global_stdio_init.part.0>
 8002f9c:	e7f2      	b.n	8002f84 <__sinit+0xc>
 8002f9e:	bf00      	nop
 8002fa0:	08002ee5 	.word	0x08002ee5
 8002fa4:	20000230 	.word	0x20000230

08002fa8 <_fwalk_sglue>:
 8002fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fac:	4607      	mov	r7, r0
 8002fae:	4688      	mov	r8, r1
 8002fb0:	4614      	mov	r4, r2
 8002fb2:	2600      	movs	r6, #0
 8002fb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002fb8:	f1b9 0901 	subs.w	r9, r9, #1
 8002fbc:	d505      	bpl.n	8002fca <_fwalk_sglue+0x22>
 8002fbe:	6824      	ldr	r4, [r4, #0]
 8002fc0:	2c00      	cmp	r4, #0
 8002fc2:	d1f7      	bne.n	8002fb4 <_fwalk_sglue+0xc>
 8002fc4:	4630      	mov	r0, r6
 8002fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fca:	89ab      	ldrh	r3, [r5, #12]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d907      	bls.n	8002fe0 <_fwalk_sglue+0x38>
 8002fd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	d003      	beq.n	8002fe0 <_fwalk_sglue+0x38>
 8002fd8:	4629      	mov	r1, r5
 8002fda:	4638      	mov	r0, r7
 8002fdc:	47c0      	blx	r8
 8002fde:	4306      	orrs	r6, r0
 8002fe0:	3568      	adds	r5, #104	; 0x68
 8002fe2:	e7e9      	b.n	8002fb8 <_fwalk_sglue+0x10>

08002fe4 <iprintf>:
 8002fe4:	b40f      	push	{r0, r1, r2, r3}
 8002fe6:	b507      	push	{r0, r1, r2, lr}
 8002fe8:	4906      	ldr	r1, [pc, #24]	; (8003004 <iprintf+0x20>)
 8002fea:	ab04      	add	r3, sp, #16
 8002fec:	6808      	ldr	r0, [r1, #0]
 8002fee:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ff2:	6881      	ldr	r1, [r0, #8]
 8002ff4:	9301      	str	r3, [sp, #4]
 8002ff6:	f000 fad9 	bl	80035ac <_vfiprintf_r>
 8002ffa:	b003      	add	sp, #12
 8002ffc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003000:	b004      	add	sp, #16
 8003002:	4770      	bx	lr
 8003004:	20000064 	.word	0x20000064

08003008 <_puts_r>:
 8003008:	6a03      	ldr	r3, [r0, #32]
 800300a:	b570      	push	{r4, r5, r6, lr}
 800300c:	6884      	ldr	r4, [r0, #8]
 800300e:	4605      	mov	r5, r0
 8003010:	460e      	mov	r6, r1
 8003012:	b90b      	cbnz	r3, 8003018 <_puts_r+0x10>
 8003014:	f7ff ffb0 	bl	8002f78 <__sinit>
 8003018:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800301a:	07db      	lsls	r3, r3, #31
 800301c:	d405      	bmi.n	800302a <_puts_r+0x22>
 800301e:	89a3      	ldrh	r3, [r4, #12]
 8003020:	0598      	lsls	r0, r3, #22
 8003022:	d402      	bmi.n	800302a <_puts_r+0x22>
 8003024:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003026:	f000 f99c 	bl	8003362 <__retarget_lock_acquire_recursive>
 800302a:	89a3      	ldrh	r3, [r4, #12]
 800302c:	0719      	lsls	r1, r3, #28
 800302e:	d513      	bpl.n	8003058 <_puts_r+0x50>
 8003030:	6923      	ldr	r3, [r4, #16]
 8003032:	b18b      	cbz	r3, 8003058 <_puts_r+0x50>
 8003034:	3e01      	subs	r6, #1
 8003036:	68a3      	ldr	r3, [r4, #8]
 8003038:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800303c:	3b01      	subs	r3, #1
 800303e:	60a3      	str	r3, [r4, #8]
 8003040:	b9e9      	cbnz	r1, 800307e <_puts_r+0x76>
 8003042:	2b00      	cmp	r3, #0
 8003044:	da2e      	bge.n	80030a4 <_puts_r+0x9c>
 8003046:	4622      	mov	r2, r4
 8003048:	210a      	movs	r1, #10
 800304a:	4628      	mov	r0, r5
 800304c:	f000 f87b 	bl	8003146 <__swbuf_r>
 8003050:	3001      	adds	r0, #1
 8003052:	d007      	beq.n	8003064 <_puts_r+0x5c>
 8003054:	250a      	movs	r5, #10
 8003056:	e007      	b.n	8003068 <_puts_r+0x60>
 8003058:	4621      	mov	r1, r4
 800305a:	4628      	mov	r0, r5
 800305c:	f000 f8b0 	bl	80031c0 <__swsetup_r>
 8003060:	2800      	cmp	r0, #0
 8003062:	d0e7      	beq.n	8003034 <_puts_r+0x2c>
 8003064:	f04f 35ff 	mov.w	r5, #4294967295
 8003068:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800306a:	07da      	lsls	r2, r3, #31
 800306c:	d405      	bmi.n	800307a <_puts_r+0x72>
 800306e:	89a3      	ldrh	r3, [r4, #12]
 8003070:	059b      	lsls	r3, r3, #22
 8003072:	d402      	bmi.n	800307a <_puts_r+0x72>
 8003074:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003076:	f000 f975 	bl	8003364 <__retarget_lock_release_recursive>
 800307a:	4628      	mov	r0, r5
 800307c:	bd70      	pop	{r4, r5, r6, pc}
 800307e:	2b00      	cmp	r3, #0
 8003080:	da04      	bge.n	800308c <_puts_r+0x84>
 8003082:	69a2      	ldr	r2, [r4, #24]
 8003084:	429a      	cmp	r2, r3
 8003086:	dc06      	bgt.n	8003096 <_puts_r+0x8e>
 8003088:	290a      	cmp	r1, #10
 800308a:	d004      	beq.n	8003096 <_puts_r+0x8e>
 800308c:	6823      	ldr	r3, [r4, #0]
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	6022      	str	r2, [r4, #0]
 8003092:	7019      	strb	r1, [r3, #0]
 8003094:	e7cf      	b.n	8003036 <_puts_r+0x2e>
 8003096:	4622      	mov	r2, r4
 8003098:	4628      	mov	r0, r5
 800309a:	f000 f854 	bl	8003146 <__swbuf_r>
 800309e:	3001      	adds	r0, #1
 80030a0:	d1c9      	bne.n	8003036 <_puts_r+0x2e>
 80030a2:	e7df      	b.n	8003064 <_puts_r+0x5c>
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	250a      	movs	r5, #10
 80030a8:	1c5a      	adds	r2, r3, #1
 80030aa:	6022      	str	r2, [r4, #0]
 80030ac:	701d      	strb	r5, [r3, #0]
 80030ae:	e7db      	b.n	8003068 <_puts_r+0x60>

080030b0 <puts>:
 80030b0:	4b02      	ldr	r3, [pc, #8]	; (80030bc <puts+0xc>)
 80030b2:	4601      	mov	r1, r0
 80030b4:	6818      	ldr	r0, [r3, #0]
 80030b6:	f7ff bfa7 	b.w	8003008 <_puts_r>
 80030ba:	bf00      	nop
 80030bc:	20000064 	.word	0x20000064

080030c0 <__sread>:
 80030c0:	b510      	push	{r4, lr}
 80030c2:	460c      	mov	r4, r1
 80030c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030c8:	f000 f8fc 	bl	80032c4 <_read_r>
 80030cc:	2800      	cmp	r0, #0
 80030ce:	bfab      	itete	ge
 80030d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80030d2:	89a3      	ldrhlt	r3, [r4, #12]
 80030d4:	181b      	addge	r3, r3, r0
 80030d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80030da:	bfac      	ite	ge
 80030dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80030de:	81a3      	strhlt	r3, [r4, #12]
 80030e0:	bd10      	pop	{r4, pc}

080030e2 <__swrite>:
 80030e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030e6:	461f      	mov	r7, r3
 80030e8:	898b      	ldrh	r3, [r1, #12]
 80030ea:	05db      	lsls	r3, r3, #23
 80030ec:	4605      	mov	r5, r0
 80030ee:	460c      	mov	r4, r1
 80030f0:	4616      	mov	r6, r2
 80030f2:	d505      	bpl.n	8003100 <__swrite+0x1e>
 80030f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030f8:	2302      	movs	r3, #2
 80030fa:	2200      	movs	r2, #0
 80030fc:	f000 f8d0 	bl	80032a0 <_lseek_r>
 8003100:	89a3      	ldrh	r3, [r4, #12]
 8003102:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003106:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800310a:	81a3      	strh	r3, [r4, #12]
 800310c:	4632      	mov	r2, r6
 800310e:	463b      	mov	r3, r7
 8003110:	4628      	mov	r0, r5
 8003112:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003116:	f000 b8e7 	b.w	80032e8 <_write_r>

0800311a <__sseek>:
 800311a:	b510      	push	{r4, lr}
 800311c:	460c      	mov	r4, r1
 800311e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003122:	f000 f8bd 	bl	80032a0 <_lseek_r>
 8003126:	1c43      	adds	r3, r0, #1
 8003128:	89a3      	ldrh	r3, [r4, #12]
 800312a:	bf15      	itete	ne
 800312c:	6560      	strne	r0, [r4, #84]	; 0x54
 800312e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003132:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003136:	81a3      	strheq	r3, [r4, #12]
 8003138:	bf18      	it	ne
 800313a:	81a3      	strhne	r3, [r4, #12]
 800313c:	bd10      	pop	{r4, pc}

0800313e <__sclose>:
 800313e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003142:	f000 b89d 	b.w	8003280 <_close_r>

08003146 <__swbuf_r>:
 8003146:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003148:	460e      	mov	r6, r1
 800314a:	4614      	mov	r4, r2
 800314c:	4605      	mov	r5, r0
 800314e:	b118      	cbz	r0, 8003158 <__swbuf_r+0x12>
 8003150:	6a03      	ldr	r3, [r0, #32]
 8003152:	b90b      	cbnz	r3, 8003158 <__swbuf_r+0x12>
 8003154:	f7ff ff10 	bl	8002f78 <__sinit>
 8003158:	69a3      	ldr	r3, [r4, #24]
 800315a:	60a3      	str	r3, [r4, #8]
 800315c:	89a3      	ldrh	r3, [r4, #12]
 800315e:	071a      	lsls	r2, r3, #28
 8003160:	d525      	bpl.n	80031ae <__swbuf_r+0x68>
 8003162:	6923      	ldr	r3, [r4, #16]
 8003164:	b31b      	cbz	r3, 80031ae <__swbuf_r+0x68>
 8003166:	6823      	ldr	r3, [r4, #0]
 8003168:	6922      	ldr	r2, [r4, #16]
 800316a:	1a98      	subs	r0, r3, r2
 800316c:	6963      	ldr	r3, [r4, #20]
 800316e:	b2f6      	uxtb	r6, r6
 8003170:	4283      	cmp	r3, r0
 8003172:	4637      	mov	r7, r6
 8003174:	dc04      	bgt.n	8003180 <__swbuf_r+0x3a>
 8003176:	4621      	mov	r1, r4
 8003178:	4628      	mov	r0, r5
 800317a:	f000 fd47 	bl	8003c0c <_fflush_r>
 800317e:	b9e0      	cbnz	r0, 80031ba <__swbuf_r+0x74>
 8003180:	68a3      	ldr	r3, [r4, #8]
 8003182:	3b01      	subs	r3, #1
 8003184:	60a3      	str	r3, [r4, #8]
 8003186:	6823      	ldr	r3, [r4, #0]
 8003188:	1c5a      	adds	r2, r3, #1
 800318a:	6022      	str	r2, [r4, #0]
 800318c:	701e      	strb	r6, [r3, #0]
 800318e:	6962      	ldr	r2, [r4, #20]
 8003190:	1c43      	adds	r3, r0, #1
 8003192:	429a      	cmp	r2, r3
 8003194:	d004      	beq.n	80031a0 <__swbuf_r+0x5a>
 8003196:	89a3      	ldrh	r3, [r4, #12]
 8003198:	07db      	lsls	r3, r3, #31
 800319a:	d506      	bpl.n	80031aa <__swbuf_r+0x64>
 800319c:	2e0a      	cmp	r6, #10
 800319e:	d104      	bne.n	80031aa <__swbuf_r+0x64>
 80031a0:	4621      	mov	r1, r4
 80031a2:	4628      	mov	r0, r5
 80031a4:	f000 fd32 	bl	8003c0c <_fflush_r>
 80031a8:	b938      	cbnz	r0, 80031ba <__swbuf_r+0x74>
 80031aa:	4638      	mov	r0, r7
 80031ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031ae:	4621      	mov	r1, r4
 80031b0:	4628      	mov	r0, r5
 80031b2:	f000 f805 	bl	80031c0 <__swsetup_r>
 80031b6:	2800      	cmp	r0, #0
 80031b8:	d0d5      	beq.n	8003166 <__swbuf_r+0x20>
 80031ba:	f04f 37ff 	mov.w	r7, #4294967295
 80031be:	e7f4      	b.n	80031aa <__swbuf_r+0x64>

080031c0 <__swsetup_r>:
 80031c0:	b538      	push	{r3, r4, r5, lr}
 80031c2:	4b2a      	ldr	r3, [pc, #168]	; (800326c <__swsetup_r+0xac>)
 80031c4:	4605      	mov	r5, r0
 80031c6:	6818      	ldr	r0, [r3, #0]
 80031c8:	460c      	mov	r4, r1
 80031ca:	b118      	cbz	r0, 80031d4 <__swsetup_r+0x14>
 80031cc:	6a03      	ldr	r3, [r0, #32]
 80031ce:	b90b      	cbnz	r3, 80031d4 <__swsetup_r+0x14>
 80031d0:	f7ff fed2 	bl	8002f78 <__sinit>
 80031d4:	89a3      	ldrh	r3, [r4, #12]
 80031d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80031da:	0718      	lsls	r0, r3, #28
 80031dc:	d422      	bmi.n	8003224 <__swsetup_r+0x64>
 80031de:	06d9      	lsls	r1, r3, #27
 80031e0:	d407      	bmi.n	80031f2 <__swsetup_r+0x32>
 80031e2:	2309      	movs	r3, #9
 80031e4:	602b      	str	r3, [r5, #0]
 80031e6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80031ea:	81a3      	strh	r3, [r4, #12]
 80031ec:	f04f 30ff 	mov.w	r0, #4294967295
 80031f0:	e034      	b.n	800325c <__swsetup_r+0x9c>
 80031f2:	0758      	lsls	r0, r3, #29
 80031f4:	d512      	bpl.n	800321c <__swsetup_r+0x5c>
 80031f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031f8:	b141      	cbz	r1, 800320c <__swsetup_r+0x4c>
 80031fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80031fe:	4299      	cmp	r1, r3
 8003200:	d002      	beq.n	8003208 <__swsetup_r+0x48>
 8003202:	4628      	mov	r0, r5
 8003204:	f000 f8b0 	bl	8003368 <_free_r>
 8003208:	2300      	movs	r3, #0
 800320a:	6363      	str	r3, [r4, #52]	; 0x34
 800320c:	89a3      	ldrh	r3, [r4, #12]
 800320e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003212:	81a3      	strh	r3, [r4, #12]
 8003214:	2300      	movs	r3, #0
 8003216:	6063      	str	r3, [r4, #4]
 8003218:	6923      	ldr	r3, [r4, #16]
 800321a:	6023      	str	r3, [r4, #0]
 800321c:	89a3      	ldrh	r3, [r4, #12]
 800321e:	f043 0308 	orr.w	r3, r3, #8
 8003222:	81a3      	strh	r3, [r4, #12]
 8003224:	6923      	ldr	r3, [r4, #16]
 8003226:	b94b      	cbnz	r3, 800323c <__swsetup_r+0x7c>
 8003228:	89a3      	ldrh	r3, [r4, #12]
 800322a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800322e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003232:	d003      	beq.n	800323c <__swsetup_r+0x7c>
 8003234:	4621      	mov	r1, r4
 8003236:	4628      	mov	r0, r5
 8003238:	f000 fd36 	bl	8003ca8 <__smakebuf_r>
 800323c:	89a0      	ldrh	r0, [r4, #12]
 800323e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003242:	f010 0301 	ands.w	r3, r0, #1
 8003246:	d00a      	beq.n	800325e <__swsetup_r+0x9e>
 8003248:	2300      	movs	r3, #0
 800324a:	60a3      	str	r3, [r4, #8]
 800324c:	6963      	ldr	r3, [r4, #20]
 800324e:	425b      	negs	r3, r3
 8003250:	61a3      	str	r3, [r4, #24]
 8003252:	6923      	ldr	r3, [r4, #16]
 8003254:	b943      	cbnz	r3, 8003268 <__swsetup_r+0xa8>
 8003256:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800325a:	d1c4      	bne.n	80031e6 <__swsetup_r+0x26>
 800325c:	bd38      	pop	{r3, r4, r5, pc}
 800325e:	0781      	lsls	r1, r0, #30
 8003260:	bf58      	it	pl
 8003262:	6963      	ldrpl	r3, [r4, #20]
 8003264:	60a3      	str	r3, [r4, #8]
 8003266:	e7f4      	b.n	8003252 <__swsetup_r+0x92>
 8003268:	2000      	movs	r0, #0
 800326a:	e7f7      	b.n	800325c <__swsetup_r+0x9c>
 800326c:	20000064 	.word	0x20000064

08003270 <memset>:
 8003270:	4402      	add	r2, r0
 8003272:	4603      	mov	r3, r0
 8003274:	4293      	cmp	r3, r2
 8003276:	d100      	bne.n	800327a <memset+0xa>
 8003278:	4770      	bx	lr
 800327a:	f803 1b01 	strb.w	r1, [r3], #1
 800327e:	e7f9      	b.n	8003274 <memset+0x4>

08003280 <_close_r>:
 8003280:	b538      	push	{r3, r4, r5, lr}
 8003282:	4d06      	ldr	r5, [pc, #24]	; (800329c <_close_r+0x1c>)
 8003284:	2300      	movs	r3, #0
 8003286:	4604      	mov	r4, r0
 8003288:	4608      	mov	r0, r1
 800328a:	602b      	str	r3, [r5, #0]
 800328c:	f7fd fe0f 	bl	8000eae <_close>
 8003290:	1c43      	adds	r3, r0, #1
 8003292:	d102      	bne.n	800329a <_close_r+0x1a>
 8003294:	682b      	ldr	r3, [r5, #0]
 8003296:	b103      	cbz	r3, 800329a <_close_r+0x1a>
 8003298:	6023      	str	r3, [r4, #0]
 800329a:	bd38      	pop	{r3, r4, r5, pc}
 800329c:	20000234 	.word	0x20000234

080032a0 <_lseek_r>:
 80032a0:	b538      	push	{r3, r4, r5, lr}
 80032a2:	4d07      	ldr	r5, [pc, #28]	; (80032c0 <_lseek_r+0x20>)
 80032a4:	4604      	mov	r4, r0
 80032a6:	4608      	mov	r0, r1
 80032a8:	4611      	mov	r1, r2
 80032aa:	2200      	movs	r2, #0
 80032ac:	602a      	str	r2, [r5, #0]
 80032ae:	461a      	mov	r2, r3
 80032b0:	f7fd fe24 	bl	8000efc <_lseek>
 80032b4:	1c43      	adds	r3, r0, #1
 80032b6:	d102      	bne.n	80032be <_lseek_r+0x1e>
 80032b8:	682b      	ldr	r3, [r5, #0]
 80032ba:	b103      	cbz	r3, 80032be <_lseek_r+0x1e>
 80032bc:	6023      	str	r3, [r4, #0]
 80032be:	bd38      	pop	{r3, r4, r5, pc}
 80032c0:	20000234 	.word	0x20000234

080032c4 <_read_r>:
 80032c4:	b538      	push	{r3, r4, r5, lr}
 80032c6:	4d07      	ldr	r5, [pc, #28]	; (80032e4 <_read_r+0x20>)
 80032c8:	4604      	mov	r4, r0
 80032ca:	4608      	mov	r0, r1
 80032cc:	4611      	mov	r1, r2
 80032ce:	2200      	movs	r2, #0
 80032d0:	602a      	str	r2, [r5, #0]
 80032d2:	461a      	mov	r2, r3
 80032d4:	f7fd fdb2 	bl	8000e3c <_read>
 80032d8:	1c43      	adds	r3, r0, #1
 80032da:	d102      	bne.n	80032e2 <_read_r+0x1e>
 80032dc:	682b      	ldr	r3, [r5, #0]
 80032de:	b103      	cbz	r3, 80032e2 <_read_r+0x1e>
 80032e0:	6023      	str	r3, [r4, #0]
 80032e2:	bd38      	pop	{r3, r4, r5, pc}
 80032e4:	20000234 	.word	0x20000234

080032e8 <_write_r>:
 80032e8:	b538      	push	{r3, r4, r5, lr}
 80032ea:	4d07      	ldr	r5, [pc, #28]	; (8003308 <_write_r+0x20>)
 80032ec:	4604      	mov	r4, r0
 80032ee:	4608      	mov	r0, r1
 80032f0:	4611      	mov	r1, r2
 80032f2:	2200      	movs	r2, #0
 80032f4:	602a      	str	r2, [r5, #0]
 80032f6:	461a      	mov	r2, r3
 80032f8:	f7fd fdbd 	bl	8000e76 <_write>
 80032fc:	1c43      	adds	r3, r0, #1
 80032fe:	d102      	bne.n	8003306 <_write_r+0x1e>
 8003300:	682b      	ldr	r3, [r5, #0]
 8003302:	b103      	cbz	r3, 8003306 <_write_r+0x1e>
 8003304:	6023      	str	r3, [r4, #0]
 8003306:	bd38      	pop	{r3, r4, r5, pc}
 8003308:	20000234 	.word	0x20000234

0800330c <__errno>:
 800330c:	4b01      	ldr	r3, [pc, #4]	; (8003314 <__errno+0x8>)
 800330e:	6818      	ldr	r0, [r3, #0]
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	20000064 	.word	0x20000064

08003318 <__libc_init_array>:
 8003318:	b570      	push	{r4, r5, r6, lr}
 800331a:	4d0d      	ldr	r5, [pc, #52]	; (8003350 <__libc_init_array+0x38>)
 800331c:	4c0d      	ldr	r4, [pc, #52]	; (8003354 <__libc_init_array+0x3c>)
 800331e:	1b64      	subs	r4, r4, r5
 8003320:	10a4      	asrs	r4, r4, #2
 8003322:	2600      	movs	r6, #0
 8003324:	42a6      	cmp	r6, r4
 8003326:	d109      	bne.n	800333c <__libc_init_array+0x24>
 8003328:	4d0b      	ldr	r5, [pc, #44]	; (8003358 <__libc_init_array+0x40>)
 800332a:	4c0c      	ldr	r4, [pc, #48]	; (800335c <__libc_init_array+0x44>)
 800332c:	f000 fd2a 	bl	8003d84 <_init>
 8003330:	1b64      	subs	r4, r4, r5
 8003332:	10a4      	asrs	r4, r4, #2
 8003334:	2600      	movs	r6, #0
 8003336:	42a6      	cmp	r6, r4
 8003338:	d105      	bne.n	8003346 <__libc_init_array+0x2e>
 800333a:	bd70      	pop	{r4, r5, r6, pc}
 800333c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003340:	4798      	blx	r3
 8003342:	3601      	adds	r6, #1
 8003344:	e7ee      	b.n	8003324 <__libc_init_array+0xc>
 8003346:	f855 3b04 	ldr.w	r3, [r5], #4
 800334a:	4798      	blx	r3
 800334c:	3601      	adds	r6, #1
 800334e:	e7f2      	b.n	8003336 <__libc_init_array+0x1e>
 8003350:	08003e6c 	.word	0x08003e6c
 8003354:	08003e6c 	.word	0x08003e6c
 8003358:	08003e6c 	.word	0x08003e6c
 800335c:	08003e70 	.word	0x08003e70

08003360 <__retarget_lock_init_recursive>:
 8003360:	4770      	bx	lr

08003362 <__retarget_lock_acquire_recursive>:
 8003362:	4770      	bx	lr

08003364 <__retarget_lock_release_recursive>:
 8003364:	4770      	bx	lr
	...

08003368 <_free_r>:
 8003368:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800336a:	2900      	cmp	r1, #0
 800336c:	d044      	beq.n	80033f8 <_free_r+0x90>
 800336e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003372:	9001      	str	r0, [sp, #4]
 8003374:	2b00      	cmp	r3, #0
 8003376:	f1a1 0404 	sub.w	r4, r1, #4
 800337a:	bfb8      	it	lt
 800337c:	18e4      	addlt	r4, r4, r3
 800337e:	f000 f8df 	bl	8003540 <__malloc_lock>
 8003382:	4a1e      	ldr	r2, [pc, #120]	; (80033fc <_free_r+0x94>)
 8003384:	9801      	ldr	r0, [sp, #4]
 8003386:	6813      	ldr	r3, [r2, #0]
 8003388:	b933      	cbnz	r3, 8003398 <_free_r+0x30>
 800338a:	6063      	str	r3, [r4, #4]
 800338c:	6014      	str	r4, [r2, #0]
 800338e:	b003      	add	sp, #12
 8003390:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003394:	f000 b8da 	b.w	800354c <__malloc_unlock>
 8003398:	42a3      	cmp	r3, r4
 800339a:	d908      	bls.n	80033ae <_free_r+0x46>
 800339c:	6825      	ldr	r5, [r4, #0]
 800339e:	1961      	adds	r1, r4, r5
 80033a0:	428b      	cmp	r3, r1
 80033a2:	bf01      	itttt	eq
 80033a4:	6819      	ldreq	r1, [r3, #0]
 80033a6:	685b      	ldreq	r3, [r3, #4]
 80033a8:	1949      	addeq	r1, r1, r5
 80033aa:	6021      	streq	r1, [r4, #0]
 80033ac:	e7ed      	b.n	800338a <_free_r+0x22>
 80033ae:	461a      	mov	r2, r3
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	b10b      	cbz	r3, 80033b8 <_free_r+0x50>
 80033b4:	42a3      	cmp	r3, r4
 80033b6:	d9fa      	bls.n	80033ae <_free_r+0x46>
 80033b8:	6811      	ldr	r1, [r2, #0]
 80033ba:	1855      	adds	r5, r2, r1
 80033bc:	42a5      	cmp	r5, r4
 80033be:	d10b      	bne.n	80033d8 <_free_r+0x70>
 80033c0:	6824      	ldr	r4, [r4, #0]
 80033c2:	4421      	add	r1, r4
 80033c4:	1854      	adds	r4, r2, r1
 80033c6:	42a3      	cmp	r3, r4
 80033c8:	6011      	str	r1, [r2, #0]
 80033ca:	d1e0      	bne.n	800338e <_free_r+0x26>
 80033cc:	681c      	ldr	r4, [r3, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	6053      	str	r3, [r2, #4]
 80033d2:	440c      	add	r4, r1
 80033d4:	6014      	str	r4, [r2, #0]
 80033d6:	e7da      	b.n	800338e <_free_r+0x26>
 80033d8:	d902      	bls.n	80033e0 <_free_r+0x78>
 80033da:	230c      	movs	r3, #12
 80033dc:	6003      	str	r3, [r0, #0]
 80033de:	e7d6      	b.n	800338e <_free_r+0x26>
 80033e0:	6825      	ldr	r5, [r4, #0]
 80033e2:	1961      	adds	r1, r4, r5
 80033e4:	428b      	cmp	r3, r1
 80033e6:	bf04      	itt	eq
 80033e8:	6819      	ldreq	r1, [r3, #0]
 80033ea:	685b      	ldreq	r3, [r3, #4]
 80033ec:	6063      	str	r3, [r4, #4]
 80033ee:	bf04      	itt	eq
 80033f0:	1949      	addeq	r1, r1, r5
 80033f2:	6021      	streq	r1, [r4, #0]
 80033f4:	6054      	str	r4, [r2, #4]
 80033f6:	e7ca      	b.n	800338e <_free_r+0x26>
 80033f8:	b003      	add	sp, #12
 80033fa:	bd30      	pop	{r4, r5, pc}
 80033fc:	2000023c 	.word	0x2000023c

08003400 <sbrk_aligned>:
 8003400:	b570      	push	{r4, r5, r6, lr}
 8003402:	4e0e      	ldr	r6, [pc, #56]	; (800343c <sbrk_aligned+0x3c>)
 8003404:	460c      	mov	r4, r1
 8003406:	6831      	ldr	r1, [r6, #0]
 8003408:	4605      	mov	r5, r0
 800340a:	b911      	cbnz	r1, 8003412 <sbrk_aligned+0x12>
 800340c:	f000 fcaa 	bl	8003d64 <_sbrk_r>
 8003410:	6030      	str	r0, [r6, #0]
 8003412:	4621      	mov	r1, r4
 8003414:	4628      	mov	r0, r5
 8003416:	f000 fca5 	bl	8003d64 <_sbrk_r>
 800341a:	1c43      	adds	r3, r0, #1
 800341c:	d00a      	beq.n	8003434 <sbrk_aligned+0x34>
 800341e:	1cc4      	adds	r4, r0, #3
 8003420:	f024 0403 	bic.w	r4, r4, #3
 8003424:	42a0      	cmp	r0, r4
 8003426:	d007      	beq.n	8003438 <sbrk_aligned+0x38>
 8003428:	1a21      	subs	r1, r4, r0
 800342a:	4628      	mov	r0, r5
 800342c:	f000 fc9a 	bl	8003d64 <_sbrk_r>
 8003430:	3001      	adds	r0, #1
 8003432:	d101      	bne.n	8003438 <sbrk_aligned+0x38>
 8003434:	f04f 34ff 	mov.w	r4, #4294967295
 8003438:	4620      	mov	r0, r4
 800343a:	bd70      	pop	{r4, r5, r6, pc}
 800343c:	20000240 	.word	0x20000240

08003440 <_malloc_r>:
 8003440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003444:	1ccd      	adds	r5, r1, #3
 8003446:	f025 0503 	bic.w	r5, r5, #3
 800344a:	3508      	adds	r5, #8
 800344c:	2d0c      	cmp	r5, #12
 800344e:	bf38      	it	cc
 8003450:	250c      	movcc	r5, #12
 8003452:	2d00      	cmp	r5, #0
 8003454:	4607      	mov	r7, r0
 8003456:	db01      	blt.n	800345c <_malloc_r+0x1c>
 8003458:	42a9      	cmp	r1, r5
 800345a:	d905      	bls.n	8003468 <_malloc_r+0x28>
 800345c:	230c      	movs	r3, #12
 800345e:	603b      	str	r3, [r7, #0]
 8003460:	2600      	movs	r6, #0
 8003462:	4630      	mov	r0, r6
 8003464:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003468:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800353c <_malloc_r+0xfc>
 800346c:	f000 f868 	bl	8003540 <__malloc_lock>
 8003470:	f8d8 3000 	ldr.w	r3, [r8]
 8003474:	461c      	mov	r4, r3
 8003476:	bb5c      	cbnz	r4, 80034d0 <_malloc_r+0x90>
 8003478:	4629      	mov	r1, r5
 800347a:	4638      	mov	r0, r7
 800347c:	f7ff ffc0 	bl	8003400 <sbrk_aligned>
 8003480:	1c43      	adds	r3, r0, #1
 8003482:	4604      	mov	r4, r0
 8003484:	d155      	bne.n	8003532 <_malloc_r+0xf2>
 8003486:	f8d8 4000 	ldr.w	r4, [r8]
 800348a:	4626      	mov	r6, r4
 800348c:	2e00      	cmp	r6, #0
 800348e:	d145      	bne.n	800351c <_malloc_r+0xdc>
 8003490:	2c00      	cmp	r4, #0
 8003492:	d048      	beq.n	8003526 <_malloc_r+0xe6>
 8003494:	6823      	ldr	r3, [r4, #0]
 8003496:	4631      	mov	r1, r6
 8003498:	4638      	mov	r0, r7
 800349a:	eb04 0903 	add.w	r9, r4, r3
 800349e:	f000 fc61 	bl	8003d64 <_sbrk_r>
 80034a2:	4581      	cmp	r9, r0
 80034a4:	d13f      	bne.n	8003526 <_malloc_r+0xe6>
 80034a6:	6821      	ldr	r1, [r4, #0]
 80034a8:	1a6d      	subs	r5, r5, r1
 80034aa:	4629      	mov	r1, r5
 80034ac:	4638      	mov	r0, r7
 80034ae:	f7ff ffa7 	bl	8003400 <sbrk_aligned>
 80034b2:	3001      	adds	r0, #1
 80034b4:	d037      	beq.n	8003526 <_malloc_r+0xe6>
 80034b6:	6823      	ldr	r3, [r4, #0]
 80034b8:	442b      	add	r3, r5
 80034ba:	6023      	str	r3, [r4, #0]
 80034bc:	f8d8 3000 	ldr.w	r3, [r8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d038      	beq.n	8003536 <_malloc_r+0xf6>
 80034c4:	685a      	ldr	r2, [r3, #4]
 80034c6:	42a2      	cmp	r2, r4
 80034c8:	d12b      	bne.n	8003522 <_malloc_r+0xe2>
 80034ca:	2200      	movs	r2, #0
 80034cc:	605a      	str	r2, [r3, #4]
 80034ce:	e00f      	b.n	80034f0 <_malloc_r+0xb0>
 80034d0:	6822      	ldr	r2, [r4, #0]
 80034d2:	1b52      	subs	r2, r2, r5
 80034d4:	d41f      	bmi.n	8003516 <_malloc_r+0xd6>
 80034d6:	2a0b      	cmp	r2, #11
 80034d8:	d917      	bls.n	800350a <_malloc_r+0xca>
 80034da:	1961      	adds	r1, r4, r5
 80034dc:	42a3      	cmp	r3, r4
 80034de:	6025      	str	r5, [r4, #0]
 80034e0:	bf18      	it	ne
 80034e2:	6059      	strne	r1, [r3, #4]
 80034e4:	6863      	ldr	r3, [r4, #4]
 80034e6:	bf08      	it	eq
 80034e8:	f8c8 1000 	streq.w	r1, [r8]
 80034ec:	5162      	str	r2, [r4, r5]
 80034ee:	604b      	str	r3, [r1, #4]
 80034f0:	4638      	mov	r0, r7
 80034f2:	f104 060b 	add.w	r6, r4, #11
 80034f6:	f000 f829 	bl	800354c <__malloc_unlock>
 80034fa:	f026 0607 	bic.w	r6, r6, #7
 80034fe:	1d23      	adds	r3, r4, #4
 8003500:	1af2      	subs	r2, r6, r3
 8003502:	d0ae      	beq.n	8003462 <_malloc_r+0x22>
 8003504:	1b9b      	subs	r3, r3, r6
 8003506:	50a3      	str	r3, [r4, r2]
 8003508:	e7ab      	b.n	8003462 <_malloc_r+0x22>
 800350a:	42a3      	cmp	r3, r4
 800350c:	6862      	ldr	r2, [r4, #4]
 800350e:	d1dd      	bne.n	80034cc <_malloc_r+0x8c>
 8003510:	f8c8 2000 	str.w	r2, [r8]
 8003514:	e7ec      	b.n	80034f0 <_malloc_r+0xb0>
 8003516:	4623      	mov	r3, r4
 8003518:	6864      	ldr	r4, [r4, #4]
 800351a:	e7ac      	b.n	8003476 <_malloc_r+0x36>
 800351c:	4634      	mov	r4, r6
 800351e:	6876      	ldr	r6, [r6, #4]
 8003520:	e7b4      	b.n	800348c <_malloc_r+0x4c>
 8003522:	4613      	mov	r3, r2
 8003524:	e7cc      	b.n	80034c0 <_malloc_r+0x80>
 8003526:	230c      	movs	r3, #12
 8003528:	603b      	str	r3, [r7, #0]
 800352a:	4638      	mov	r0, r7
 800352c:	f000 f80e 	bl	800354c <__malloc_unlock>
 8003530:	e797      	b.n	8003462 <_malloc_r+0x22>
 8003532:	6025      	str	r5, [r4, #0]
 8003534:	e7dc      	b.n	80034f0 <_malloc_r+0xb0>
 8003536:	605b      	str	r3, [r3, #4]
 8003538:	deff      	udf	#255	; 0xff
 800353a:	bf00      	nop
 800353c:	2000023c 	.word	0x2000023c

08003540 <__malloc_lock>:
 8003540:	4801      	ldr	r0, [pc, #4]	; (8003548 <__malloc_lock+0x8>)
 8003542:	f7ff bf0e 	b.w	8003362 <__retarget_lock_acquire_recursive>
 8003546:	bf00      	nop
 8003548:	20000238 	.word	0x20000238

0800354c <__malloc_unlock>:
 800354c:	4801      	ldr	r0, [pc, #4]	; (8003554 <__malloc_unlock+0x8>)
 800354e:	f7ff bf09 	b.w	8003364 <__retarget_lock_release_recursive>
 8003552:	bf00      	nop
 8003554:	20000238 	.word	0x20000238

08003558 <__sfputc_r>:
 8003558:	6893      	ldr	r3, [r2, #8]
 800355a:	3b01      	subs	r3, #1
 800355c:	2b00      	cmp	r3, #0
 800355e:	b410      	push	{r4}
 8003560:	6093      	str	r3, [r2, #8]
 8003562:	da08      	bge.n	8003576 <__sfputc_r+0x1e>
 8003564:	6994      	ldr	r4, [r2, #24]
 8003566:	42a3      	cmp	r3, r4
 8003568:	db01      	blt.n	800356e <__sfputc_r+0x16>
 800356a:	290a      	cmp	r1, #10
 800356c:	d103      	bne.n	8003576 <__sfputc_r+0x1e>
 800356e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003572:	f7ff bde8 	b.w	8003146 <__swbuf_r>
 8003576:	6813      	ldr	r3, [r2, #0]
 8003578:	1c58      	adds	r0, r3, #1
 800357a:	6010      	str	r0, [r2, #0]
 800357c:	7019      	strb	r1, [r3, #0]
 800357e:	4608      	mov	r0, r1
 8003580:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003584:	4770      	bx	lr

08003586 <__sfputs_r>:
 8003586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003588:	4606      	mov	r6, r0
 800358a:	460f      	mov	r7, r1
 800358c:	4614      	mov	r4, r2
 800358e:	18d5      	adds	r5, r2, r3
 8003590:	42ac      	cmp	r4, r5
 8003592:	d101      	bne.n	8003598 <__sfputs_r+0x12>
 8003594:	2000      	movs	r0, #0
 8003596:	e007      	b.n	80035a8 <__sfputs_r+0x22>
 8003598:	f814 1b01 	ldrb.w	r1, [r4], #1
 800359c:	463a      	mov	r2, r7
 800359e:	4630      	mov	r0, r6
 80035a0:	f7ff ffda 	bl	8003558 <__sfputc_r>
 80035a4:	1c43      	adds	r3, r0, #1
 80035a6:	d1f3      	bne.n	8003590 <__sfputs_r+0xa>
 80035a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080035ac <_vfiprintf_r>:
 80035ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035b0:	460d      	mov	r5, r1
 80035b2:	b09d      	sub	sp, #116	; 0x74
 80035b4:	4614      	mov	r4, r2
 80035b6:	4698      	mov	r8, r3
 80035b8:	4606      	mov	r6, r0
 80035ba:	b118      	cbz	r0, 80035c4 <_vfiprintf_r+0x18>
 80035bc:	6a03      	ldr	r3, [r0, #32]
 80035be:	b90b      	cbnz	r3, 80035c4 <_vfiprintf_r+0x18>
 80035c0:	f7ff fcda 	bl	8002f78 <__sinit>
 80035c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80035c6:	07d9      	lsls	r1, r3, #31
 80035c8:	d405      	bmi.n	80035d6 <_vfiprintf_r+0x2a>
 80035ca:	89ab      	ldrh	r3, [r5, #12]
 80035cc:	059a      	lsls	r2, r3, #22
 80035ce:	d402      	bmi.n	80035d6 <_vfiprintf_r+0x2a>
 80035d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80035d2:	f7ff fec6 	bl	8003362 <__retarget_lock_acquire_recursive>
 80035d6:	89ab      	ldrh	r3, [r5, #12]
 80035d8:	071b      	lsls	r3, r3, #28
 80035da:	d501      	bpl.n	80035e0 <_vfiprintf_r+0x34>
 80035dc:	692b      	ldr	r3, [r5, #16]
 80035de:	b99b      	cbnz	r3, 8003608 <_vfiprintf_r+0x5c>
 80035e0:	4629      	mov	r1, r5
 80035e2:	4630      	mov	r0, r6
 80035e4:	f7ff fdec 	bl	80031c0 <__swsetup_r>
 80035e8:	b170      	cbz	r0, 8003608 <_vfiprintf_r+0x5c>
 80035ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80035ec:	07dc      	lsls	r4, r3, #31
 80035ee:	d504      	bpl.n	80035fa <_vfiprintf_r+0x4e>
 80035f0:	f04f 30ff 	mov.w	r0, #4294967295
 80035f4:	b01d      	add	sp, #116	; 0x74
 80035f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035fa:	89ab      	ldrh	r3, [r5, #12]
 80035fc:	0598      	lsls	r0, r3, #22
 80035fe:	d4f7      	bmi.n	80035f0 <_vfiprintf_r+0x44>
 8003600:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003602:	f7ff feaf 	bl	8003364 <__retarget_lock_release_recursive>
 8003606:	e7f3      	b.n	80035f0 <_vfiprintf_r+0x44>
 8003608:	2300      	movs	r3, #0
 800360a:	9309      	str	r3, [sp, #36]	; 0x24
 800360c:	2320      	movs	r3, #32
 800360e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003612:	f8cd 800c 	str.w	r8, [sp, #12]
 8003616:	2330      	movs	r3, #48	; 0x30
 8003618:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80037cc <_vfiprintf_r+0x220>
 800361c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003620:	f04f 0901 	mov.w	r9, #1
 8003624:	4623      	mov	r3, r4
 8003626:	469a      	mov	sl, r3
 8003628:	f813 2b01 	ldrb.w	r2, [r3], #1
 800362c:	b10a      	cbz	r2, 8003632 <_vfiprintf_r+0x86>
 800362e:	2a25      	cmp	r2, #37	; 0x25
 8003630:	d1f9      	bne.n	8003626 <_vfiprintf_r+0x7a>
 8003632:	ebba 0b04 	subs.w	fp, sl, r4
 8003636:	d00b      	beq.n	8003650 <_vfiprintf_r+0xa4>
 8003638:	465b      	mov	r3, fp
 800363a:	4622      	mov	r2, r4
 800363c:	4629      	mov	r1, r5
 800363e:	4630      	mov	r0, r6
 8003640:	f7ff ffa1 	bl	8003586 <__sfputs_r>
 8003644:	3001      	adds	r0, #1
 8003646:	f000 80a9 	beq.w	800379c <_vfiprintf_r+0x1f0>
 800364a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800364c:	445a      	add	r2, fp
 800364e:	9209      	str	r2, [sp, #36]	; 0x24
 8003650:	f89a 3000 	ldrb.w	r3, [sl]
 8003654:	2b00      	cmp	r3, #0
 8003656:	f000 80a1 	beq.w	800379c <_vfiprintf_r+0x1f0>
 800365a:	2300      	movs	r3, #0
 800365c:	f04f 32ff 	mov.w	r2, #4294967295
 8003660:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003664:	f10a 0a01 	add.w	sl, sl, #1
 8003668:	9304      	str	r3, [sp, #16]
 800366a:	9307      	str	r3, [sp, #28]
 800366c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003670:	931a      	str	r3, [sp, #104]	; 0x68
 8003672:	4654      	mov	r4, sl
 8003674:	2205      	movs	r2, #5
 8003676:	f814 1b01 	ldrb.w	r1, [r4], #1
 800367a:	4854      	ldr	r0, [pc, #336]	; (80037cc <_vfiprintf_r+0x220>)
 800367c:	f7fc fda8 	bl	80001d0 <memchr>
 8003680:	9a04      	ldr	r2, [sp, #16]
 8003682:	b9d8      	cbnz	r0, 80036bc <_vfiprintf_r+0x110>
 8003684:	06d1      	lsls	r1, r2, #27
 8003686:	bf44      	itt	mi
 8003688:	2320      	movmi	r3, #32
 800368a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800368e:	0713      	lsls	r3, r2, #28
 8003690:	bf44      	itt	mi
 8003692:	232b      	movmi	r3, #43	; 0x2b
 8003694:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003698:	f89a 3000 	ldrb.w	r3, [sl]
 800369c:	2b2a      	cmp	r3, #42	; 0x2a
 800369e:	d015      	beq.n	80036cc <_vfiprintf_r+0x120>
 80036a0:	9a07      	ldr	r2, [sp, #28]
 80036a2:	4654      	mov	r4, sl
 80036a4:	2000      	movs	r0, #0
 80036a6:	f04f 0c0a 	mov.w	ip, #10
 80036aa:	4621      	mov	r1, r4
 80036ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036b0:	3b30      	subs	r3, #48	; 0x30
 80036b2:	2b09      	cmp	r3, #9
 80036b4:	d94d      	bls.n	8003752 <_vfiprintf_r+0x1a6>
 80036b6:	b1b0      	cbz	r0, 80036e6 <_vfiprintf_r+0x13a>
 80036b8:	9207      	str	r2, [sp, #28]
 80036ba:	e014      	b.n	80036e6 <_vfiprintf_r+0x13a>
 80036bc:	eba0 0308 	sub.w	r3, r0, r8
 80036c0:	fa09 f303 	lsl.w	r3, r9, r3
 80036c4:	4313      	orrs	r3, r2
 80036c6:	9304      	str	r3, [sp, #16]
 80036c8:	46a2      	mov	sl, r4
 80036ca:	e7d2      	b.n	8003672 <_vfiprintf_r+0xc6>
 80036cc:	9b03      	ldr	r3, [sp, #12]
 80036ce:	1d19      	adds	r1, r3, #4
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	9103      	str	r1, [sp, #12]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	bfbb      	ittet	lt
 80036d8:	425b      	neglt	r3, r3
 80036da:	f042 0202 	orrlt.w	r2, r2, #2
 80036de:	9307      	strge	r3, [sp, #28]
 80036e0:	9307      	strlt	r3, [sp, #28]
 80036e2:	bfb8      	it	lt
 80036e4:	9204      	strlt	r2, [sp, #16]
 80036e6:	7823      	ldrb	r3, [r4, #0]
 80036e8:	2b2e      	cmp	r3, #46	; 0x2e
 80036ea:	d10c      	bne.n	8003706 <_vfiprintf_r+0x15a>
 80036ec:	7863      	ldrb	r3, [r4, #1]
 80036ee:	2b2a      	cmp	r3, #42	; 0x2a
 80036f0:	d134      	bne.n	800375c <_vfiprintf_r+0x1b0>
 80036f2:	9b03      	ldr	r3, [sp, #12]
 80036f4:	1d1a      	adds	r2, r3, #4
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	9203      	str	r2, [sp, #12]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	bfb8      	it	lt
 80036fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8003702:	3402      	adds	r4, #2
 8003704:	9305      	str	r3, [sp, #20]
 8003706:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80037dc <_vfiprintf_r+0x230>
 800370a:	7821      	ldrb	r1, [r4, #0]
 800370c:	2203      	movs	r2, #3
 800370e:	4650      	mov	r0, sl
 8003710:	f7fc fd5e 	bl	80001d0 <memchr>
 8003714:	b138      	cbz	r0, 8003726 <_vfiprintf_r+0x17a>
 8003716:	9b04      	ldr	r3, [sp, #16]
 8003718:	eba0 000a 	sub.w	r0, r0, sl
 800371c:	2240      	movs	r2, #64	; 0x40
 800371e:	4082      	lsls	r2, r0
 8003720:	4313      	orrs	r3, r2
 8003722:	3401      	adds	r4, #1
 8003724:	9304      	str	r3, [sp, #16]
 8003726:	f814 1b01 	ldrb.w	r1, [r4], #1
 800372a:	4829      	ldr	r0, [pc, #164]	; (80037d0 <_vfiprintf_r+0x224>)
 800372c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003730:	2206      	movs	r2, #6
 8003732:	f7fc fd4d 	bl	80001d0 <memchr>
 8003736:	2800      	cmp	r0, #0
 8003738:	d03f      	beq.n	80037ba <_vfiprintf_r+0x20e>
 800373a:	4b26      	ldr	r3, [pc, #152]	; (80037d4 <_vfiprintf_r+0x228>)
 800373c:	bb1b      	cbnz	r3, 8003786 <_vfiprintf_r+0x1da>
 800373e:	9b03      	ldr	r3, [sp, #12]
 8003740:	3307      	adds	r3, #7
 8003742:	f023 0307 	bic.w	r3, r3, #7
 8003746:	3308      	adds	r3, #8
 8003748:	9303      	str	r3, [sp, #12]
 800374a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800374c:	443b      	add	r3, r7
 800374e:	9309      	str	r3, [sp, #36]	; 0x24
 8003750:	e768      	b.n	8003624 <_vfiprintf_r+0x78>
 8003752:	fb0c 3202 	mla	r2, ip, r2, r3
 8003756:	460c      	mov	r4, r1
 8003758:	2001      	movs	r0, #1
 800375a:	e7a6      	b.n	80036aa <_vfiprintf_r+0xfe>
 800375c:	2300      	movs	r3, #0
 800375e:	3401      	adds	r4, #1
 8003760:	9305      	str	r3, [sp, #20]
 8003762:	4619      	mov	r1, r3
 8003764:	f04f 0c0a 	mov.w	ip, #10
 8003768:	4620      	mov	r0, r4
 800376a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800376e:	3a30      	subs	r2, #48	; 0x30
 8003770:	2a09      	cmp	r2, #9
 8003772:	d903      	bls.n	800377c <_vfiprintf_r+0x1d0>
 8003774:	2b00      	cmp	r3, #0
 8003776:	d0c6      	beq.n	8003706 <_vfiprintf_r+0x15a>
 8003778:	9105      	str	r1, [sp, #20]
 800377a:	e7c4      	b.n	8003706 <_vfiprintf_r+0x15a>
 800377c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003780:	4604      	mov	r4, r0
 8003782:	2301      	movs	r3, #1
 8003784:	e7f0      	b.n	8003768 <_vfiprintf_r+0x1bc>
 8003786:	ab03      	add	r3, sp, #12
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	462a      	mov	r2, r5
 800378c:	4b12      	ldr	r3, [pc, #72]	; (80037d8 <_vfiprintf_r+0x22c>)
 800378e:	a904      	add	r1, sp, #16
 8003790:	4630      	mov	r0, r6
 8003792:	f3af 8000 	nop.w
 8003796:	4607      	mov	r7, r0
 8003798:	1c78      	adds	r0, r7, #1
 800379a:	d1d6      	bne.n	800374a <_vfiprintf_r+0x19e>
 800379c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800379e:	07d9      	lsls	r1, r3, #31
 80037a0:	d405      	bmi.n	80037ae <_vfiprintf_r+0x202>
 80037a2:	89ab      	ldrh	r3, [r5, #12]
 80037a4:	059a      	lsls	r2, r3, #22
 80037a6:	d402      	bmi.n	80037ae <_vfiprintf_r+0x202>
 80037a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80037aa:	f7ff fddb 	bl	8003364 <__retarget_lock_release_recursive>
 80037ae:	89ab      	ldrh	r3, [r5, #12]
 80037b0:	065b      	lsls	r3, r3, #25
 80037b2:	f53f af1d 	bmi.w	80035f0 <_vfiprintf_r+0x44>
 80037b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80037b8:	e71c      	b.n	80035f4 <_vfiprintf_r+0x48>
 80037ba:	ab03      	add	r3, sp, #12
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	462a      	mov	r2, r5
 80037c0:	4b05      	ldr	r3, [pc, #20]	; (80037d8 <_vfiprintf_r+0x22c>)
 80037c2:	a904      	add	r1, sp, #16
 80037c4:	4630      	mov	r0, r6
 80037c6:	f000 f879 	bl	80038bc <_printf_i>
 80037ca:	e7e4      	b.n	8003796 <_vfiprintf_r+0x1ea>
 80037cc:	08003e30 	.word	0x08003e30
 80037d0:	08003e3a 	.word	0x08003e3a
 80037d4:	00000000 	.word	0x00000000
 80037d8:	08003587 	.word	0x08003587
 80037dc:	08003e36 	.word	0x08003e36

080037e0 <_printf_common>:
 80037e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037e4:	4616      	mov	r6, r2
 80037e6:	4699      	mov	r9, r3
 80037e8:	688a      	ldr	r2, [r1, #8]
 80037ea:	690b      	ldr	r3, [r1, #16]
 80037ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80037f0:	4293      	cmp	r3, r2
 80037f2:	bfb8      	it	lt
 80037f4:	4613      	movlt	r3, r2
 80037f6:	6033      	str	r3, [r6, #0]
 80037f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80037fc:	4607      	mov	r7, r0
 80037fe:	460c      	mov	r4, r1
 8003800:	b10a      	cbz	r2, 8003806 <_printf_common+0x26>
 8003802:	3301      	adds	r3, #1
 8003804:	6033      	str	r3, [r6, #0]
 8003806:	6823      	ldr	r3, [r4, #0]
 8003808:	0699      	lsls	r1, r3, #26
 800380a:	bf42      	ittt	mi
 800380c:	6833      	ldrmi	r3, [r6, #0]
 800380e:	3302      	addmi	r3, #2
 8003810:	6033      	strmi	r3, [r6, #0]
 8003812:	6825      	ldr	r5, [r4, #0]
 8003814:	f015 0506 	ands.w	r5, r5, #6
 8003818:	d106      	bne.n	8003828 <_printf_common+0x48>
 800381a:	f104 0a19 	add.w	sl, r4, #25
 800381e:	68e3      	ldr	r3, [r4, #12]
 8003820:	6832      	ldr	r2, [r6, #0]
 8003822:	1a9b      	subs	r3, r3, r2
 8003824:	42ab      	cmp	r3, r5
 8003826:	dc26      	bgt.n	8003876 <_printf_common+0x96>
 8003828:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800382c:	1e13      	subs	r3, r2, #0
 800382e:	6822      	ldr	r2, [r4, #0]
 8003830:	bf18      	it	ne
 8003832:	2301      	movne	r3, #1
 8003834:	0692      	lsls	r2, r2, #26
 8003836:	d42b      	bmi.n	8003890 <_printf_common+0xb0>
 8003838:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800383c:	4649      	mov	r1, r9
 800383e:	4638      	mov	r0, r7
 8003840:	47c0      	blx	r8
 8003842:	3001      	adds	r0, #1
 8003844:	d01e      	beq.n	8003884 <_printf_common+0xa4>
 8003846:	6823      	ldr	r3, [r4, #0]
 8003848:	6922      	ldr	r2, [r4, #16]
 800384a:	f003 0306 	and.w	r3, r3, #6
 800384e:	2b04      	cmp	r3, #4
 8003850:	bf02      	ittt	eq
 8003852:	68e5      	ldreq	r5, [r4, #12]
 8003854:	6833      	ldreq	r3, [r6, #0]
 8003856:	1aed      	subeq	r5, r5, r3
 8003858:	68a3      	ldr	r3, [r4, #8]
 800385a:	bf0c      	ite	eq
 800385c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003860:	2500      	movne	r5, #0
 8003862:	4293      	cmp	r3, r2
 8003864:	bfc4      	itt	gt
 8003866:	1a9b      	subgt	r3, r3, r2
 8003868:	18ed      	addgt	r5, r5, r3
 800386a:	2600      	movs	r6, #0
 800386c:	341a      	adds	r4, #26
 800386e:	42b5      	cmp	r5, r6
 8003870:	d11a      	bne.n	80038a8 <_printf_common+0xc8>
 8003872:	2000      	movs	r0, #0
 8003874:	e008      	b.n	8003888 <_printf_common+0xa8>
 8003876:	2301      	movs	r3, #1
 8003878:	4652      	mov	r2, sl
 800387a:	4649      	mov	r1, r9
 800387c:	4638      	mov	r0, r7
 800387e:	47c0      	blx	r8
 8003880:	3001      	adds	r0, #1
 8003882:	d103      	bne.n	800388c <_printf_common+0xac>
 8003884:	f04f 30ff 	mov.w	r0, #4294967295
 8003888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800388c:	3501      	adds	r5, #1
 800388e:	e7c6      	b.n	800381e <_printf_common+0x3e>
 8003890:	18e1      	adds	r1, r4, r3
 8003892:	1c5a      	adds	r2, r3, #1
 8003894:	2030      	movs	r0, #48	; 0x30
 8003896:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800389a:	4422      	add	r2, r4
 800389c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80038a4:	3302      	adds	r3, #2
 80038a6:	e7c7      	b.n	8003838 <_printf_common+0x58>
 80038a8:	2301      	movs	r3, #1
 80038aa:	4622      	mov	r2, r4
 80038ac:	4649      	mov	r1, r9
 80038ae:	4638      	mov	r0, r7
 80038b0:	47c0      	blx	r8
 80038b2:	3001      	adds	r0, #1
 80038b4:	d0e6      	beq.n	8003884 <_printf_common+0xa4>
 80038b6:	3601      	adds	r6, #1
 80038b8:	e7d9      	b.n	800386e <_printf_common+0x8e>
	...

080038bc <_printf_i>:
 80038bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038c0:	7e0f      	ldrb	r7, [r1, #24]
 80038c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80038c4:	2f78      	cmp	r7, #120	; 0x78
 80038c6:	4691      	mov	r9, r2
 80038c8:	4680      	mov	r8, r0
 80038ca:	460c      	mov	r4, r1
 80038cc:	469a      	mov	sl, r3
 80038ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80038d2:	d807      	bhi.n	80038e4 <_printf_i+0x28>
 80038d4:	2f62      	cmp	r7, #98	; 0x62
 80038d6:	d80a      	bhi.n	80038ee <_printf_i+0x32>
 80038d8:	2f00      	cmp	r7, #0
 80038da:	f000 80d4 	beq.w	8003a86 <_printf_i+0x1ca>
 80038de:	2f58      	cmp	r7, #88	; 0x58
 80038e0:	f000 80c0 	beq.w	8003a64 <_printf_i+0x1a8>
 80038e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80038e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80038ec:	e03a      	b.n	8003964 <_printf_i+0xa8>
 80038ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80038f2:	2b15      	cmp	r3, #21
 80038f4:	d8f6      	bhi.n	80038e4 <_printf_i+0x28>
 80038f6:	a101      	add	r1, pc, #4	; (adr r1, 80038fc <_printf_i+0x40>)
 80038f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038fc:	08003955 	.word	0x08003955
 8003900:	08003969 	.word	0x08003969
 8003904:	080038e5 	.word	0x080038e5
 8003908:	080038e5 	.word	0x080038e5
 800390c:	080038e5 	.word	0x080038e5
 8003910:	080038e5 	.word	0x080038e5
 8003914:	08003969 	.word	0x08003969
 8003918:	080038e5 	.word	0x080038e5
 800391c:	080038e5 	.word	0x080038e5
 8003920:	080038e5 	.word	0x080038e5
 8003924:	080038e5 	.word	0x080038e5
 8003928:	08003a6d 	.word	0x08003a6d
 800392c:	08003995 	.word	0x08003995
 8003930:	08003a27 	.word	0x08003a27
 8003934:	080038e5 	.word	0x080038e5
 8003938:	080038e5 	.word	0x080038e5
 800393c:	08003a8f 	.word	0x08003a8f
 8003940:	080038e5 	.word	0x080038e5
 8003944:	08003995 	.word	0x08003995
 8003948:	080038e5 	.word	0x080038e5
 800394c:	080038e5 	.word	0x080038e5
 8003950:	08003a2f 	.word	0x08003a2f
 8003954:	682b      	ldr	r3, [r5, #0]
 8003956:	1d1a      	adds	r2, r3, #4
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	602a      	str	r2, [r5, #0]
 800395c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003960:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003964:	2301      	movs	r3, #1
 8003966:	e09f      	b.n	8003aa8 <_printf_i+0x1ec>
 8003968:	6820      	ldr	r0, [r4, #0]
 800396a:	682b      	ldr	r3, [r5, #0]
 800396c:	0607      	lsls	r7, r0, #24
 800396e:	f103 0104 	add.w	r1, r3, #4
 8003972:	6029      	str	r1, [r5, #0]
 8003974:	d501      	bpl.n	800397a <_printf_i+0xbe>
 8003976:	681e      	ldr	r6, [r3, #0]
 8003978:	e003      	b.n	8003982 <_printf_i+0xc6>
 800397a:	0646      	lsls	r6, r0, #25
 800397c:	d5fb      	bpl.n	8003976 <_printf_i+0xba>
 800397e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003982:	2e00      	cmp	r6, #0
 8003984:	da03      	bge.n	800398e <_printf_i+0xd2>
 8003986:	232d      	movs	r3, #45	; 0x2d
 8003988:	4276      	negs	r6, r6
 800398a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800398e:	485a      	ldr	r0, [pc, #360]	; (8003af8 <_printf_i+0x23c>)
 8003990:	230a      	movs	r3, #10
 8003992:	e012      	b.n	80039ba <_printf_i+0xfe>
 8003994:	682b      	ldr	r3, [r5, #0]
 8003996:	6820      	ldr	r0, [r4, #0]
 8003998:	1d19      	adds	r1, r3, #4
 800399a:	6029      	str	r1, [r5, #0]
 800399c:	0605      	lsls	r5, r0, #24
 800399e:	d501      	bpl.n	80039a4 <_printf_i+0xe8>
 80039a0:	681e      	ldr	r6, [r3, #0]
 80039a2:	e002      	b.n	80039aa <_printf_i+0xee>
 80039a4:	0641      	lsls	r1, r0, #25
 80039a6:	d5fb      	bpl.n	80039a0 <_printf_i+0xe4>
 80039a8:	881e      	ldrh	r6, [r3, #0]
 80039aa:	4853      	ldr	r0, [pc, #332]	; (8003af8 <_printf_i+0x23c>)
 80039ac:	2f6f      	cmp	r7, #111	; 0x6f
 80039ae:	bf0c      	ite	eq
 80039b0:	2308      	moveq	r3, #8
 80039b2:	230a      	movne	r3, #10
 80039b4:	2100      	movs	r1, #0
 80039b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80039ba:	6865      	ldr	r5, [r4, #4]
 80039bc:	60a5      	str	r5, [r4, #8]
 80039be:	2d00      	cmp	r5, #0
 80039c0:	bfa2      	ittt	ge
 80039c2:	6821      	ldrge	r1, [r4, #0]
 80039c4:	f021 0104 	bicge.w	r1, r1, #4
 80039c8:	6021      	strge	r1, [r4, #0]
 80039ca:	b90e      	cbnz	r6, 80039d0 <_printf_i+0x114>
 80039cc:	2d00      	cmp	r5, #0
 80039ce:	d04b      	beq.n	8003a68 <_printf_i+0x1ac>
 80039d0:	4615      	mov	r5, r2
 80039d2:	fbb6 f1f3 	udiv	r1, r6, r3
 80039d6:	fb03 6711 	mls	r7, r3, r1, r6
 80039da:	5dc7      	ldrb	r7, [r0, r7]
 80039dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80039e0:	4637      	mov	r7, r6
 80039e2:	42bb      	cmp	r3, r7
 80039e4:	460e      	mov	r6, r1
 80039e6:	d9f4      	bls.n	80039d2 <_printf_i+0x116>
 80039e8:	2b08      	cmp	r3, #8
 80039ea:	d10b      	bne.n	8003a04 <_printf_i+0x148>
 80039ec:	6823      	ldr	r3, [r4, #0]
 80039ee:	07de      	lsls	r6, r3, #31
 80039f0:	d508      	bpl.n	8003a04 <_printf_i+0x148>
 80039f2:	6923      	ldr	r3, [r4, #16]
 80039f4:	6861      	ldr	r1, [r4, #4]
 80039f6:	4299      	cmp	r1, r3
 80039f8:	bfde      	ittt	le
 80039fa:	2330      	movle	r3, #48	; 0x30
 80039fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a00:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003a04:	1b52      	subs	r2, r2, r5
 8003a06:	6122      	str	r2, [r4, #16]
 8003a08:	f8cd a000 	str.w	sl, [sp]
 8003a0c:	464b      	mov	r3, r9
 8003a0e:	aa03      	add	r2, sp, #12
 8003a10:	4621      	mov	r1, r4
 8003a12:	4640      	mov	r0, r8
 8003a14:	f7ff fee4 	bl	80037e0 <_printf_common>
 8003a18:	3001      	adds	r0, #1
 8003a1a:	d14a      	bne.n	8003ab2 <_printf_i+0x1f6>
 8003a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a20:	b004      	add	sp, #16
 8003a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a26:	6823      	ldr	r3, [r4, #0]
 8003a28:	f043 0320 	orr.w	r3, r3, #32
 8003a2c:	6023      	str	r3, [r4, #0]
 8003a2e:	4833      	ldr	r0, [pc, #204]	; (8003afc <_printf_i+0x240>)
 8003a30:	2778      	movs	r7, #120	; 0x78
 8003a32:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003a36:	6823      	ldr	r3, [r4, #0]
 8003a38:	6829      	ldr	r1, [r5, #0]
 8003a3a:	061f      	lsls	r7, r3, #24
 8003a3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003a40:	d402      	bmi.n	8003a48 <_printf_i+0x18c>
 8003a42:	065f      	lsls	r7, r3, #25
 8003a44:	bf48      	it	mi
 8003a46:	b2b6      	uxthmi	r6, r6
 8003a48:	07df      	lsls	r7, r3, #31
 8003a4a:	bf48      	it	mi
 8003a4c:	f043 0320 	orrmi.w	r3, r3, #32
 8003a50:	6029      	str	r1, [r5, #0]
 8003a52:	bf48      	it	mi
 8003a54:	6023      	strmi	r3, [r4, #0]
 8003a56:	b91e      	cbnz	r6, 8003a60 <_printf_i+0x1a4>
 8003a58:	6823      	ldr	r3, [r4, #0]
 8003a5a:	f023 0320 	bic.w	r3, r3, #32
 8003a5e:	6023      	str	r3, [r4, #0]
 8003a60:	2310      	movs	r3, #16
 8003a62:	e7a7      	b.n	80039b4 <_printf_i+0xf8>
 8003a64:	4824      	ldr	r0, [pc, #144]	; (8003af8 <_printf_i+0x23c>)
 8003a66:	e7e4      	b.n	8003a32 <_printf_i+0x176>
 8003a68:	4615      	mov	r5, r2
 8003a6a:	e7bd      	b.n	80039e8 <_printf_i+0x12c>
 8003a6c:	682b      	ldr	r3, [r5, #0]
 8003a6e:	6826      	ldr	r6, [r4, #0]
 8003a70:	6961      	ldr	r1, [r4, #20]
 8003a72:	1d18      	adds	r0, r3, #4
 8003a74:	6028      	str	r0, [r5, #0]
 8003a76:	0635      	lsls	r5, r6, #24
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	d501      	bpl.n	8003a80 <_printf_i+0x1c4>
 8003a7c:	6019      	str	r1, [r3, #0]
 8003a7e:	e002      	b.n	8003a86 <_printf_i+0x1ca>
 8003a80:	0670      	lsls	r0, r6, #25
 8003a82:	d5fb      	bpl.n	8003a7c <_printf_i+0x1c0>
 8003a84:	8019      	strh	r1, [r3, #0]
 8003a86:	2300      	movs	r3, #0
 8003a88:	6123      	str	r3, [r4, #16]
 8003a8a:	4615      	mov	r5, r2
 8003a8c:	e7bc      	b.n	8003a08 <_printf_i+0x14c>
 8003a8e:	682b      	ldr	r3, [r5, #0]
 8003a90:	1d1a      	adds	r2, r3, #4
 8003a92:	602a      	str	r2, [r5, #0]
 8003a94:	681d      	ldr	r5, [r3, #0]
 8003a96:	6862      	ldr	r2, [r4, #4]
 8003a98:	2100      	movs	r1, #0
 8003a9a:	4628      	mov	r0, r5
 8003a9c:	f7fc fb98 	bl	80001d0 <memchr>
 8003aa0:	b108      	cbz	r0, 8003aa6 <_printf_i+0x1ea>
 8003aa2:	1b40      	subs	r0, r0, r5
 8003aa4:	6060      	str	r0, [r4, #4]
 8003aa6:	6863      	ldr	r3, [r4, #4]
 8003aa8:	6123      	str	r3, [r4, #16]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ab0:	e7aa      	b.n	8003a08 <_printf_i+0x14c>
 8003ab2:	6923      	ldr	r3, [r4, #16]
 8003ab4:	462a      	mov	r2, r5
 8003ab6:	4649      	mov	r1, r9
 8003ab8:	4640      	mov	r0, r8
 8003aba:	47d0      	blx	sl
 8003abc:	3001      	adds	r0, #1
 8003abe:	d0ad      	beq.n	8003a1c <_printf_i+0x160>
 8003ac0:	6823      	ldr	r3, [r4, #0]
 8003ac2:	079b      	lsls	r3, r3, #30
 8003ac4:	d413      	bmi.n	8003aee <_printf_i+0x232>
 8003ac6:	68e0      	ldr	r0, [r4, #12]
 8003ac8:	9b03      	ldr	r3, [sp, #12]
 8003aca:	4298      	cmp	r0, r3
 8003acc:	bfb8      	it	lt
 8003ace:	4618      	movlt	r0, r3
 8003ad0:	e7a6      	b.n	8003a20 <_printf_i+0x164>
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	4632      	mov	r2, r6
 8003ad6:	4649      	mov	r1, r9
 8003ad8:	4640      	mov	r0, r8
 8003ada:	47d0      	blx	sl
 8003adc:	3001      	adds	r0, #1
 8003ade:	d09d      	beq.n	8003a1c <_printf_i+0x160>
 8003ae0:	3501      	adds	r5, #1
 8003ae2:	68e3      	ldr	r3, [r4, #12]
 8003ae4:	9903      	ldr	r1, [sp, #12]
 8003ae6:	1a5b      	subs	r3, r3, r1
 8003ae8:	42ab      	cmp	r3, r5
 8003aea:	dcf2      	bgt.n	8003ad2 <_printf_i+0x216>
 8003aec:	e7eb      	b.n	8003ac6 <_printf_i+0x20a>
 8003aee:	2500      	movs	r5, #0
 8003af0:	f104 0619 	add.w	r6, r4, #25
 8003af4:	e7f5      	b.n	8003ae2 <_printf_i+0x226>
 8003af6:	bf00      	nop
 8003af8:	08003e41 	.word	0x08003e41
 8003afc:	08003e52 	.word	0x08003e52

08003b00 <__sflush_r>:
 8003b00:	898a      	ldrh	r2, [r1, #12]
 8003b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b06:	4605      	mov	r5, r0
 8003b08:	0710      	lsls	r0, r2, #28
 8003b0a:	460c      	mov	r4, r1
 8003b0c:	d458      	bmi.n	8003bc0 <__sflush_r+0xc0>
 8003b0e:	684b      	ldr	r3, [r1, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	dc05      	bgt.n	8003b20 <__sflush_r+0x20>
 8003b14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	dc02      	bgt.n	8003b20 <__sflush_r+0x20>
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003b22:	2e00      	cmp	r6, #0
 8003b24:	d0f9      	beq.n	8003b1a <__sflush_r+0x1a>
 8003b26:	2300      	movs	r3, #0
 8003b28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003b2c:	682f      	ldr	r7, [r5, #0]
 8003b2e:	6a21      	ldr	r1, [r4, #32]
 8003b30:	602b      	str	r3, [r5, #0]
 8003b32:	d032      	beq.n	8003b9a <__sflush_r+0x9a>
 8003b34:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003b36:	89a3      	ldrh	r3, [r4, #12]
 8003b38:	075a      	lsls	r2, r3, #29
 8003b3a:	d505      	bpl.n	8003b48 <__sflush_r+0x48>
 8003b3c:	6863      	ldr	r3, [r4, #4]
 8003b3e:	1ac0      	subs	r0, r0, r3
 8003b40:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003b42:	b10b      	cbz	r3, 8003b48 <__sflush_r+0x48>
 8003b44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003b46:	1ac0      	subs	r0, r0, r3
 8003b48:	2300      	movs	r3, #0
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003b4e:	6a21      	ldr	r1, [r4, #32]
 8003b50:	4628      	mov	r0, r5
 8003b52:	47b0      	blx	r6
 8003b54:	1c43      	adds	r3, r0, #1
 8003b56:	89a3      	ldrh	r3, [r4, #12]
 8003b58:	d106      	bne.n	8003b68 <__sflush_r+0x68>
 8003b5a:	6829      	ldr	r1, [r5, #0]
 8003b5c:	291d      	cmp	r1, #29
 8003b5e:	d82b      	bhi.n	8003bb8 <__sflush_r+0xb8>
 8003b60:	4a29      	ldr	r2, [pc, #164]	; (8003c08 <__sflush_r+0x108>)
 8003b62:	410a      	asrs	r2, r1
 8003b64:	07d6      	lsls	r6, r2, #31
 8003b66:	d427      	bmi.n	8003bb8 <__sflush_r+0xb8>
 8003b68:	2200      	movs	r2, #0
 8003b6a:	6062      	str	r2, [r4, #4]
 8003b6c:	04d9      	lsls	r1, r3, #19
 8003b6e:	6922      	ldr	r2, [r4, #16]
 8003b70:	6022      	str	r2, [r4, #0]
 8003b72:	d504      	bpl.n	8003b7e <__sflush_r+0x7e>
 8003b74:	1c42      	adds	r2, r0, #1
 8003b76:	d101      	bne.n	8003b7c <__sflush_r+0x7c>
 8003b78:	682b      	ldr	r3, [r5, #0]
 8003b7a:	b903      	cbnz	r3, 8003b7e <__sflush_r+0x7e>
 8003b7c:	6560      	str	r0, [r4, #84]	; 0x54
 8003b7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b80:	602f      	str	r7, [r5, #0]
 8003b82:	2900      	cmp	r1, #0
 8003b84:	d0c9      	beq.n	8003b1a <__sflush_r+0x1a>
 8003b86:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003b8a:	4299      	cmp	r1, r3
 8003b8c:	d002      	beq.n	8003b94 <__sflush_r+0x94>
 8003b8e:	4628      	mov	r0, r5
 8003b90:	f7ff fbea 	bl	8003368 <_free_r>
 8003b94:	2000      	movs	r0, #0
 8003b96:	6360      	str	r0, [r4, #52]	; 0x34
 8003b98:	e7c0      	b.n	8003b1c <__sflush_r+0x1c>
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	4628      	mov	r0, r5
 8003b9e:	47b0      	blx	r6
 8003ba0:	1c41      	adds	r1, r0, #1
 8003ba2:	d1c8      	bne.n	8003b36 <__sflush_r+0x36>
 8003ba4:	682b      	ldr	r3, [r5, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d0c5      	beq.n	8003b36 <__sflush_r+0x36>
 8003baa:	2b1d      	cmp	r3, #29
 8003bac:	d001      	beq.n	8003bb2 <__sflush_r+0xb2>
 8003bae:	2b16      	cmp	r3, #22
 8003bb0:	d101      	bne.n	8003bb6 <__sflush_r+0xb6>
 8003bb2:	602f      	str	r7, [r5, #0]
 8003bb4:	e7b1      	b.n	8003b1a <__sflush_r+0x1a>
 8003bb6:	89a3      	ldrh	r3, [r4, #12]
 8003bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bbc:	81a3      	strh	r3, [r4, #12]
 8003bbe:	e7ad      	b.n	8003b1c <__sflush_r+0x1c>
 8003bc0:	690f      	ldr	r7, [r1, #16]
 8003bc2:	2f00      	cmp	r7, #0
 8003bc4:	d0a9      	beq.n	8003b1a <__sflush_r+0x1a>
 8003bc6:	0793      	lsls	r3, r2, #30
 8003bc8:	680e      	ldr	r6, [r1, #0]
 8003bca:	bf08      	it	eq
 8003bcc:	694b      	ldreq	r3, [r1, #20]
 8003bce:	600f      	str	r7, [r1, #0]
 8003bd0:	bf18      	it	ne
 8003bd2:	2300      	movne	r3, #0
 8003bd4:	eba6 0807 	sub.w	r8, r6, r7
 8003bd8:	608b      	str	r3, [r1, #8]
 8003bda:	f1b8 0f00 	cmp.w	r8, #0
 8003bde:	dd9c      	ble.n	8003b1a <__sflush_r+0x1a>
 8003be0:	6a21      	ldr	r1, [r4, #32]
 8003be2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003be4:	4643      	mov	r3, r8
 8003be6:	463a      	mov	r2, r7
 8003be8:	4628      	mov	r0, r5
 8003bea:	47b0      	blx	r6
 8003bec:	2800      	cmp	r0, #0
 8003bee:	dc06      	bgt.n	8003bfe <__sflush_r+0xfe>
 8003bf0:	89a3      	ldrh	r3, [r4, #12]
 8003bf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bf6:	81a3      	strh	r3, [r4, #12]
 8003bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bfc:	e78e      	b.n	8003b1c <__sflush_r+0x1c>
 8003bfe:	4407      	add	r7, r0
 8003c00:	eba8 0800 	sub.w	r8, r8, r0
 8003c04:	e7e9      	b.n	8003bda <__sflush_r+0xda>
 8003c06:	bf00      	nop
 8003c08:	dfbffffe 	.word	0xdfbffffe

08003c0c <_fflush_r>:
 8003c0c:	b538      	push	{r3, r4, r5, lr}
 8003c0e:	690b      	ldr	r3, [r1, #16]
 8003c10:	4605      	mov	r5, r0
 8003c12:	460c      	mov	r4, r1
 8003c14:	b913      	cbnz	r3, 8003c1c <_fflush_r+0x10>
 8003c16:	2500      	movs	r5, #0
 8003c18:	4628      	mov	r0, r5
 8003c1a:	bd38      	pop	{r3, r4, r5, pc}
 8003c1c:	b118      	cbz	r0, 8003c26 <_fflush_r+0x1a>
 8003c1e:	6a03      	ldr	r3, [r0, #32]
 8003c20:	b90b      	cbnz	r3, 8003c26 <_fflush_r+0x1a>
 8003c22:	f7ff f9a9 	bl	8002f78 <__sinit>
 8003c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d0f3      	beq.n	8003c16 <_fflush_r+0xa>
 8003c2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003c30:	07d0      	lsls	r0, r2, #31
 8003c32:	d404      	bmi.n	8003c3e <_fflush_r+0x32>
 8003c34:	0599      	lsls	r1, r3, #22
 8003c36:	d402      	bmi.n	8003c3e <_fflush_r+0x32>
 8003c38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c3a:	f7ff fb92 	bl	8003362 <__retarget_lock_acquire_recursive>
 8003c3e:	4628      	mov	r0, r5
 8003c40:	4621      	mov	r1, r4
 8003c42:	f7ff ff5d 	bl	8003b00 <__sflush_r>
 8003c46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003c48:	07da      	lsls	r2, r3, #31
 8003c4a:	4605      	mov	r5, r0
 8003c4c:	d4e4      	bmi.n	8003c18 <_fflush_r+0xc>
 8003c4e:	89a3      	ldrh	r3, [r4, #12]
 8003c50:	059b      	lsls	r3, r3, #22
 8003c52:	d4e1      	bmi.n	8003c18 <_fflush_r+0xc>
 8003c54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c56:	f7ff fb85 	bl	8003364 <__retarget_lock_release_recursive>
 8003c5a:	e7dd      	b.n	8003c18 <_fflush_r+0xc>

08003c5c <__swhatbuf_r>:
 8003c5c:	b570      	push	{r4, r5, r6, lr}
 8003c5e:	460c      	mov	r4, r1
 8003c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c64:	2900      	cmp	r1, #0
 8003c66:	b096      	sub	sp, #88	; 0x58
 8003c68:	4615      	mov	r5, r2
 8003c6a:	461e      	mov	r6, r3
 8003c6c:	da0d      	bge.n	8003c8a <__swhatbuf_r+0x2e>
 8003c6e:	89a3      	ldrh	r3, [r4, #12]
 8003c70:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003c74:	f04f 0100 	mov.w	r1, #0
 8003c78:	bf0c      	ite	eq
 8003c7a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003c7e:	2340      	movne	r3, #64	; 0x40
 8003c80:	2000      	movs	r0, #0
 8003c82:	6031      	str	r1, [r6, #0]
 8003c84:	602b      	str	r3, [r5, #0]
 8003c86:	b016      	add	sp, #88	; 0x58
 8003c88:	bd70      	pop	{r4, r5, r6, pc}
 8003c8a:	466a      	mov	r2, sp
 8003c8c:	f000 f848 	bl	8003d20 <_fstat_r>
 8003c90:	2800      	cmp	r0, #0
 8003c92:	dbec      	blt.n	8003c6e <__swhatbuf_r+0x12>
 8003c94:	9901      	ldr	r1, [sp, #4]
 8003c96:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003c9a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003c9e:	4259      	negs	r1, r3
 8003ca0:	4159      	adcs	r1, r3
 8003ca2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ca6:	e7eb      	b.n	8003c80 <__swhatbuf_r+0x24>

08003ca8 <__smakebuf_r>:
 8003ca8:	898b      	ldrh	r3, [r1, #12]
 8003caa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003cac:	079d      	lsls	r5, r3, #30
 8003cae:	4606      	mov	r6, r0
 8003cb0:	460c      	mov	r4, r1
 8003cb2:	d507      	bpl.n	8003cc4 <__smakebuf_r+0x1c>
 8003cb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003cb8:	6023      	str	r3, [r4, #0]
 8003cba:	6123      	str	r3, [r4, #16]
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	6163      	str	r3, [r4, #20]
 8003cc0:	b002      	add	sp, #8
 8003cc2:	bd70      	pop	{r4, r5, r6, pc}
 8003cc4:	ab01      	add	r3, sp, #4
 8003cc6:	466a      	mov	r2, sp
 8003cc8:	f7ff ffc8 	bl	8003c5c <__swhatbuf_r>
 8003ccc:	9900      	ldr	r1, [sp, #0]
 8003cce:	4605      	mov	r5, r0
 8003cd0:	4630      	mov	r0, r6
 8003cd2:	f7ff fbb5 	bl	8003440 <_malloc_r>
 8003cd6:	b948      	cbnz	r0, 8003cec <__smakebuf_r+0x44>
 8003cd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cdc:	059a      	lsls	r2, r3, #22
 8003cde:	d4ef      	bmi.n	8003cc0 <__smakebuf_r+0x18>
 8003ce0:	f023 0303 	bic.w	r3, r3, #3
 8003ce4:	f043 0302 	orr.w	r3, r3, #2
 8003ce8:	81a3      	strh	r3, [r4, #12]
 8003cea:	e7e3      	b.n	8003cb4 <__smakebuf_r+0xc>
 8003cec:	89a3      	ldrh	r3, [r4, #12]
 8003cee:	6020      	str	r0, [r4, #0]
 8003cf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cf4:	81a3      	strh	r3, [r4, #12]
 8003cf6:	9b00      	ldr	r3, [sp, #0]
 8003cf8:	6163      	str	r3, [r4, #20]
 8003cfa:	9b01      	ldr	r3, [sp, #4]
 8003cfc:	6120      	str	r0, [r4, #16]
 8003cfe:	b15b      	cbz	r3, 8003d18 <__smakebuf_r+0x70>
 8003d00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d04:	4630      	mov	r0, r6
 8003d06:	f000 f81d 	bl	8003d44 <_isatty_r>
 8003d0a:	b128      	cbz	r0, 8003d18 <__smakebuf_r+0x70>
 8003d0c:	89a3      	ldrh	r3, [r4, #12]
 8003d0e:	f023 0303 	bic.w	r3, r3, #3
 8003d12:	f043 0301 	orr.w	r3, r3, #1
 8003d16:	81a3      	strh	r3, [r4, #12]
 8003d18:	89a3      	ldrh	r3, [r4, #12]
 8003d1a:	431d      	orrs	r5, r3
 8003d1c:	81a5      	strh	r5, [r4, #12]
 8003d1e:	e7cf      	b.n	8003cc0 <__smakebuf_r+0x18>

08003d20 <_fstat_r>:
 8003d20:	b538      	push	{r3, r4, r5, lr}
 8003d22:	4d07      	ldr	r5, [pc, #28]	; (8003d40 <_fstat_r+0x20>)
 8003d24:	2300      	movs	r3, #0
 8003d26:	4604      	mov	r4, r0
 8003d28:	4608      	mov	r0, r1
 8003d2a:	4611      	mov	r1, r2
 8003d2c:	602b      	str	r3, [r5, #0]
 8003d2e:	f7fd f8ca 	bl	8000ec6 <_fstat>
 8003d32:	1c43      	adds	r3, r0, #1
 8003d34:	d102      	bne.n	8003d3c <_fstat_r+0x1c>
 8003d36:	682b      	ldr	r3, [r5, #0]
 8003d38:	b103      	cbz	r3, 8003d3c <_fstat_r+0x1c>
 8003d3a:	6023      	str	r3, [r4, #0]
 8003d3c:	bd38      	pop	{r3, r4, r5, pc}
 8003d3e:	bf00      	nop
 8003d40:	20000234 	.word	0x20000234

08003d44 <_isatty_r>:
 8003d44:	b538      	push	{r3, r4, r5, lr}
 8003d46:	4d06      	ldr	r5, [pc, #24]	; (8003d60 <_isatty_r+0x1c>)
 8003d48:	2300      	movs	r3, #0
 8003d4a:	4604      	mov	r4, r0
 8003d4c:	4608      	mov	r0, r1
 8003d4e:	602b      	str	r3, [r5, #0]
 8003d50:	f7fd f8c9 	bl	8000ee6 <_isatty>
 8003d54:	1c43      	adds	r3, r0, #1
 8003d56:	d102      	bne.n	8003d5e <_isatty_r+0x1a>
 8003d58:	682b      	ldr	r3, [r5, #0]
 8003d5a:	b103      	cbz	r3, 8003d5e <_isatty_r+0x1a>
 8003d5c:	6023      	str	r3, [r4, #0]
 8003d5e:	bd38      	pop	{r3, r4, r5, pc}
 8003d60:	20000234 	.word	0x20000234

08003d64 <_sbrk_r>:
 8003d64:	b538      	push	{r3, r4, r5, lr}
 8003d66:	4d06      	ldr	r5, [pc, #24]	; (8003d80 <_sbrk_r+0x1c>)
 8003d68:	2300      	movs	r3, #0
 8003d6a:	4604      	mov	r4, r0
 8003d6c:	4608      	mov	r0, r1
 8003d6e:	602b      	str	r3, [r5, #0]
 8003d70:	f7fd f8d2 	bl	8000f18 <_sbrk>
 8003d74:	1c43      	adds	r3, r0, #1
 8003d76:	d102      	bne.n	8003d7e <_sbrk_r+0x1a>
 8003d78:	682b      	ldr	r3, [r5, #0]
 8003d7a:	b103      	cbz	r3, 8003d7e <_sbrk_r+0x1a>
 8003d7c:	6023      	str	r3, [r4, #0]
 8003d7e:	bd38      	pop	{r3, r4, r5, pc}
 8003d80:	20000234 	.word	0x20000234

08003d84 <_init>:
 8003d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d86:	bf00      	nop
 8003d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d8a:	bc08      	pop	{r3}
 8003d8c:	469e      	mov	lr, r3
 8003d8e:	4770      	bx	lr

08003d90 <_fini>:
 8003d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d92:	bf00      	nop
 8003d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d96:	bc08      	pop	{r3}
 8003d98:	469e      	mov	lr, r3
 8003d9a:	4770      	bx	lr
