git clone --depth 1 --no-tags https://github.com/karthik-r-rao/neural-net-chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448814540
git clone --depth 1 --no-tags https://github.com/TharukaN17/Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448203026
git clone --depth 1 --no-tags https://github.com/tngkhiem/fpga_volleyball_scoreboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444226924
git clone --depth 1 --no-tags https://github.com/MundaneImmortal/ECE385_Final_BOXHEAD3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444733289
git clone --depth 1 --no-tags https://github.com/abhishek-pwr/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446320898
git clone --depth 1 --no-tags https://github.com/luke-mckay/cr_gray2bin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443444838
git clone --depth 1 --no-tags https://github.com/M10TrungPhan/CPU-RISC-V-One-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443466655
git clone --depth 1 --no-tags https://github.com/harrisonpham/randsack_b1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443447977
git clone --depth 1 --no-tags https://github.com/gaurav-rk9/LightWeightDES-decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448591398
git clone --depth 1 --no-tags https://github.com/Aidan-Walsh/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448431233
git clone --depth 1 --no-tags https://github.com/RanjeetSingh3/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449395170
git clone --depth 1 --no-tags https://github.com/42flyingfish/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443738896
git clone --depth 1 --no-tags https://github.com/1nkfish/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443992123
git clone --depth 1 --no-tags https://github.com/Russ44-creator/pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444447111
git clone --depth 1 --no-tags https://github.com/AlfredYoung/MIPS_PipeLine_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444465810
git clone --depth 1 --no-tags https://github.com/zenith18s/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444285486
git clone --depth 1 --no-tags https://github.com/Nyaguthii-ai/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445148650
git clone --depth 1 --no-tags https://github.com/linjw16/fractcam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445793272
git clone --depth 1 --no-tags https://github.com/HateHanzo/crc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445782640
git clone --depth 1 --no-tags https://github.com/jass-jass/IMU_OBC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445760650
git clone --depth 1 --no-tags https://github.com/khyamling/test_cfu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446812574
git clone --depth 1 --no-tags https://github.com/atabeyaydi/Intel-Verilog-HDL-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447732637
git clone --depth 1 --no-tags https://github.com/YashNGanji/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447867090
git clone --depth 1 --no-tags https://github.com/waleed-007-star/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447320484
git clone --depth 1 --no-tags https://github.com/Chi-you/minrv32_C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447592384
git clone --depth 1 --no-tags https://github.com/ngpham17/Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451679691
git clone --depth 1 --no-tags https://github.com/shef4/Digital-Design-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451896196
git clone --depth 1 --no-tags https://github.com/jayanthvarma134/Verilog-Lessons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453980391
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451145794
git clone --depth 1 --no-tags https://github.com/samuelpriyadarshan/MCU_8-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452583020
git clone --depth 1 --no-tags https://github.com/bernie6401/NTUST_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452390301
git clone --depth 1 --no-tags https://github.com/congxvu/CS3220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453824186
git clone --depth 1 --no-tags https://github.com/pawlex/AVR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449525349
git clone --depth 1 --no-tags https://github.com/yevocama/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452602999
git clone --depth 1 --no-tags https://github.com/Rika168/FSM-1001-Sequential-Detector-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452874004
git clone --depth 1 --no-tags https://github.com/austin2408/NCTU_ICLAB_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452177248
git clone --depth 1 --no-tags https://github.com/AlinBoghian/RISCV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454772573
git clone --depth 1 --no-tags https://github.com/LyLiou/2016_hardware_design_fianl_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455275178
git clone --depth 1 --no-tags https://github.com/conorm110/verilog2tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452721391
git clone --depth 1 --no-tags https://github.com/bartcui/CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453768112
git clone --depth 1 --no-tags https://github.com/Divay292/374Group18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452836140
git clone --depth 1 --no-tags https://github.com/virtualsecureplatform/Tangor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443743083
git clone --depth 1 --no-tags https://github.com/rameloni/soil-segmentation-zcu102.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454321036
git clone --depth 1 --no-tags https://github.com/lizelive/minecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446696062
git clone --depth 1 --no-tags https://github.com/ademcolak/FBU-RTL-TASARIM-PROJESI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444540169
git clone --depth 1 --no-tags https://github.com/badgeteam/mch2022-fpga-test-psram-passthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444600729
git clone --depth 1 --no-tags https://github.com/QinHaoting/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444327372
git clone --depth 1 --no-tags https://github.com/alexdh12/552_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443919134
git clone --depth 1 --no-tags https://github.com/MYMY-young/computer_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443689339
git clone --depth 1 --no-tags https://github.com/nisargabhaskar/randomevensequencegenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444812418
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Subs_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444976254
git clone --depth 1 --no-tags https://github.com/ultimatedilip/Conventional-Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444303990
git clone --depth 1 --no-tags https://github.com/ucsb/ece154b_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447025254
git clone --depth 1 --no-tags https://github.com/young-jun-Lim/homeworks-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446736640
git clone --depth 1 --no-tags https://github.com/khyamling/Design-of-VexRiscv-DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446809254
git clone --depth 1 --no-tags https://github.com/zachlambert/hdl-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446098144
git clone --depth 1 --no-tags https://github.com/aidossatan/Electronic-logic-analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447288092
git clone --depth 1 --no-tags https://github.com/Riitesh777/Edice-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454078997
git clone --depth 1 --no-tags https://github.com/greenlaver/z80_mini_com.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452946217
git clone --depth 1 --no-tags https://github.com/jdyjjj/CS202.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449719946
git clone --depth 1 --no-tags https://github.com/mrdiogodias/timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449759836
git clone --depth 1 --no-tags https://github.com/nsingla20/CS220_iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450267585
git clone --depth 1 --no-tags https://github.com/ethan-fong/Morse-Code-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451961217
git clone --depth 1 --no-tags https://github.com/diananicolae/CN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452404584
git clone --depth 1 --no-tags https://github.com/kycnb666/onlinetoolbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453303594
git clone --depth 1 --no-tags https://github.com/andrewpeck/rat2005e.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452890383
git clone --depth 1 --no-tags https://github.com/Abhishek-git17/Traffic-controller-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444844742
git clone --depth 1 --no-tags https://github.com/linuspauling1/LSIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444841306
git clone --depth 1 --no-tags https://github.com/spi8as7/lcd-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446625473
git clone --depth 1 --no-tags https://github.com/amandassa/decodificador-ascii-braille.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446460588
git clone --depth 1 --no-tags https://github.com/rschlaikjer/serv-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446493004
git clone --depth 1 --no-tags https://github.com/Beenau/MusicToneGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449059494
git clone --depth 1 --no-tags https://github.com/applese233/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449315150
git clone --depth 1 --no-tags https://github.com/Garcia1766/ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445184455
git clone --depth 1 --no-tags https://github.com/Riyas97/Real-Time-Audio-Visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451315179
git clone --depth 1 --no-tags https://github.com/PaymanBehnam/MedianFilter_HighSpeed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451738426
git clone --depth 1 --no-tags https://github.com/maho666/Reaction-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451377457
git clone --depth 1 --no-tags https://github.com/AlishaMomin/5-stage-pipelined-RISCV-processor-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450922687
git clone --depth 1 --no-tags https://github.com/yhs1202/DigitalLab_exp3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455392977
git clone --depth 1 --no-tags https://github.com/iholguin6/Digital-Systems--Design-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455393922
git clone --depth 1 --no-tags https://github.com/cm3u06/HDL_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454277488
git clone --depth 1 --no-tags https://github.com/eneretlis/374Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454942169
git clone --depth 1 --no-tags https://github.com/iamflinks/ECE583.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447417093
git clone --depth 1 --no-tags https://github.com/rchalamala/fpga-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448778446
git clone --depth 1 --no-tags https://github.com/FarahGoachem/ISA_LAB1_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447945861
git clone --depth 1 --no-tags https://github.com/naveen891/Y86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448604552
git clone --depth 1 --no-tags https://github.com/AloysioCamposDaPaz/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453498480
git clone --depth 1 --no-tags https://github.com/Perriex/NN_with_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448023509
git clone --depth 1 --no-tags https://github.com/ChFrenkel/ReckOn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461030115
git clone --depth 1 --no-tags https://github.com/hi631/tang-nano-9K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465538080
git clone --depth 1 --no-tags https://github.com/sylefeb/Silixel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455940806
git clone --depth 1 --no-tags https://github.com/codedchip/AMSGateArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456468799
git clone --depth 1 --no-tags https://github.com/Peter-van-Tol/LiteX-CNC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464657430
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466168448
git clone --depth 1 --no-tags https://github.com/AUCOHL/Lighter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462323524
git clone --depth 1 --no-tags https://github.com/os-fpga/Raptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465199162
git clone --depth 1 --no-tags https://github.com/derek8955/ic_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464811556
git clone --depth 1 --no-tags https://github.com/tastynoob/ritter-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463481430
git clone --depth 1 --no-tags https://github.com/CHN-ChenYi/RISC-Core-on-FPGA-Arch2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457664316
