#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 18 11:08:24 2023
# Process ID: 14592
# Current directory: D:/Develop/ZYNQ_A_New/4_Source_Code/1_FPGA_Design/ZYNQ_7020_FPGA/16_ip_1port_ram/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12592 D:\Develop\ZYNQ_A_New\4_Source_Code\1_FPGA_Design\ZYNQ_7020_FPGA\16_ip_1port_ram\prj\ip_1port_ram.xpr
# Log file: D:/Develop/ZYNQ_A_New/4_Source_Code/1_FPGA_Design/ZYNQ_7020_FPGA/16_ip_1port_ram/prj/vivado.log
# Journal file: D:/Develop/ZYNQ_A_New/4_Source_Code/1_FPGA_Design/ZYNQ_7020_FPGA/16_ip_1port_ram/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Develop/ZYNQ_A_New/4_Source_Code/1_FPGA_Design/ZYNQ_7020_FPGA/16_ip_1port_ram/prj/ip_1port_ram.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/Develop/ZYNQ_A_New/4_Source_Code/1_FPGA_Design/ZYNQ_7020_FPGA/16_ip_1port_ram/prj/tb_ip_1port_ram_behav.wcfg
source tb_ip_1port_ram.tcl
run all
run 20 us
relaunch_sim
run all
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir C:/modeltech64_10.1c/vivado2020_2_lib [current_project]
close_sim
launch_simulation -install_path C:/modeltech64_10.1c/win64 -gcc_install_path C:/modeltech64_10.1c/vivado2020_2_lib
launch_simulation -install_path C:/modeltech64_10.1c/win64 -gcc_install_path C:/modeltech64_10.1c/vivado2020_2_lib
