# compile verilog/system verilog design source files
verilog xil_defaultlib  -d "SIMULATION=" \
"../../../../../../modules/interpolation_module/Interpolation_calc.v" \
"../../../../../../modules/buffers/buffer_12_rows.v" \
"../../../../../../modules/buffers/buffer_12_rows_ci.v" \
"../../../../../../modules/buffers/buffer_4_rows.v" \
"../../../../../../modules/buffers/buffer_8_rows.v" \
"../../../../../../modules/mrelbp_ci/ci_top.v" \
"../../../../../../modules/data_modulate_module/3x3/data_modulate_3x3.v" \
"../../../../../../modules/data_modulate_module/3x3/data_modulate_3x3_controller.v" \
"../../../../../../modules/data_modulate_module/3x3/data_modulate_3x3_datapath.v" \
"../../../../../../modules/data_modulate_module/5x5/data_modulate_5x5.v" \
"../../../../../../modules/data_modulate_module/5x5/data_modulate_5x5_controller.v" \
"../../../../../../modules/data_modulate_module/5x5/data_modulate_5x5_datapath.v" \
"../../../../../../modules/data_modulate_module/7x7/data_modulate_7x7.v" \
"../../../../../../modules/data_modulate_module/7x7/data_modulate_7x7_controller.v" \
"../../../../../../modules/data_modulate_module/7x7/data_modulate_7x7_datapath.v" \
"../../../../../../modules/interpolation_module/interpolation_R_x.v" \
"../../../../../../modules/output_module/joint_histogram.v" \
"../../../../../../modules/output_module/joint_histogram_controller.v" \
"../../../../../../modules/output_module/joint_histogram_datapath.v" \
"../../../../../../modules/buffers/line_buffer.v" \
"../../../../../../modules/buffers/line_buffer/line_buffer_controller.v" \
"../../../../../../modules/buffers/line_buffer/line_buffer_datapath.v" \
"../../../../../../modules/median_filter_module/3x3/median_filter_3x3.v" \
"../../../../../../modules/median_filter_module/3x3/median_filter_3x3_calc.v" \
"../../../../../../modules/median_filter_module/5x5/median_filter_5x5.v" \
"../../../../../../modules/median_filter_module/5x5/median_filter_5x5_calc.v" \
"../../../../../../modules/median_filter_module/7x7/median_filter_7x7.v" \
"../../../../../../modules/median_filter_module/7x7/median_filter_7x7_calc.v" \
"../../../../../../modules/median_filter_module/median_processing.v" \
"../../../../../../modules/common/memory.v" \
"../../../../../../modules/common/memory_1.v" \
"../../../../../../modules/mrelbp_ci/R2/mrelbp_ci_r2.v" \
"../../../../../../modules/mrelbp_ci/R4/mrelbp_ci_r4.v" \
"../../../../../../modules/mrelbp_ci/R6/mrelbp_ci_r6.v" \
"../../../../../../modules/ni_rd/ni.v" \
"../../../../../../modules/ni_rd/ni_calc.v" \
"../../../../../../modules/median_filter_module/node.v" \
"../../../../../../modules/buffers/preparation_6.v" \
"../../../../../../modules/common/R2/r2_controller.v" \
"../../../../../../modules/ni_rd/r2_nird.v" \
"../../../../../../modules/common/R2/r2_patch_sum.v" \
"../../../../../../modules/common/R2/r2_sum.v" \
"../../../../../../modules/common/R4/r4_controller.v" \
"../../../../../../modules/ni_rd/r4_nird.v" \
"../../../../../../modules/common/R4/r4_patch_sum.v" \
"../../../../../../modules/common/R4/r4_sum.v" \
"../../../../../../modules/common/R6/r6_controller.v" \
"../../../../../../modules/ni_rd/r6_nird.v" \
"../../../../../../modules/common/R6/r6_patch_sum.v" \
"../../../../../../modules/common/R6/r6_sum.v" \
"../../../../../../modules/ni_rd/rd.v" \
"../../../../../../modules/ni_rd/rd_calc.v" \
"../../../../../../modules/common/register.v" \
"../../../../../../modules/common/register_en.v" \
"../../../../../../modules/ni_rd/riu2_mapping.v" \
"../../../../../../modules/common/shift_registers.v" \
"../../../../../../modules/median_filter_module/5x5/sort_ascending_5.v" \
"../../../../../../modules/median_filter_module/7x7/sort_ascending_7.v" \
"../../../../../../modules/median_filter_module/sorting_network.v" \
"../../../../../../modules/common/sum.v" \
"../../../../../../modules/common/sum_cumulative.v" \
"../../../../../../modules/top_module/top_module.v" \
"../../../../../../modules/top_module/top_module_controller.v" \
"../../../../../../modules/top_module/top_module_datapath.v" \
"../../../../../../modules/buffers/window_buffer/11x11/window_buffer_11x11.v" \
"../../../../../../modules/buffers/window_buffer/11x11/window_buffer_11x11_controller.v" \
"../../../../../../modules/buffers/window_buffer/11x11/window_buffer_11x11_datapath.v" \
"../../../../../../modules/buffers/window_buffer/13x13/window_buffer_13x13.v" \
"../../../../../../modules/buffers/window_buffer/13x13/window_buffer_13x13_controller.v" \
"../../../../../../modules/buffers/window_buffer/13x13/window_buffer_13x13_datapath.v" \
"../../../../../../modules/buffers/window_buffer/3x3/window_buffer_3x3.v" \
"../../../../../../modules/buffers/window_buffer/3x3/window_buffer_3x3_controller.v" \
"../../../../../../modules/buffers/window_buffer/3x3/window_buffer_3x3_datapath.v" \
"../../../../../../modules/buffers/window_buffer/5x5/window_buffer_5x5.v" \
"../../../../../../modules/buffers/window_buffer/5x5/window_buffer_5x5_controller.v" \
"../../../../../../modules/buffers/window_buffer/5x5/window_buffer_5x5_datapath.v" \
"../../../../../../modules/buffers/window_buffer/7x7/window_buffer_7x7.v" \
"../../../../../../modules/buffers/window_buffer/7x7/window_buffer_7x7_controller.v" \
"../../../../../../modules/buffers/window_buffer/7x7/window_buffer_7x7_datapath.v" \
"../../../../../../modules/buffers/window_buffer/9x9/window_buffer_9x9.v" \
"../../../../../../modules/buffers/window_buffer/9x9/window_buffer_9x9_controller.v" \
"../../../../../../modules/buffers/window_buffer/9x9/window_buffer_9x9_datapath.v" \

sv xil_defaultlib  -d "SIMULATION=" \
"../../../../../../test_benches/functional_cv/functional_cv.sv" \

verilog xil_defaultlib  -d "SIMULATION=" \
"../../../../../../modules/buffers/preparation.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
