<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="pp">#include "DSP281x_Device.h"</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="pp">#include "DSP281x_GlobalPrototypes.h"</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="pp">#include "rtwtypes.h"</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="pp">#include "pid_C2000.h"</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="kw">void</span> <a id="6c6" class="tk">disableWatchdog</a>(<span class="kw">void</span>)</td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="br">{</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td>  <span class="kw">int</span> <a id="8c7" class="tk">*</a><a id="8c8" class="tk">WatchdogWDCR</a> = (<span class="kw">void</span> <a id="8c29" class="tk">*</a>) 0x7029;</td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td>  <span class="kw">asm</span>(" EALLOW ");</td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td>  <a id="10c3" class="tk">*</a><a id="10c4" class="tk">WatchdogWDCR</a> = 0x0068;</td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td>  <span class="kw">asm</span>(" EDIS ");</td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="br">}</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct">/* Function: config_PWM_A ------------------------------</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> *</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * Abstract:</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> *      Configure PWM_A</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="ct"> */</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="kw">void</span> <a id="19c6" class="tk">config_PWM_A</a>(<a id="19c19" class="tk">uint16_T</a> <a id="19c28" class="tk">timerPeriod</a>, <a id="19c41" class="tk">uint16_T</a> <a id="19c50" class="tk">waveformType</a>,</td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td>                  <a id="20c19" class="tk">uint16_T</a> <a id="20c28" class="tk">unit1Status</a>, <span class="kw">char</span><a id="20c45" class="tk">*</a> <a id="20c47" class="tk">unit1Source</a>, <a id="20c60" class="tk">uint16_T</a> <a id="20c69" class="tk">unit1Value</a>,</td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td>                  <a id="21c19" class="tk">uint16_T</a> <a id="21c28" class="tk">unit2Status</a>, <span class="kw">char</span><a id="21c45" class="tk">*</a> <a id="21c47" class="tk">unit2Source</a>, <a id="21c60" class="tk">uint16_T</a> <a id="21c69" class="tk">unit2Value</a>,</td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td>                  <a id="22c19" class="tk">uint16_T</a> <a id="22c28" class="tk">unit3Status</a>, <span class="kw">char</span><a id="22c45" class="tk">*</a> <a id="22c47" class="tk">unit3Source</a>, <a id="22c60" class="tk">uint16_T</a> <a id="22c69" class="tk">unit3Value</a>,</td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td>                  <a id="23c19" class="tk">uint16_T</a> <a id="23c28" class="tk">controlLogic</a>,</td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td>                  <a id="24c19" class="tk">uint16_T</a> <a id="24c28" class="tk">enableDeadband1</a>, <a id="24c45" class="tk">uint16_T</a> <a id="24c54" class="tk">enableDeadband2</a>, <a id="24c71" class="tk">uint16_T</a></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td>                  <a id="25c19" class="tk">enableDeadband3</a>,</td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td>                  <a id="26c19" class="tk">uint16_T</a> <a id="26c28" class="tk">deadbandPrescaler</a>, <a id="26c47" class="tk">uint16_T</a> <a id="26c56" class="tk">deadbandPeriod</a>, <a id="26c72" class="tk">uint16_T</a></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td>                  <a id="27c19" class="tk">timerToADC</a>, <a id="27c31" class="tk">uint16_T</a> <a id="27c40" class="tk">preScaler</a>)</td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="br">{</span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td>  <span class="kw">const</span> <a id="29c9" class="tk">uint16_T</a> <a id="29c18" class="tk">DISABLED</a>= 0;</td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td>  <span class="ct">/* Initalize EVA Timer1 which controls PWM1-PWM6 */</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td>  <a id="32c3" class="tk">EvaRegs</a>.<a id="32c11" class="tk">T1PR</a> = <a id="32c18" class="tk">timerPeriod</a>;          <span class="ct">/* period*/</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td>  <a id="33c3" class="tk">EvaRegs</a>.<a id="33c11" class="tk">T1CNT</a> = 0x0000;              <span class="ct">/* counter*/</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td>  <a id="34c3" class="tk">EvaRegs</a>.<a id="34c11" class="tk">T1CON</a>.<a id="34c17" class="tk">all</a> = 0x1042;          <span class="ct">/* enable; compare enable; default TMODE */</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td>  <a id="35c3" class="tk">EvaRegs</a>.<a id="35c11" class="tk">T1CON</a>.<a id="35c17" class="tk">bit</a>.<a id="35c21" class="tk">TMODE</a> = <a id="35c29" class="tk">waveformType</a>;<span class="ct">/* adjust Timer TMODE*/</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td>  <a id="36c3" class="tk">EvaRegs</a>.<a id="36c11" class="tk">T1CON</a>.<a id="36c17" class="tk">bit</a>.<a id="36c21" class="tk">TPS</a> = <a id="36c27" class="tk">preScaler</a>;   <span class="ct">/* Input clock prescaler*/</span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td>  <span class="ct">/* Set ADC SOC signal according to user's request */</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td>  <a id="39c3" class="tk">EvaRegs</a>.<a id="39c11" class="tk">GPTCONA</a>.<a id="39c19" class="tk">bit</a>.<a id="39c23" class="tk">T1TOADC</a> = <a id="39c33" class="tk">timerToADC</a>;</td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td>  <span class="ct">/* Enable compare for PWM1-PWM6 */</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td>  <a id="42c3" class="tk">EvaRegs</a>.<a id="42c11" class="tk">CMPR1</a> = <a id="42c19" class="tk">unit1Status</a> <a id="42c31" class="tk">?</a> <a id="42c33" class="tk">unit1Value</a> <a id="42c44" class="tk">:</a> <a id="42c46" class="tk">DISABLED</a>;</td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td>  <a id="43c3" class="tk">EvaRegs</a>.<a id="43c11" class="tk">CMPR2</a> = <a id="43c19" class="tk">unit2Status</a> <a id="43c31" class="tk">?</a> <a id="43c33" class="tk">unit2Value</a> <a id="43c44" class="tk">:</a> <a id="43c46" class="tk">DISABLED</a>;</td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td>  <a id="44c3" class="tk">EvaRegs</a>.<a id="44c11" class="tk">CMPR3</a> = <a id="44c19" class="tk">unit3Status</a> <a id="44c31" class="tk">?</a> <a id="44c33" class="tk">unit3Value</a> <a id="44c44" class="tk">:</a> <a id="44c46" class="tk">DISABLED</a>;</td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td>  <span class="ct">/* Compare action control: Action that takes place on a compare event */</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td>  <a id="47c3" class="tk">EvaRegs</a>.<a id="47c11" class="tk">ACTRA</a>.<a id="47c17" class="tk">all</a> = <a id="47c23" class="tk">controlLogic</a>;</td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td>  <a id="48c3" class="tk">EvaRegs</a>.<a id="48c11" class="tk">DBTCONA</a>.<a id="48c19" class="tk">bit</a>.<a id="48c23" class="tk">EDBT1</a> = <a id="48c31" class="tk">enableDeadband1</a>;</td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td>  <a id="49c3" class="tk">EvaRegs</a>.<a id="49c11" class="tk">DBTCONA</a>.<a id="49c19" class="tk">bit</a>.<a id="49c23" class="tk">EDBT2</a> = <a id="49c31" class="tk">enableDeadband2</a>;</td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td>  <a id="50c3" class="tk">EvaRegs</a>.<a id="50c11" class="tk">DBTCONA</a>.<a id="50c19" class="tk">bit</a>.<a id="50c23" class="tk">EDBT3</a> = <a id="50c31" class="tk">enableDeadband3</a>;</td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td>  <a id="51c3" class="tk">EvaRegs</a>.<a id="51c11" class="tk">DBTCONA</a>.<a id="51c19" class="tk">bit</a>.<a id="51c23" class="tk">DBT</a> = <a id="51c29" class="tk">deadbandPeriod</a>;</td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td>  <a id="52c3" class="tk">EvaRegs</a>.<a id="52c11" class="tk">DBTCONA</a>.<a id="52c19" class="tk">bit</a>.<a id="52c23" class="tk">DBTPS</a> = <a id="52c31" class="tk">deadbandPrescaler</a>;</td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td>  <a id="53c3" class="tk">EvaRegs</a>.<a id="53c11" class="tk">COMCONA</a>.<a id="53c19" class="tk">all</a> = 0xA600;</td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="br">}</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="kw">void</span> <a id="56c6" class="tk">config_QEP_A</a>(<a id="56c19" class="tk">uint16_T</a> <a id="56c28" class="tk">initialCount</a>, <a id="56c42" class="tk">uint16_T</a> <a id="56c51" class="tk">period</a>, <a id="56c59" class="tk">uint16_T</a> <a id="56c68" class="tk">qepIndex</a>,</td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td>                  <a id="57c19" class="tk">uint16_T</a> <a id="57c28" class="tk">qepIndexQual</a>)</td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="br">{</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td>  <span class="ct">/* QEP1/QEP2 Control register setting (Timer2)*/</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td>  <a id="60c3" class="tk">EvaRegs</a>.<a id="60c11" class="tk">T2PR</a> = <a id="60c18" class="tk">period</a>;               <span class="ct">/* Timer 2 period register,initial value = 65535        */</span></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td>  <a id="61c3" class="tk">EvaRegs</a>.<a id="61c11" class="tk">T2CNT</a> = <a id="61c19" class="tk">initialCount</a>;        <span class="ct">/* Timer 2 counter register,initial value = user define*/</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td>  <a id="62c3" class="tk">EvaRegs</a>.<a id="62c11" class="tk">T2CON</a>.<a id="62c17" class="tk">all</a> = 0x1070;          <span class="ct">/* Timer 2 control register: Continuous-Up Count Mode*/</span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td>  <a id="63c3" class="tk">EALLOW</a>;</td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td>  <a id="64c3" class="tk">GpioMuxRegs</a>.<a id="64c15" class="tk">GPAMUX</a>.<a id="64c22" class="tk">all</a> <a id="64c26" class="tk">|=</a> 0x0300;    <span class="ct">/* I/O Mux Control Register GPAMUX: Bit 8~9 Bit as compare*/</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td>  <span class="kw">if</span> (<a id="65c7" class="tk">qepIndex</a> <a id="65c16" class="tk">==</a> 1) <span class="br">{</span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td>    <a id="66c5" class="tk">GpioMuxRegs</a>.<a id="66c17" class="tk">GPAMUX</a>.<a id="66c24" class="tk">all</a> <a id="66c28" class="tk">|=</a> 0x0400;  <span class="ct">/* I/O Mux Control Register GPAMUX: Bit 10 Bit as QEP Index*/</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td>    <a id="67c5" class="tk">EvaRegs</a>.<a id="67c13" class="tk">EXTCONA</a>.<a id="67c21" class="tk">bit</a>.<a id="67c25" class="tk">QEPIE</a> = 1;     <span class="ct">/* QEP Index Enable*/</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td>    <span class="kw">if</span> (<a id="68c9" class="tk">qepIndexQual</a> <a id="68c22" class="tk">==</a> 1) <span class="br">{</span></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td>      <a id="69c7" class="tk">EvaRegs</a>.<a id="69c15" class="tk">EXTCONA</a>.<a id="69c23" class="tk">bit</a>.<a id="69c27" class="tk">QEPIQUAL</a> = 1;<span class="ct">/* CAP3_QEPI1 Index Qualification Mode*/</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td>    <span class="br">}</span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td>  <span class="br">}</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td>  <a id="73c3" class="tk">EDIS</a>;</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td>  <a id="74c3" class="tk">EvaRegs</a>.<a id="74c11" class="tk">CAPCONA</a>.<a id="74c19" class="tk">all</a> <a id="74c23" class="tk">|=</a> 0xE000;       <span class="ct">/* Enable QEP circuit. Disable Capture Units 1/2 and 3*/</span></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="br">}</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="kw">void</span> <a id="77c6" class="tk">enable_interrupts</a>()</td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td><span class="br">{</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td>  <span class="ct">/* Enable global Interrupts and higher priority real-time debug events:*/</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td>  <a id="80c3" class="tk">EINT</a>;                                <span class="ct">/* Enable Global interrupt INTM*/</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td>  <a id="81c3" class="tk">ERTM</a>;                                <span class="ct">/* Enable Global realtime interrupt DBGM*/</span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><span class="br">}</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td><span class="kw">void</span> <a id="84c6" class="tk">init_board</a> ()</td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="br">{</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td>  <span class="ct">/* Disable the watchdog        */</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td>  <a id="87c3" class="tk">DisableDog</a>();</td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td>  <span class="ct">/* Initialize the PLL control: PLLCR</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><span class="ct">   * DSP28_PLLCR is calculted from the crystal frequency use input</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td><span class="ct">   */</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td>  <a id="92c3" class="tk">InitPll</a>(10);</td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td>  <span class="ct">/* Initialize the peripheral clocks*/</span></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td>  <a id="95c3" class="tk">InitPeripheralClocks</a>();</td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td>  <a id="96c3" class="tk">EALLOW</a>;</td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td>  <span class="ct">/* Configure low speed peripheral clocks */</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td>  <a id="99c3" class="tk">SysCtrlRegs</a>.<a id="99c15" class="tk">LOSPCP</a>.<a id="99c22" class="tk">all</a> = 2U;</td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td>  <span class="ct">/* Configure high speed peripheral clocks */</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td>  <a id="102c3" class="tk">SysCtrlRegs</a>.<a id="102c15" class="tk">HISPCP</a>.<a id="102c22" class="tk">all</a> = 1U;</td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td>  <a id="103c3" class="tk">EDIS</a>;</td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td>  <span class="ct">/* Perform additional configuration of the XTINF for speed up */</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td>  <a id="106c3" class="tk">XintfRegs</a>.<a id="106c13" class="tk">XINTCNF2</a>.<a id="106c22" class="tk">bit</a>.<a id="106c26" class="tk">XTIMCLK</a> = 0;  <span class="ct">/* XTIMCLK=SYSCLKOUT/1*/</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td>  <a id="107c3" class="tk">XintfRegs</a>.<a id="107c13" class="tk">XINTCNF2</a>.<a id="107c22" class="tk">bit</a>.<a id="107c26" class="tk">CLKOFF</a> = 0;   <span class="ct">/* XCLKOUT is enabled*/</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td>  <a id="108c3" class="tk">XintfRegs</a>.<a id="108c13" class="tk">XINTCNF2</a>.<a id="108c22" class="tk">bit</a>.<a id="108c26" class="tk">CLKMODE</a> = 0;  <span class="ct">/* XCLKOUT = XTIMCLK*/</span></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td>  <span class="ct">/* Make sure write buffer is empty before configuring buffering depth*/</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td>  <span class="kw">while</span> (<a id="111c10" class="tk">XintfRegs</a>.<a id="111c20" class="tk">XINTCNF2</a>.<a id="111c29" class="tk">bit</a>.<a id="111c33" class="tk">WLEVEL</a> <a id="111c40" class="tk">!=</a> 0) ;<span class="ct">/* poll the WLEVEL bit*/</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td>  <a id="112c3" class="tk">XintfRegs</a>.<a id="112c13" class="tk">XINTCNF2</a>.<a id="112c22" class="tk">bit</a>.<a id="112c26" class="tk">WRBUFF</a> = 0;   <span class="ct">/* No write buffering*/</span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td>  <span class="ct">/* Example: Assume Zone 7 is slow, so add additional BCYC cycles whenever</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><span class="ct">   * switching from Zone 7 to another Zone.  This will help avoid bus contention.</span></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="ct">   */</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td>  <a id="117c3" class="tk">XintfRegs</a>.<a id="117c13" class="tk">XBANK</a>.<a id="117c19" class="tk">bit</a>.<a id="117c23" class="tk">BCYC</a> = 7;        <span class="ct">/* Add 7 cycles*/</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td>  <a id="118c3" class="tk">XintfRegs</a>.<a id="118c13" class="tk">XBANK</a>.<a id="118c19" class="tk">bit</a>.<a id="118c23" class="tk">BANK</a> = 7;        <span class="ct">/* select zone 7*/</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td>  <span class="ct">/* Zone 0 Configuration */</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td>  <span class="ct">/*</span></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="ct">     XintfRegs.XTIMING0.bit.X2TIMING = 0;   // Timing scale factor = 1</span></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td><span class="ct">     XintfRegs.XTIMING0.bit.XSIZE = 3;      // Always write as 11b</span></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><span class="ct">     XintfRegs.XTIMING0.bit.READYMODE = 1;  // XREADY is asynchronous</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td><span class="ct">     XintfRegs.XTIMING0.bit.USEREADY = 0;   // Disable XREADY</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="ct">     XintfRegs.XTIMING0.bit.XRDLEAD = 1;    // Read lead time</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td><span class="ct">     XintfRegs.XTIMING0.bit.XRDACTIVE = 2;  // Read active time</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="ct">     XintfRegs.XTIMING0.bit.XRDTRAIL = 0;   // Read trail time</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="ct">     XintfRegs.XTIMING0.bit.XWRLEAD = 1;    // Write lead time</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><span class="ct">     XintfRegs.XTIMING0.bit.XWRACTIVE = 2;  // Write active time</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td><span class="ct">     XintfRegs.XTIMING0.bit.XWRTRAIL = 0;   // Write trail time</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="ct">   */</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td>  <a id="133c3" class="tk">XintfRegs</a>.<a id="133c13" class="tk">XTIMING0</a>.<a id="133c22" class="tk">all</a> = (<a id="133c29" class="tk">XintfRegs</a>.<a id="133c39" class="tk">XTIMING0</a>.<a id="133c48" class="tk">all</a> <a id="133c52" class="tk">&amp;</a> <a id="133c54" class="tk">~</a>0x43FFFF) <a id="133c65" class="tk">|</a> 0x39428;</td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td>  <span class="ct">/* Zone 1 Configuration */</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td>  <span class="ct">/*</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="ct">     XintfRegs.XTIMING1.bit.X2TIMING = 0;    // Timing scale factor = 1</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="ct">     XintfRegs.XTIMING1.bit.XSIZE = 3;       // Always write as 11b</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><span class="ct">     XintfRegs.XTIMING1.bit.READYMODE = 1;   // XREADY is asynchronous</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td><span class="ct">     XintfRegs.XTIMING1.bit.USEREADY = 0;    // Disable XREADY</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><span class="ct">     XintfRegs.XTIMING1.bit.XRDLEAD = 1;     // Read lead time</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="ct">     XintfRegs.XTIMING1.bit.XRDACTIVE = 2;   // Read active time</span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td><span class="ct">     XintfRegs.XTIMING1.bit.XRDTRAIL = 0;    // Read trail time</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><span class="ct">     XintfRegs.XTIMING1.bit.XWRLEAD = 1;     // Write lead time</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><span class="ct">     XintfRegs.XTIMING1.bit.XWRACTIVE = 2;   // Write active time</span></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><span class="ct">     XintfRegs.XTIMING1.bit.XWRTRAIL = 0;    // Write trail time</span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td><span class="ct">   */</span></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td>  <a id="148c3" class="tk">XintfRegs</a>.<a id="148c13" class="tk">XTIMING1</a>.<a id="148c22" class="tk">all</a> = (<a id="148c29" class="tk">XintfRegs</a>.<a id="148c39" class="tk">XTIMING1</a>.<a id="148c48" class="tk">all</a> <a id="148c52" class="tk">&amp;</a> <a id="148c54" class="tk">~</a>0x43FFFF) <a id="148c65" class="tk">|</a> 0x39428;</td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td>  <span class="ct">/* Zone 2 Configuration */</span></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td>  <span class="ct">/*</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><span class="ct">     XintfRegs.XTIMING2.bit.X2TIMING = 0;    // Timing scale factor = 1</span></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td><span class="ct">     XintfRegs.XTIMING2.bit.XSIZE = 3;       // Always write as 11b</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td><span class="ct">     XintfRegs.XTIMING2.bit.READYMODE = 1;   // XREADY is asynchronous</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td><span class="ct">     XintfRegs.XTIMING2.bit.USEREADY = 0;    // Disable XREADY</span></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td><span class="ct">     XintfRegs.XTIMING2.bit.XRDLEAD = 1;     // Read lead time</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td><span class="ct">     XintfRegs.XTIMING2.bit.XRDACTIVE = 2;   // Read active time</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><span class="ct">     XintfRegs.XTIMING2.bit.XRDTRAIL = 0;    // Read trail time</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td><span class="ct">     XintfRegs.XTIMING2.bit.XWRLEAD = 1;     // Write lead time</span></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td><span class="ct">     XintfRegs.XTIMING2.bit.XWRACTIVE = 2;   // Write active time</span></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td><span class="ct">     XintfRegs.XTIMING2.bit.XWRTRAIL = 0;    // Write trail time</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td><span class="ct">   */</span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td>  <a id="163c3" class="tk">XintfRegs</a>.<a id="163c13" class="tk">XTIMING2</a>.<a id="163c22" class="tk">all</a> = (<a id="163c29" class="tk">XintfRegs</a>.<a id="163c39" class="tk">XTIMING2</a>.<a id="163c48" class="tk">all</a> <a id="163c52" class="tk">&amp;</a> <a id="163c54" class="tk">~</a>0x43FFFF) <a id="163c65" class="tk">|</a> 0x39428;</td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td>  <span class="ct">/* Zone 6 Configuration */</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td>  <span class="ct">/*</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td><span class="ct">     XintfRegs.XTIMING6.bit.X2TIMING = 0;    // Timing scale factor = 1</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td><span class="ct">     XintfRegs.XTIMING6.bit.XSIZE = 3;       // Always write as 11b</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><span class="ct">     XintfRegs.XTIMING6.bit.READYMODE = 1;   // XREADY is asynchronous</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><span class="ct">     XintfRegs.XTIMING6.bit.USEREADY = 0;    // Disable XREADY</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><span class="ct">     XintfRegs.XTIMING6.bit.XRDLEAD = 1;     // Read lead time</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="ct">     XintfRegs.XTIMING6.bit.XRDACTIVE = 2;   // Read active time</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td><span class="ct">     XintfRegs.XTIMING6.bit.XRDTRAIL = 0;    // Read trail time</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="ct">     XintfRegs.XTIMING6.bit.XWRLEAD = 1;     // Write lead time</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="ct">     XintfRegs.XTIMING6.bit.XWRACTIVE = 2;   // Write active time</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td><span class="ct">     XintfRegs.XTIMING6.bit.XWRTRAIL = 0;    // Write trail time</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="ct">   */</span></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td>  <a id="178c3" class="tk">XintfRegs</a>.<a id="178c13" class="tk">XTIMING6</a>.<a id="178c22" class="tk">all</a> = (<a id="178c29" class="tk">XintfRegs</a>.<a id="178c39" class="tk">XTIMING6</a>.<a id="178c48" class="tk">all</a> <a id="178c52" class="tk">&amp;</a> <a id="178c54" class="tk">~</a>0x43FFFF) <a id="178c65" class="tk">|</a> 0x39428;</td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td>  <span class="ct">/* Zone 7 Configuration */</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td>  <span class="ct">/*</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td><span class="ct">     XintfRegs.XTIMING7.bit.X2TIMING = 0;    // Timing scale factor = 1</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td><span class="ct">     XintfRegs.XTIMING7.bit.XSIZE = 3;       // Always write as 11b</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td><span class="ct">     XintfRegs.XTIMING7.bit.READYMODE = 1;   // XREADY is asynchronous</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td><span class="ct">     XintfRegs.XTIMING7.bit.USEREADY = 0;    // Disable XREADY</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td><span class="ct">     XintfRegs.XTIMING7.bit.XRDLEAD = 1;     // Read lead time</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td><span class="ct">     XintfRegs.XTIMING7.bit.XRDACTIVE = 2;   // Read active time</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td><span class="ct">     XintfRegs.XTIMING7.bit.XRDTRAIL = 0;    // Read trail time</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td><span class="ct">     XintfRegs.XTIMING7.bit.XWRLEAD = 1;     // Write lead time</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td><span class="ct">     XintfRegs.XTIMING7.bit.XWRACTIVE = 2;   // Write active time</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td><span class="ct">     XintfRegs.XTIMING7.bit.XWRTRAIL = 0;    // Write trail time</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td><span class="ct">   */</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td>  <a id="193c3" class="tk">XintfRegs</a>.<a id="193c13" class="tk">XTIMING7</a>.<a id="193c22" class="tk">all</a> = (<a id="193c29" class="tk">XintfRegs</a>.<a id="193c39" class="tk">XTIMING7</a>.<a id="193c48" class="tk">all</a> <a id="193c52" class="tk">&amp;</a> <a id="193c54" class="tk">~</a>0x43FFFF) <a id="193c65" class="tk">|</a> 0x39428;</td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>  <span class="ct">/* Flush pipeline to ensure that the write is complete. Wait to be sure. */</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td>  <span class="kw">asm</span>(" RPT #6 || NOP");</td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>  <span class="ct">/* Disable and clear all CPU interrupts */</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>  <a id="199c3" class="tk">DINT</a>;</td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td>  <a id="200c3" class="tk">IER</a> = 0x0000;</td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>  <a id="201c3" class="tk">IFR</a> = 0x0000;</td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td>  <a id="202c3" class="tk">InitPieCtrl</a>();</td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>  <a id="203c3" class="tk">InitPieVectTable</a>();</td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td>  <span class="ct">/* initial eCAN function.... */</span></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td>  <span class="ct">/* initial SPI function.... */</span></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>  <span class="ct">/* initial SCI function.... */</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td>  <a id="210c3" class="tk">InitCpuTimers</a>();</td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td>  <span class="ct">/* Initialize GPIO input qualification sampling period */</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td>  <a id="213c3" class="tk">EALLOW</a>;</td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>  <a id="214c3" class="tk">GpioMuxRegs</a>.<a id="214c15" class="tk">GPAQUAL</a>.<a id="214c23" class="tk">bit</a>.<a id="214c27" class="tk">QUALPRD</a> = 0;</td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td>  <a id="215c3" class="tk">GpioMuxRegs</a>.<a id="215c15" class="tk">GPBQUAL</a>.<a id="215c23" class="tk">bit</a>.<a id="215c27" class="tk">QUALPRD</a> = 0;</td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td>  <a id="216c3" class="tk">GpioMuxRegs</a>.<a id="216c15" class="tk">GPDQUAL</a>.<a id="216c23" class="tk">bit</a>.<a id="216c27" class="tk">QUALPRD</a> = 0;</td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td>  <a id="217c3" class="tk">GpioMuxRegs</a>.<a id="217c15" class="tk">GPEQUAL</a>.<a id="217c23" class="tk">bit</a>.<a id="217c27" class="tk">QUALPRD</a> = 0;</td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td>  <a id="218c3" class="tk">EDIS</a>;</td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td><span class="br">}</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
