// Seed: 683527336
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output tri id_2,
    input tri id_3,
    output wand id_4,
    output supply1 id_5
);
  logic id_7;
  ;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd4,
    parameter id_2  = 32'd71
) (
    output supply0 id_0,
    input tri1 id_1,
    input tri1 _id_2,
    input wor id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    input uwire id_10,
    input wor _id_11
);
  logic [7:0][-1 : (  id_11  )] id_13 = id_1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_9,
      id_0,
      id_0
  );
  assign id_13[id_11|id_11] = id_10;
  wire [1 : id_2] id_14 = id_8;
endmodule
