
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>chipsec.hal.iommu &#8212; CHIPSEC  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/classic.css" />
    
    <script data-url_root="../../../" id="documentation_options" src="../../../_static/documentation_options.js"></script>
    <script src="../../../_static/jquery.js"></script>
    <script src="../../../_static/underscore.js"></script>
    <script src="../../../_static/doctools.js"></script>
    
    <link rel="shortcut icon" href="../../../_static/chipsec_favicon.jpg"/>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.hal.iommu</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for chipsec.hal.iommu</h1><div class="highlight"><pre>
<span></span><span class="c1"># CHIPSEC: Platform Security Assessment Framework</span>
<span class="c1"># Copyright (c) 2010-2021, Intel Corporation</span>
<span class="c1">#</span>
<span class="c1"># This program is free software; you can redistribute it and/or</span>
<span class="c1"># modify it under the terms of the GNU General Public License</span>
<span class="c1"># as published by the Free Software Foundation; Version 2.</span>
<span class="c1">#</span>
<span class="c1"># This program is distributed in the hope that it will be useful,</span>
<span class="c1"># but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="c1"># MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="c1"># GNU General Public License for more details.</span>
<span class="c1">#</span>
<span class="c1"># You should have received a copy of the GNU General Public License</span>
<span class="c1"># along with this program; if not, write to the Free Software</span>
<span class="c1"># Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="c1">#</span>
<span class="c1"># Contact information:</span>
<span class="c1"># chipsec@intel.com</span>
<span class="c1">#</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Access to IOMMU engines</span>
<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">from</span> <span class="nn">chipsec.hal</span> <span class="kn">import</span> <span class="n">hal_base</span><span class="p">,</span> <span class="n">mmio</span><span class="p">,</span> <span class="n">paging</span>
<span class="kn">from</span> <span class="nn">chipsec.exceptions</span> <span class="kn">import</span> <span class="n">IOMMUError</span>

<span class="n">IOMMU_ENGINE_DEFAULT</span> <span class="o">=</span> <span class="s1">&#39;VTD&#39;</span>
<span class="n">IOMMU_ENGINE_GFX</span> <span class="o">=</span> <span class="s1">&#39;GFXVTD&#39;</span>


<span class="n">IOMMU_ENGINES</span> <span class="o">=</span> <span class="p">{</span>
    <span class="n">IOMMU_ENGINE_GFX</span><span class="p">:</span> <span class="s1">&#39;GFXVTBAR&#39;</span><span class="p">,</span>
    <span class="n">IOMMU_ENGINE_DEFAULT</span><span class="p">:</span> <span class="s1">&#39;VTBAR&#39;</span>
<span class="p">}</span>


<div class="viewcode-block" id="IOMMU"><a class="viewcode-back" href="../../../modules/chipsec.hal.iommu.html#chipsec.hal.iommu.IOMMU">[docs]</a><span class="k">class</span> <span class="nc">IOMMU</span><span class="p">(</span><span class="n">hal_base</span><span class="o">.</span><span class="n">HALBase</span><span class="p">):</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cs</span><span class="p">):</span>
        <span class="nb">super</span><span class="p">(</span><span class="n">IOMMU</span><span class="p">,</span> <span class="bp">self</span><span class="p">)</span><span class="o">.</span><span class="fm">__init__</span><span class="p">(</span><span class="n">cs</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">mmio</span><span class="o">.</span><span class="n">MMIO</span><span class="p">(</span><span class="n">cs</span><span class="p">)</span>

<div class="viewcode-block" id="IOMMU.get_IOMMU_Base_Address"><a class="viewcode-back" href="../../../modules/chipsec.hal.iommu.html#chipsec.hal.iommu.IOMMU.get_IOMMU_Base_Address">[docs]</a>    <span class="k">def</span> <span class="nf">get_IOMMU_Base_Address</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">iommu_engine</span><span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">int</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">iommu_engine</span> <span class="ow">in</span> <span class="n">IOMMU_ENGINES</span><span class="p">:</span>
            <span class="n">vtd_base_name</span> <span class="o">=</span> <span class="n">IOMMU_ENGINES</span><span class="p">[</span><span class="n">iommu_engine</span><span class="p">]</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">IOMMUError</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;IOMMUError: unknown IOMMU engine 0x</span><span class="si">{</span><span class="n">iommu_engine</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">is_MMIO_BAR_defined</span><span class="p">(</span><span class="n">vtd_base_name</span><span class="p">):</span>
            <span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">_</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">get_MMIO_BAR_base_address</span><span class="p">(</span><span class="n">vtd_base_name</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">IOMMUError</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;IOMMUError: IOMMU BAR </span><span class="si">{</span><span class="n">vtd_base_name</span><span class="si">}</span><span class="s1"> is not defined in the config&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">base</span></div>

<div class="viewcode-block" id="IOMMU.is_IOMMU_Engine_Enabled"><a class="viewcode-back" href="../../../modules/chipsec.hal.iommu.html#chipsec.hal.iommu.IOMMU.is_IOMMU_Engine_Enabled">[docs]</a>    <span class="k">def</span> <span class="nf">is_IOMMU_Engine_Enabled</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">iommu_engine</span><span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">iommu_engine</span> <span class="ow">in</span> <span class="n">IOMMU_ENGINES</span><span class="p">:</span>
            <span class="n">vtd_base_name</span> <span class="o">=</span> <span class="n">IOMMU_ENGINES</span><span class="p">[</span><span class="n">iommu_engine</span><span class="p">]</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">IOMMUError</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;IOMMUError: unknown IOMMU engine 0x</span><span class="si">{</span><span class="n">iommu_engine</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">is_MMIO_BAR_defined</span><span class="p">(</span><span class="n">vtd_base_name</span><span class="p">)</span> <span class="ow">and</span> <span class="bp">self</span><span class="o">.</span><span class="n">mmio</span><span class="o">.</span><span class="n">is_MMIO_BAR_enabled</span><span class="p">(</span><span class="n">vtd_base_name</span><span class="p">)</span></div>

<div class="viewcode-block" id="IOMMU.is_IOMMU_Translation_Enabled"><a class="viewcode-back" href="../../../modules/chipsec.hal.iommu.html#chipsec.hal.iommu.IOMMU.is_IOMMU_Translation_Enabled">[docs]</a>    <span class="k">def</span> <span class="nf">is_IOMMU_Translation_Enabled</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">iommu_engine</span><span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
        <span class="n">tes</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">IOMMU_ENGINES</span><span class="p">[</span><span class="n">iommu_engine</span><span class="p">]</span><span class="si">}</span><span class="s1">_GSTS&#39;</span><span class="p">,</span> <span class="s1">&#39;TES&#39;</span><span class="p">)</span>
        <span class="k">return</span> <span class="p">(</span><span class="mi">1</span> <span class="o">==</span> <span class="n">tes</span><span class="p">)</span></div>

<div class="viewcode-block" id="IOMMU.set_IOMMU_Translation"><a class="viewcode-back" href="../../../modules/chipsec.hal.iommu.html#chipsec.hal.iommu.IOMMU.set_IOMMU_Translation">[docs]</a>    <span class="k">def</span> <span class="nf">set_IOMMU_Translation</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">iommu_engine</span><span class="p">:</span> <span class="nb">str</span><span class="p">,</span> <span class="n">te</span><span class="p">:</span> <span class="nb">int</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">bool</span><span class="p">:</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">write_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">IOMMU_ENGINES</span><span class="p">[</span><span class="n">iommu_engine</span><span class="p">]</span><span class="si">}</span><span class="s1">_GCMD&#39;</span><span class="p">,</span> <span class="s1">&#39;TE&#39;</span><span class="p">,</span> <span class="n">te</span><span class="p">)</span></div>

<div class="viewcode-block" id="IOMMU.dump_IOMMU_configuration"><a class="viewcode-back" href="../../../modules/chipsec.hal.iommu.html#chipsec.hal.iommu.IOMMU.dump_IOMMU_configuration">[docs]</a>    <span class="k">def</span> <span class="nf">dump_IOMMU_configuration</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">iommu_engine</span><span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="kc">None</span><span class="p">:</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;==================================================================&quot;</span><span class="p">)</span>
        <span class="n">vtd</span> <span class="o">=</span> <span class="n">IOMMU_ENGINES</span><span class="p">[</span><span class="n">iommu_engine</span><span class="p">]</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[iommu] </span><span class="si">{</span><span class="n">iommu_engine</span><span class="si">}</span><span class="s1"> IOMMU Engine Configuration&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;==================================================================&quot;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Base register (BAR)       : </span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="n">reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="n">vtd</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;BAR register value        : 0x</span><span class="si">{</span><span class="n">reg</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">reg</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
            <span class="k">return</span>
        <span class="n">base</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_IOMMU_Base_Address</span><span class="p">(</span><span class="n">iommu_engine</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;MMIO base                 : 0x</span><span class="si">{</span><span class="n">base</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;------------------------------------------------------------------&quot;</span><span class="p">)</span>
        <span class="n">ver_min</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_VER&#39;</span><span class="p">,</span> <span class="s1">&#39;MIN&#39;</span><span class="p">)</span>
        <span class="n">ver_max</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_VER&#39;</span><span class="p">,</span> <span class="s1">&#39;MAX&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Version                   : </span><span class="si">{</span><span class="n">ver_max</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">.</span><span class="si">{</span><span class="n">ver_min</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="n">enabled</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">is_IOMMU_Engine_Enabled</span><span class="p">(</span><span class="n">iommu_engine</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Engine enabled            : </span><span class="si">{</span><span class="n">enabled</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="n">te</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">is_IOMMU_Translation_Enabled</span><span class="p">(</span><span class="n">iommu_engine</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Translation enabled       : </span><span class="si">{</span><span class="n">te</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="n">rtaddr_rta</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_RTADDR&#39;</span><span class="p">,</span> <span class="s1">&#39;RTA&#39;</span><span class="p">,</span> <span class="kc">True</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Root Table Address        : 0x</span><span class="si">{</span><span class="n">rtaddr_rta</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="n">irta</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_IRTA&#39;</span><span class="p">,</span> <span class="s1">&#39;IRTA&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;Interrupt Remapping Table : 0x</span><span class="si">{</span><span class="n">irta</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;------------------------------------------------------------------&quot;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;Protected Memory:&quot;</span><span class="p">)</span>
        <span class="n">pmen_epm</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_PMEN&#39;</span><span class="p">,</span> <span class="s1">&#39;EPM&#39;</span><span class="p">)</span>
        <span class="n">pmen_prs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_PMEN&#39;</span><span class="p">,</span> <span class="s1">&#39;PRS&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;  Enabled                 : </span><span class="si">{</span><span class="n">pmen_epm</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;  Status                  : </span><span class="si">{</span><span class="n">pmen_prs</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="n">plmbase</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_PLMBASE&#39;</span><span class="p">,</span> <span class="s1">&#39;PLMB&#39;</span><span class="p">)</span>
        <span class="n">plmlimit</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_PLMLIMIT&#39;</span><span class="p">,</span> <span class="s1">&#39;PLML&#39;</span><span class="p">)</span>
        <span class="n">phmbase</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_PHMBASE&#39;</span><span class="p">,</span> <span class="s1">&#39;PHMB&#39;</span><span class="p">)</span>
        <span class="n">phmlimit</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_PHMLIMIT&#39;</span><span class="p">,</span> <span class="s1">&#39;PHML&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;  Low Memory Base         : 0x</span><span class="si">{</span><span class="n">plmbase</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;  Low Memory Limit        : 0x</span><span class="si">{</span><span class="n">plmlimit</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;  High Memory Base        : 0x</span><span class="si">{</span><span class="n">phmbase</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;  High Memory Limit       : 0x</span><span class="si">{</span><span class="n">phmlimit</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;------------------------------------------------------------------&quot;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s2">&quot;Capabilities:</span><span class="se">\n</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="n">cap_reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_CAP&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">print_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_CAP&#39;</span><span class="p">,</span> <span class="n">cap_reg</span><span class="p">)</span>
        <span class="n">ecap_reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_ECAP&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">print_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_ECAP&#39;</span><span class="p">,</span> <span class="n">ecap_reg</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s1">&#39;&#39;</span><span class="p">)</span></div>

<div class="viewcode-block" id="IOMMU.dump_IOMMU_page_tables"><a class="viewcode-back" href="../../../modules/chipsec.hal.iommu.html#chipsec.hal.iommu.IOMMU.dump_IOMMU_page_tables">[docs]</a>    <span class="k">def</span> <span class="nf">dump_IOMMU_page_tables</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">iommu_engine</span><span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="kc">None</span><span class="p">:</span>
        <span class="n">vtd</span> <span class="o">=</span> <span class="n">IOMMU_ENGINES</span><span class="p">[</span><span class="n">iommu_engine</span><span class="p">]</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="n">vtd</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[iommu] </span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1"> value is zero&#39;</span><span class="p">)</span>
            <span class="k">return</span>
        <span class="n">te</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">is_IOMMU_Translation_Enabled</span><span class="p">(</span><span class="n">iommu_engine</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[iommu] Translation enabled    : </span><span class="si">{</span><span class="n">te</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
        <span class="n">rtaddr_reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_RTADDR&#39;</span><span class="p">)</span>
        <span class="n">rtaddr_rta</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_RTADDR&#39;</span><span class="p">,</span> <span class="n">rtaddr_reg</span><span class="p">,</span> <span class="s1">&#39;RTA&#39;</span><span class="p">,</span> <span class="kc">True</span><span class="p">)</span>
        <span class="n">rtaddr_rtt</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_RTADDR&#39;</span><span class="p">,</span> <span class="n">rtaddr_reg</span><span class="p">,</span> <span class="s1">&#39;RTT&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[iommu] Root Table Address/Type: 0x</span><span class="si">{</span><span class="n">rtaddr_rta</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1">/</span><span class="si">{</span><span class="n">rtaddr_rtt</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>

        <span class="n">ecap_reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_ECAP&#39;</span><span class="p">)</span>
        <span class="n">ecs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_ECAP&#39;</span><span class="p">,</span> <span class="n">ecap_reg</span><span class="p">,</span> <span class="s1">&#39;ECS&#39;</span><span class="p">)</span>
        <span class="n">pasid</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">get_register_field</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_ECAP&#39;</span><span class="p">,</span> <span class="n">ecap_reg</span><span class="p">,</span> <span class="s1">&#39;PASID&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[iommu] PASID / ECS            : </span><span class="si">{</span><span class="n">pasid</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1"> / </span><span class="si">{</span><span class="n">ecs</span><span class="si">:</span><span class="s1">X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>

        <span class="k">if</span> <span class="mh">0xFFFFFFFFFFFFFFFF</span> <span class="o">!=</span> <span class="n">rtaddr_reg</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">te</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[iommu] Dumping VT-d page table hierarchy at 0x</span><span class="si">{</span><span class="n">rtaddr_rta</span><span class="si">:</span><span class="s1">016X</span><span class="si">}</span><span class="s1"> (vtd_context_</span><span class="si">{</span><span class="n">rtaddr_rta</span><span class="si">:</span><span class="s1">08X</span><span class="si">}</span><span class="s1">)&#39;</span><span class="p">)</span>
                <span class="n">paging_vtd</span> <span class="o">=</span> <span class="n">paging</span><span class="o">.</span><span class="n">c_vtd_page_tables</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="p">)</span>
                <span class="n">paging_vtd</span><span class="o">.</span><span class="n">read_vtd_context</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;vtd_context_</span><span class="si">{</span><span class="n">rtaddr_rta</span><span class="si">:</span><span class="s1">08X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">,</span> <span class="n">rtaddr_rta</span><span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[iommu] Total VTd domains: </span><span class="si">{</span><span class="nb">len</span><span class="p">(</span><span class="n">paging_vtd</span><span class="o">.</span><span class="n">domains</span><span class="p">)</span><span class="si">:</span><span class="s1">d</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>
                <span class="k">for</span> <span class="n">domain</span> <span class="ow">in</span> <span class="n">paging_vtd</span><span class="o">.</span><span class="n">domains</span><span class="p">:</span>
                    <span class="n">paging_vtd</span><span class="o">.</span><span class="n">read_pt_and_show_status</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;vtd_</span><span class="si">{</span><span class="n">domain</span><span class="si">:</span><span class="s1">08X</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">,</span> <span class="s1">&#39;VTd&#39;</span><span class="p">,</span> <span class="n">domain</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;[iommu] translation via VT-d engine &#39;</span><span class="si">{</span><span class="n">iommu_engine</span><span class="si">}</span><span class="s2">&#39; is not enabled&quot;</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log_error</span><span class="p">(</span><span class="s2">&quot;Cannot access VT-d registers&quot;</span><span class="p">)</span></div>

<div class="viewcode-block" id="IOMMU.dump_IOMMU_status"><a class="viewcode-back" href="../../../modules/chipsec.hal.iommu.html#chipsec.hal.iommu.IOMMU.dump_IOMMU_status">[docs]</a>    <span class="k">def</span> <span class="nf">dump_IOMMU_status</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">iommu_engine</span><span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="kc">None</span><span class="p">:</span>
        <span class="n">vtd</span> <span class="o">=</span> <span class="n">IOMMU_ENGINES</span><span class="p">[</span><span class="n">iommu_engine</span><span class="p">]</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s1">&#39;==================================================================&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[iommu] </span><span class="si">{</span><span class="n">iommu_engine</span><span class="si">}</span><span class="s1"> IOMMU Engine Status:&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="s1">&#39;==================================================================&#39;</span><span class="p">)</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="n">vtd</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;[iommu] </span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1"> value is zero&#39;</span><span class="p">)</span>
            <span class="k">return</span> <span class="kc">None</span>
        <span class="n">gsts_reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_GSTS&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">print_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_GSTS&#39;</span><span class="p">,</span> <span class="n">gsts_reg</span><span class="p">)</span>
        <span class="n">fsts_reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_FSTS&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">print_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_FSTS&#39;</span><span class="p">,</span> <span class="n">fsts_reg</span><span class="p">)</span>
        <span class="n">frcdl_reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_FRCDL&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">print_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_FRCDL&#39;</span><span class="p">,</span> <span class="n">frcdl_reg</span><span class="p">)</span>
        <span class="n">frcdh_reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_FRCDH&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">print_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_FRCDH&#39;</span><span class="p">,</span> <span class="n">frcdh_reg</span><span class="p">)</span>
        <span class="n">ics_reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">read_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_ICS&#39;</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">print_register</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;</span><span class="si">{</span><span class="n">vtd</span><span class="si">}</span><span class="s1">_ICS&#39;</span><span class="p">,</span> <span class="n">ics_reg</span><span class="p">)</span>
        <span class="k">return</span> <span class="kc">None</span></div></div>
</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../index.html">
              <img class="logo" src="../../../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
<h3><a href="../../../index.html">Table of Contents</a></h3>
<p class="caption" role="heading"><span class="caption-text">Start here</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../start/Contact.html">Contact</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../start/Download.html">Download CHIPSEC</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Installation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../installation/InstallLinux.html">Linux Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../installation/InstallWinDAL.html">DAL Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../installation/InstallWindows.html">Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../installation/USBwithUEFIShell.html">Building a Bootable USB drive with UEFI Shell (x64)</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Using CHIPSEC</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../usage/Interpreting-Results.html">Interpreting results</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../usage/Running-Chipsec.html">Running CHIPSEC</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Architecture and Modules</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Architecture-Overview.html">Architecture Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Configuration-Files.html">Configuration Files</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Developing.html">Writing Your Own Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/OS-Helpers-and-Drivers.html">OS Helpers and Drivers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Platform-Detection.html">Methods for Platform Detection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Sample-Module-Code.html">Sample module code template</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../development/Vulnerabilities-and-CHIPSEC-Modules.html">CHIPSEC Modules</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Contribution Guide</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html">Python Version</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#python-coding-style-guide">Python Coding Style Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#f-strings">f-Strings</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#type-hints">Type Hints</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#underscores-in-numeric-literals">Underscores in Numeric Literals</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#walrus-operator">Walrus Operator (:=)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../contribution/code-style-python.html#deprecate-distutils-module-support">Deprecate distutils module support</a></li>
</ul>

<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.hal.iommu</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on Feb 29, 2024.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 4.4.0.
    </div>
  </body>
</html>