
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.7 EDK_P.20131013
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/


/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 2

/* Definitions for peripheral DLMB_CNTLR */
#define XPAR_DLMB_CNTLR_DEVICE_ID 0
#define XPAR_DLMB_CNTLR_DATA_WIDTH 32
#define XPAR_DLMB_CNTLR_ECC 0
#define XPAR_DLMB_CNTLR_FAULT_INJECT 0
#define XPAR_DLMB_CNTLR_CE_FAILING_REGISTERS 0
#define XPAR_DLMB_CNTLR_UE_FAILING_REGISTERS 0
#define XPAR_DLMB_CNTLR_ECC_STATUS_REGISTERS 0
#define XPAR_DLMB_CNTLR_CE_COUNTER_WIDTH 0
#define XPAR_DLMB_CNTLR_ECC_ONOFF_REGISTER 0
#define XPAR_DLMB_CNTLR_ECC_ONOFF_RESET_VALUE 1
#define XPAR_DLMB_CNTLR_WRITE_ACCESS 2
#define XPAR_DLMB_CNTLR_BASEADDR 0x00000000
#define XPAR_DLMB_CNTLR_HIGHADDR 0x00007FFF
#define XPAR_DLMB_CNTLR_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_DLMB_CNTLR_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral ILMB_CNTLR */
#define XPAR_ILMB_CNTLR_DEVICE_ID 1
#define XPAR_ILMB_CNTLR_DATA_WIDTH 32
#define XPAR_ILMB_CNTLR_ECC 0
#define XPAR_ILMB_CNTLR_FAULT_INJECT 0
#define XPAR_ILMB_CNTLR_CE_FAILING_REGISTERS 0
#define XPAR_ILMB_CNTLR_UE_FAILING_REGISTERS 0
#define XPAR_ILMB_CNTLR_ECC_STATUS_REGISTERS 0
#define XPAR_ILMB_CNTLR_CE_COUNTER_WIDTH 0
#define XPAR_ILMB_CNTLR_ECC_ONOFF_REGISTER 0
#define XPAR_ILMB_CNTLR_ECC_ONOFF_RESET_VALUE 1
#define XPAR_ILMB_CNTLR_WRITE_ACCESS 2
#define XPAR_ILMB_CNTLR_BASEADDR 0x00000000
#define XPAR_ILMB_CNTLR_HIGHADDR 0x00007FFF
#define XPAR_ILMB_CNTLR_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_ILMB_CNTLR_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/******************************************************************/

/* Canonical definitions for peripheral DLMB_CNTLR */
#define XPAR_BRAM_0_DEVICE_ID XPAR_DLMB_CNTLR_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32
#define XPAR_BRAM_0_ECC 0
#define XPAR_BRAM_0_FAULT_INJECT 0
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_0_WRITE_ACCESS 2
#define XPAR_BRAM_0_BASEADDR 0x00000000
#define XPAR_BRAM_0_HIGHADDR 0x00007FFF

/* Canonical definitions for peripheral ILMB_CNTLR */
#define XPAR_BRAM_1_DEVICE_ID XPAR_ILMB_CNTLR_DEVICE_ID
#define XPAR_BRAM_1_DATA_WIDTH 32
#define XPAR_BRAM_1_ECC 0
#define XPAR_BRAM_1_FAULT_INJECT 0
#define XPAR_BRAM_1_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_1_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_1_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_1_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_1_WRITE_ACCESS 2
#define XPAR_BRAM_1_BASEADDR 0x00000000
#define XPAR_BRAM_1_HIGHADDR 0x00007FFF


/******************************************************************/

/* Definitions for driver IPSDKSEBESEGESPOZICIO_PLBW */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_NUM_INSTANCES 4

/* Definitions for peripheral IPSDKSEBESEGESPOZICIO_PLBW_0 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_USEBESSEG_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_USEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_UPOZICIO_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_UPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_SEBESSEGPOZICIO_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_SEBESSEGPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_AKTPOZICIO_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_AKTPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_AKTSEBESSEG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_AKTSEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_ESEBESSEG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_ESEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_POSREF_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_POSREF_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q1_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q1_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q2_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q2_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q0_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q0_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_PIDTS_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_PIDTS_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_PWMFREK_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_PWMFREK_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_REFSPEED_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_REFSPEED_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_SUGARAKARANYA_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_SUGARAKARANYA_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q_SAV_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q_SAV_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_CONFIG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_CONFIG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_DEVICE_ID 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_BASEADDR 0xC5E12000


/* Definitions for peripheral IPSDKSEBESEGESPOZICIO_PLBW_1 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_USEBESSEG_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_USEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_UPOZICIO_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_UPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_SEBESSEGPOZICIO_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_SEBESSEGPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_AKTPOZICIO_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_AKTPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_AKTSEBESSEG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_AKTSEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_ESEBESSEG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_ESEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_POSREF_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_POSREF_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q1_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q1_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q2_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q2_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q0_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q0_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_PIDTS_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_PIDTS_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_PWMFREK_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_PWMFREK_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_REFSPEED_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_REFSPEED_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_SUGARAKARANYA_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_SUGARAKARANYA_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q_SAV_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q_SAV_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_CONFIG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_CONFIG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_DEVICE_ID 1
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_BASEADDR 0xC5E1D000


/* Definitions for peripheral IPSDKSEBESEGESPOZICIO_PLBW_2 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_USEBESSEG_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_USEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_UPOZICIO_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_UPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_SEBESSEGPOZICIO_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_SEBESSEGPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_AKTPOZICIO_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_AKTPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_AKTSEBESSEG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_AKTSEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_ESEBESSEG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_ESEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_POSREF_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_POSREF_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q1_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q1_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q2_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q2_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q0_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q0_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_PIDTS_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_PIDTS_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_PWMFREK_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_PWMFREK_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_REFSPEED_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_REFSPEED_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_SUGARAKARANYA_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_SUGARAKARANYA_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q_SAV_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q_SAV_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_CONFIG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_CONFIG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_DEVICE_ID 2
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_BASEADDR 0xCBE20000


/* Definitions for peripheral IPSDKSEBESEGESPOZICIO_PLBW_3 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_USEBESSEG_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_USEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_UPOZICIO_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_UPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_SEBESSEGPOZICIO_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_SEBESSEGPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_AKTPOZICIO_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_AKTPOZICIO_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_AKTSEBESSEG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_AKTSEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_ESEBESSEG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_ESEBESSEG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_POSREF_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_POSREF_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q1_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q1_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q2_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q2_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q0_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q0_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_PIDTS_N_BITS 32
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_PIDTS_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_PWMFREK_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_PWMFREK_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_REFSPEED_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_REFSPEED_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_SUGARAKARANYA_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_SUGARAKARANYA_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q_SAV_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q_SAV_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_CONFIG_N_BITS 16
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_CONFIG_BIN_PT 0
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_DEVICE_ID 3
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_BASEADDR 0xCBE00000


/******************************************************************/


/* Definitions (address parameters) for peripheral IPSDKSEBESEGESPOZICIO_PLBW_0 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_USEBESSEG 0xC5E12800
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_UPOZICIO 0xC5E12804
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_SEBESSEGPOZICIO 0xC5E12808
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_AKTPOZICIO 0xC5E1280C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_AKTSEBESSEG 0xC5E12810
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_ESEBESSEG 0xC5E12814
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_POSREF 0xC5E12800
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q1 0xC5E12804
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q2 0xC5E12808
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q0 0xC5E1280C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_PIDTS 0xC5E12810
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_PWMFREK 0xC5E12814
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_REFSPEED 0xC5E12818
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_SUGARAKARANYA 0xC5E1281C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_Q_SAV 0xC5E12820
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_MEMMAP_CONFIG 0xC5E12824
/* software driver settings for peripheral IPSDKSEBESEGESPOZICIO_PLBW_0 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_XC_VERSION   1
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_XC_CREATE    xc_ipsdksebesegespozicio_plbw_create
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_XC_RELEASE   xc_ipsdksebesegespozicio_plbw_release
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_XC_OPEN      xc_ipsdksebesegespozicio_plbw_open
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_XC_CLOSE     xc_ipsdksebesegespozicio_plbw_close
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_XC_READ      xc_ipsdksebesegespozicio_plbw_read
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_XC_WRITE     xc_ipsdksebesegespozicio_plbw_write
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_0_XC_GET_SHMEM xc_ipsdksebesegespozicio_plbw_getshmem


/* Definitions (address parameters) for peripheral IPSDKSEBESEGESPOZICIO_PLBW_1 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_USEBESSEG 0xC5E1D800
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_UPOZICIO 0xC5E1D804
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_SEBESSEGPOZICIO 0xC5E1D808
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_AKTPOZICIO 0xC5E1D80C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_AKTSEBESSEG 0xC5E1D810
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_ESEBESSEG 0xC5E1D814
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_POSREF 0xC5E1D800
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q1 0xC5E1D804
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q2 0xC5E1D808
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q0 0xC5E1D80C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_PIDTS 0xC5E1D810
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_PWMFREK 0xC5E1D814
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_REFSPEED 0xC5E1D818
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_SUGARAKARANYA 0xC5E1D81C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_Q_SAV 0xC5E1D820
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_MEMMAP_CONFIG 0xC5E1D824
/* software driver settings for peripheral IPSDKSEBESEGESPOZICIO_PLBW_1 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_XC_VERSION   1
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_XC_CREATE    xc_ipsdksebesegespozicio_plbw_create
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_XC_RELEASE   xc_ipsdksebesegespozicio_plbw_release
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_XC_OPEN      xc_ipsdksebesegespozicio_plbw_open
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_XC_CLOSE     xc_ipsdksebesegespozicio_plbw_close
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_XC_READ      xc_ipsdksebesegespozicio_plbw_read
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_XC_WRITE     xc_ipsdksebesegespozicio_plbw_write
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_1_XC_GET_SHMEM xc_ipsdksebesegespozicio_plbw_getshmem


/* Definitions (address parameters) for peripheral IPSDKSEBESEGESPOZICIO_PLBW_2 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_USEBESSEG 0xCBE20800
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_UPOZICIO 0xCBE20804
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_SEBESSEGPOZICIO 0xCBE20808
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_AKTPOZICIO 0xCBE2080C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_AKTSEBESSEG 0xCBE20810
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_ESEBESSEG 0xCBE20814
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_POSREF 0xCBE20800
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q1 0xCBE20804
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q2 0xCBE20808
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q0 0xCBE2080C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_PIDTS 0xCBE20810
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_PWMFREK 0xCBE20814
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_REFSPEED 0xCBE20818
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_SUGARAKARANYA 0xCBE2081C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_Q_SAV 0xCBE20820
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_MEMMAP_CONFIG 0xCBE20824
/* software driver settings for peripheral IPSDKSEBESEGESPOZICIO_PLBW_2 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_XC_VERSION   1
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_XC_CREATE    xc_ipsdksebesegespozicio_plbw_create
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_XC_RELEASE   xc_ipsdksebesegespozicio_plbw_release
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_XC_OPEN      xc_ipsdksebesegespozicio_plbw_open
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_XC_CLOSE     xc_ipsdksebesegespozicio_plbw_close
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_XC_READ      xc_ipsdksebesegespozicio_plbw_read
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_XC_WRITE     xc_ipsdksebesegespozicio_plbw_write
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_2_XC_GET_SHMEM xc_ipsdksebesegespozicio_plbw_getshmem


/* Definitions (address parameters) for peripheral IPSDKSEBESEGESPOZICIO_PLBW_3 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_USEBESSEG 0xCBE00800
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_UPOZICIO 0xCBE00804
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_SEBESSEGPOZICIO 0xCBE00808
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_AKTPOZICIO 0xCBE0080C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_AKTSEBESSEG 0xCBE00810
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_ESEBESSEG 0xCBE00814
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_POSREF 0xCBE00800
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q1 0xCBE00804
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q2 0xCBE00808
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q0 0xCBE0080C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_PIDTS 0xCBE00810
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_PWMFREK 0xCBE00814
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_REFSPEED 0xCBE00818
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_SUGARAKARANYA 0xCBE0081C
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_Q_SAV 0xCBE00820
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_MEMMAP_CONFIG 0xCBE00824
/* software driver settings for peripheral IPSDKSEBESEGESPOZICIO_PLBW_3 */
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_XC_VERSION   1
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_XC_CREATE    xc_ipsdksebesegespozicio_plbw_create
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_XC_RELEASE   xc_ipsdksebesegespozicio_plbw_release
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_XC_OPEN      xc_ipsdksebesegespozicio_plbw_open
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_XC_CLOSE     xc_ipsdksebesegespozicio_plbw_close
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_XC_READ      xc_ipsdksebesegespozicio_plbw_read
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_XC_WRITE     xc_ipsdksebesegespozicio_plbw_write
#define XPAR_IPSDKSEBESEGESPOZICIO_PLBW_3_XC_GET_SHMEM xc_ipsdksebesegespozicio_plbw_getshmem


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 1

/* Definitions for peripheral LED4GPIO */
#define XPAR_LED4GPIO_BASEADDR 0xC5E16800
#define XPAR_LED4GPIO_HIGHADDR 0xC5E16BFF
#define XPAR_LED4GPIO_DEVICE_ID 0
#define XPAR_LED4GPIO_INTERRUPT_PRESENT 0
#define XPAR_LED4GPIO_IS_DUAL 0


/******************************************************************/

/* Canonical definitions for peripheral LED4GPIO */
#define XPAR_GPIO_0_BASEADDR 0xC5E16800
#define XPAR_GPIO_0_HIGHADDR 0xC5E16BFF
#define XPAR_GPIO_0_DEVICE_ID XPAR_LED4GPIO_DEVICE_ID
#define XPAR_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_GPIO_0_IS_DUAL 0


/******************************************************************/

/* Definitions for driver SPI */
#define XPAR_XSPI_NUM_INSTANCES 1

/* Definitions for peripheral SPIZYBO */
#define XPAR_SPIZYBO_DEVICE_ID 0
#define XPAR_SPIZYBO_BASEADDR 0xc5e18000
#define XPAR_SPIZYBO_HIGHADDR 0xc5e19fff
#define XPAR_SPIZYBO_FIFO_EXIST 1
#define XPAR_SPIZYBO_SPI_SLAVE_ONLY 0
#define XPAR_SPIZYBO_NUM_SS_BITS 1
#define XPAR_SPIZYBO_NUM_TRANSFER_BITS 32
#define XPAR_SPIZYBO_SPI_MODE 0
#define XPAR_SPIZYBO_TYPE_OF_AXI4_INTERFACE 0
#define XPAR_SPIZYBO_AXI4_BASEADDR 0
#define XPAR_SPIZYBO_AXI4_HIGHADDR 0
#define XPAR_SPIZYBO_XIP_MODE 0

/* Canonical definitions for peripheral SPIZYBO */
#define XPAR_SPI_0_DEVICE_ID 0
#define XPAR_SPI_0_BASEADDR 0xc5e18000
#define XPAR_SPI_0_HIGHADDR 0xc5e19fff
#define XPAR_SPI_0_FIFO_EXIST 1
#define XPAR_SPI_0_SPI_SLAVE_ONLY 0
#define XPAR_SPI_0_NUM_SS_BITS 1
#define XPAR_SPI_0_NUM_TRANSFER_BITS 32
#define XPAR_SPI_0_SPI_MODE 0
#define XPAR_SPI_0_TYPE_OF_AXI4_INTERFACE 0
#define XPAR_SPI_0_AXI4_BASEADDR 0
#define XPAR_SPI_0_AXI4_HIGHADDR 0
#define XPAR_SPI_0_XIP_MODE 0
#define XPAR_SPI_0_USE_STARTUP 0



/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_DPLB_FREQ_HZ 50000000
#define XPAR_CPU_IPLB_FREQ_HZ 50000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 50000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 50000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 50000000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_SCO 0
#define XPAR_MICROBLAZE_0_FREQ 50000000
#define XPAR_MICROBLAZE_0_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_0_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_0_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_0_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_0_ENDIANNESS 0
#define XPAR_MICROBLAZE_0_AREA_OPTIMIZED 1
#define XPAR_MICROBLAZE_0_OPTIMIZATION 0
#define XPAR_MICROBLAZE_0_INTERCONNECT 1
#define XPAR_MICROBLAZE_0_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_0_BASE_VECTORS 0x00000000
#define XPAR_MICROBLAZE_0_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_DPLB_P2P 0
#define XPAR_MICROBLAZE_0_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_IPLB_P2P 0
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_0_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_0_D_AXI 0
#define XPAR_MICROBLAZE_0_D_PLB 1
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_AXI 0
#define XPAR_MICROBLAZE_0_I_PLB 1
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_USE_BARREL 1
#define XPAR_MICROBLAZE_0_USE_DIV 0
#define XPAR_MICROBLAZE_0_USE_HW_MUL 1
#define XPAR_MICROBLAZE_0_USE_FPU 0
#define XPAR_MICROBLAZE_0_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_0_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_0_PVR 0
#define XPAR_MICROBLAZE_0_PVR_USER1 0x00
#define XPAR_MICROBLAZE_0_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_0_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_0_FSL_LINKS 0
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_0_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 0
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 0
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_ICACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_0_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_0_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_0_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_0_M_AXI_IC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 0
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_0_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_0_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_0_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_0_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_0_USE_MMU 0
#define XPAR_MICROBLAZE_0_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_0_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_0_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_0_MMU_ZONES 16
#define XPAR_MICROBLAZE_0_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_0_USE_INTERRUPT 0
#define XPAR_MICROBLAZE_0_USE_EXT_BRK 0
#define XPAR_MICROBLAZE_0_USE_EXT_NM_BRK 0
#define XPAR_MICROBLAZE_0_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_0_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_0_PC_WIDTH 32

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 50000000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_ENDIANNESS 0
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 1
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 1
#define XPAR_MICROBLAZE_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_BASE_VECTORS 0x00000000
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_D_AXI 0
#define XPAR_MICROBLAZE_D_PLB 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_AXI 0
#define XPAR_MICROBLAZE_I_PLB 1
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 0
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 0
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 0
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_M_AXI_IC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 0
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_USE_INTERRUPT 0
#define XPAR_MICROBLAZE_USE_EXT_BRK 0
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 0
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_PC_WIDTH 32
#define XPAR_MICROBLAZE_HW_VER "8.50.c"

/******************************************************************/

