68K GAS  S68K_001.s 			page 1


   1               	| Borrowed init code from 
   2               	|  https://raw.githubusercontent.com/ChartreuseK/68k-Monitor/master/Monitor-Simple.x68
   3               	
   4               	RAM_START	= 0x00000	| Beginning of the SRAM
   5               	STACK_END	= 0x7FFFC	| Has to be on a word boundary
   6               	RAM_END		= 0x7FFFF	| 512KB SRAM
   7               	ROM_START	= 0x80000	| ROM start
   8               	ROM_CODE	= ROM_START+1024| Skip vector table
   9               	ROM_END		= 0x87FFF	| End of 32KB EPROM
  10               	
  11               	|||||||||||||||||||||||||||||||||
  12               	| 68681 Duart Register Addresses
  13               	|
  14               	DUART = 0x0F0000	  | Base Addr of DUART
  15               	MRA   = DUART+0		  | Mode Register A           (R/W)
  16               	SRA   = DUART+2       | Status Register A         (r)
  17               	CSRA  = DUART+2       | Clock Select Register A   (w)
  18               	CRA   = DUART+4       | Commands Register A       (w)
  19               	RBA   = DUART+6       | Receiver Buffer A         (r)
  20               	TBA   = DUART+6       | Transmitter Buffer A      (w)
  21               	ACR   = DUART+8       | Aux. Control Register     (R/W)
  22               	ISR   = DUART+10      | Interrupt Status Register (R)
  23               	IMR   = DUART+10      | Interrupt Mask Register   (W)
  24               	MRB   = DUART+16      | Mode Register B           (R/W)
  25               	SRB   = DUART+18      | Status Register B         (R)
  26               	CSRB  = DUART+18      | Clock Select Register B   (W)
  27               	CRB   = DUART+20      | Commands Register B       (W)
  28               	RBB   = DUART+22      | Reciever Buffer B         (R)
  29               	TBB   = DUART+22      | Transmitter Buffer B      (W)
  30               	IVR   = DUART+24      | Interrupt Vector Register (R/W)
  31               	OPC   = DUART+26      | Output port config        (W)
  32               	INU   = DUART+26      | Input port (unlatched)    (R)
  33               	OPS   = DUART+28      | Output port Set           (W)
  34               	OPR   = DUART+30      | Output port Clear         (W)
  35               	
  36               	||||||||||||||||||||||||||||||||||
  37               	| ASCII Control Characters
  38               	|
  39               	BEL   = 0x07
  40               	BKSP  = 0x08       | CTRL-H
  41               	TAB   = 0x09
  42               	LF    = 0x0A
  43               	CR    = 0x0D
  44               	ESC   = 0x1B
  45               	
  46               	CTRLC	=	0x03
  47               	CTRLX	=	0x18     | Line Clear
  48               	
  49 0000 0000 0000 		.ORG	ROM_START
  49      0000 0000 
  49      0000 0000 
  49      0000 0000 
  49      0000 0000 
  50               	
  51               	| FIRST 8 bytes loaded after reset |
  52 80000 0007 FFFC 	    DC.l    STACK_END | Supervisor stack pointer
  53 80004 0008 0400 	    DC.l    ROM_CODE	| Initial PC
68K GAS  S68K_001.s 			page 2


  54               	
  55 80008 0000 0000 	        .ORG ROM_CODE
  55      0000 0000 
  55      0000 0000 
  55      0000 0000 
  55      0000 0000 
  56 80400 4E71      		nop
  57 80402 4FF9 0007 		lea			STACK_END,%sp
  57      FFFC 
  58 80408 13FC 00FF 		move.b	#0xFF, 0x080000		| Set swap bit so SRAM works
  58      0008 0000 
  59 80410 4E71      		nop
  60               	|
  61               	| Test the first two SRAM location
  62               	|
  63 80412 203C DEAD 		move.l	#0xDEADBEEF, %d0	| Test Pattern #1
  63      BEEF 
  64 80418 307C 0000 		move		#0x00000000, %a0	| First address of SRAM
  65 8041c 2080      		move.l	%d0, (%a0)				| Write out test pattern to SRAM
  66 8041e 2410      		move.l	(%a0), %d2				| Read first SRAM pattern into d2
  67 80420 B042      		cmp			%d2, %d0
  68 80422 6600 0108 		bne			FERVR2						
  69 80426 223C 5555 		move.l	#0x5555AAAA, %d1	| Test Pattern #2
  69      AAAA 
  70 8042c 327C 0004 		move		#0x00000004, %a1	| Second long address of SRAM
  71 80430 2281      		move.l	%d1, (%a1)				| Write out test pattern to SRAM
  72 80432 2611      		move.l	(%a1), %d3				| Read back
  73 80434 B243      		cmp			%d3, %d1
  74 80436 6600 00F4 		bne			FERVR2
  75 8043a 4E71      		nop
  76               	| Test bits of first location (as bytes)
  77 8043c 7001      		move.l	#1, %d0
  78 8043e 207C 0000 		move.l	#0, %a0
  78      0000 
  79               	loop1stLoc:
  80 80444 1080      		move.b	%d0, (%a0)
  81 80446 1210      		move.b	(%a0), %d1
  82 80448 B200      		cmp.b		%d0, %d1
  83 8044a 6600 00E6 		bne			failBitTest
  84 8044e E348      		lsl			#1, %d0
  85 80450 0C80 0000 		cmp.l		#0x00000100, %d0
  85      0100 
  86 80456 6600 FFEC 		bne			loop1stLoc
  87               	|
  88               	| Test all address lines, 512KB SRAM
  89               	| Write incrementing pattern to data bits
  90               	|
  91 8045a 7001      		move.l	#1, %d0		| Fill pattern
  92 8045c 7401      		move.l	#1, %d2
  93 8045e 207C 0000 		move.l	#1, %a0		| Start address 1 (already tested addr 0)
  93      0001 
  94               	loopAdrFill:
  95 80464 1080      		move.b	%d0,(%a0)	| Do the write
  96 80466 5240      		addq		#1, %d0		| Increment the pattern
  97 80468 2408      		move.l	%a0, %d2	| Copy a0 to d2 for shift
  98 8046a E38A      		lsl.l		#1, %d2		| Shift temp addr
  99 8046c 2042      		move.l	%d2, %a0	| Put back into addr reg
68K GAS  S68K_001.s 			page 3


 100 8046e 0C82 0008 		cmp.l		#0x00080000,%d2
 100      0000 
 101 80474 6600 FFEE 		bne			loopAdrFill
 102               	| Check
 103 80478 7001      		move.l	#1, %d0
 104 8047a 7401      		move.l	#1, %d2
 105 8047c 207C 0000 		move.l	#1, %a0
 105      0001 
 106               	loopAdrCk:
 107 80482 1210      		move.b	(%a0), %d1	| Do the read (as a byte)
 108 80484 B200      		cmp.b		%d0, %d1
 109 80486 6600 00B0 		bne			failAdrTest
 110 8048a 5240      		addq		#1, %d0
 111 8048c 2408      		move.l	%a0, %d2 
 112 8048e E38A      		lsl.l		#1, %d2
 113 80490 2042      		move.l	%d2, %a0
 114 80492 0C82 0008 		cmp.l		#0x00080000,%d2
 114      0000 
 115 80498 6600 FFE8 		bne			loopAdrCk
 116               	|
 117               	| Done with address test of SRAM
 118               	|
 119 8049c 4EBA 01AA 		jsr     initDuart       | Setup the serial port
 120               		
 121 804a0 41FA 028D 		lea		BANNER_MSG, %a0
 122 804a4 4EBA 00C0 		jsr		printString1
 123 804a8 41FA 0282 		lea		CRLF_MSG, %a0
 124 804ac 4EBA 00B8 		jsr		printString1
 125 804b0 41FA 026A 		lea		RAM_PASS_MSG, %a0
 126 804b4 4EBA 00B0 		jsr		printString1
 127 804b8 41FA 0272 		lea		CRLF_MSG, %a0
 128 804bc 4EBA 00A8 		jsr		printString1
 129               	|
 130 804c0 4EBA 00AE 		jsr		inChar
 131 804c4 4EBA 0078 		jsr		outChar
 132               	
 133 804c8 4EFA 0044 		jmp		FERVR
 134               	|
 135 804cc 41FA 0212 		lea		READINLINE, %a0
 136 804d0 4EBA 0094 		jsr		printString1
 137 804d4 41FA 0256 		lea		CRLF_MSG, %a0
 138 804d8 4EBA 008C 		jsr		printString1
 139 804dc 4EBA 00BA 		jsr		readLine
 140 804e0 41FA 020E 		lea		LINETOUPPER, %a0
 141 804e4 4EBA 0080 		jsr		printString1
 142 804e8 41FA 0242 		lea		CRLF_MSG, %a0
 143 804ec 4EBA 0078 		jsr		printString1
 144 804f0 4EBA 0138 		jsr		lineToUpper
 145 804f4 41FA 0215 		lea		WRITEOUTLINE,%a0
 146 804f8 4EBA 006C 		jsr		printString1
 147 804fc 41FA 022E 		lea		CRLF_MSG, %a0
 148 80500 4EBA 0064 		jsr		printString1
 149 80504 41F9 0007 		lea     varLineBuf, %a0
 149      FBAE 
 150 8050a 4EBA 005A 		jsr		printString1
 151               		
 152               	FERVR:
68K GAS  S68K_001.s 			page 4


 153 8050e 4E71      		nop
 154 80510 13FC 0004 		move.b	#0x04, OPS		| Blink LED on DUART Out2
 154      000F 001C 
 155 80518 4EBA 01B8 		jsr		delay1Sec
 156 8051c 13FC 0004 		move.b	#0x04, OPR
 156      000F 001E 
 157 80524 4EBA 01AC 		jsr		delay1Sec
 158 80528 4EFA FFE4 		jmp		FERVR
 159               	|
 160               	FERVR2:
 161 8052c 4E71      		nop
 162 8052e 4EFA FFFC 		jmp	FERVR2
 163               	failBitTest:
 164 80532 4E71      		nop
 165 80534 4EFA FFFC 		jmp	failBitTest
 166               	failAdrTest:
 167 80538 4E71      		nop
 168 8053a 4EFA FFFC 		jmp	failAdrTest
 169               	
 170               	|||||
 171               	| Writes a character to Port A, blocking if not ready (Full buffer)
 172               	|  - Takes a character in D0
 173               	outChar1:
 174               	outChar:
 175 8053e 0839 0002 	    btst    #2, SRA      | Check if transmitter ready bit is set
 175      000F 0002 
 176 80546 6700 FFF6 	    beq     outChar1     
 177 8054a 13C0 000F 	    move.b  %d0, TBA      | Transmit Character
 177      0006 
 178 80550 4E75      	    rts
 179               	
 180               	| Writes a character to Port A, blocking if not ready (Full buffer)
 181               	|  - Takes a character in D0
 182               	outChar2:
 183 80552 0839 0002 	    btst    #2, SRB      | Check if transmitter ready bit is set
 183      000F 0012 
 184 8055a 6700 FFF6 	    beq     outChar2     
 185 8055e 13C0 000F 	    move.b  %d0, TBB      | Transmit Character
 185      0016 
 186 80564 4E75      	    rts
 187               	
 188               	******
 189               	* Print a null terminated string
 190               	*
 191               	printString1:
 192               	printString:
 193               	 PSloop:
 194 80566 1018      	    move.b  (%a0)+, %d0  | Read in character
 195 80568 6704      	    beq.s   PSend         | Check for the null
 196               	    
 197 8056a 61D2      	    bsr.s   outChar      | Otherwise write the character
 198 8056c 60F8      	    bra.s   PSloop        | And continue
 199               	PSend:
 200 8056e 4E75      	    rts
 201               	
 202               	
 203               	|||||
68K GAS  S68K_001.s 			page 5


 204               	| Reads in a character from Port A, blocking if none available
 205               	|  - Returns character in D0
 206               	|    
 207               	inChar1:
 208               	inChar:
 209 80570 0839 0000 	    btst    #0,  SRA	| Check if receiver ready bit is set
 209      000F 0002 
 210 80578 6700 FFF6 	    beq     inChar1
 211 8057c 1039 000F 	    move.b  RBA, %d0	| Read Character into D0
 211      0006 
 212 80582 4E75      	    rts
 213               	
 214               	inChar2:
 215 80584 0839 0000 	    btst    #0,  SRB	| Check if receiver ready bit is set
 215      000F 0012 
 216 8058c 6700 FFF6 	    beq     inChar2
 217 80590 1039 000F 	    move.b  RBB, %d0	| Read Character into D0
 217      0016 
 218 80596 4E75      	    rts
 219               	
 220               	| Read in a line into the line buffer
 221               	readLine:
 222 80598 48E7 2020 	    movem.l %d2/%a2, -(%SP)     | Save changed registers
 223 8059c 45F9 0007 	    lea     varLineBuf, %a2   	| Start of the lineBuffer
 223      FBAE 
 224 805a2 B542      	    eor.w   %d2, %d2           	| Clear the character counter
 225               	 .loop:
 226 805a4 6100 FFCA 	    bsr.w   inChar           	| Read a character from the serial port
 227 805a8 0C00 0008 	    cmp.b   #BKSP, %d0        	| Is it a backspace?
 228 805ac 6722      	    beq.s   .backspace
 229 805ae 0C00 0018 	    cmp.b   #CTRLX, %d0       	| Is it Ctrl-H (Line Clear)?
 230 805b2 673A      	    beq.s   .lineclear
 231 805b4 0C00 000D 	    cmp.b   #CR, %d0          	| Is it a carriage return?
 232 805b8 6758      	    beq.s   .endline
 233 805ba 0C00 000A 	    cmp.b   #LF, %d0          	| Is it anything else but a LF?
 234 805be 67E4      	    beq.s   .loop            	| Ignore LFs and get the next character
 235               	 .char:                      	| Normal character to be inserted into the buffer
 236 805c0 0C42 0050 	    cmp.w   #MAX_LINE_LENGTH, %d2
 237 805c4 6CDE      	    bge.s   .loop            	| If the buffer is full ignore the character
 238 805c6 14C0      	    move.b  %d0, (%a2)+        	| Otherwise store the character
 239 805c8 5242      	    addq.w  #1, %d2           	| Increment character count
 240 805ca 6100 FF72 	    bsr.w   outChar          	| Echo the character
 241 805ce 60D4      	    bra.s   .loop            	| And get the next one
 242               	 .backspace:
 243 805d0 4A42      	    tst.w   %d2               	| Are we at the beginning of the line?
 244 805d2 67D0      	    beq.s   .loop            	| Then ignore it
 245 805d4 6100 FF68 	    bsr.w   outChar          	| Backspace
 246 805d8 103C 0020 	    move.b  #' ', %d0
 247 805dc 6100 FF60 	    bsr.w   outChar          	| Space
 248 805e0 103C 0008 	    move.b  #BKSP, %d0
 249 805e4 6100 FF58 	    bsr.w   outChar          	| Backspace
 250 805e8 538A      	    subq.l  #1, %a2           	| Move back in the buffer
 251 805ea 5382      	    subq.l  #1, %d2           	| And current character count
 252 805ec 60B6      	    bra.s   .loop            	| And goto the next character
 253               	 .lineclear:
 254 805ee 4A42      	    tst     %d2               	| Anything to clear?
 255 805f0 67B2      	    beq.s   .loop            	| If not, fetch the next character
68K GAS  S68K_001.s 			page 6


 256 805f2 95C2      	    suba.l  %d2, %a2           	| Return to the start of the buffer
 257               	 .lineclearloop:
 258 805f4 103C 0008 	    move.b  #BKSP, %d0
 259 805f8 6100 FF44 	    bsr.w   outChar          	| Backspace
 260 805fc 103C 0020 	    move.b  #' ', %d0
 261 80600 6100 FF3C 	    bsr.w   outChar          	| Space
 262 80604 103C 0008 	    move.b  #BKSP, %d0
 263 80608 6100 FF34 	    bsr.w   outChar          	| Backspace
 264 8060c 5342      	    subq.w  #1, %d2          
 265 8060e 66E4      	    bne.s   .lineclearloop   	| Go till the start of the line
 266 80610 6092      	    bra.s   .loop   
 267               	 .endline:
 268 80612 6100 FF2A 	    bsr.w   outChar          	| Echo the CR
 269 80616 103C 000A 	    move.b  #LF, %d0
 270 8061a 6100 FF22 	    bsr.w   outChar          	| Line feed to be safe
 271 8061e 14BC 0000 	    move.b  #0, (%a2)         	| Terminate the line (Buffer is longer than max to allow this at ful
 272 80622 204A      	    movea.l %a2, %a0           	| Ready the pointer to return (if needed)
 273 80624 4CDF 0404 	    movem.l (%SP)+, %d2/%a2     | Restore registers
 274 80628 4E75      	    rts                      	| And return
 275               	
 276               	
 277               	| Convert line buffer to upper case
 278               	lineToUpper:
 279 8062a 41F9 0007 	    lea     varLineBuf, %a0   | Get the start of the line buffer
 279      FBAE 
 280               	 LUloop:
 281 80630 1010      	    move.b  (%a0), %d0        | Read in a character
 282 80632 0C00 0061 	    cmp.b   #'a', %d0         
 283 80636 6D0C      	    blt.s   LUnext2            | Is it less than lower-case 'a', then move on
 284 80638 0C00 007A 	    cmp.b   #'z', %d0
 285 8063c 6E06      	    bgt.s   LUnext2            | Is it greater than lower-case 'z', then move on
 286 8063e 0400 0000 	    sub.b   #$20, %d0         | Then convert a to A, b to B, etc.
 287               	 LUnext:
 288 80642 10C0      	    move.b  %d0, (%a0)+       | Store the character back into a0, and move to the next
 289               	LUnext2:
 290 80644 66EA      	    bne.s   LUloop             | Keep going till we hit a null terminator
 291 80646 4E75      	    rts
 292               	
 293               	
 294               	|||||
 295               	| Initializes the 68681 DUART port A as 9600 8N1 
 296               	initDuart:
 297 80648 13FC 0030 	    move.b  #0x30, CRA       | Reset Transmitter
 297      000F 0004 
 298 80650 13FC 0020 	    move.b  #0x20, CRA       | Reset Receiver
 298      000F 0004 
 299 80658 13FC 0010 	    move.b  #0x10, CRA       | Reset Mode Register Pointer
 299      000F 0004 
 300               	    
 301 80660 13FC 0080 	    move.b  #0x80, ACR       | Baud Rate Set #2
 301      000F 0008 
 302 80668 13FC 00BB 	    move.b  #0xBB, CSRA      | Set Tx and Rx rates to 9600
 302      000F 0002 
 303 80670 13FC 0093 	    move.b  #0x93, MRA       | 7-bit, No Parity (0x93 for 8-bit, 0x92 for 7-bit)
 303      000F 0000 
 304 80678 13FC 0007 	    move.b  #0x07, MRA       | Normal Mode, Not CTS/RTS, 1 stop bit
 304      000F 0000 
68K GAS  S68K_001.s 			page 7


 305               	    
 306 80680 13FC 0005 	    move.b  #0x05, CRA       | Enable Transmit/Recieve
 306      000F 0004 
 307               	
 308 80688 13FC 0030 	    move.b  #0x30, CRB       | Reset Transmitter
 308      000F 0014 
 309 80690 13FC 0020 	    move.b  #0x20, CRB       | Reset Receiver
 309      000F 0014 
 310 80698 13FC 0010 	    move.b  #0x10, CRB       | Reset Mode Register Pointer
 310      000F 0014 
 311               	    
 312 806a0 13FC 00BB 	    move.b  #0xBB, CSRB      | Set Tx and Rx rates to 9600
 312      000F 0012 
 313 806a8 13FC 0093 	    move.b  #0x93, MRB       | 7-bit, No Parity (0x93 for 8-bit, 0x92 for 7-bit)
 313      000F 0010 
 314 806b0 13FC 0007 	    move.b  #0x07, MRB       | Normal Mode, Not CTS/RTS, 1 stop bit
 314      000F 0010 
 315               	    
 316 806b8 13FC 0005 	    move.b  #0x05, CRB       | Enable Transmit/Recieve
 316      000F 0014 
 317               		
 318 806c0 13FC 0000 		move.b	#0x00, OPC		 | Output port configuration (all bit are outs)
 318      000F 001A 
 319 806c8 13FC 00FC 		move.b	#0xFC, OPR		 | Clear all outputs
 319      000F 001E 
 320 806d0 4E75      	    rts    
 321               	
 322               	delay1Sec:
 323 806d2 203C 0003 		move.l	#200000, %d0	| rough count
 323      0D40 
 324               	delay1Loop:
 325 806d8 5380      		sub.l	#1, %d0			
 326 806da 6600 FFFC 		bne		delay1Loop
 327 806de 4E75      		rts
 328               	
 329 806e0 5265 6164 	READINLINE:	  .ascii  "Reading in line"
 329      696E 6720 
 329      696E 206C 
 329      696E 65
 330 806ef 00        				DC.B    EOT
 331 806f0 436F 6E76 	LINETOUPPER:  .ascii  "Convert line to upper case"
 331      6572 7420 
 331      6C69 6E65 
 331      2074 6F20 
 331      7570 7065 
 332 8070a 00        				DC.B    EOT
 333 8070b 5772 6974 	WRITEOUTLINE:	  .ascii  "Writing out line"
 333      696E 6720 
 333      6F75 7420 
 333      6C69 6E65 
 334 8071b 00        				DC.B    EOT
 335 8071c 5241 4D20 	RAM_PASS_MSG:  .ascii  "RAM Test Passed"
 335      5465 7374 
 335      2050 6173 
 335      7365 64
 336 8072b 00        				DC.B    EOT
 337 8072c 0A0D 00   	CRLF_MSG:	dc.b 0x0a,0xd,0
68K GAS  S68K_001.s 			page 8


 338 8072f 5349 4D50 	BANNER_MSG:	.ascii  "SIMPLE-68008 CPU"
 338      4C45 2D36 
 338      3830 3038 
 338      2043 5055 
 339 8073f 00        				DC.B    EOT
 340               	
 341               	MAX_LINE_LENGTH = 80
 342               	varLineBuf = RAM_END+1-1024-MAX_LINE_LENGTH-2
68K GAS  S68K_001.s 			page 9


DEFINED SYMBOLS
          S68K_001.s:4      *ABS*:0000000000000000 RAM_START
          S68K_001.s:5      *ABS*:000000000007fffc STACK_END
          S68K_001.s:6      *ABS*:000000000007ffff RAM_END
          S68K_001.s:7      *ABS*:0000000000080000 ROM_START
          S68K_001.s:8      *ABS*:0000000000080400 ROM_CODE
          S68K_001.s:9      *ABS*:0000000000087fff ROM_END
          S68K_001.s:14     *ABS*:00000000000f0000 DUART
          S68K_001.s:15     *ABS*:00000000000f0000 MRA
          S68K_001.s:16     *ABS*:00000000000f0002 SRA
          S68K_001.s:17     *ABS*:00000000000f0002 CSRA
          S68K_001.s:18     *ABS*:00000000000f0004 CRA
          S68K_001.s:19     *ABS*:00000000000f0006 RBA
          S68K_001.s:20     *ABS*:00000000000f0006 TBA
          S68K_001.s:21     *ABS*:00000000000f0008 ACR
          S68K_001.s:22     *ABS*:00000000000f000a ISR
          S68K_001.s:23     *ABS*:00000000000f000a IMR
          S68K_001.s:24     *ABS*:00000000000f0010 MRB
          S68K_001.s:25     *ABS*:00000000000f0012 SRB
          S68K_001.s:26     *ABS*:00000000000f0012 CSRB
          S68K_001.s:27     *ABS*:00000000000f0014 CRB
          S68K_001.s:28     *ABS*:00000000000f0016 RBB
          S68K_001.s:29     *ABS*:00000000000f0016 TBB
          S68K_001.s:30     *ABS*:00000000000f0018 IVR
          S68K_001.s:31     *ABS*:00000000000f001a OPC
          S68K_001.s:32     *ABS*:00000000000f001a INU
          S68K_001.s:33     *ABS*:00000000000f001c OPS
          S68K_001.s:34     *ABS*:00000000000f001e OPR
          S68K_001.s:39     *ABS*:0000000000000007 BEL
          S68K_001.s:40     *ABS*:0000000000000008 BKSP
          S68K_001.s:41     *ABS*:0000000000000009 TAB
          S68K_001.s:42     *ABS*:000000000000000a LF
          S68K_001.s:43     *ABS*:000000000000000d CR
          S68K_001.s:44     *ABS*:000000000000001b ESC
          S68K_001.s:46     *ABS*:0000000000000003 CTRLC
          S68K_001.s:47     *ABS*:0000000000000018 CTRLX
          S68K_001.s:160    .text:000000000008052c FERVR2
          S68K_001.s:79     .text:0000000000080444 loop1stLoc
          S68K_001.s:163    .text:0000000000080532 failBitTest
          S68K_001.s:94     .text:0000000000080464 loopAdrFill
          S68K_001.s:106    .text:0000000000080482 loopAdrCk
          S68K_001.s:166    .text:0000000000080538 failAdrTest
          S68K_001.s:296    .text:0000000000080648 initDuart
          S68K_001.s:338    .text:000000000008072f BANNER_MSG
          S68K_001.s:191    .text:0000000000080566 printString1
          S68K_001.s:337    .text:000000000008072c CRLF_MSG
          S68K_001.s:335    .text:000000000008071c RAM_PASS_MSG
          S68K_001.s:208    .text:0000000000080570 inChar
          S68K_001.s:174    .text:000000000008053e outChar
          S68K_001.s:152    .text:000000000008050e FERVR
          S68K_001.s:329    .text:00000000000806e0 READINLINE
          S68K_001.s:221    .text:0000000000080598 readLine
          S68K_001.s:331    .text:00000000000806f0 LINETOUPPER
          S68K_001.s:278    .text:000000000008062a lineToUpper
          S68K_001.s:333    .text:000000000008070b WRITEOUTLINE
                            *ABS*:000000000007fbae varLineBuf
          S68K_001.s:322    .text:00000000000806d2 delay1Sec
68K GAS  S68K_001.s 			page 10


          S68K_001.s:173    .text:000000000008053e outChar1
          S68K_001.s:182    .text:0000000000080552 outChar2
          S68K_001.s:192    .text:0000000000080566 printString
          S68K_001.s:193    .text:0000000000080566 PSloop
          S68K_001.s:199    .text:000000000008056e PSend
          S68K_001.s:207    .text:0000000000080570 inChar1
          S68K_001.s:214    .text:0000000000080584 inChar2
          S68K_001.s:225    .text:00000000000805a4 .loop
          S68K_001.s:242    .text:00000000000805d0 .backspace
          S68K_001.s:253    .text:00000000000805ee .lineclear
          S68K_001.s:267    .text:0000000000080612 .endline
          S68K_001.s:235    .text:00000000000805c0 .char
                            *ABS*:0000000000000050 MAX_LINE_LENGTH
          S68K_001.s:257    .text:00000000000805f4 .lineclearloop
          S68K_001.s:280    .text:0000000000080630 LUloop
          S68K_001.s:289    .text:0000000000080644 LUnext2
          S68K_001.s:287    .text:0000000000080642 LUnext
          S68K_001.s:324    .text:00000000000806d8 delay1Loop

UNDEFINED SYMBOLS
$20
EOT
