// Seed: 2480438550
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply1 id_4
);
  uwire id_6 = id_4 == 1'h0;
  wire  id_7 = id_6;
endmodule
module module_0 (
    input supply0 module_1,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    output tri id_5,
    output wand id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input wire id_10
    , id_13,
    input tri id_11
);
  logic [-1 : -1] id_14;
  ;
  or primCall (id_5, id_9, id_15, id_1, id_11, id_2, id_10, id_13, id_7, id_4, id_14);
  assign id_8 = id_10;
  logic [1  <  -1 : -1] id_15;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_1,
      id_3,
      id_9
  );
  logic id_16;
  ;
endmodule
