{"Source Block": ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@159:169@HdlIdDef", "   \n   // signals to hold the requested transaction before it is completed\n   reg save_wr                  = 1'b0; \n   reg [sdram_row_bits-1:0] save_row          = 13'b0000000000000;\n   reg [1:0]  save_bank         = 2'b00;\n   reg [sdram_column_bits-1:0] save_col          = 13'b0000000000000;\n   reg [15:0] save_data_in      = 16'b0000000000000000;\n   reg [1:0]  save_byte_enable  = 2'b00;\n   \n   // control when new transactions are accepted \n   reg ready_for_new    = 1'b0;\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@158:168", "   //reg [dqm_sr_high:0] dqm_sr = 2'b11; // an extra two bits in case CAS=3\n   \n   // signals to hold the requested transaction before it is completed\n   reg save_wr                  = 1'b0; \n   reg [sdram_row_bits-1:0] save_row          = 13'b0000000000000;\n   reg [1:0]  save_bank         = 2'b00;\n   reg [sdram_column_bits-1:0] save_col          = 13'b0000000000000;\n   reg [15:0] save_data_in      = 16'b0000000000000000;\n   reg [1:0]  save_byte_enable  = 2'b00;\n   \n   // control when new transactions are accepted \n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@157:167", "   //parameter dqm_sr_high = 1;\n   //reg [dqm_sr_high:0] dqm_sr = 2'b11; // an extra two bits in case CAS=3\n   \n   // signals to hold the requested transaction before it is completed\n   reg save_wr                  = 1'b0; \n   reg [sdram_row_bits-1:0] save_row          = 13'b0000000000000;\n   reg [1:0]  save_bank         = 2'b00;\n   reg [sdram_column_bits-1:0] save_col          = 13'b0000000000000;\n   reg [15:0] save_data_in      = 16'b0000000000000000;\n   reg [1:0]  save_byte_enable  = 2'b00;\n   \n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@164:174", "   reg [sdram_column_bits-1:0] save_col          = 13'b0000000000000;\n   reg [15:0] save_data_in      = 16'b0000000000000000;\n   reg [1:0]  save_byte_enable  = 2'b00;\n   \n   // control when new transactions are accepted \n   reg ready_for_new    = 1'b0;\n   reg got_transaction  = 1'b0;\n   reg can_back_to_back = 1'b0; \n\n   // signal to control the Hi-Z state of the DQ bus\n   reg iob_dq_hiz = 1'b0;\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@157:167", "   \n   // signals to hold the requested transaction before it is completed\n   reg save_wr                  = 1'b0; \n   reg [12:0] save_row          = 13'b0000000000000;\n   reg [1:0]  save_bank         = 2'b00;\n   reg [12:0] save_col          = 13'b0000000000000;\n   reg [31:0] save_data_in      = 32'b00000000000000000000000000000000;\n   reg [3:0]  save_byte_enable  = 3'b0000;\n   \n   // control when new transactions are accepted \n   reg ready_for_new    = 1'b0;\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@158:168", "   // signals to hold the requested transaction before it is completed\n   reg save_wr                  = 1'b0; \n   reg [12:0] save_row          = 13'b0000000000000;\n   reg [1:0]  save_bank         = 2'b00;\n   reg [12:0] save_col          = 13'b0000000000000;\n   reg [31:0] save_data_in      = 32'b00000000000000000000000000000000;\n   reg [3:0]  save_byte_enable  = 3'b0000;\n   \n   // control when new transactions are accepted \n   reg ready_for_new    = 1'b0;\n   reg got_transaction  = 1'b0;\n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@161:171", "   reg save_wr                  = 1'b0; \n   reg [sdram_row_bits-1:0] save_row          = 13'b0000000000000;\n   reg [1:0]  save_bank         = 2'b00;\n   reg [sdram_column_bits-1:0] save_col          = 13'b0000000000000;\n   reg [15:0] save_data_in      = 16'b0000000000000000;\n   reg [1:0]  save_byte_enable  = 2'b00;\n   \n   // control when new transactions are accepted \n   reg ready_for_new    = 1'b0;\n   reg got_transaction  = 1'b0;\n   reg can_back_to_back = 1'b0; \n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@156:166", "   // shift register to hold the DQM bits\n   //parameter dqm_sr_high = 1;\n   //reg [dqm_sr_high:0] dqm_sr = 2'b11; // an extra two bits in case CAS=3\n   \n   // signals to hold the requested transaction before it is completed\n   reg save_wr                  = 1'b0; \n   reg [sdram_row_bits-1:0] save_row          = 13'b0000000000000;\n   reg [1:0]  save_bank         = 2'b00;\n   reg [sdram_column_bits-1:0] save_col          = 13'b0000000000000;\n   reg [15:0] save_data_in      = 16'b0000000000000000;\n   reg [1:0]  save_byte_enable  = 2'b00;\n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@160:170", "   // signals to hold the requested transaction before it is completed\n   reg save_wr                  = 1'b0; \n   reg [sdram_row_bits-1:0] save_row          = 13'b0000000000000;\n   reg [1:0]  save_bank         = 2'b00;\n   reg [sdram_column_bits-1:0] save_col          = 13'b0000000000000;\n   reg [15:0] save_data_in      = 16'b0000000000000000;\n   reg [1:0]  save_byte_enable  = 2'b00;\n   \n   // control when new transactions are accepted \n   reg ready_for_new    = 1'b0;\n   reg got_transaction  = 1'b0;\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@159:169", "   reg save_wr                  = 1'b0; \n   reg [12:0] save_row          = 13'b0000000000000;\n   reg [1:0]  save_bank         = 2'b00;\n   reg [12:0] save_col          = 13'b0000000000000;\n   reg [31:0] save_data_in      = 32'b00000000000000000000000000000000;\n   reg [3:0]  save_byte_enable  = 3'b0000;\n   \n   // control when new transactions are accepted \n   reg ready_for_new    = 1'b0;\n   reg got_transaction  = 1'b0;\n   reg can_back_to_back = 1'b0; \n"]], "Diff Content": {"Delete": [[164, "   reg [sdram_column_bits-1:0] save_col          = 13'b0000000000000;\n"]], "Add": [[164, "   reg [sdram_row_bits-1:0] save_col          = 13'b0000000000000;\n"]]}}