I 000050 55 3211          1459010220384 SCHEMATIC
(_unit VHDL (schemasr 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459010220385 2016.03.26 18:37:00)
	(_source (\./../../impl1/schemaSR.vhd\))
	(_parameters dbg tan)
	(_code e4ebe0b7e3b3b8f2e4e4a0beb4e3e7e3e6e3e7e2e7)
	(_ent
		(_time 1459010220368)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 34(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 38(_ent (_in))))
				(_port (_int B -1 0 39(_ent (_in))))
				(_port (_int Z -1 0 40(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 44(_ent (_in))))
				(_port (_int B -1 0 45(_ent (_in))))
				(_port (_int Z -1 0 46(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 50(_ent (_in))))
				(_port (_int Z -1 0 51(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int C -1 0 57(_ent (_in))))
				(_port (_int Z -1 0 58(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 62(_ent (_in))))
				(_port (_int B -1 0 63(_ent (_in))))
				(_port (_int Z -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst I1 0 72(_comp vlo)
		(_port
			((Z)(R))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I2 0 74(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_1))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I3 0 76(_comp or2)
		(_port
			((A)(N_1))
			((B)(x3))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I4 0 78(_comp inv)
		(_port
			((A)(x1))
			((Z)(C))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I5 0 80(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_3))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I6 0 82(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_3))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I7 0 84(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_2))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 86(_comp nd2)
		(_port
			((A)(N_2))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int R -1 0 24(_arch(_uni))))
		(_sig (_int S -1 0 25(_arch(_uni))))
		(_sig (_int C -1 0 26(_arch(_uni))))
		(_sig (_int nQ_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 28(_arch(_uni))))
		(_sig (_int N_1 -1 0 29(_arch(_uni))))
		(_sig (_int N_2 -1 0 30(_arch(_uni))))
		(_sig (_int N_3 -1 0 31(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__70(_arch 1 0 70(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
I 000050 55 4073          1459010220772 SCHEMATIC
(_unit VHDL (schemams 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459010220773 2016.03.26 18:37:00)
	(_source (\./../../impl1/schemaMS.vhd\))
	(_parameters dbg tan)
	(_code 6a65606a383d367c69692e303a6c3e6d696d696c69)
	(_ent
		(_time 1459010220767)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 39(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int B -1 0 61(_ent (_in))))
				(_port (_int C -1 0 62(_ent (_in))))
				(_port (_int Z -1 0 63(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 67(_ent (_in))))
				(_port (_int B -1 0 68(_ent (_in))))
				(_port (_int Z -1 0 69(_ent (_out))))
			)
		)
	)
	(_inst I1 0 77(_comp vlo)
		(_port
			((Z)(M_R))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x1))
			((Z)(N_13))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(N_13))
			((Z)(N_18))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I4 0 83(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_6))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I5 0 85(_comp or2)
		(_port
			((A)(N_6))
			((B)(x3))
			((Z)(M_S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I6 0 87(_comp nd3)
		(_port
			((A)(S_S))
			((B)(N_11))
			((C)(reset))
			((Z)(S_R))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_15))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_13))
			((B)(M_R))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(M_S))
			((B)(N_13))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(N_12))
			((B)(S_R))
			((Z)(S_S))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I11 0 97(_comp nd2)
		(_port
			((A)(S_R))
			((B)(N_18))
			((Z)(N_15))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 99(_comp nd2)
		(_port
			((A)(N_18))
			((B)(S_S))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I13 0 101(_comp nd2)
		(_port
			((A)(N_17))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int nQ_DUMMY -1 0 24(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int S_R -1 0 26(_arch(_uni))))
		(_sig (_int N_18 -1 0 27(_arch(_uni))))
		(_sig (_int S_S -1 0 28(_arch(_uni))))
		(_sig (_int M_R -1 0 29(_arch(_uni))))
		(_sig (_int M_S -1 0 30(_arch(_uni))))
		(_sig (_int N_6 -1 0 31(_arch(_uni))))
		(_sig (_int N_11 -1 0 32(_arch(_uni))))
		(_sig (_int N_12 -1 0 33(_arch(_uni))))
		(_sig (_int N_13 -1 0 34(_arch(_uni))))
		(_sig (_int N_15 -1 0 35(_arch(_uni))))
		(_sig (_int N_17 -1 0 36(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
			(line__75(_arch 1 0 75(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
I 000050 55 3207          1459010270539 SCHEMATIC
(_unit VHDL (schemasr 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459010270540 2016.03.26 18:37:50)
	(_source (\./../../impl1/schemaSR.vhd\))
	(_parameters tan)
	(_code d0d38182d3878cc6d0d0948a80d7d3d7d2d7d3d6d3)
	(_ent
		(_time 1459010220367)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 34(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 38(_ent (_in))))
				(_port (_int B -1 0 39(_ent (_in))))
				(_port (_int Z -1 0 40(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 44(_ent (_in))))
				(_port (_int B -1 0 45(_ent (_in))))
				(_port (_int Z -1 0 46(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 50(_ent (_in))))
				(_port (_int Z -1 0 51(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int C -1 0 57(_ent (_in))))
				(_port (_int Z -1 0 58(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 62(_ent (_in))))
				(_port (_int B -1 0 63(_ent (_in))))
				(_port (_int Z -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst I1 0 72(_comp vlo)
		(_port
			((Z)(R))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I2 0 74(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_1))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I3 0 76(_comp or2)
		(_port
			((A)(N_1))
			((B)(x3))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I4 0 78(_comp inv)
		(_port
			((A)(x1))
			((Z)(C))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I5 0 80(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_3))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I6 0 82(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_3))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I7 0 84(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_2))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 86(_comp nd2)
		(_port
			((A)(N_2))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int R -1 0 24(_arch(_uni))))
		(_sig (_int S -1 0 25(_arch(_uni))))
		(_sig (_int C -1 0 26(_arch(_uni))))
		(_sig (_int nQ_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 28(_arch(_uni))))
		(_sig (_int N_1 -1 0 29(_arch(_uni))))
		(_sig (_int N_2 -1 0 30(_arch(_uni))))
		(_sig (_int N_3 -1 0 31(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__70(_arch 1 0 70(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
I 000050 55 4069          1459010270658 SCHEMATIC
(_unit VHDL (schemams 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459010270659 2016.03.26 18:37:50)
	(_source (\./../../impl1/schemaMS.vhd\))
	(_parameters tan)
	(_code 3d3e6d386a6a612b3e3e79676d3b693a3e3a3e3b3e)
	(_ent
		(_time 1459010220766)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 39(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int B -1 0 61(_ent (_in))))
				(_port (_int C -1 0 62(_ent (_in))))
				(_port (_int Z -1 0 63(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 67(_ent (_in))))
				(_port (_int B -1 0 68(_ent (_in))))
				(_port (_int Z -1 0 69(_ent (_out))))
			)
		)
	)
	(_inst I1 0 77(_comp vlo)
		(_port
			((Z)(M_R))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x1))
			((Z)(N_13))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(N_13))
			((Z)(N_18))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I4 0 83(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_6))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I5 0 85(_comp or2)
		(_port
			((A)(N_6))
			((B)(x3))
			((Z)(M_S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I6 0 87(_comp nd3)
		(_port
			((A)(S_S))
			((B)(N_11))
			((C)(reset))
			((Z)(S_R))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_15))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_13))
			((B)(M_R))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(M_S))
			((B)(N_13))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(N_12))
			((B)(S_R))
			((Z)(S_S))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I11 0 97(_comp nd2)
		(_port
			((A)(S_R))
			((B)(N_18))
			((Z)(N_15))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 99(_comp nd2)
		(_port
			((A)(N_18))
			((B)(S_S))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I13 0 101(_comp nd2)
		(_port
			((A)(N_17))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int nQ_DUMMY -1 0 24(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int S_R -1 0 26(_arch(_uni))))
		(_sig (_int N_18 -1 0 27(_arch(_uni))))
		(_sig (_int S_S -1 0 28(_arch(_uni))))
		(_sig (_int M_R -1 0 29(_arch(_uni))))
		(_sig (_int M_S -1 0 30(_arch(_uni))))
		(_sig (_int N_6 -1 0 31(_arch(_uni))))
		(_sig (_int N_11 -1 0 32(_arch(_uni))))
		(_sig (_int N_12 -1 0 33(_arch(_uni))))
		(_sig (_int N_13 -1 0 34(_arch(_uni))))
		(_sig (_int N_15 -1 0 35(_arch(_uni))))
		(_sig (_int N_17 -1 0 36(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
			(line__75(_arch 1 0 75(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
I 000056 55 1496          1459010270732 TB_ARCHITECTURE
(_unit VHDL (schemams1_tb 0 8(tb_architecture 0 11))
	(_version vc6)
	(_time 1459010270733 2016.03.26 18:37:50)
	(_source (\./../src/TestBench/schemams_TB.vhd\))
	(_parameters tan)
	(_code 8c8fdc82dcdbd09a8c8ac8d6dc8ad88b8f8f8d89da)
	(_ent
		(_time 1459010270730)
	)
	(_comp
		(SCHEMAMS
			(_object
				(_port (_int x1 -1 0 15(_ent (_in))))
				(_port (_int x2 -1 0 16(_ent (_in))))
				(_port (_int x3 -1 0 17(_ent (_in))))
				(_port (_int x4 -1 0 18(_ent (_in))))
				(_port (_int reset -1 0 19(_ent (_in))))
				(_port (_int Q -1 0 20(_ent (_out))))
				(_port (_int nQ -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp SCHEMAMS)
		(_port
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((reset)(reset))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_ent . SCHEMAMS)
		)
	)
	(_object
		(_sig (_int x1 -1 0 25(_arch(_uni))))
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int reset -1 0 29(_arch(_uni))))
		(_sig (_int Q -1 0 31(_arch(_uni))))
		(_sig (_int nQ -1 0 32(_arch(_uni))))
		(_prcs
			(clock_proc(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(reset_proc(_arch 1 0 58(_prcs (_wait_for)(_trgt(4)))))
			(test_proc(_arch 2 0 65(_prcs (_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000041 55 404 0 testbench_for_schemams
(_configuration VHDL (testbench_for_schemams 0 83 (schemams1_tb))
	(_version vc6)
	(_time 1459010270736 2016.03.26 18:37:50)
	(_source (\./../src/TestBench/schemams_TB.vhd\))
	(_parameters tan)
	(_code 8c8fdb82dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEMAMS schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 4069          1459010276949 SCHEMATIC
(_unit VHDL (schemams 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459010276950 2016.03.26 18:37:56)
	(_source (\./../../impl1/schemaMS.vhd\))
	(_parameters tan)
	(_code d6d7d184d3818ac0d5d5928c86d082d1d5d1d5d0d5)
	(_ent
		(_time 1459010220766)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 39(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int B -1 0 61(_ent (_in))))
				(_port (_int C -1 0 62(_ent (_in))))
				(_port (_int Z -1 0 63(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 67(_ent (_in))))
				(_port (_int B -1 0 68(_ent (_in))))
				(_port (_int Z -1 0 69(_ent (_out))))
			)
		)
	)
	(_inst I1 0 77(_comp vlo)
		(_port
			((Z)(M_R))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x1))
			((Z)(N_13))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(N_13))
			((Z)(N_18))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I4 0 83(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_6))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I5 0 85(_comp or2)
		(_port
			((A)(N_6))
			((B)(x3))
			((Z)(M_S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I6 0 87(_comp nd3)
		(_port
			((A)(S_S))
			((B)(N_11))
			((C)(reset))
			((Z)(S_R))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_15))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_13))
			((B)(M_R))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(M_S))
			((B)(N_13))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(N_12))
			((B)(S_R))
			((Z)(S_S))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I11 0 97(_comp nd2)
		(_port
			((A)(S_R))
			((B)(N_18))
			((Z)(N_15))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 99(_comp nd2)
		(_port
			((A)(N_18))
			((B)(S_S))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I13 0 101(_comp nd2)
		(_port
			((A)(N_17))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int nQ_DUMMY -1 0 24(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int S_R -1 0 26(_arch(_uni))))
		(_sig (_int N_18 -1 0 27(_arch(_uni))))
		(_sig (_int S_S -1 0 28(_arch(_uni))))
		(_sig (_int M_R -1 0 29(_arch(_uni))))
		(_sig (_int M_S -1 0 30(_arch(_uni))))
		(_sig (_int N_6 -1 0 31(_arch(_uni))))
		(_sig (_int N_11 -1 0 32(_arch(_uni))))
		(_sig (_int N_12 -1 0 33(_arch(_uni))))
		(_sig (_int N_13 -1 0 34(_arch(_uni))))
		(_sig (_int N_15 -1 0 35(_arch(_uni))))
		(_sig (_int N_17 -1 0 36(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
			(line__75(_arch 1 0 75(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
I 000056 55 1496          1459010277254 TB_ARCHITECTURE
(_unit VHDL (schemams1_tb 0 8(tb_architecture 0 11))
	(_version vc6)
	(_time 1459010277255 2016.03.26 18:37:57)
	(_source (\./../src/TestBench/schemams_TB.vhd\))
	(_parameters tan)
	(_code fffef9afaaa8a3e9fff9bba5aff9abf8fcfcfefaa9)
	(_ent
		(_time 1459010270729)
	)
	(_comp
		(SCHEMAMS
			(_object
				(_port (_int x1 -1 0 15(_ent (_in))))
				(_port (_int x2 -1 0 16(_ent (_in))))
				(_port (_int x3 -1 0 17(_ent (_in))))
				(_port (_int x4 -1 0 18(_ent (_in))))
				(_port (_int reset -1 0 19(_ent (_in))))
				(_port (_int Q -1 0 20(_ent (_out))))
				(_port (_int nQ -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp SCHEMAMS)
		(_port
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((reset)(reset))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_ent . SCHEMAMS)
		)
	)
	(_object
		(_sig (_int x1 -1 0 25(_arch(_uni))))
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int reset -1 0 29(_arch(_uni))))
		(_sig (_int Q -1 0 31(_arch(_uni))))
		(_sig (_int nQ -1 0 32(_arch(_uni))))
		(_prcs
			(clock_proc(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(reset_proc(_arch 1 0 58(_prcs (_wait_for)(_trgt(4)))))
			(test_proc(_arch 2 0 65(_prcs (_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000041 55 404 0 testbench_for_schemams
(_configuration VHDL (testbench_for_schemams 0 83 (schemams1_tb))
	(_version vc6)
	(_time 1459010277260 2016.03.26 18:37:57)
	(_source (\./../src/TestBench/schemams_TB.vhd\))
	(_parameters tan)
	(_code 0f0e0d095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEMAMS schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
V 000050 55 3207          1459010299201 SCHEMATIC
(_unit VHDL (schemasr 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459010299202 2016.03.26 18:38:19)
	(_source (\./../../impl1/schemaSR.vhd\))
	(_parameters tan)
	(_code c0959195c3979cd6c0c0849a90c7c3c7c2c7c3c6c3)
	(_ent
		(_time 1459010220367)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 34(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 38(_ent (_in))))
				(_port (_int B -1 0 39(_ent (_in))))
				(_port (_int Z -1 0 40(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 44(_ent (_in))))
				(_port (_int B -1 0 45(_ent (_in))))
				(_port (_int Z -1 0 46(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 50(_ent (_in))))
				(_port (_int Z -1 0 51(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 55(_ent (_in))))
				(_port (_int B -1 0 56(_ent (_in))))
				(_port (_int C -1 0 57(_ent (_in))))
				(_port (_int Z -1 0 58(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 62(_ent (_in))))
				(_port (_int B -1 0 63(_ent (_in))))
				(_port (_int Z -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst I1 0 72(_comp vlo)
		(_port
			((Z)(R))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I2 0 74(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_1))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I3 0 76(_comp or2)
		(_port
			((A)(N_1))
			((B)(x3))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I4 0 78(_comp inv)
		(_port
			((A)(x1))
			((Z)(C))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I5 0 80(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_3))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I6 0 82(_comp nd2)
		(_port
			((A)(C))
			((B)(R))
			((Z)(N_3))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I7 0 84(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_2))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 86(_comp nd2)
		(_port
			((A)(N_2))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int R -1 0 24(_arch(_uni))))
		(_sig (_int S -1 0 25(_arch(_uni))))
		(_sig (_int C -1 0 26(_arch(_uni))))
		(_sig (_int nQ_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 28(_arch(_uni))))
		(_sig (_int N_1 -1 0 29(_arch(_uni))))
		(_sig (_int N_2 -1 0 30(_arch(_uni))))
		(_sig (_int N_3 -1 0 31(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__70(_arch 1 0 70(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
I 000050 55 4069          1459010299323 SCHEMATIC
(_unit VHDL (schemams 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459010299324 2016.03.26 18:38:19)
	(_source (\./../../impl1/schemaMS.vhd\))
	(_parameters tan)
	(_code 3d686d386a6a612b3e3e79676d3b693a3e3a3e3b3e)
	(_ent
		(_time 1459010220766)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 39(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int B -1 0 61(_ent (_in))))
				(_port (_int C -1 0 62(_ent (_in))))
				(_port (_int Z -1 0 63(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 67(_ent (_in))))
				(_port (_int B -1 0 68(_ent (_in))))
				(_port (_int Z -1 0 69(_ent (_out))))
			)
		)
	)
	(_inst I1 0 77(_comp vlo)
		(_port
			((Z)(M_R))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x1))
			((Z)(N_13))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(N_13))
			((Z)(N_18))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I4 0 83(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_6))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I5 0 85(_comp or2)
		(_port
			((A)(N_6))
			((B)(x3))
			((Z)(M_S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I6 0 87(_comp nd3)
		(_port
			((A)(S_S))
			((B)(N_11))
			((C)(reset))
			((Z)(S_R))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_15))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_13))
			((B)(M_R))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(M_S))
			((B)(N_13))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(N_12))
			((B)(S_R))
			((Z)(S_S))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I11 0 97(_comp nd2)
		(_port
			((A)(S_R))
			((B)(N_18))
			((Z)(N_15))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 99(_comp nd2)
		(_port
			((A)(N_18))
			((B)(S_S))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I13 0 101(_comp nd2)
		(_port
			((A)(N_17))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int nQ_DUMMY -1 0 24(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int S_R -1 0 26(_arch(_uni))))
		(_sig (_int N_18 -1 0 27(_arch(_uni))))
		(_sig (_int S_S -1 0 28(_arch(_uni))))
		(_sig (_int M_R -1 0 29(_arch(_uni))))
		(_sig (_int M_S -1 0 30(_arch(_uni))))
		(_sig (_int N_6 -1 0 31(_arch(_uni))))
		(_sig (_int N_11 -1 0 32(_arch(_uni))))
		(_sig (_int N_12 -1 0 33(_arch(_uni))))
		(_sig (_int N_13 -1 0 34(_arch(_uni))))
		(_sig (_int N_15 -1 0 35(_arch(_uni))))
		(_sig (_int N_17 -1 0 36(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
			(line__75(_arch 1 0 75(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
I 000056 55 1496          1459010299380 TB_ARCHITECTURE
(_unit VHDL (schemams1_tb 0 8(tb_architecture 0 11))
	(_version vc6)
	(_time 1459010299381 2016.03.26 18:38:19)
	(_source (\./../src/TestBench/schemams_TB.vhd\))
	(_parameters tan)
	(_code 6c393c6c3c3b307a6c6a28363c6a386b6f6f6d693a)
	(_ent
		(_time 1459010270729)
	)
	(_comp
		(SCHEMAMS
			(_object
				(_port (_int x1 -1 0 15(_ent (_in))))
				(_port (_int x2 -1 0 16(_ent (_in))))
				(_port (_int x3 -1 0 17(_ent (_in))))
				(_port (_int x4 -1 0 18(_ent (_in))))
				(_port (_int reset -1 0 19(_ent (_in))))
				(_port (_int Q -1 0 20(_ent (_out))))
				(_port (_int nQ -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp SCHEMAMS)
		(_port
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((reset)(reset))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_ent . SCHEMAMS)
		)
	)
	(_object
		(_sig (_int x1 -1 0 25(_arch(_uni))))
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int reset -1 0 29(_arch(_uni))))
		(_sig (_int Q -1 0 31(_arch(_uni))))
		(_sig (_int nQ -1 0 32(_arch(_uni))))
		(_prcs
			(clock_proc(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(reset_proc(_arch 1 0 58(_prcs (_wait_for)(_trgt(4)))))
			(test_proc(_arch 2 0 65(_prcs (_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000041 55 404 0 testbench_for_schemams
(_configuration VHDL (testbench_for_schemams 0 83 (schemams1_tb))
	(_version vc6)
	(_time 1459010299384 2016.03.26 18:38:19)
	(_source (\./../src/TestBench/schemams_TB.vhd\))
	(_parameters tan)
	(_code 6c393b6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEMAMS schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
I 000050 55 4069          1459010306538 SCHEMATIC
(_unit VHDL (schemams 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459010306539 2016.03.26 18:38:26)
	(_source (\./../../impl1/schemaMS.vhd\))
	(_parameters tan)
	(_code 70237b7173272c667373342a207624777377737673)
	(_ent
		(_time 1459010220766)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 39(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int B -1 0 61(_ent (_in))))
				(_port (_int C -1 0 62(_ent (_in))))
				(_port (_int Z -1 0 63(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 67(_ent (_in))))
				(_port (_int B -1 0 68(_ent (_in))))
				(_port (_int Z -1 0 69(_ent (_out))))
			)
		)
	)
	(_inst I1 0 77(_comp vlo)
		(_port
			((Z)(M_R))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x1))
			((Z)(N_13))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(N_13))
			((Z)(N_18))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I4 0 83(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_6))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I5 0 85(_comp or2)
		(_port
			((A)(N_6))
			((B)(x3))
			((Z)(M_S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I6 0 87(_comp nd3)
		(_port
			((A)(S_S))
			((B)(N_11))
			((C)(reset))
			((Z)(S_R))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_15))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_13))
			((B)(M_R))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(M_S))
			((B)(N_13))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(N_12))
			((B)(S_R))
			((Z)(S_S))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I11 0 97(_comp nd2)
		(_port
			((A)(S_R))
			((B)(N_18))
			((Z)(N_15))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 99(_comp nd2)
		(_port
			((A)(N_18))
			((B)(S_S))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I13 0 101(_comp nd2)
		(_port
			((A)(N_17))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int nQ_DUMMY -1 0 24(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int S_R -1 0 26(_arch(_uni))))
		(_sig (_int N_18 -1 0 27(_arch(_uni))))
		(_sig (_int S_S -1 0 28(_arch(_uni))))
		(_sig (_int M_R -1 0 29(_arch(_uni))))
		(_sig (_int M_S -1 0 30(_arch(_uni))))
		(_sig (_int N_6 -1 0 31(_arch(_uni))))
		(_sig (_int N_11 -1 0 32(_arch(_uni))))
		(_sig (_int N_12 -1 0 33(_arch(_uni))))
		(_sig (_int N_13 -1 0 34(_arch(_uni))))
		(_sig (_int N_15 -1 0 35(_arch(_uni))))
		(_sig (_int N_17 -1 0 36(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
			(line__75(_arch 1 0 75(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
I 000056 55 1496          1459010306804 TB_ARCHITECTURE
(_unit VHDL (schemams1_tb 0 8(tb_architecture 0 11))
	(_version vc6)
	(_time 1459010306805 2016.03.26 18:38:26)
	(_source (\./../src/TestBench/schemams_TB.vhd\))
	(_parameters tan)
	(_code 7a29707b282d266c7a7c3e202a7c2e7d79797b7f2c)
	(_ent
		(_time 1459010270729)
	)
	(_comp
		(SCHEMAMS
			(_object
				(_port (_int x1 -1 0 15(_ent (_in))))
				(_port (_int x2 -1 0 16(_ent (_in))))
				(_port (_int x3 -1 0 17(_ent (_in))))
				(_port (_int x4 -1 0 18(_ent (_in))))
				(_port (_int reset -1 0 19(_ent (_in))))
				(_port (_int Q -1 0 20(_ent (_out))))
				(_port (_int nQ -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp SCHEMAMS)
		(_port
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((reset)(reset))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_ent . SCHEMAMS)
		)
	)
	(_object
		(_sig (_int x1 -1 0 25(_arch(_uni))))
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int reset -1 0 29(_arch(_uni))))
		(_sig (_int Q -1 0 31(_arch(_uni))))
		(_sig (_int nQ -1 0 32(_arch(_uni))))
		(_prcs
			(clock_proc(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(reset_proc(_arch 1 0 58(_prcs (_wait_for)(_trgt(4)))))
			(test_proc(_arch 2 0 65(_prcs (_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000041 55 404 0 testbench_for_schemams
(_configuration VHDL (testbench_for_schemams 0 83 (schemams1_tb))
	(_version vc6)
	(_time 1459010306810 2016.03.26 18:38:26)
	(_source (\./../src/TestBench/schemams_TB.vhd\))
	(_parameters tan)
	(_code 7a29777b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEMAMS schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
V 000050 55 4069          1459010333730 SCHEMATIC
(_unit VHDL (schemams 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459010333731 2016.03.26 18:38:53)
	(_source (\./../../impl1/schemaMS.vhd\))
	(_parameters tan)
	(_code a4a7a5f3a3f3f8b2a7a7e0fef4a2f0a3a7a3a7a2a7)
	(_ent
		(_time 1459010220766)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 39(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int B -1 0 61(_ent (_in))))
				(_port (_int C -1 0 62(_ent (_in))))
				(_port (_int Z -1 0 63(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 67(_ent (_in))))
				(_port (_int B -1 0 68(_ent (_in))))
				(_port (_int Z -1 0 69(_ent (_out))))
			)
		)
	)
	(_inst I1 0 77(_comp vlo)
		(_port
			((Z)(M_R))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x1))
			((Z)(N_13))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(N_13))
			((Z)(N_18))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I4 0 83(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_6))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I5 0 85(_comp or2)
		(_port
			((A)(N_6))
			((B)(x3))
			((Z)(M_S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I6 0 87(_comp nd3)
		(_port
			((A)(S_S))
			((B)(N_11))
			((C)(reset))
			((Z)(S_R))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_15))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_13))
			((B)(M_R))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(M_S))
			((B)(N_13))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(N_12))
			((B)(S_R))
			((Z)(S_S))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I11 0 97(_comp nd2)
		(_port
			((A)(S_R))
			((B)(N_18))
			((Z)(N_15))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 99(_comp nd2)
		(_port
			((A)(N_18))
			((B)(S_S))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I13 0 101(_comp nd2)
		(_port
			((A)(N_17))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int nQ_DUMMY -1 0 24(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int S_R -1 0 26(_arch(_uni))))
		(_sig (_int N_18 -1 0 27(_arch(_uni))))
		(_sig (_int S_S -1 0 28(_arch(_uni))))
		(_sig (_int M_R -1 0 29(_arch(_uni))))
		(_sig (_int M_S -1 0 30(_arch(_uni))))
		(_sig (_int N_6 -1 0 31(_arch(_uni))))
		(_sig (_int N_11 -1 0 32(_arch(_uni))))
		(_sig (_int N_12 -1 0 33(_arch(_uni))))
		(_sig (_int N_13 -1 0 34(_arch(_uni))))
		(_sig (_int N_15 -1 0 35(_arch(_uni))))
		(_sig (_int N_17 -1 0 36(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
			(line__75(_arch 1 0 75(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
V 000056 55 1496          1459010334031 TB_ARCHITECTURE
(_unit VHDL (schemams1_tb 0 8(tb_architecture 0 11))
	(_version vc6)
	(_time 1459010334032 2016.03.26 18:38:54)
	(_source (\./../src/TestBench/schemams_TB.vhd\))
	(_parameters tan)
	(_code cccfcc999c9b90daccca88969cca98cbcfcfcdc99a)
	(_ent
		(_time 1459010270729)
	)
	(_comp
		(SCHEMAMS
			(_object
				(_port (_int x1 -1 0 15(_ent (_in))))
				(_port (_int x2 -1 0 16(_ent (_in))))
				(_port (_int x3 -1 0 17(_ent (_in))))
				(_port (_int x4 -1 0 18(_ent (_in))))
				(_port (_int reset -1 0 19(_ent (_in))))
				(_port (_int Q -1 0 20(_ent (_out))))
				(_port (_int nQ -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp SCHEMAMS)
		(_port
			((x1)(x1))
			((x2)(x2))
			((x3)(x3))
			((x4)(x4))
			((reset)(reset))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_ent . SCHEMAMS)
		)
	)
	(_object
		(_sig (_int x1 -1 0 25(_arch(_uni))))
		(_sig (_int x2 -1 0 26(_arch(_uni))))
		(_sig (_int x3 -1 0 27(_arch(_uni))))
		(_sig (_int x4 -1 0 28(_arch(_uni))))
		(_sig (_int reset -1 0 29(_arch(_uni))))
		(_sig (_int Q -1 0 31(_arch(_uni))))
		(_sig (_int nQ -1 0 32(_arch(_uni))))
		(_prcs
			(clock_proc(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(reset_proc(_arch 1 0 58(_prcs (_wait_for)(_trgt(4)))))
			(test_proc(_arch 2 0 65(_prcs (_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000041 55 404 0 testbench_for_schemams
(_configuration VHDL (testbench_for_schemams 0 83 (schemams1_tb))
	(_version vc6)
	(_time 1459010334036 2016.03.26 18:38:54)
	(_source (\./../src/TestBench/schemams_TB.vhd\))
	(_parameters tan)
	(_code cccfcb999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SCHEMAMS schematic
			)
		)
	)
	(_use (std(standard))(ieee(std_logic_1164))(xp2(components)))
)
