<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>kernel</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2560022</Best-caseLatency>
            <Average-caseLatency>2560022</Average-caseLatency>
            <Worst-caseLatency>2560022</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.525 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.525 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.525 ms</Worst-caseRealTimeLatency>
            <Interval-min>2560023</Interval-min>
            <Interval-max>2560023</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>mvt.cpp:3</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>6</DSP>
            <FF>1086</FF>
            <LUT>1069</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>x1_address0</name>
            <Object>x1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_ce0</name>
            <Object>x1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_we0</name>
            <Object>x1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_d0</name>
            <Object>x1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_q0</name>
            <Object>x1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_address0</name>
            <Object>x2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_ce0</name>
            <Object>x2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_we0</name>
            <Object>x2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_d0</name>
            <Object>x2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_address1</name>
            <Object>x2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_ce1</name>
            <Object>x2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_q1</name>
            <Object>x2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y1_address0</name>
            <Object>y1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y1_ce0</name>
            <Object>y1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y1_q0</name>
            <Object>y1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y2_address0</name>
            <Object>y2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y2_ce0</name>
            <Object>y2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y2_q0</name>
            <Object>y2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_30</InstName>
                    <ModuleName>kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>30</ID>
                    <BindInstances>add_ln23_1_fu_148_p2 add_ln23_fu_160_p2 mul_9ns_10ns_18_1_1_U3 add_ln25_fu_248_p2 add_ln24_fu_229_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_fu_40</InstName>
                    <ModuleName>kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>40</ID>
                    <BindInstances>add_ln26_1_fu_152_p2 add_ln26_fu_164_p2 mac_muladd_9ns_9ns_9ns_18_4_1_U10 mac_muladd_9ns_9ns_9ns_18_4_1_U10 add_ln27_fu_243_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2</Name>
            <Loops>
                <VITIS_LOOP_23_1_VITIS_LOOP_24_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1280009</Best-caseLatency>
                    <Average-caseLatency>1280009</Average-caseLatency>
                    <Worst-caseLatency>1280009</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.262 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.262 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.262 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1280009</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_1_VITIS_LOOP_24_2>
                        <Name>VITIS_LOOP_23_1_VITIS_LOOP_24_2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>160000</TripCount>
                        <Latency>1280007</Latency>
                        <AbsoluteTimeLatency>4.262 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_23_1_VITIS_LOOP_24_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mvt.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_23_1_VITIS_LOOP_24_2>
                            <Name>VITIS_LOOP_23_1_VITIS_LOOP_24_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>mvt.cpp:23</SourceLocation>
                        </VITIS_LOOP_23_1_VITIS_LOOP_24_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>318</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>378</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_148_p2" SOURCE="mvt.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_160_p2" SOURCE="mvt.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_10ns_18_1_1_U3" SOURCE="mvt.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_248_p2" SOURCE="mvt.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_1_VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_229_p2" SOURCE="mvt.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4</Name>
            <Loops>
                <VITIS_LOOP_26_3_VITIS_LOOP_27_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1280010</Best-caseLatency>
                    <Average-caseLatency>1280010</Average-caseLatency>
                    <Worst-caseLatency>1280010</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.262 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.262 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.262 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1280010</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_3_VITIS_LOOP_27_4>
                        <Name>VITIS_LOOP_26_3_VITIS_LOOP_27_4</Name>
                        <Slack>2.43</Slack>
                        <TripCount>160000</TripCount>
                        <Latency>1280008</Latency>
                        <AbsoluteTimeLatency>4.262 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_26_3_VITIS_LOOP_27_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mvt.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_3_VITIS_LOOP_27_4>
                            <Name>VITIS_LOOP_26_3_VITIS_LOOP_27_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>mvt.cpp:26</SourceLocation>
                        </VITIS_LOOP_26_3_VITIS_LOOP_27_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>301</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>277</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3_VITIS_LOOP_27_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_152_p2" SOURCE="mvt.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3_VITIS_LOOP_27_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_164_p2" SOURCE="mvt.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_26_3_VITIS_LOOP_27_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_9ns_18_4_1_U10" SOURCE="mvt.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_26_3_VITIS_LOOP_27_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_9ns_18_4_1_U10" SOURCE="mvt.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3_VITIS_LOOP_27_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_243_p2" SOURCE="mvt.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2560022</Best-caseLatency>
                    <Average-caseLatency>2560022</Average-caseLatency>
                    <Worst-caseLatency>2560022</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.525 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.525 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.525 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2560023</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>mvt.cpp:3</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1086</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1069</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="x1" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x1_address0" name="x1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x1_ce0" name="x1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x1_we0" name="x1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="x1_d0" name="x1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="x1_q0" name="x1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x2" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x2_address0" name="x2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x2_ce0" name="x2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x2_we0" name="x2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="x2_d0" name="x2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="x2_address1" name="x2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="x2_ce1" name="x2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="x2_q1" name="x2_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y1" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y1_address0" name="y1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="y1_ce0" name="y1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="y1_q0" name="y1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y2" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y2_address0" name="y2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="y2_ce0" name="y2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="y2_q0" name="y2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="x1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="x1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="x1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="x2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="x2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="x2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>x2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>x2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="y1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="y1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="y2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="y2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 18</column>
                    <column name="A_q0">in, 32</column>
                    <column name="x1_address0">out, 9</column>
                    <column name="x1_d0">out, 32</column>
                    <column name="x1_q0">in, 32</column>
                    <column name="x2_address0">out, 9</column>
                    <column name="x2_address1">out, 9</column>
                    <column name="x2_d0">out, 32</column>
                    <column name="x2_q1">in, 32</column>
                    <column name="y1_address0">out, 9</column>
                    <column name="y1_q0">in, 32</column>
                    <column name="y2_address0">out, 9</column>
                    <column name="y2_q0">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x1">inout, float*</column>
                    <column name="x2">inout, float*</column>
                    <column name="y1">in, float*</column>
                    <column name="y2">in, float*</column>
                    <column name="A">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="x1">x1_address0, port, offset</column>
                    <column name="x1">x1_ce0, port, </column>
                    <column name="x1">x1_we0, port, </column>
                    <column name="x1">x1_d0, port, </column>
                    <column name="x1">x1_q0, port, </column>
                    <column name="x2">x2_address0, port, offset</column>
                    <column name="x2">x2_ce0, port, </column>
                    <column name="x2">x2_we0, port, </column>
                    <column name="x2">x2_d0, port, </column>
                    <column name="x2">x2_address1, port, offset</column>
                    <column name="x2">x2_ce1, port, </column>
                    <column name="x2">x2_q1, port, </column>
                    <column name="y1">y1_address0, port, offset</column>
                    <column name="y1">y1_ce0, port, </column>
                    <column name="y1">y1_q0, port, </column>
                    <column name="y2">y2_address0, port, offset</column>
                    <column name="y2">y2_ce0, port, </column>
                    <column name="y2">y2_q0, port, </column>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

