{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 15:15:25 2010 " "Info: Processing started: Tue Jun 22 15:15:25 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selection_storer -c selection_storer --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off selection_storer -c selection_storer --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selection_storer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file selection_storer.v" { { "Info" "ISGN_ENTITY_NAME" "1 selection_storer " "Info: Found entity 1: selection_storer" {  } { { "selection_storer.v" "" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_maker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_maker.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_maker " "Info: Found entity 1: clock_maker" {  } { { "clock_maker.v" "" { Text "C:/altera/71/quartus/selection_storer/clock_maker.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "55 Hex_displayer.v(27) " "Warning (10229): Verilog HDL Expression warning at Hex_displayer.v(27): truncated literal to match 55 bits" {  } { { "Hex_displayer.v" "" { Text "C:/altera/71/quartus/selection_storer/Hex_displayer.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hex_displayer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Hex_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_displayer " "Info: Found entity 1: Hex_displayer" {  } { { "Hex_displayer.v" "" { Text "C:/altera/71/quartus/selection_storer/Hex_displayer.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_switch_send.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_switch_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_switch_send " "Info: Found entity 1: data_switch_send" {  } { { "data_switch_send.v" "" { Text "C:/altera/71/quartus/selection_storer/data_switch_send.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_program.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger_program.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_program " "Info: Found entity 1: trigger_program" {  } { { "trigger_program.v" "" { Text "C:/altera/71/quartus/selection_storer/trigger_program.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_read_write.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_read_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_read_write " "Info: Found entity 1: data_read_write" {  } { { "data_read_write.v" "" { Text "C:/altera/71/quartus/selection_storer/data_read_write.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "selection_storer " "Info: Elaborating entity \"selection_storer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_switch_send data_switch_send:data_switch_sending " "Info: Elaborating entity \"data_switch_send\" for hierarchy \"data_switch_send:data_switch_sending\"" {  } { { "selection_storer.v" "data_switch_sending" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_maker clock_maker:clock_making " "Info: Elaborating entity \"clock_maker\" for hierarchy \"clock_maker:clock_making\"" {  } { { "selection_storer.v" "clock_making" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_read_write data_read_write:data_reading_writing " "Info: Elaborating entity \"data_read_write\" for hierarchy \"data_read_write:data_reading_writing\"" {  } { { "selection_storer.v" "data_reading_writing" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_displayer Hex_displayer:Hex_displaying " "Info: Elaborating entity \"Hex_displayer\" for hierarchy \"Hex_displayer:Hex_displaying\"" {  } { { "selection_storer.v" "Hex_displaying" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 Hex_displayer.v(36) " "Warning (10230): Verilog HDL assignment warning at Hex_displayer.v(36): truncated value with size 12 to match size of target (4)" {  } { { "Hex_displayer.v" "" { Text "C:/altera/71/quartus/selection_storer/Hex_displayer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 Hex_displayer.v(41) " "Warning (10230): Verilog HDL assignment warning at Hex_displayer.v(41): truncated value with size 12 to match size of target (4)" {  } { { "Hex_displayer.v" "" { Text "C:/altera/71/quartus/selection_storer/Hex_displayer.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 Hex_displayer.v(46) " "Warning (10230): Verilog HDL assignment warning at Hex_displayer.v(46): truncated value with size 12 to match size of target (4)" {  } { { "Hex_displayer.v" "" { Text "C:/altera/71/quartus/selection_storer/Hex_displayer.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 Hex_displayer.v(51) " "Warning (10230): Verilog HDL assignment warning at Hex_displayer.v(51): truncated value with size 12 to match size of target (4)" {  } { { "Hex_displayer.v" "" { Text "C:/altera/71/quartus/selection_storer/Hex_displayer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_program trigger_program:trigger_programming " "Info: Elaborating entity \"trigger_program\" for hierarchy \"trigger_program:trigger_programming\"" {  } { { "selection_storer.v" "trigger_programming" { Text "C:/altera/71/quartus/selection_storer/selection_storer.v" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Hex_displayer:Hex_displaying\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"Hex_displayer:Hex_displaying\|lpm_divide:Mod0\"" {  } { { "Hex_displayer.v" "" { Text "C:/altera/71/quartus/selection_storer/Hex_displayer.v" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f6m " "Info: Found entity 1: lpm_divide_f6m" {  } { { "db/lpm_divide_f6m.tdf" "" { Text "C:/altera/71/quartus/selection_storer/db/lpm_divide_f6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Info: Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/altera/71/quartus/selection_storer/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Info: Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "C:/altera/71/quartus/selection_storer/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/71/quartus/selection_storer/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/71/quartus/selection_storer/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Hex_displayer:Hex_displaying\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"Hex_displayer:Hex_displaying\|lpm_divide:Div0\"" {  } { { "Hex_displayer.v" "" { Text "C:/altera/71/quartus/selection_storer/Hex_displayer.v" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cem " "Info: Found entity 1: lpm_divide_cem" {  } { { "db/lpm_divide_cem.tdf" "" { Text "C:/altera/71/quartus/selection_storer/db/lpm_divide_cem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "data_switch_send:data_switch_sending\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"data_switch_send:data_switch_sending\|lpm_mux:Mux0\"" {  } { { "data_switch_send.v" "" { Text "C:/altera/71/quartus/selection_storer/data_switch_send.v" 83 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Info: Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/altera/71/quartus/selection_storer/db/mux_joc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Allocated 144 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 15:15:28 2010 " "Info: Processing ended: Tue Jun 22 15:15:28 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
