// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: image_01.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 20.1.0 Build 711 06/05/2020 SJ Lite Edition
// ************************************************************


//Copyright (C) 2020  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and any partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details, at
//https://fpgasoftware.intel.com/eula.


//altsyncram CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="YES" INIT_FILE="./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif" INSTANCE_NAME="img1" NUMWORDS_A=19200 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" POWER_UP_UNINITIALIZED="FALSE" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=24 WIDTH_BYTEENA_A=1 WIDTHAD_A=15 address_a clock0 data_a q_a wren_a
//VERSION_BEGIN 20.1 cbx_altera_syncram_nd_impl 2020:06:05:12:04:51:SJ cbx_altsyncram 2020:06:05:12:04:51:SJ cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_lpm_mux 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ cbx_stratixiii 2020:06:05:12:04:51:SJ cbx_stratixv 2020:06:05:12:04:51:SJ cbx_util_mgl 2020:06:05:12:04:51:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//altsyncram ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="NO" INDATA_ACLR_B="NONE" INDATA_REG_B="CLOCK1" INIT_FILE="./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif" NUMWORDS_A=19200 NUMWORDS_B=19200 OPERATION_MODE="BIDIR_DUAL_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="CLOCK0" OUTDATA_REG_B="UNREGISTERED" RDCONTROL_REG_B="CLOCK1" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=24 WIDTH_B=24 WIDTH_BYTEENA_A=1 WIDTHAD_A=15 WIDTHAD_B=15 WRCONTROL_ACLR_B="NONE" WRCONTROL_WRADDRESS_REG_B="CLOCK1" address_a address_b clock0 clock1 data_a data_b q_a q_b wren_a wren_b
//VERSION_BEGIN 20.1 cbx_altera_syncram_nd_impl 2020:06:05:12:04:51:SJ cbx_altsyncram 2020:06:05:12:04:51:SJ cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_lpm_mux 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ cbx_stratixiii 2020:06:05:12:04:51:SJ cbx_stratixv 2020:06:05:12:04:51:SJ cbx_util_mgl 2020:06:05:12:04:51:SJ  VERSION_END


//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=3 LPM_WIDTH=2 data enable eq
//VERSION_BEGIN 20.1 cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ  VERSION_END

//synthesis_resources = lut 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_01_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	input   enable;
	output   [2:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  data_wire;
	wire  enable_wire;
	wire  [2:0]  eq_node;
	wire  [3:0]  eq_wire;
	wire  [2:0]  w_anode939w;
	wire  [2:0]  w_anode952w;
	wire  [2:0]  w_anode960w;
	wire  [2:0]  w_anode968w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[2:0],
		eq_wire = {w_anode968w[2], w_anode960w[2], w_anode952w[2], w_anode939w[2]},
		w_anode939w = {(w_anode939w[1] & (~ data_wire[1])), (w_anode939w[0] & (~ data_wire[0])), enable_wire},
		w_anode952w = {(w_anode952w[1] & (~ data_wire[1])), (w_anode952w[0] & data_wire[0]), enable_wire},
		w_anode960w = {(w_anode960w[1] & data_wire[1]), (w_anode960w[0] & (~ data_wire[0])), enable_wire},
		w_anode968w = {(w_anode968w[1] & data_wire[1]), (w_anode968w[0] & data_wire[0]), enable_wire};
endmodule //image_01_decode


//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=3 LPM_WIDTH=2 data eq
//VERSION_BEGIN 20.1 cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ  VERSION_END

//synthesis_resources = lut 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_01_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	output   [2:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  data_wire;
	wire  [2:0]  eq_node;
	wire  [3:0]  eq_wire;
	wire  [2:0]  w_anode1000w;
	wire  [2:0]  w_anode1009w;
	wire  [2:0]  w_anode977w;
	wire  [2:0]  w_anode991w;

	assign
		data_wire = data,
		eq = eq_node,
		eq_node = eq_wire[2:0],
		eq_wire = {w_anode1009w[2], w_anode1000w[2], w_anode991w[2], w_anode977w[2]},
		w_anode1000w = {(w_anode1000w[1] & data_wire[1]), (w_anode1000w[0] & (~ data_wire[0])), 1'b1},
		w_anode1009w = {(w_anode1009w[1] & data_wire[1]), (w_anode1009w[0] & data_wire[0]), 1'b1},
		w_anode977w = {(w_anode977w[1] & (~ data_wire[1])), (w_anode977w[0] & (~ data_wire[0])), 1'b1},
		w_anode991w = {(w_anode991w[1] & (~ data_wire[1])), (w_anode991w[0] & data_wire[0]), 1'b1};
endmodule //image_01_decode1


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=3 LPM_WIDTH=24 LPM_WIDTHS=2 data result sel
//VERSION_BEGIN 20.1 cbx_lpm_mux 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ  VERSION_END

//synthesis_resources = lut 48 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_01_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [71:0]  data;
	output   [23:0]  result;
	input   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [71:0]  data;
	tri0   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [23:0]  data0_wire;
	wire  [23:0]  data1_wire;
	wire  [23:0]  data2_wire;
	wire  [23:0]  result_node;

	assign
		data0_wire = (data[23:0] & {24{(~ sel[0])}}),
		data1_wire = (data[47:24] & {24{sel[0]}}),
		data2_wire = (data[71:48] & {24{sel[1]}}),
		result = result_node,
		result_node = (((data0_wire | data1_wire) & {24{(~ sel[1])}}) | data2_wire);
endmodule //image_01_mux

//synthesis_resources = lut 112 M10K 60 reg 6 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  image_01_altsyncram1
	( 
	address_a,
	address_b,
	clock0,
	clock1,
	data_a,
	data_b,
	q_a,
	q_b,
	wren_a,
	wren_b) /* synthesis synthesis_clearbox=1 */;
	input   [14:0]  address_a;
	input   [14:0]  address_b;
	input   clock0;
	input   clock1;
	input   [23:0]  data_a;
	input   [23:0]  data_b;
	output   [23:0]  q_a;
	output   [23:0]  q_b;
	input   wren_a;
	input   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [14:0]  address_b;
	tri1   clock0;
	tri1   clock1;
	tri1   [23:0]  data_a;
	tri1   [23:0]  data_b;
	tri0   wren_a;
	tri0   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[1:0]	address_reg_a;
	reg	[1:0]	address_reg_b;
	reg	[1:0]	out_address_reg_a;
	wire  [2:0]   wire_decode4_eq;
	wire  [2:0]   wire_decode5_eq;
	wire  [2:0]   wire_rden_decode_a_eq;
	wire  [2:0]   wire_rden_decode_b_eq;
	wire  [23:0]   wire_mux6_result;
	wire  [23:0]   wire_mux7_result;
	wire  [0:0]   wire_ram_block3a_0portadataout;
	wire  [0:0]   wire_ram_block3a_1portadataout;
	wire  [0:0]   wire_ram_block3a_2portadataout;
	wire  [0:0]   wire_ram_block3a_3portadataout;
	wire  [0:0]   wire_ram_block3a_4portadataout;
	wire  [0:0]   wire_ram_block3a_5portadataout;
	wire  [0:0]   wire_ram_block3a_6portadataout;
	wire  [0:0]   wire_ram_block3a_7portadataout;
	wire  [0:0]   wire_ram_block3a_8portadataout;
	wire  [0:0]   wire_ram_block3a_9portadataout;
	wire  [0:0]   wire_ram_block3a_10portadataout;
	wire  [0:0]   wire_ram_block3a_11portadataout;
	wire  [0:0]   wire_ram_block3a_12portadataout;
	wire  [0:0]   wire_ram_block3a_13portadataout;
	wire  [0:0]   wire_ram_block3a_14portadataout;
	wire  [0:0]   wire_ram_block3a_15portadataout;
	wire  [0:0]   wire_ram_block3a_16portadataout;
	wire  [0:0]   wire_ram_block3a_17portadataout;
	wire  [0:0]   wire_ram_block3a_18portadataout;
	wire  [0:0]   wire_ram_block3a_19portadataout;
	wire  [0:0]   wire_ram_block3a_20portadataout;
	wire  [0:0]   wire_ram_block3a_21portadataout;
	wire  [0:0]   wire_ram_block3a_22portadataout;
	wire  [0:0]   wire_ram_block3a_23portadataout;
	wire  [0:0]   wire_ram_block3a_24portadataout;
	wire  [0:0]   wire_ram_block3a_25portadataout;
	wire  [0:0]   wire_ram_block3a_26portadataout;
	wire  [0:0]   wire_ram_block3a_27portadataout;
	wire  [0:0]   wire_ram_block3a_28portadataout;
	wire  [0:0]   wire_ram_block3a_29portadataout;
	wire  [0:0]   wire_ram_block3a_30portadataout;
	wire  [0:0]   wire_ram_block3a_31portadataout;
	wire  [0:0]   wire_ram_block3a_32portadataout;
	wire  [0:0]   wire_ram_block3a_33portadataout;
	wire  [0:0]   wire_ram_block3a_34portadataout;
	wire  [0:0]   wire_ram_block3a_35portadataout;
	wire  [0:0]   wire_ram_block3a_36portadataout;
	wire  [0:0]   wire_ram_block3a_37portadataout;
	wire  [0:0]   wire_ram_block3a_38portadataout;
	wire  [0:0]   wire_ram_block3a_39portadataout;
	wire  [0:0]   wire_ram_block3a_40portadataout;
	wire  [0:0]   wire_ram_block3a_41portadataout;
	wire  [0:0]   wire_ram_block3a_42portadataout;
	wire  [0:0]   wire_ram_block3a_43portadataout;
	wire  [0:0]   wire_ram_block3a_44portadataout;
	wire  [0:0]   wire_ram_block3a_45portadataout;
	wire  [0:0]   wire_ram_block3a_46portadataout;
	wire  [0:0]   wire_ram_block3a_47portadataout;
	wire  [0:0]   wire_ram_block3a_48portadataout;
	wire  [0:0]   wire_ram_block3a_49portadataout;
	wire  [0:0]   wire_ram_block3a_50portadataout;
	wire  [0:0]   wire_ram_block3a_51portadataout;
	wire  [0:0]   wire_ram_block3a_52portadataout;
	wire  [0:0]   wire_ram_block3a_53portadataout;
	wire  [0:0]   wire_ram_block3a_54portadataout;
	wire  [0:0]   wire_ram_block3a_55portadataout;
	wire  [0:0]   wire_ram_block3a_56portadataout;
	wire  [0:0]   wire_ram_block3a_57portadataout;
	wire  [0:0]   wire_ram_block3a_58portadataout;
	wire  [0:0]   wire_ram_block3a_59portadataout;
	wire  [0:0]   wire_ram_block3a_60portadataout;
	wire  [0:0]   wire_ram_block3a_61portadataout;
	wire  [0:0]   wire_ram_block3a_62portadataout;
	wire  [0:0]   wire_ram_block3a_63portadataout;
	wire  [0:0]   wire_ram_block3a_64portadataout;
	wire  [0:0]   wire_ram_block3a_65portadataout;
	wire  [0:0]   wire_ram_block3a_66portadataout;
	wire  [0:0]   wire_ram_block3a_67portadataout;
	wire  [0:0]   wire_ram_block3a_68portadataout;
	wire  [0:0]   wire_ram_block3a_69portadataout;
	wire  [0:0]   wire_ram_block3a_70portadataout;
	wire  [0:0]   wire_ram_block3a_71portadataout;
	wire  [0:0]   wire_ram_block3a_0portbdataout;
	wire  [0:0]   wire_ram_block3a_1portbdataout;
	wire  [0:0]   wire_ram_block3a_2portbdataout;
	wire  [0:0]   wire_ram_block3a_3portbdataout;
	wire  [0:0]   wire_ram_block3a_4portbdataout;
	wire  [0:0]   wire_ram_block3a_5portbdataout;
	wire  [0:0]   wire_ram_block3a_6portbdataout;
	wire  [0:0]   wire_ram_block3a_7portbdataout;
	wire  [0:0]   wire_ram_block3a_8portbdataout;
	wire  [0:0]   wire_ram_block3a_9portbdataout;
	wire  [0:0]   wire_ram_block3a_10portbdataout;
	wire  [0:0]   wire_ram_block3a_11portbdataout;
	wire  [0:0]   wire_ram_block3a_12portbdataout;
	wire  [0:0]   wire_ram_block3a_13portbdataout;
	wire  [0:0]   wire_ram_block3a_14portbdataout;
	wire  [0:0]   wire_ram_block3a_15portbdataout;
	wire  [0:0]   wire_ram_block3a_16portbdataout;
	wire  [0:0]   wire_ram_block3a_17portbdataout;
	wire  [0:0]   wire_ram_block3a_18portbdataout;
	wire  [0:0]   wire_ram_block3a_19portbdataout;
	wire  [0:0]   wire_ram_block3a_20portbdataout;
	wire  [0:0]   wire_ram_block3a_21portbdataout;
	wire  [0:0]   wire_ram_block3a_22portbdataout;
	wire  [0:0]   wire_ram_block3a_23portbdataout;
	wire  [0:0]   wire_ram_block3a_24portbdataout;
	wire  [0:0]   wire_ram_block3a_25portbdataout;
	wire  [0:0]   wire_ram_block3a_26portbdataout;
	wire  [0:0]   wire_ram_block3a_27portbdataout;
	wire  [0:0]   wire_ram_block3a_28portbdataout;
	wire  [0:0]   wire_ram_block3a_29portbdataout;
	wire  [0:0]   wire_ram_block3a_30portbdataout;
	wire  [0:0]   wire_ram_block3a_31portbdataout;
	wire  [0:0]   wire_ram_block3a_32portbdataout;
	wire  [0:0]   wire_ram_block3a_33portbdataout;
	wire  [0:0]   wire_ram_block3a_34portbdataout;
	wire  [0:0]   wire_ram_block3a_35portbdataout;
	wire  [0:0]   wire_ram_block3a_36portbdataout;
	wire  [0:0]   wire_ram_block3a_37portbdataout;
	wire  [0:0]   wire_ram_block3a_38portbdataout;
	wire  [0:0]   wire_ram_block3a_39portbdataout;
	wire  [0:0]   wire_ram_block3a_40portbdataout;
	wire  [0:0]   wire_ram_block3a_41portbdataout;
	wire  [0:0]   wire_ram_block3a_42portbdataout;
	wire  [0:0]   wire_ram_block3a_43portbdataout;
	wire  [0:0]   wire_ram_block3a_44portbdataout;
	wire  [0:0]   wire_ram_block3a_45portbdataout;
	wire  [0:0]   wire_ram_block3a_46portbdataout;
	wire  [0:0]   wire_ram_block3a_47portbdataout;
	wire  [0:0]   wire_ram_block3a_48portbdataout;
	wire  [0:0]   wire_ram_block3a_49portbdataout;
	wire  [0:0]   wire_ram_block3a_50portbdataout;
	wire  [0:0]   wire_ram_block3a_51portbdataout;
	wire  [0:0]   wire_ram_block3a_52portbdataout;
	wire  [0:0]   wire_ram_block3a_53portbdataout;
	wire  [0:0]   wire_ram_block3a_54portbdataout;
	wire  [0:0]   wire_ram_block3a_55portbdataout;
	wire  [0:0]   wire_ram_block3a_56portbdataout;
	wire  [0:0]   wire_ram_block3a_57portbdataout;
	wire  [0:0]   wire_ram_block3a_58portbdataout;
	wire  [0:0]   wire_ram_block3a_59portbdataout;
	wire  [0:0]   wire_ram_block3a_60portbdataout;
	wire  [0:0]   wire_ram_block3a_61portbdataout;
	wire  [0:0]   wire_ram_block3a_62portbdataout;
	wire  [0:0]   wire_ram_block3a_63portbdataout;
	wire  [0:0]   wire_ram_block3a_64portbdataout;
	wire  [0:0]   wire_ram_block3a_65portbdataout;
	wire  [0:0]   wire_ram_block3a_66portbdataout;
	wire  [0:0]   wire_ram_block3a_67portbdataout;
	wire  [0:0]   wire_ram_block3a_68portbdataout;
	wire  [0:0]   wire_ram_block3a_69portbdataout;
	wire  [0:0]   wire_ram_block3a_70portbdataout;
	wire  [0:0]   wire_ram_block3a_71portbdataout;
	wire  [1:0]  address_a_sel;
	wire  [14:0]  address_a_wire;
	wire  [1:0]  address_b_sel;
	wire  [14:0]  address_b_wire;
	wire  [1:0]  w_addr_val_b4w;
	wire  [1:0]  w_addr_val_b8w;
	wire  [1:0]  wren_decode_addr_sel_a;
	wire  [1:0]  wren_decode_addr_sel_b;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  address_reg_b <= address_b_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	image_01_decode   decode4
	( 
	.data(address_a_wire[14:13]),
	.enable(wren_a),
	.eq(wire_decode4_eq));
	image_01_decode   decode5
	( 
	.data(w_addr_val_b4w),
	.enable(wren_b),
	.eq(wire_decode5_eq));
	image_01_decode1   rden_decode_a
	( 
	.data(wren_decode_addr_sel_a),
	.eq(wire_rden_decode_a_eq));
	image_01_decode1   rden_decode_b
	( 
	.data(w_addr_val_b8w),
	.eq(wire_rden_decode_b_eq));
	image_01_mux   mux6
	( 
	.data({wire_ram_block3a_71portadataout[0], wire_ram_block3a_70portadataout[0], wire_ram_block3a_69portadataout[0], wire_ram_block3a_68portadataout[0], wire_ram_block3a_67portadataout[0], wire_ram_block3a_66portadataout[0], wire_ram_block3a_65portadataout[0], wire_ram_block3a_64portadataout[0], wire_ram_block3a_63portadataout[0], wire_ram_block3a_62portadataout[0], wire_ram_block3a_61portadataout[0], wire_ram_block3a_60portadataout[0], wire_ram_block3a_59portadataout[0], wire_ram_block3a_58portadataout[0], wire_ram_block3a_57portadataout[0], wire_ram_block3a_56portadataout[0], wire_ram_block3a_55portadataout[0], wire_ram_block3a_54portadataout[0], wire_ram_block3a_53portadataout[0], wire_ram_block3a_52portadataout[0], wire_ram_block3a_51portadataout[0], wire_ram_block3a_50portadataout[0], wire_ram_block3a_49portadataout[0], wire_ram_block3a_48portadataout[0], wire_ram_block3a_47portadataout[0], wire_ram_block3a_46portadataout[0], wire_ram_block3a_45portadataout[0], wire_ram_block3a_44portadataout[0], wire_ram_block3a_43portadataout[0], wire_ram_block3a_42portadataout[0], wire_ram_block3a_41portadataout[0], wire_ram_block3a_40portadataout[0], wire_ram_block3a_39portadataout[0], wire_ram_block3a_38portadataout[0], wire_ram_block3a_37portadataout[0], wire_ram_block3a_36portadataout[0], wire_ram_block3a_35portadataout[0], wire_ram_block3a_34portadataout[0], wire_ram_block3a_33portadataout[0], wire_ram_block3a_32portadataout[0], wire_ram_block3a_31portadataout[0], wire_ram_block3a_30portadataout[0], wire_ram_block3a_29portadataout[0], wire_ram_block3a_28portadataout[0], wire_ram_block3a_27portadataout[0], wire_ram_block3a_26portadataout[0], wire_ram_block3a_25portadataout[0], wire_ram_block3a_24portadataout[0], wire_ram_block3a_23portadataout[0], wire_ram_block3a_22portadataout[0], wire_ram_block3a_21portadataout[0], wire_ram_block3a_20portadataout[0], wire_ram_block3a_19portadataout[0], wire_ram_block3a_18portadataout[0], wire_ram_block3a_17portadataout[0], wire_ram_block3a_16portadataout[0], wire_ram_block3a_15portadataout[0]
, wire_ram_block3a_14portadataout[0], wire_ram_block3a_13portadataout[0], wire_ram_block3a_12portadataout[0], wire_ram_block3a_11portadataout[0], wire_ram_block3a_10portadataout[0], wire_ram_block3a_9portadataout[0], wire_ram_block3a_8portadataout[0], wire_ram_block3a_7portadataout[0], wire_ram_block3a_6portadataout[0], wire_ram_block3a_5portadataout[0], wire_ram_block3a_4portadataout[0], wire_ram_block3a_3portadataout[0], wire_ram_block3a_2portadataout[0], wire_ram_block3a_1portadataout[0], wire_ram_block3a_0portadataout[0]}),
	.result(wire_mux6_result),
	.sel(out_address_reg_a));
	image_01_mux   mux7
	( 
	.data({wire_ram_block3a_71portbdataout[0], wire_ram_block3a_70portbdataout[0], wire_ram_block3a_69portbdataout[0], wire_ram_block3a_68portbdataout[0], wire_ram_block3a_67portbdataout[0], wire_ram_block3a_66portbdataout[0], wire_ram_block3a_65portbdataout[0], wire_ram_block3a_64portbdataout[0], wire_ram_block3a_63portbdataout[0], wire_ram_block3a_62portbdataout[0], wire_ram_block3a_61portbdataout[0], wire_ram_block3a_60portbdataout[0], wire_ram_block3a_59portbdataout[0], wire_ram_block3a_58portbdataout[0], wire_ram_block3a_57portbdataout[0], wire_ram_block3a_56portbdataout[0], wire_ram_block3a_55portbdataout[0], wire_ram_block3a_54portbdataout[0], wire_ram_block3a_53portbdataout[0], wire_ram_block3a_52portbdataout[0], wire_ram_block3a_51portbdataout[0], wire_ram_block3a_50portbdataout[0], wire_ram_block3a_49portbdataout[0], wire_ram_block3a_48portbdataout[0], wire_ram_block3a_47portbdataout[0], wire_ram_block3a_46portbdataout[0], wire_ram_block3a_45portbdataout[0], wire_ram_block3a_44portbdataout[0], wire_ram_block3a_43portbdataout[0], wire_ram_block3a_42portbdataout[0], wire_ram_block3a_41portbdataout[0], wire_ram_block3a_40portbdataout[0], wire_ram_block3a_39portbdataout[0], wire_ram_block3a_38portbdataout[0], wire_ram_block3a_37portbdataout[0], wire_ram_block3a_36portbdataout[0], wire_ram_block3a_35portbdataout[0], wire_ram_block3a_34portbdataout[0], wire_ram_block3a_33portbdataout[0], wire_ram_block3a_32portbdataout[0], wire_ram_block3a_31portbdataout[0], wire_ram_block3a_30portbdataout[0], wire_ram_block3a_29portbdataout[0], wire_ram_block3a_28portbdataout[0], wire_ram_block3a_27portbdataout[0], wire_ram_block3a_26portbdataout[0], wire_ram_block3a_25portbdataout[0], wire_ram_block3a_24portbdataout[0], wire_ram_block3a_23portbdataout[0], wire_ram_block3a_22portbdataout[0], wire_ram_block3a_21portbdataout[0], wire_ram_block3a_20portbdataout[0], wire_ram_block3a_19portbdataout[0], wire_ram_block3a_18portbdataout[0], wire_ram_block3a_17portbdataout[0], wire_ram_block3a_16portbdataout[0], wire_ram_block3a_15portbdataout[0]
, wire_ram_block3a_14portbdataout[0], wire_ram_block3a_13portbdataout[0], wire_ram_block3a_12portbdataout[0], wire_ram_block3a_11portbdataout[0], wire_ram_block3a_10portbdataout[0], wire_ram_block3a_9portbdataout[0], wire_ram_block3a_8portbdataout[0], wire_ram_block3a_7portbdataout[0], wire_ram_block3a_6portbdataout[0], wire_ram_block3a_5portbdataout[0], wire_ram_block3a_4portbdataout[0], wire_ram_block3a_3portbdataout[0], wire_ram_block3a_2portbdataout[0], wire_ram_block3a_1portbdataout[0], wire_ram_block3a_0portbdataout[0]}),
	.result(wire_mux7_result),
	.sel(address_reg_b));
	cyclonev_ram_block   ram_block3a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_0portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_0portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_0.clk0_core_clock_enable = "ena0",
		ram_block3a_0.clk0_input_clock_enable = "none",
		ram_block3a_0.clk0_output_clock_enable = "none",
		ram_block3a_0.clk1_core_clock_enable = "ena1",
		ram_block3a_0.clk1_input_clock_enable = "none",
		ram_block3a_0.connectivity_checking = "OFF",
		ram_block3a_0.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_0.init_file_layout = "port_a",
		ram_block3a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_0.mem_init0 = 2048'h06F16C08EF6023F29FBF7EE256E6F48000274F9C3CF0621CAFBF24F27C4D8E26C44342E062FA3C9DC4380DD7768ED70971ABDE62B268FFC0E496B3B3B9147441CFD3C0AAA7E430779EFD1F4A05695E45EC538285641C771418B0AF2DB7296D13D6744750C917D6B73ACBC1B4A6E4EBA2572C6FF5F77FCC88C61D5FB6F333832D11F9BF33D28537E321814CF42255A4EB3B23E4343E2C6FAF3D7B46E75E6ED7BC443DFA6886090BDDE245257638FDD44089AE981C412AC888F1B5CC08F55BE6DD8AB1D53C01A59A9219C4E3732EC5B28E68F8FCA1064F64919DB48CD8090B5EA70332CF00E3139AC1FEADE20FABF755DED66E2154A0651D361CC92AEFEDC5BFEC,
		ram_block3a_0.mem_init1 = 2048'h5FEBF3AC22FA4B68A89FC90999C00E4F542F7AB2E88B3BC2FEBBC9E38918DE1022A1A46D2D74D959EA73769D7A47ACEA5443E3C060EA3FFD3F9EC8E8CD3D3548344AF02E53808F0246DD8EA125C8E66F2A23AFCDCBABCD5C10EB5320B9513EF7CAF9F2B9704CABD76D3FF56C84A4614EB43672F4CD9DC9139E2E121EF213FBA9405F49EE7FC10E0EE5131BA5601A4F5E9DD5FFE811E4FD5DFE7F7D66705BC1F69C42DE7842259436AF3CE6731372C6B491A146D16C329DC645ADDB34A5D499F93789608A3B52232A2154CFD6AA40EADBECD9F89DFF7B5F01864AE037BD6B3AF0DDB635548D0664900E017967113A0EB04422C68031A2A817677D95FE006E85D4,
		ram_block3a_0.mem_init2 = 2048'h34F9C4002613C7A9D1A00A82EC129EACAC14C055CFF755D253967088F7EC25CEC34CF97C694E21101C146E5CF066F62C672C8DD7BA51CE752D91E447C2F4D4943EE9D64A3204019E08124D28F2AC6B77099CBB4C7088FB50D7C979FFA359E529B229786613541753AB0DA2E4CDCEB747CAC38C05D26433F6FB677077DE90BDC4EAB7419661DA61B8164BF60FDC1873C5C93140BBB09F0F44EE546894F5C6754608147020C757F8D7D92597B8F72CBA1C4EACEB75EF877ABBD21277956B97AA87C58BB79969A96E534EBF5CABCDB578936608F57C38B9BDACDA317A610909B433D4138744EB37A56FA7A99FF0599DE8F2137FCEC7328093C2D7C4E3BFCC6978C6,
		ram_block3a_0.mem_init3 = 2048'h89C794D952AF8F657CC0C7D896001C83FC0EB5B1BBC301FBE6B303BE1D973BAA27F4B53CE26A4FA0AE9A50C0D92C0FCF4EA06DCBB7E5EA46740E6999E0F7B5F1C2F737FA7D12F513C7615D56A9F06A41035CC32BBF5739D5CDA4BF4C4F08FF0488BE1D56F60C01E924795537DD66322BBB2B9D4279D04BC14428AA043C4F0B11C3DAC98EEBAAC74F5CF6CD6322B5A65475C888F24B11FBF578800737837E7F72FC31E6F6457DA9008C508BB043E405BEC319BCF88419AAA244C9E3232C79B566FC209C840B84A80E4FA58A0FA20CE2E77A8F393BF925F73D56DFE5DFDE5C2A6745BC318D90F696FEE0E978565578D12A6AD647D35DFC7208C20A1CF3E31A4AA6,
		ram_block3a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_0.operation_mode = "bidir_dual_port",
		ram_block3a_0.port_a_address_width = 13,
		ram_block3a_0.port_a_data_out_clear = "none",
		ram_block3a_0.port_a_data_out_clock = "clock0",
		ram_block3a_0.port_a_data_width = 1,
		ram_block3a_0.port_a_first_address = 0,
		ram_block3a_0.port_a_first_bit_number = 0,
		ram_block3a_0.port_a_last_address = 8191,
		ram_block3a_0.port_a_logical_ram_depth = 19200,
		ram_block3a_0.port_a_logical_ram_width = 24,
		ram_block3a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_address_clock = "clock1",
		ram_block3a_0.port_b_address_width = 13,
		ram_block3a_0.port_b_data_in_clock = "clock1",
		ram_block3a_0.port_b_data_out_clear = "none",
		ram_block3a_0.port_b_data_width = 1,
		ram_block3a_0.port_b_first_address = 0,
		ram_block3a_0.port_b_first_bit_number = 0,
		ram_block3a_0.port_b_last_address = 8191,
		ram_block3a_0.port_b_logical_ram_depth = 19200,
		ram_block3a_0.port_b_logical_ram_width = 24,
		ram_block3a_0.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_read_enable_clock = "clock1",
		ram_block3a_0.port_b_write_enable_clock = "clock1",
		ram_block3a_0.ram_block_type = "AUTO",
		ram_block3a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_1portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_1portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_1.clk0_core_clock_enable = "ena0",
		ram_block3a_1.clk0_input_clock_enable = "none",
		ram_block3a_1.clk0_output_clock_enable = "none",
		ram_block3a_1.clk1_core_clock_enable = "ena1",
		ram_block3a_1.clk1_input_clock_enable = "none",
		ram_block3a_1.connectivity_checking = "OFF",
		ram_block3a_1.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_1.init_file_layout = "port_a",
		ram_block3a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_1.mem_init0 = 2048'h0664DCAC0F7C38FA59767E6715C5B981086F443D7C80F23EAE4578A370CF2A2486435275E2FC2DAFFD381C57743E5445DDCBBD6E906C2BC0EFB2A9B3BC507459CFAB62AAF4E090D342C95A3B0DE95E56AF52360004C8B5458802EC15CF694D5BD4694950C4975E9F38CAC3F0B6E40BE05A6D7FF1765E4D88C61A7FB6D373838449FC9A51DA960665052704646B45B44B772BE13F839C4E8A71FE04E74E2E51A5756C7A6D8E8851DD81C23EB422EFECACD3CEDEBE1128C0FF6CBDAE0AFA0BE29DE339C67F61A5FAF79F43C7C03E4316AE60F8B88006474982BD9E8A98691B9F8F1390E630F4471AC9FE9D870B11C3659E328E72478264DF7A1C99386FE955B9CA,
		ram_block3a_1.mem_init1 = 2048'hF9EE5384027872F8A8B1C10AB9BFAEEDDA236E926DD21BC2E53DCBE39C4CEA1032E5E045A21045292FFEF7CCF387ACEA368BA12050FBD36D3D7EBA49C47C95101423F02E05898F0A466E8FA76C6CFE2FE3E2FBCE8B238F7CDAC3530299695FD3443F7AB0704DBE4D583DC67D5C0404CDBC0EEA64C436F91BBC2C784EF3607FBB2B47C94A67C4EE4EE3B3ADAF64014F5ABD99E7E323617D7170577C44E44B6A779FC05C5B0125A636171BEE7F7162249797EA3E712C32BFEB5FAFCFB0A1E599E931E0F2CBB15E7FA223508596A944FD92BE1BD089BB4AD41889FAF67FBAEF7FD40EE47514210B6E910E7059650DD3BF8C46024A815FA9B1F6FD77DDFA427230E4,
		ram_block3a_1.mem_init2 = 2048'hA19D6E505416C2B9D58E20A3F7F0A7A800B6381FCB5F708642FE7FC8E44006AE524EC04B694E0D3400D42899AD64F22C410C91CABA72CAFF4DD7B71FC010D4835CADDC8676240DA25A1515AE536E9176015CBD7E229CD656D6F91BFFA269F425D47FFB0BF44C2783A22D0134EA6627765AC2B435FCFE3EE6F3E776B4DFD03EC5E8F741B26912A18A63FB6C3F550823F1CFBD40AAD18F03F0EC15689E77D64F060C1660A0415EF0B6E325BE9C6502EC1EDA9DDB65C5415A39DB5D7714FFF78926D6EA7EB17B1D3E93DFB95CA279B51077E7604438E3F9C0A9FD5E2A61A049B4B09081B3C0E3FDA56BC44DBE157CDED27299278796B2C8F3C6EFF4C141CE2D2CFF,
		ram_block3a_1.mem_init3 = 2048'h21079ED8E7458F64184057FF91820EAADC883530ECF26FF96FBBC3B6888337CE6B789655D04E6EEC999E1269682A1FC34F307D5796E1E39F3D1FE24EC2A7B7B173F731EB6517FF5B4E0F4C504BB1E34106D147C12B08154D6C80FB4D0B2AE8788F3E99D316AC02F32C770D3CD8A4322EEE0B4B383551CAC1C72AA98404190433C619E487E3BEA16FF8B649E202B5B69564F848F00D075E47EAD48046A67E65379E60661465F82C809434E391CFE42494C389B0E8A699A22074042D212C39272BF4B633847F2648068DA8CA0DB00832A0DC4B33AFB727B43D42FE744F9E1E6F774D8A1147B6F4B232F3FB715F53F8E00A128527D34546686CC64CB0F7FF1E1B86,
		ram_block3a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_1.operation_mode = "bidir_dual_port",
		ram_block3a_1.port_a_address_width = 13,
		ram_block3a_1.port_a_data_out_clear = "none",
		ram_block3a_1.port_a_data_out_clock = "clock0",
		ram_block3a_1.port_a_data_width = 1,
		ram_block3a_1.port_a_first_address = 0,
		ram_block3a_1.port_a_first_bit_number = 1,
		ram_block3a_1.port_a_last_address = 8191,
		ram_block3a_1.port_a_logical_ram_depth = 19200,
		ram_block3a_1.port_a_logical_ram_width = 24,
		ram_block3a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_address_clock = "clock1",
		ram_block3a_1.port_b_address_width = 13,
		ram_block3a_1.port_b_data_in_clock = "clock1",
		ram_block3a_1.port_b_data_out_clear = "none",
		ram_block3a_1.port_b_data_width = 1,
		ram_block3a_1.port_b_first_address = 0,
		ram_block3a_1.port_b_first_bit_number = 1,
		ram_block3a_1.port_b_last_address = 8191,
		ram_block3a_1.port_b_logical_ram_depth = 19200,
		ram_block3a_1.port_b_logical_ram_width = 24,
		ram_block3a_1.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_read_enable_clock = "clock1",
		ram_block3a_1.port_b_write_enable_clock = "clock1",
		ram_block3a_1.ram_block_type = "AUTO",
		ram_block3a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_2portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_2portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_2.clk0_core_clock_enable = "ena0",
		ram_block3a_2.clk0_input_clock_enable = "none",
		ram_block3a_2.clk0_output_clock_enable = "none",
		ram_block3a_2.clk1_core_clock_enable = "ena1",
		ram_block3a_2.clk1_input_clock_enable = "none",
		ram_block3a_2.connectivity_checking = "OFF",
		ram_block3a_2.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_2.init_file_layout = "port_a",
		ram_block3a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_2.mem_init0 = 2048'h06F5F9282B602BFADA747CDF5C847C01106F4FCD7AF0F33D0C6774B0305D4E25ACE9726062FEB59FFC381D60762656CDDB0BBD64B27E1FD8CFB734F3BD5076590F8F6BA694F830564A5C9B6F4F3866D7EF56A883A4DF8F442802B805B32D05DA566001E5CD851E8738CCC0D0B6E42BEAB36D6767F67FCD88C6137DF6F17023A041E9BFE5D0B136F6A590C44731544E4FF72BA74F068457887319060F4A12107C4C1C4E6D8009631880311DFF6EFF95249AA900100128C08860B3EE08700BE29D9BD1F43F31A5FAF39940DB3F7FC118AA7AF0A9A0188F0D093894EB4B791B02BF1396C701FD439AB1F6BDC70EE3E397FCF32C9555DC64947A3CA37A4DC5C9A5E8,
		ram_block3a_2.mem_init1 = 2048'hFFEF5880A6BB7BE4FABEF90919FFAEDFCB297C92EFDB07C6DA2F4BCB0B5C9F0832E5E0CFA3D0DD19EFFFF6D96EC5AAA212CEEBF098FBF3DFB7DEF909C57DD590D478B7400D1F4E0B0E7FEF476DC0FF07E3E3E3D9CF7B917238C94B22097977F7C6F97AB0704D294E403FE7A9CC9476CEAC36E2E4C584781BBC2C60AEF6875BA5085FB9EE7FD5EE4CEB8338A761000F10BD519FBA11E10D5CF8734865F07EE9779440B2DA8307DCB6DBB7F27F5173E6B797FD3F592D325BC32DAF8736BD649DE931EDF3CBB35B7B02229088A72C44ED6B6148D8999B7BDA0689FAF03FBB68127500E48E7860592E91CE7959610FFBBA386203428D18B1C8766573DDFA027E8DE4,
		ram_block3a_2.mem_init2 = 2048'h7FE8ADD0E293F7B91D81A8FF6DD6BC18A0B73A1FDE627556425C59087C49EFEE4F58FD3B694FAD215F9C18DBEC7752E4010D3DDEF1D1FE676DD7941F479D56936FA946CA3001F9FE45515D7AF3EEB34D0D14337E6098FDB2108970FE8375FD61F67EFA6F92C53ED3E128B3F0C802BE3FE9CBBE35FEFEBF665B2B76DFCD91B384A81543B673C2E79E77FBFE0B9D0F39C5CB0276AA93B30FFDEAD068DAF7D77F12881E74C0C4D5ECF287359FFEBF16EC3EDEBDFBE47F17533BD61361A82FF5AFA79FCAFA1D7BBD3FF1DEFD58FBEDB0EEF35F6AF57CFBF9B935FF7F3BBBA81868E3D51AA5C03BFFA56DCFEBBF757DDF6C709FBFEFC51886EFC317F0E1BEDBCBBDF7,
		ram_block3a_2.mem_init3 = 2048'hB9C700C9DAF99FE50CC0DA93B1939E69FE1F99A37882517BA2BED3BC91933BE24B6D377FF36B05E5A4D62451CCA8DF6F6FE07D33D7E5DBDFFC22F80FFA2FF931C277367E45A3FD53CFEE7DFFF3E96A57DBC82B0BFE59F91D4584FA6D4FCB77FDE1AAF9E7F79C48BB2DF9DD1CF5E8324FDEEBFFFFFA45AAC1C62B321D8C498C1963DA689FFFBFFF7FFEFAADE323B5091DEC00C8DC259EFA77E815AFF7A7F27FF7FEA043B69509BC9D95D6FBB1CFA505BB9B99FEF8F610A8A2940DFD95ACEA3D7BF5B61FD8372DF08ECC2C648FC008FA5D5DDD393BF2A7A3D716F765DFDE562766ED8CF1BCB8F7B222E3FA63E0F764C56A7E4605F39D40643CC64EB9EBFF1E1C86,
		ram_block3a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_2.operation_mode = "bidir_dual_port",
		ram_block3a_2.port_a_address_width = 13,
		ram_block3a_2.port_a_data_out_clear = "none",
		ram_block3a_2.port_a_data_out_clock = "clock0",
		ram_block3a_2.port_a_data_width = 1,
		ram_block3a_2.port_a_first_address = 0,
		ram_block3a_2.port_a_first_bit_number = 2,
		ram_block3a_2.port_a_last_address = 8191,
		ram_block3a_2.port_a_logical_ram_depth = 19200,
		ram_block3a_2.port_a_logical_ram_width = 24,
		ram_block3a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_address_clock = "clock1",
		ram_block3a_2.port_b_address_width = 13,
		ram_block3a_2.port_b_data_in_clock = "clock1",
		ram_block3a_2.port_b_data_out_clear = "none",
		ram_block3a_2.port_b_data_width = 1,
		ram_block3a_2.port_b_first_address = 0,
		ram_block3a_2.port_b_first_bit_number = 2,
		ram_block3a_2.port_b_last_address = 8191,
		ram_block3a_2.port_b_logical_ram_depth = 19200,
		ram_block3a_2.port_b_logical_ram_width = 24,
		ram_block3a_2.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_read_enable_clock = "clock1",
		ram_block3a_2.port_b_write_enable_clock = "clock1",
		ram_block3a_2.ram_block_type = "AUTO",
		ram_block3a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_3portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_3portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_3.clk0_core_clock_enable = "ena0",
		ram_block3a_3.clk0_input_clock_enable = "none",
		ram_block3a_3.clk0_output_clock_enable = "none",
		ram_block3a_3.clk1_core_clock_enable = "ena1",
		ram_block3a_3.clk1_input_clock_enable = "none",
		ram_block3a_3.connectivity_checking = "OFF",
		ram_block3a_3.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_3.init_file_layout = "port_a",
		ram_block3a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_3.mem_init0 = 2048'h06604824EB5C3AFA5C3C7EC75487F182D06E44397880623FEC9F75B2707F8F2584434AF122FEAD1FFF680C67347CD6D8D90BBF64887D42C3CFB7A9F3BCDFC4410F836B86D4E4105646581E0A67F97ED7EF318E8C249C4F452800F405C76A051251DD4FF5CD9512BF38C8C3F4B6E42BEB1A40276BC65640A561937D351303A94D59FDBFF7FAB736E18577C4442045FC6BF123E77F0284468FBFFF468340FE0FFC457C4A68802C791883F703F47EAFF468D08800100128C08860B184B6DFD9BEED8011F6F5018A1D941FDF3FFF7FC1109EFAF0A8A01ECF0D487C3EEBDB791B028713902670E42737E9867DA20E6A45F7161E64C057FEF5DF7E048B79CDC5D19FD8,
		ram_block3a_3.mem_init1 = 2048'h0928D18083F94260A990C10819FFAE4FD0216E90508083C2C1BD41C318088A5122E5E043A028C50E123076FCC345A8A27002A11008FBF34FBD3FC80CD806558820F8B00003400E230E7FEF036468E60B1E12F7DEBBFB0170F6C1470019791FCBC03842BB7A2A3DD4413DC7D906040148BC3E2AB4C82D4811922F7ADAF5C15FF101D7C94EFFD54A3CE53308A442FB5F58A510E1B2C1604C5CF877745CF5EE40641C36F6FB0587AE94432FE07F1172069D90BA067CE84EEFE4012FCF7021D49B6B71E061B6B158232FC51CC7E7A804DCA262F8D449DB7E413788032037994FF7F5C864FD00E1186150CE7930F003120A25806BC285A8A1FB97E57145FA527C309C,
		ram_block3a_3.mem_init2 = 2048'h21BEAC01039AC2B911EA10E37430848A0E140045C27E782047CC500863E807EE561AC3281E060100009C6C3C357C522417B815C3B473CA6C0A91011F503DD64C09A144123F2609C2101705C85018097F135CBB45A29890021FF91A9AA25D64209028686F015D3E28AB204020C7EE0706B8EB0405102430E6C22F7714BF902094A6F771937D2A1060000B648B964F71C1CF00403A93BF2241E81570F875C0435F985E66004C5420BA8F35968AFD2EB1BC4802CB3E45D7F2A95650A0002FF7881FDC2A33D009022C19057D79A075B0003B4F6AB428F8B880A088102A2101582020D40081402BFFB46BCC319E70101CC070717F868438E083C20FF4E503D821ACE0,
		ram_block3a_3.mem_init3 = 2048'h018700D951FF87650A3E4380BE104C00CC1F3DB029F3417B23BE01A688A6219846F05410C06F6FE0809E00794BAA1F42CE302D00F061C206341F7BC8C29CB10143F730AA453BE50140600C5001F961C10278032B2B5E1D4544A1DB4C43502000817E99C215BC00AB35FF0134D029320EFA4B080021548AC2462A200C105E003142394386F9C0814B40BE882402B5001C75F828F045395B4578000006837C642219E0423615FA2880943083904AAC8490811BB1E80612A02214CE29A1AC39C4207A20908003AE80100EAA000F83EC2AA1D8197129B025A01502FEE44E9E5C226743FA01A0B0B19220F0E8604051FCC00804C405F307BA7829462890EAE3020886,
		ram_block3a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_3.operation_mode = "bidir_dual_port",
		ram_block3a_3.port_a_address_width = 13,
		ram_block3a_3.port_a_data_out_clear = "none",
		ram_block3a_3.port_a_data_out_clock = "clock0",
		ram_block3a_3.port_a_data_width = 1,
		ram_block3a_3.port_a_first_address = 0,
		ram_block3a_3.port_a_first_bit_number = 3,
		ram_block3a_3.port_a_last_address = 8191,
		ram_block3a_3.port_a_logical_ram_depth = 19200,
		ram_block3a_3.port_a_logical_ram_width = 24,
		ram_block3a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_address_clock = "clock1",
		ram_block3a_3.port_b_address_width = 13,
		ram_block3a_3.port_b_data_in_clock = "clock1",
		ram_block3a_3.port_b_data_out_clear = "none",
		ram_block3a_3.port_b_data_width = 1,
		ram_block3a_3.port_b_first_address = 0,
		ram_block3a_3.port_b_first_bit_number = 3,
		ram_block3a_3.port_b_last_address = 8191,
		ram_block3a_3.port_b_logical_ram_depth = 19200,
		ram_block3a_3.port_b_logical_ram_width = 24,
		ram_block3a_3.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_read_enable_clock = "clock1",
		ram_block3a_3.port_b_write_enable_clock = "clock1",
		ram_block3a_3.ram_block_type = "AUTO",
		ram_block3a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_4portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_4portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_4.clk0_core_clock_enable = "ena0",
		ram_block3a_4.clk0_input_clock_enable = "none",
		ram_block3a_4.clk0_output_clock_enable = "none",
		ram_block3a_4.clk1_core_clock_enable = "ena1",
		ram_block3a_4.clk1_input_clock_enable = "none",
		ram_block3a_4.connectivity_checking = "OFF",
		ram_block3a_4.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_4.init_file_layout = "port_a",
		ram_block3a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_4.mem_init0 = 2048'h06F5FC24EB7C34FA9C3C7E4654847000406F4FCD7A70F23FFC3F78E3384F0A248440426462FEA607FD381C67745CD540490BDD64806BC2C0EFB7A1B3BC5046510FBFE888F4E490570E595A0E6FF96E57EF778E8024880E35A801F804D769451347FD4FF5CD87DEBF38C8C390B6E42BEAFA4D2765F77FCDADE79C5FF7F373ABE159FDBFF7FAB736F525001DFFFB5400C81F2BE77F0284468FFFFF46CFCCFE00237D7C4A6880087BDDE3F7003D61ECF57E8BEFDEBE513F7F7FBDBFEEBEFFDBFEFDFBFAC7B455AFFFF79FDFFFFF7FC1108A60CAFD058001F0DF58148C040D0FDFBF13900F70FC030681DE8D830B4171F7FEFFEEF7448075DD7E3CFF6BEDC3C1AFDE,
		ram_block3a_4.mem_init1 = 2048'hFFEF51A003BB4260F890C109B9FFAE7DD3297A92FFDB03C2C1BF41C3B8088A1932E5E06DA3C8190FFFFF77FD4387A8A25082A110F8FBF37DBFDFBC0DDD7F57D0E0BAB00001800E0B6E7FEF256DC8BE0FFFF3F5E9FBBB0170B0C14300B9797FFFCAF9FABB7A6F3A45713FC7F884040048BC3EE2F4C19DF81BBE2F791E95825EF04047494AFFD12E3FE383BCAF61FB5B109D11FFB343658C58F874DC7EF1DF6C6F9EF6F859C58796B6C310E07B7173F5BF93D87E75EC7EF9C57DAFCF1221C4997D71E7F0FBBB537F27E15CC8966C44DC03E2D8D01DFB7BDF3883F2F437B82FFA5A5C24FC20E1586010CE7A79F005FBBE25E02BCE0ADCB1F917E57145EE427EBDEC,
		ram_block3a_4.mem_init2 = 2048'h21FE2C00099AC2A9DDEDA0DC77D0BC8EAEB70005C2FF74004FD45008EFEDEF8E535AFD6F7F4F0100001C74183F64522C67BDA17DF3D1FEE76FD70141405DF6001BA1440B7F21FDBC53565DEEF3FE007F015CBF4432889002DFF970FEA35DFD25F67F686FC05D3A00AB000020EFEBBA7EFBCABE25FEFE30E6C22F7214BF902085EEF773B677CAF72E77FB64BF94CF71C1EF20402BE3BF2FFCEED478B6F7D74313485E7000445420BBFF35BFFCF70CFFBEDEBFCB24459792295E102009FFF7A7BFD7CB7F957BBF2C11057D7CA06DB0003BFF6AC0FCF3F9FD25FF7F2A210118202094008140FBFFB4EDC7C9FA757DDF4070113F868428C083C3FFF4E33CDBC978E7,
		ram_block3a_4.mem_init3 = 2048'h010680D9EFFC9FE40FFEDE8FB0038C00CC9F9DB02992417BEFBFD1BC89B23D8E024D9410C04F67E081DE0051FFA8CF6F4DF27D079065C206343FE3D8C2BFB131F3F7303EC386FF07C06F0C5001B961C103790323FF59F51DC781BE49034BA000813F91D2173C00B33DF9CD5ED3E9320BBF4B880021558B60442A2014BC598C5BC1D96E83B9CF814B40FE882002B50004FDF8E8DE47997E43FCC58006837E64221E644226F5F9A49D15D0BB95CBAD8490811BB0E80690A022F4CDE5972EF93E27BE069080032E80000EAC0017E3ECE29F5FD93B2FF727A01502FEE44E9E502276EFFCE19EB6F1B626E3DB6040517CC0080CC405F3CFFC641E4248BCEFFF1E0886,
		ram_block3a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_4.operation_mode = "bidir_dual_port",
		ram_block3a_4.port_a_address_width = 13,
		ram_block3a_4.port_a_data_out_clear = "none",
		ram_block3a_4.port_a_data_out_clock = "clock0",
		ram_block3a_4.port_a_data_width = 1,
		ram_block3a_4.port_a_first_address = 0,
		ram_block3a_4.port_a_first_bit_number = 4,
		ram_block3a_4.port_a_last_address = 8191,
		ram_block3a_4.port_a_logical_ram_depth = 19200,
		ram_block3a_4.port_a_logical_ram_width = 24,
		ram_block3a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_address_clock = "clock1",
		ram_block3a_4.port_b_address_width = 13,
		ram_block3a_4.port_b_data_in_clock = "clock1",
		ram_block3a_4.port_b_data_out_clear = "none",
		ram_block3a_4.port_b_data_width = 1,
		ram_block3a_4.port_b_first_address = 0,
		ram_block3a_4.port_b_first_bit_number = 4,
		ram_block3a_4.port_b_last_address = 8191,
		ram_block3a_4.port_b_logical_ram_depth = 19200,
		ram_block3a_4.port_b_logical_ram_width = 24,
		ram_block3a_4.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_read_enable_clock = "clock1",
		ram_block3a_4.port_b_write_enable_clock = "clock1",
		ram_block3a_4.ram_block_type = "AUTO",
		ram_block3a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_5portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_5portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_5.clk0_core_clock_enable = "ena0",
		ram_block3a_5.clk0_input_clock_enable = "none",
		ram_block3a_5.clk0_output_clock_enable = "none",
		ram_block3a_5.clk1_core_clock_enable = "ena1",
		ram_block3a_5.clk1_input_clock_enable = "none",
		ram_block3a_5.connectivity_checking = "OFF",
		ram_block3a_5.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_5.init_file_layout = "port_a",
		ram_block3a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_5.mem_init0 = 2048'h06604A200B403FF2DC370EC73FE7B002806E44097800623C1C447DF3785FEF25EEEB4274A2FE2417FC280E603446D79DD90BDE647A7F82DA4FB7B8F3BCD042414FE3EBAEF4E0B056CE599A1E0FF96657EF30308FC49F8F75A8008004980F051AC7FD4FF5CD87DEBF38C8C3F4B6E42BEA1520276FC77FCDADE79F7FF7F373ABED59FDBFF7FAB736E701F7DDFFFB55FEEFFF2BE77F0284468FFFFF46AF5000DFFF7D7C4A6880087BDDE3F700377FEC8E9C808800100128400820B184005009A28D8010C47411801890194003002E7FFEBEFAFAFDA59ECFFDC45C148800090B02870F36EF70E3630281DEFDE28A61C1F7FEFFEEF757FEC4062204813BEDC07D9948,
		ram_block3a_5.mem_init1 = 2048'h09285180039C4260EB90C10B19FFAE4DD0296890408003C6C18941C38F088A1732E5E041A0180100023077FDC380A8A20682A11218FBF34DBD1F8A08C00457D8E081B0005F800E030E7FEF416C48A6030202F7FFFB830170DEC1430219797F83C83942B070083FDD7125C7F9BF04004EBC3E3AA4C81D4811902C7BFEF5B55AB12A5EC94E7FD10E0DE9130AA444005F4EBD1CE7B331654C5478744944F04F42641400FEFBC521C4363F30E07711720594908706702902FFE77D0143D21D43997F31E46082B15D23220010CFF7EC48CBC31C87D0159B7A4004800222379808FFFFDC7607401E0720180E7A106601120A200002CE8FFCAA83D75F1F85F6027C0084,
		ram_block3a_5.mem_init2 = 2048'h21C9AC000802C2AD1DE800C0741086880014005FC2425C004A24500E7FE80FCE560BC1E80806013500142C183824522617B805C0F452CAE408910001401052001CE144053F240580541605E8500801440114374430B890041FF9139BA64D64209028698240440600A8000026CFEA0207F8DA04251024313E42631E14BCD02087AEF74193711A0068000B643F94D829C1E9C0402B93BF0241E81660F875C0430F0815600043D420B79F359688F51CA03C4800CBFFC5813629531020073FF78007D409335809002C11053B58A071B000375F6AA028F0B8802888102A2101082020D38081463BFFA5E9C4199A70101C407011068684268083C71FF4E100D80928E8,
		ram_block3a_5.mem_init3 = 2048'h01C600CC4FFE87650E00408090008C00CC88313029C2417D2FBE01A48C82238022609410C04A04A081D200644FA805C34C202D08B061C20634427818C285B12443F7306B411AE70940600C5001A06841034503212F5C150544819A480340A000812B9722170A00A52DFD0515D029320ABF4B880021418A40462020010C5C04114019428ABDC0814B40F2882003B500016DF808D045095A417CC08006837064221F30422405FC24811400839047E484908109B0E80618A02004C825812C29062838A09080030080000E24000193E822815C093329B0A5A01502D6E44E9E1422674FF80180B4B19228E0C860405160C0080C3C05F71FF86408460890E2E3020886,
		ram_block3a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_5.operation_mode = "bidir_dual_port",
		ram_block3a_5.port_a_address_width = 13,
		ram_block3a_5.port_a_data_out_clear = "none",
		ram_block3a_5.port_a_data_out_clock = "clock0",
		ram_block3a_5.port_a_data_width = 1,
		ram_block3a_5.port_a_first_address = 0,
		ram_block3a_5.port_a_first_bit_number = 5,
		ram_block3a_5.port_a_last_address = 8191,
		ram_block3a_5.port_a_logical_ram_depth = 19200,
		ram_block3a_5.port_a_logical_ram_width = 24,
		ram_block3a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_address_clock = "clock1",
		ram_block3a_5.port_b_address_width = 13,
		ram_block3a_5.port_b_data_in_clock = "clock1",
		ram_block3a_5.port_b_data_out_clear = "none",
		ram_block3a_5.port_b_data_width = 1,
		ram_block3a_5.port_b_first_address = 0,
		ram_block3a_5.port_b_first_bit_number = 5,
		ram_block3a_5.port_b_last_address = 8191,
		ram_block3a_5.port_b_logical_ram_depth = 19200,
		ram_block3a_5.port_b_logical_ram_width = 24,
		ram_block3a_5.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_read_enable_clock = "clock1",
		ram_block3a_5.port_b_write_enable_clock = "clock1",
		ram_block3a_5.ram_block_type = "AUTO",
		ram_block3a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_6portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_6portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_6.clk0_core_clock_enable = "ena0",
		ram_block3a_6.clk0_input_clock_enable = "none",
		ram_block3a_6.clk0_output_clock_enable = "none",
		ram_block3a_6.clk1_core_clock_enable = "ena1",
		ram_block3a_6.clk1_input_clock_enable = "none",
		ram_block3a_6.connectivity_checking = "OFF",
		ram_block3a_6.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_6.init_file_layout = "port_a",
		ram_block3a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_6.mem_init0 = 2048'hFE604B800F4020F21BF40CFA14847D811C95441C2E00631C07C420A034FD0F2284407AF12420A41C07280FD037840C0067EBD96A00687FD140922FF30BD042D90BE3C081873CB0F84E593F7B05285EC0A070020FEF5FF4041AB3FF3DE0086DF340400140C0151005D65F1090E2DDCD81FF6D7FF14656408040105D341100010001C89201D080076101000444204400481122A804BF7CFFB031180403C0000020440BFFEDCEAD011880003FFF7FEC8482C08800100128400820B184005009A28D8010C43F61801890194003002E41108A60C0A80000010013B8148800090B028703100609FF630281DEFDE78F9A41F7FEFFEEF757FEF5DF7E3CFF7BEDC04181DE,
		ram_block3a_6.mem_init1 = 2048'h0928BAACA6187BFCA8BFF90818001ACD68276A304080FDC2FE09CBEB085CFF50278136C1280401700230F6807E00AEEA00CFEBF001C20FCD551E8BE8C004A5001400F76E415FCF2207C080812444A7E3020289C88F03DFCE10EB5F210EC11483003E42F07008E8464C25B80C05B477C9A3062024800649D1902C800A9200BAAE00C639EB6680EA0CA1070B4440000B00859001E881E53D7176584045004A43B417001058028184150380FE7216620595F09007D02D0209C80381C33401409FF8360C608369592382079080862B40C81B01C0FCD19FCE40031C0222779F08125003E4043C00006FD105821063D9120B90060242000320803245117DF218E2008C,
		ram_block3a_6.mem_init2 = 2048'hFE8957D1F40FF7A911800BC1EC1685380014FA05DFC253F652067FC8604004CECA0CC0180806EF355F9462FFE42FF6C401080141B850CA7C0891F60157D050DF60BDDEE030000180081005185008FB441FD4357FE09CFFE01089139B024164689028BB02778407FBC80DF3E0C006020708C204151024BF267BA315FFCC91BFE4A015419369020010000BBE0B1F0823F5D93F76AA80830241C810609075C03D5F7C1472E0C05FFCD280A596882D02A09C4800FBFFFE419FBBD23FF7A028858007AC0A32F009007FFBDEB97DFBC1B5FED34010602828BD83D088107BFBA808FCF3901BB7E024347469AC069B90101CFEF2FF866FD7A0AEFFC200C0078088072950,
		ram_block3a_6.mem_init3 = 2048'hB8061EC840028764700041F8BF805EEBFE08312BFEC23FB922B201A4508221F82F80777FF34A64ADBE127680482C0FC2EC222DF8A7A1FBDFFD42F80FF805FFC0426737EAFD1FE5D94F807DFFFBE1E857DE40EFC12A001985FC8E9BE80CA07FFDEEEB7FF7F4884BE124710994FC2632EAAAAB7FFFFE816BE3C523BBE000080B91E41AC19AA1A0FF7FFEB26DE722B5BFC0640009D03906DBF168002FF7A6F07FF7F921E7C4050829008C0683B046A425BFDA89FFF8F413AA8004002A01AC2A857830003FDC7F80789ECC27EE8180082A00F80F31B9B825F7FF56D675DFD6126F664188010198B692D8E0C87BFFF7E0F56A720767D305006A09C20E117AE302DFBA,
		ram_block3a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_6.operation_mode = "bidir_dual_port",
		ram_block3a_6.port_a_address_width = 13,
		ram_block3a_6.port_a_data_out_clear = "none",
		ram_block3a_6.port_a_data_out_clock = "clock0",
		ram_block3a_6.port_a_data_width = 1,
		ram_block3a_6.port_a_first_address = 0,
		ram_block3a_6.port_a_first_bit_number = 6,
		ram_block3a_6.port_a_last_address = 8191,
		ram_block3a_6.port_a_logical_ram_depth = 19200,
		ram_block3a_6.port_a_logical_ram_width = 24,
		ram_block3a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_address_clock = "clock1",
		ram_block3a_6.port_b_address_width = 13,
		ram_block3a_6.port_b_data_in_clock = "clock1",
		ram_block3a_6.port_b_data_out_clear = "none",
		ram_block3a_6.port_b_data_width = 1,
		ram_block3a_6.port_b_first_address = 0,
		ram_block3a_6.port_b_first_bit_number = 6,
		ram_block3a_6.port_b_last_address = 8191,
		ram_block3a_6.port_b_logical_ram_depth = 19200,
		ram_block3a_6.port_b_logical_ram_width = 24,
		ram_block3a_6.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_read_enable_clock = "clock1",
		ram_block3a_6.port_b_write_enable_clock = "clock1",
		ram_block3a_6.ram_block_type = "AUTO",
		ram_block3a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_7portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_7portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_7.clk0_core_clock_enable = "ena0",
		ram_block3a_7.clk0_input_clock_enable = "none",
		ram_block3a_7.clk0_output_clock_enable = "none",
		ram_block3a_7.clk1_core_clock_enable = "ena1",
		ram_block3a_7.clk1_input_clock_enable = "none",
		ram_block3a_7.connectivity_checking = "OFF",
		ram_block3a_7.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_7.init_file_layout = "port_a",
		ram_block3a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_7.mem_init0 = 2048'hFE6049A00F403FFADFF40C7E14843D800CFF440D7E00633C1F847DF37CFD0A2684407AE026FEA43FFF280DF037C45FDDFFEBBB6E00683FC04FB7B0F3BF9040D10FC36BAFF7FC10FF12EC7F6A0FF97ED7EF77BE8FEFDFFF75BAB3FF3DFF6F6DF247FD4FF5CD97DEBFFEDFD3F4F6FDEFEBFF6D7FE1477FCDADE79F7FF7F373ABED59FDBFF7FAB737E081F7DDFFFB55FEEFFF2BEF7FBFFCFFBFFFFF46C3C000002044084A688008011880000034209FFF00C08800100128400820B184005009A28D8010C43761801890194003002E41108A60C0A80000010007F8148800090B028703100600E016BFF9A60D820FFBF7051412040044804404220481284BEFFDBF7E,
		ram_block3a_7.mem_init1 = 2048'h09287BACA7997BFCE8BFF90819FFBECDF82F68B040807FC6FF89CBEB885CFF4027E5F6C1A81C8170023077FDFF81AEEA404FEBE009FBFFCDFD1F89E8C00477D8F481F76E01DFCF220FFFEF816C4CA7E30202FFFFFF83DFFE90EB5F200FF97F83C83FC2F070087FDF7D25FFFD84B477C8AF3EFAA4C81FC9D1902C7BFEF781FFFF01DFF9EA6FD40E0DE91789E440005F5EBD91F9BB01E0FD707E784D45F05FC1F416007EFBC781F41703A0FE7217720695F08F07F02D027FEF7F81031601E09FE837E86083F95623A20710CFF7EF00C83A0000FCC19FFE4003980220779F887FFFDFE4043C00002FD00FF81067DD120BB006024E8FFFA0807645113DE20AFE0084,
		ram_block3a_7.mem_init2 = 2048'hFF88FFD1FC07F7B91DEC0B80FC1685B800147A5FDFC27FF65E0E7FC86FEC0F8EDA1FC1F808066F00DFD41EFFF82FF6E407BC0DC0F853CAF40891770157D056DF78ADDEF03F2405805816057850087A441FD4337FF08CFFF01FF9109AA25D646090287A0237C403FBE00DF3F0CFEE0206F8DA043510243E267BE313FFFC91BFF4AEF74192791A0070000B7E0B5FC823F5F91F76BA83BF0240E81660F075C07F02FC5466E0C05FFCF28FB59688FD1EA03C4800FBFFFF817FBBD23FF7B02FF78006FC0B33F009007FFBDFB97DFBE1B5FEF34F7AF028F8BD81F088107BFBA909FCF3D01BB7E02FFFF569EC1F9BF0101C7EF2FF87EFD780EEFFC20FF4E781D80FA9F0,
		ram_block3a_7.mem_init3 = 2048'hB9C69ED84FFC87657C0041F09F805EEBFE88113BFF827FF92FBE03A4DC8221F00FE0777FF34A64ADBF9276F04FAC07C2EC222DF097E1FBDFFD02F01FFA84FFF043F737AAF90FE5D14FE07DFFFBA0EBD7DFC1EFE12F5C1DC5FC8F9BE80FE07FFDEFAAFFF7F7084BF12DFD0DD4F82F32EA9FEB7FFFFF80EBE3C721BBF00C5C0FD1E01BC1929FE0FF7FFEB2EDE723B5BFD06DF809D0791FDBF17CC02FF7A7F07FF7FE21E7F405FC2D809C1683B04AE425BFDB88FFF8F613AAA004CC2F81AC3B857038A03FDC7F81F89ECE23EE9183EC2AC0F81F31B9B025F7FF56D7F5DFDC166F764FFC01C0B8B792F0E0C87BFFF7E0F56A7C0767F30FFC6E48C20E91F2E3025FBE,
		ram_block3a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_7.operation_mode = "bidir_dual_port",
		ram_block3a_7.port_a_address_width = 13,
		ram_block3a_7.port_a_data_out_clear = "none",
		ram_block3a_7.port_a_data_out_clock = "clock0",
		ram_block3a_7.port_a_data_width = 1,
		ram_block3a_7.port_a_first_address = 0,
		ram_block3a_7.port_a_first_bit_number = 7,
		ram_block3a_7.port_a_last_address = 8191,
		ram_block3a_7.port_a_logical_ram_depth = 19200,
		ram_block3a_7.port_a_logical_ram_width = 24,
		ram_block3a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_address_clock = "clock1",
		ram_block3a_7.port_b_address_width = 13,
		ram_block3a_7.port_b_data_in_clock = "clock1",
		ram_block3a_7.port_b_data_out_clear = "none",
		ram_block3a_7.port_b_data_width = 1,
		ram_block3a_7.port_b_first_address = 0,
		ram_block3a_7.port_b_first_bit_number = 7,
		ram_block3a_7.port_b_last_address = 8191,
		ram_block3a_7.port_b_logical_ram_depth = 19200,
		ram_block3a_7.port_b_logical_ram_width = 24,
		ram_block3a_7.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_read_enable_clock = "clock1",
		ram_block3a_7.port_b_write_enable_clock = "clock1",
		ram_block3a_7.ram_block_type = "AUTO",
		ram_block3a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_8portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_8portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_8.clk0_core_clock_enable = "ena0",
		ram_block3a_8.clk0_input_clock_enable = "none",
		ram_block3a_8.clk0_output_clock_enable = "none",
		ram_block3a_8.clk1_core_clock_enable = "ena1",
		ram_block3a_8.clk1_input_clock_enable = "none",
		ram_block3a_8.connectivity_checking = "OFF",
		ram_block3a_8.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_8.init_file_layout = "port_a",
		ram_block3a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_8.mem_init0 = 2048'h06656D048B5C27F2DBB75C6356E534829C9D4C1C3CF0F33FCF3D7DA3344FAE258E6042F1E6E4353DC4380D4136AE444441ABB860226F6FD8C3B2AEF3B914704D8FF3C285B7E4B070D669BF4F27B956C5EC57808C841C2C7518B0B32D950F6D1A55D84770C9855CAD3ACA00B4B6E4EBA3190D6FF5C657CC8947937DB77342A1E841F89E51DA9237F721E045C4E854046B7522E945170CEFB7391C0603DA94CAF95C6C7E69C02D6B1DC3B3283E3F8DBD169B88C89E012F418970B7E498DE49F6AD9819F7BD25A33ED19F43ABF86F59B6BAF2F0BC219C4155C778168A8F290BC7A71392A679ED673FA1BE4DC60FE967251C1F6E0146CAC5C62A04AD7A4BEC59BDC8,
		ram_block3a_8.mem_init1 = 2048'h692F7288A2584B68A99FC90919C51EDF4F256C924FD229C6FEBBC9E32B58DE0032A1A0C5AF8441671BB2F6E15A46ACEA0683E3C288EA3F4DBF7EBEE9D4443718D0C2F02E4F008F032EDD8E41644CFEC3C3E3B5C9DF1B4D5CD8EB53033D513FBF463F4AB37269EC4C643DFFCD1C246148A036F2F4C4B7E893BC2D7A9A9510DAE863DED9EA77C5AA6DE1332CA461605B58A551ADB973E5BD787E74F96CB1FBE9E79446FC7B06A3EE347FB3E67B7372E49791833FD96D2E3FE7530713163D4599E8778573AEA35D7F0220D0C296ED00EF4A08ECF899DB7ADE199DE2703FB9EBD67918A49E14935724980E0930611713AB1C6463C203AD3091F6CD5955E61060B8E4,
		ram_block3a_8.mem_init2 = 2048'h34B80C00318BC7B91DCDB1F6F696870C8415C247CF4359D25F86708A7045C6CEC348DD0C4A472305DC54205CF166F60621BD2DDAF9D2FAE62C91045342D8DA9436FDD665742509B253135D8CD0B8A9460914B74C72A8FB749AB938DA0279F52DD669FBC7D3040A5BA825A2E2E547AB0729DB9E25F2B4B326DB6B7677CDD0BDA6A6F561926B2AD30E06AB742FDC5C6BC5E92140AA929323C0CCD478D277D0771AE85C6020C0D7F8DE8CB596BC2F10F6BED88EEBFE6F91DA3BDF1277A5BBE58BBEACE93BB03BBA2E514F3F58A3FDB578B3660A707CF8FCD911FC317A6909087423D5938742753474EFEF5FBB7478DDE8F2118FC6C730C093C29BC4837EDF8D6DF6,
		ram_block3a_8.mem_init3 = 2048'h894714C8F0AA8F657AF259F197921C83FC8B1921BBB201BB2FB351B410B72FA2476CD53CE26F6CA4AEDE50F46EAA8F424DE06DC3E725CA4674567B99E035B5B4536730EB71BEE51BC6E13D56A9F96AC5035D436B6F0551455E81FB4D0E287F0488BE9D76F40C01AD3D790156FE6B322EDECBDD427954CAE14528AA08801D07394038419BCB85E74F5EBE4D6322B5A65D7DF0E9DC5983DAF3FAC58737827C7F72FB71E6F62509B0188D908391C3EC85BEC308BCF8869AAA823404A135AEA97439F7301C842BAA280E4FA58A0783ACF2D47D9B7BABBAA5B73D56FFE5DFDC582A77CBCE6152BEB39208E1D9785655E4D12A6CA447F38F00681F462E1562FF16CAB6,
		ram_block3a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_8.operation_mode = "bidir_dual_port",
		ram_block3a_8.port_a_address_width = 13,
		ram_block3a_8.port_a_data_out_clear = "none",
		ram_block3a_8.port_a_data_out_clock = "clock0",
		ram_block3a_8.port_a_data_width = 1,
		ram_block3a_8.port_a_first_address = 0,
		ram_block3a_8.port_a_first_bit_number = 8,
		ram_block3a_8.port_a_last_address = 8191,
		ram_block3a_8.port_a_logical_ram_depth = 19200,
		ram_block3a_8.port_a_logical_ram_width = 24,
		ram_block3a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_address_clock = "clock1",
		ram_block3a_8.port_b_address_width = 13,
		ram_block3a_8.port_b_data_in_clock = "clock1",
		ram_block3a_8.port_b_data_out_clear = "none",
		ram_block3a_8.port_b_data_width = 1,
		ram_block3a_8.port_b_first_address = 0,
		ram_block3a_8.port_b_first_bit_number = 8,
		ram_block3a_8.port_b_last_address = 8191,
		ram_block3a_8.port_b_logical_ram_depth = 19200,
		ram_block3a_8.port_b_logical_ram_width = 24,
		ram_block3a_8.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_read_enable_clock = "clock1",
		ram_block3a_8.port_b_write_enable_clock = "clock1",
		ram_block3a_8.ram_block_type = "AUTO",
		ram_block3a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_9portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_9portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_9.clk0_core_clock_enable = "ena0",
		ram_block3a_9.clk0_input_clock_enable = "none",
		ram_block3a_9.clk0_output_clock_enable = "none",
		ram_block3a_9.clk1_core_clock_enable = "ena1",
		ram_block3a_9.clk1_input_clock_enable = "none",
		ram_block3a_9.connectivity_checking = "OFF",
		ram_block3a_9.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_9.init_file_layout = "port_a",
		ram_block3a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_9.mem_init0 = 2048'hFEF0FB0C6B5C2EFA1EBE4EDB57E6B400880C47A82A70F33C153C71A33C7DEF22E4484AF1E2E6BD3406680FF037E4D4C1432B9E60226BD6D963B739F30B9FC2CD0BF740A4E73C307C4E5D5F7B256866C1E0339486EF1F4735BAB1832DA54A25FA44FC07E5C987DC15565CD390F2DDCB8A134D2769D677C0A5E01C5DB45141834101C89A85F0B737E585D0D5E7BA540CCF7B23E52E1E8C66BDFDFD064B4CBC87BB445EFE6C8A8C0319E0453A74658D952C91AF0E30012F4048ADBF8C987CCBB68D8012E6BD158FFFF79F4013F86EE7F49EE8CAED8096C7B18E9C1E8C4C4D0FDF8F13B46738E823BAB1EE4DA30E22E7551C1E64A357EEE5873224E36849EBCDB74C,
		ram_block3a_9.mem_init1 = 2048'h9F29F9A0273C4B64FB9EF90B18440ACDE2257832FDD037C6DA8941CB89589F5D378136492A5CD96FFBB0F6AD4E03AAA274C6EBD209C22F5DD7DEFAA9D54ED708A41BB74057964E230FD1E0C725ECFE4B33E3B9CDCB8351C272E94F211AD135E70AFF4AF3706FAE456D25B328F5B4734AA33630248D07795BB02FC0DAB101BBA52956A9EA7691EA1DAB97BF4C409A1F5EBD19B9B8E3E48C7CF676ED57144EEEB4173254594505D6B7A330F07E7673C5BEF6E47FD4E8523DCE5F2307B625C39F6C3601609AE1557F0FC11CC5976B00C87B47F9DC5D9BFE433F0A03B03F998FBBF945240748C55D6159058B78F4D5FA1A3D802BCA8848B093534D1305EE48EC35BC,
		ram_block3a_9.mem_init2 = 2048'h7EEA9581AE07F7BD19C212AAE452A61A2EB4005FD66377705F0C500CFC4C0F8E5608E0BB7D462324DF5C1E7E733F56E455B819E6F870CEFF4BD1205FD7F55A5C2AAD4674782001CE0254051C73F8A97F1F1CB545F288B9A412B9799F23496524B078E8EFE3D51778C900F2F0E84E130EE8D224251CB431A66A6B175FAD91A1D4A477519661FAE5AA772BF48F9EDF3BC5FD42763BA1BB0BCCEE5260FAF7D17112781D7640C6552CFFAF35BE88BF1EE71EDCB9EB6DFEC7F7AB5B52A0A5A8A5A827AE89F3745BB52D7B05BF79F1F5B0EE97501230682ABD86059F7D3BB30959E873D69A856472343469AE109A9515DDECF0777666C50CE68FC310C407418E69394F,
		ram_block3a_9.mem_init3 = 2048'h982780CCE7BC87E4650CC0FABE805C41EE0E91BB3BB2517DA6B301A4D99225B2268DB53AE36E2CA5A616648D7DA85D426C322DABD125DA46F433E999F89DF96072E7326B5117E783C1601DFFB1F9E857DB6D2B237E42B1C5C5839FED4440B785E17B7506F51849F12CFBC597D1A532CFEB0B3CC7EA102B4244223240301E83BBC5DA449393F4FF5B46B22C2523B50940FDF088DE6F33FEF3EE14AFB783F07EE27EF5C3C6B50BB9099C52E3B1C3A505BB9818FFF85418A882A401E307AC6AE769F4109CD8232230984FA72483A3A82AC45E5971BBFF25A3D716F665DED41C226667CE31639EF3B6B4F3D86AE0F5E0D5686C4645D71F426E6AC24E3577FF068CBA,
		ram_block3a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_9.operation_mode = "bidir_dual_port",
		ram_block3a_9.port_a_address_width = 13,
		ram_block3a_9.port_a_data_out_clear = "none",
		ram_block3a_9.port_a_data_out_clock = "clock0",
		ram_block3a_9.port_a_data_width = 1,
		ram_block3a_9.port_a_first_address = 0,
		ram_block3a_9.port_a_first_bit_number = 9,
		ram_block3a_9.port_a_last_address = 8191,
		ram_block3a_9.port_a_logical_ram_depth = 19200,
		ram_block3a_9.port_a_logical_ram_width = 24,
		ram_block3a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_address_clock = "clock1",
		ram_block3a_9.port_b_address_width = 13,
		ram_block3a_9.port_b_data_in_clock = "clock1",
		ram_block3a_9.port_b_data_out_clear = "none",
		ram_block3a_9.port_b_data_width = 1,
		ram_block3a_9.port_b_first_address = 0,
		ram_block3a_9.port_b_first_bit_number = 9,
		ram_block3a_9.port_b_last_address = 8191,
		ram_block3a_9.port_b_logical_ram_depth = 19200,
		ram_block3a_9.port_b_logical_ram_width = 24,
		ram_block3a_9.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_read_enable_clock = "clock1",
		ram_block3a_9.port_b_write_enable_clock = "clock1",
		ram_block3a_9.ram_block_type = "AUTO",
		ram_block3a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_10portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_10portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_10.clk0_core_clock_enable = "ena0",
		ram_block3a_10.clk0_input_clock_enable = "none",
		ram_block3a_10.clk0_output_clock_enable = "none",
		ram_block3a_10.clk1_core_clock_enable = "ena1",
		ram_block3a_10.clk1_input_clock_enable = "none",
		ram_block3a_10.connectivity_checking = "OFF",
		ram_block3a_10.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_10.init_file_layout = "port_a",
		ram_block3a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_10.mem_init0 = 2048'hFE604A24CB7C32F298FC4CC63C863801CCF7442D7880621FDD5C78E0746DAE24EEE97AF1A4382EAFFE781EC875C45591C92BDB66EA7D8BC3EC922BB3BEDFF4D10FFBE88D97E4B07896D9FE2E0D284656AF71340D4FC8CE041AB3AB2D850B253A41FC0740C407DE857ED8D0B4E6FDEBE11D406767675E4DADE7905FF4714003E841E9BF61F0B60767014015C4B14400681723A764A284DFBA331C040FD47C5FA7443DFFE8CEA943DC800319B76B9FF44681AFCEBE5138FFFFFDBF8626D31BEEFD8018E77E6180189019DFFFF86E411ABAE0F0ACA0180FB10EDCBE8800091FDF8713120679F5160781FE0DC30A1BC385FCFE4C1456ECF54C7A24FB69C9EBC1A35C,
		ram_block3a_10.mem_init1 = 2048'h09EEF0A803B972E0A8B0C10A39BBBECDEC256CB0408BA3C2C0AD4BC3290C8A4B27E5F6C1AC240570067F76F86287A8A2648AA12039FBDFCD753E8FACC83F57C034A2B0004DC90E232FEE8F416C64A7CF0E12A1EEABA3C1F078E147023FE956A3C83F72F87A0EBAD66527DC290C2405CBAF06F2A4C83748D19C2E73CAB366DEA149CE894FEFC5EE0DE5378EEF62FB4B4EBD15DFA291604D7C7E54D946E44A47FF97767C7884A1F6171F07E27F3763D595F0B146D5EC7E0DE82F81D3D09D779BED77EB6487715E270FE21CC7D7EF40E9C23F97D4CDDBCE4109961A2037BAEFBFF04DF40470BF536FD80FF01161D9120A05C26BCE0F8CB8933777171DFE5AF200AC,
		ram_block3a_10.mem_init2 = 2048'h218ABC51491AC2BD11AA0B81F630860C0016B85FCA437A265F54590EE3EC04EED618C38C080E0F0480DC4EBDBF7C5626730C05E0FC71CA6C08979401D07D74CF4CED44A7730205C01210058E500E1A7E131CB77FB288D40611C9199AA665642C902E7A6E515502ABA8084122E3A3070738EA0435106E3EA6532B1B94EC903286AA954192751200D0005B6E0B17CF69C1FD5040ABB38703C1EC1660D075C64F07785C62804D54E0B7B3A5B6886536A3BC4A06DB3645C136B9DB51E117BFD78006F4AB335909023E99DFBB79AA59B0007F7F78C4A860BDC71088122A21A14820A09280A1E67FFFF5E9E401DFF0101EC0F0F9678F8414E0E3C637F0E7C0CC216CF8,
		ram_block3a_10.mem_init3 = 2048'h21C600C86C4387E56F00439C9F024E28DC0E11286BB3417926BF03A4C09727DC4FE0D655D04E2CA0829240C87C2A0F434E322D9496E1C39F3C53EA5EC276B1557277342B570EE7DD4E0E4C5043B861C102E403016E1819C556849EC80B1AE07881FB9FC3168E01A734710DD7D229328A9F2B4B3831D18BE3C6292044384C0FFB46384686DFEA816FF8F289E602B50054740809DE533D5EC578000046A7F265379D65C27425F83D889414839446EC8490831BB1E8A612A00034CE2F872E38872E320693801700C0168FA7401DA04822065A0D33ADB427A01502D6644F9E1E277669BE01C19EB496AEF0EA69405360D00A122C45F705BE7A49422894E6E30A18BE,
		ram_block3a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_10.operation_mode = "bidir_dual_port",
		ram_block3a_10.port_a_address_width = 13,
		ram_block3a_10.port_a_data_out_clear = "none",
		ram_block3a_10.port_a_data_out_clock = "clock0",
		ram_block3a_10.port_a_data_width = 1,
		ram_block3a_10.port_a_first_address = 0,
		ram_block3a_10.port_a_first_bit_number = 10,
		ram_block3a_10.port_a_last_address = 8191,
		ram_block3a_10.port_a_logical_ram_depth = 19200,
		ram_block3a_10.port_a_logical_ram_width = 24,
		ram_block3a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_address_clock = "clock1",
		ram_block3a_10.port_b_address_width = 13,
		ram_block3a_10.port_b_data_in_clock = "clock1",
		ram_block3a_10.port_b_data_out_clear = "none",
		ram_block3a_10.port_b_data_width = 1,
		ram_block3a_10.port_b_first_address = 0,
		ram_block3a_10.port_b_first_bit_number = 10,
		ram_block3a_10.port_b_last_address = 8191,
		ram_block3a_10.port_b_logical_ram_depth = 19200,
		ram_block3a_10.port_b_logical_ram_width = 24,
		ram_block3a_10.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_read_enable_clock = "clock1",
		ram_block3a_10.port_b_write_enable_clock = "clock1",
		ram_block3a_10.ram_block_type = "AUTO",
		ram_block3a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_11portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_11portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_11.clk0_core_clock_enable = "ena0",
		ram_block3a_11.clk0_input_clock_enable = "none",
		ram_block3a_11.clk0_output_clock_enable = "none",
		ram_block3a_11.clk1_core_clock_enable = "ena1",
		ram_block3a_11.clk1_input_clock_enable = "none",
		ram_block3a_11.connectivity_checking = "OFF",
		ram_block3a_11.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_11.init_file_layout = "port_a",
		ram_block3a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_11.mem_init0 = 2048'h06F5FD8CCF7C2CFADB7C4EFA1485BC03C0054FEC2E70F31FC67C2CF138EF2F2284437AF160203C8406781D5076468F4977CB9A6A187CFFD340923DB3099FF259CB8F438AA43C10D30E5C1F7B2D284640A077240F844BF57488028814BD4F4DD3C7FC0740C007DC07904F00D0A2C40D81F86D7FFB767FCDADE79F7FF4714003E401C89201F0B6067121C00C7F7B55FCCBFF22A81FBF7CFF80311C04674AFC1FA07C0BFFE8CE8903DDE000383F20BC8FC88AC810100128400820B1EEBEFFDBFEFDFBF0E6F631AFFFF79FDFFFF86E41108E7AF0ACA01ECFB1495DBE8800090B02BF1310E608E466AF91F6CDA60B89F305FCFFCE3746EED54F7E1C8B6BEFC06DA37A,
		ram_block3a_11.mem_init1 = 2048'hFFEF9A84271A7BFCFBBFF90998000AFD4B237812FFDBDDC6FE8BCBEB8E5CFF41328120ED23E01917FFFFF7A17E80AEEA624FEBE0D0C203FD17FEB94DDD7FA540F481F76E035FCF2B464080A52DE0BF2FFFF3CBF9EF839F4E76CB5F209841749F06F9FABB7A6F6B475925A02CC69477CCA006E0748DB5F91BBC2F010AD3403BAE01CF39EEE6814E7EAFA3390767FB0F169DD11FE9C1E4BD5D705CF87D05CBE93794F61ADAC681D6368390FE7E506226BE97CD3F55ED7E4BC87D81035681709FFE700CF2FF2B557B8FE2DC80B62C40E89B82B0FCDDFF4FDF3101FBF67FBE2FDA5E56A4053C81106FD9040079F70DFBBF9DE66BCE88C72090F34511BDEE5062BDDC,
		ram_block3a_11.mem_init2 = 2048'hFECB47D1F50FF7A9D187B89CE5F6BD3AAEB77A5FDFC25DF647367FC87041EC8EC74DFE5B7F4FED315F1C54FFF93FF2CC110DA95CFFF0FEFF6FD7F60157BD50DF76A9DEC83003F5FC05505DDAF3FEFA7E1F9CB17FE28CFFE0D08978FF8371FD21F67FBB6EB79503FBC80DF3E4C002BB7F8BF2BE35FEFEBFA67BEB11FFECD1BFE5E01573B667F2F79E77FBBE8B5F4F63F5CDBF76AAC0832E7CCAD07896F7D73D5F1C5C72E0CCDFFCDAC0259FFCA730FD9EDEBFFBFFFEC1BBBBD27FF7B86885A7BE8768FF7D7BBF7FFBDFB97DFBD9B5FEDBC000417CA3F9B97DFF7F7BFBA949FCF3911BB7C0A034356D87C6BB157DDFFE72FFC66FD782EEFFC3C0C005BC8BE73957,
		ram_block3a_11.mem_init3 = 2048'hB8469ED8C4029F6416FEDCF39F83DEEBFE8E9123FDB33FB9E6B2D3BC15A73BFA2F8D777FF34E2CADBD523638CC2EC5EF6DF07D7387A5FBDFFD33EBCFF837FF80C267377EE98BFD53CF8F7DFFFBB8EBD7DFE1EFC1BE03F15DED8EBA690CBB7FFDEEFA7137F6084AE13473DD1CFDE7326B8EABFFFFFE916A43C521BBA1900F8C31E1FAEA9BA7FFFF7FFEF26DE723B5BF91F400E8D069A7FA73ECD5AFF7A6F27FF7FF646794C50FA4150DC6FBB1CFEDA5BFDA1AFFF8F493AAA0C403F4112CEAFD73B736BFDC7F03789ECEA2EE91D008F2587DCF793BF3A7F7FF56D775DFD41A6F76C18EF11CB8F6B252F3DB73FFF760E56A7A1727D3D5067C1D426E3973FF1E5F82,
		ram_block3a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_11.operation_mode = "bidir_dual_port",
		ram_block3a_11.port_a_address_width = 13,
		ram_block3a_11.port_a_data_out_clear = "none",
		ram_block3a_11.port_a_data_out_clock = "clock0",
		ram_block3a_11.port_a_data_width = 1,
		ram_block3a_11.port_a_first_address = 0,
		ram_block3a_11.port_a_first_bit_number = 11,
		ram_block3a_11.port_a_last_address = 8191,
		ram_block3a_11.port_a_logical_ram_depth = 19200,
		ram_block3a_11.port_a_logical_ram_width = 24,
		ram_block3a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_address_clock = "clock1",
		ram_block3a_11.port_b_address_width = 13,
		ram_block3a_11.port_b_data_in_clock = "clock1",
		ram_block3a_11.port_b_data_out_clear = "none",
		ram_block3a_11.port_b_data_width = 1,
		ram_block3a_11.port_b_first_address = 0,
		ram_block3a_11.port_b_first_bit_number = 11,
		ram_block3a_11.port_b_last_address = 8191,
		ram_block3a_11.port_b_logical_ram_depth = 19200,
		ram_block3a_11.port_b_logical_ram_width = 24,
		ram_block3a_11.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_read_enable_clock = "clock1",
		ram_block3a_11.port_b_write_enable_clock = "clock1",
		ram_block3a_11.ram_block_type = "AUTO",
		ram_block3a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_12portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_12portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_12.clk0_core_clock_enable = "ena0",
		ram_block3a_12.clk0_input_clock_enable = "none",
		ram_block3a_12.clk0_output_clock_enable = "none",
		ram_block3a_12.clk1_core_clock_enable = "ena1",
		ram_block3a_12.clk1_input_clock_enable = "none",
		ram_block3a_12.connectivity_checking = "OFF",
		ram_block3a_12.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_12.init_file_layout = "port_a",
		ram_block3a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_12.mem_init0 = 2048'h06F5FC04CB7C2FF2D83C4E431484318050054FDC2AF0F21FD4BC2DF1785F2A21844042646020271C04381C407464879CD10BF860006B42C0609221F3081042510BBFC3AEA42490514E595A0E2D2856C0A0770400041C057488018C059549451357FC0740C017DC05104800F4A2C40980F84D2765777FCDADE79F7FF4714003EC01C89201F0B60675A137DDFFFB55FEEFFF22A00402044680311C044FCCFC007F7C084A6D802C03DDE00007FD3F8F855EDBEFDEBE513FFFFFFDBFEEBEFFDBFEFDFBFBD7B555AFFFF79FDFFFF86E41108A60CAF90580014CDF7814EFDF7D1FDFBF13100F78FC0216E9DEBD830F237505FCFFCE375590554D7E3CFF7BE9C651B35E,
		ram_block3a_12.mem_init1 = 2048'hFFEF10A0835A4260F890C109B8000A7F43217C12FFDB01C2C08B41C3A8088A093281206F23D0DD07FFFF77A1C2C2A8A24082A100F0C2037F17DEFC0DDD7F0748E0C2B00001800E0B664080272DC0FE0FFFF383FFEBC3014030C14300B84174BF0AF9FABB7A6F2FDD7127802984040048A006E8748195F81BBC2F03EAF1031BA14056894AE6852E3FA393BC0F61FB0F48BD111FA14364CC587057587E01EB6C2F96F61EFAC481BE36833FE07A7063F7BE93E27E5DEC7E0FE27D810332014099787007F1FB2B597F07E45C87F7EC40C8238290D019FB4BDF3E0BF2F437B96F9FFFD464042081506018040379F007FBBE05E02BCE8FE4309113451105FA4062BDEC,
		ram_block3a_12.mem_init2 = 2048'h20CA84000B0AC2B9D185A0BF6FD0BC0EAEB70005C2C354004F1C5008E045ECEE4B48FC4F7F4F0100009C5C183B24520C610DB5FEF3D2FEE76FD7005F405D700012A144197005F5BE0B515D8EF3FE017E011CB54432989010D08972FE0341FD65F67F286EC015060088200030E007BE7E0BC3BE25FEFE30A6422B1414AC902095E01573B76FC2F74E77FB24BF14CF61C1ED20403BF0832FFDCED178DEF7D70113C85C74004454209BF025BFFE2F02FF9EDEBFCB244481D2295A102009F885AFBE8FC97F157BBF2C1105397CA049B0001BF00074FC2BF9FD85FF7F2A2101082020D0008140F03434EF8FF0FE157DDF40701106068410C083C3F0C0033F8BC1FC47,
		ram_block3a_12.mem_init3 = 2048'h008780C8F4019FE507FEDD8F90138C00CC8EB12029D20139E6B3D1BE01B23D8E423D9410C06E24A081520020FC28D56FCFF27D07E025C2063433F3D8C037B100F26730BEC7B7FF07C00F0C5001F861C103610309FE05F91DC7A0FF4D400BA000803B1912168800A93475CD7ED3E1320FCF0B880020110BE046202008B0098C5BC3D86F87C1CF814B40F2082002B50018F400E8FE43817F47ECC58006827264221EE04214E509AC1D85E0BB95C3AD8490809AB0E80490A000E401EC37AEE83E27F6A69080038200000EA40019E008EA3EDFC93B2FF727A01502D6644E94142277E18CE13E96F0B606E3FB604051E0C008080405D3C504643EC6483C67FF1E0882,
		ram_block3a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_12.operation_mode = "bidir_dual_port",
		ram_block3a_12.port_a_address_width = 13,
		ram_block3a_12.port_a_data_out_clear = "none",
		ram_block3a_12.port_a_data_out_clock = "clock0",
		ram_block3a_12.port_a_data_width = 1,
		ram_block3a_12.port_a_first_address = 0,
		ram_block3a_12.port_a_first_bit_number = 12,
		ram_block3a_12.port_a_last_address = 8191,
		ram_block3a_12.port_a_logical_ram_depth = 19200,
		ram_block3a_12.port_a_logical_ram_width = 24,
		ram_block3a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_address_clock = "clock1",
		ram_block3a_12.port_b_address_width = 13,
		ram_block3a_12.port_b_data_in_clock = "clock1",
		ram_block3a_12.port_b_data_out_clear = "none",
		ram_block3a_12.port_b_data_width = 1,
		ram_block3a_12.port_b_first_address = 0,
		ram_block3a_12.port_b_first_bit_number = 12,
		ram_block3a_12.port_b_last_address = 8191,
		ram_block3a_12.port_b_logical_ram_depth = 19200,
		ram_block3a_12.port_b_logical_ram_width = 24,
		ram_block3a_12.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_read_enable_clock = "clock1",
		ram_block3a_12.port_b_write_enable_clock = "clock1",
		ram_block3a_12.ram_block_type = "AUTO",
		ram_block3a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_13portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_13portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_13.clk0_core_clock_enable = "ena0",
		ram_block3a_13.clk0_input_clock_enable = "none",
		ram_block3a_13.clk0_output_clock_enable = "none",
		ram_block3a_13.clk1_core_clock_enable = "ena1",
		ram_block3a_13.clk1_input_clock_enable = "none",
		ram_block3a_13.connectivity_checking = "OFF",
		ram_block3a_13.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_13.init_file_layout = "port_a",
		ram_block3a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_13.mem_init0 = 2048'h06604A002B402FFAD8373EC37FE7F002800444082800621C34472DF1785FCF21EEEB4274A020A41405280E47345E87DDD10BDB60FA7F82DAC09238F3089046414BE3C3AEA420B050CE599A1E4D284E40A030BA0FE41F85748800F004DA2F051AC7FC0740C007DC05104800F4A2C409801720276F477FCDADE79F7FF4714003EC01C89201F0B6066705F7DDFFFB55FEEFFF22A00402044680311C042F5002DFFF7C084A68800803DDE00000373F8CFEBC808800100128400820B184005009A28D8010C47411801890194003073FFFFEBEFAFAFDA59ECFFDC45C148800090B02870FB6EF78E3620281DEFDE28A21C105FCFFCE3757FEE4962204813BE9C1FD95C8,
		ram_block3a_13.mem_init1 = 2048'h09281080033D4260EB90C10B18000A4D40216A10408001C6C0BD41C39F088A073281204120100108023077A1C285A8A21682A10210C2034D151E8A08C0040748E0B9B0005F800E03064080412C40A603020283FFEBBB01405EC14302184174C3083942B070082FDD713D8029BF04004EA006382488154811922C03EAF1351EE12A5F894E66810E0DA9130A0444000F5EBD1C07A131644C54F0544D44005B42241C001EFAC427C4B67F30E07610620595909F065029020FE27D2F8FD23DC7997E30046082215F2302011087F7EC4CDFC37CCFD0159B4A40040002223798089FFFD476FF407E0F2010C402106601120A000002CE8FE42BEBD3FF7FC5F600600084,
		ram_block3a_13.mem_init2 = 2048'h20FD84000892C2AD11800080641086080014005FC27E7C004AE4500E70400CCE4619C0C80806013500140C183C645206110805C1F453CAE4089101014010D40015E1440730040D80041005885008014501543D4430B890061089139B0651642090282983400C3E008B000026C002020708D204251024317EC2677C14AFD02087A015419361120048000B243F14D839C1EBC0402B90830241C81260D875C0010F0817600043D42097902596882510A01C4800CBFFC49736295710200738858006840B33D809002C11057F58A055B000175000202820B8800888102A2101182020D7808146303425E984109A10101C4070113F06840E8083C710C0010088012848,
		ram_block3a_13.mem_init3 = 2048'h00C600DD4402876506004280B0008C00CC993DA029C2013F26B201A40482238022209410C04B47E0815E00354C280FC34C202D08A021C206344E7818C00DB1154267306B411AE70940000C5001A16841035D03032E04110544809A480000A000802F17E2163E00B724750515D021320A8F0B880020050A40462A2015000C04114018428A85C0814B40FE082003B50005640008D041115A416CC08006827C64221F304206150C2401041083904FE484908008B0E80418A002140424012C38062830A09080032C00000E2C0007900C22005C193329B0A5A01502FE644E945422674188010094B09208E0C86040517CC00808FC05D7150064084608106AE3020882,
		ram_block3a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_13.operation_mode = "bidir_dual_port",
		ram_block3a_13.port_a_address_width = 13,
		ram_block3a_13.port_a_data_out_clear = "none",
		ram_block3a_13.port_a_data_out_clock = "clock0",
		ram_block3a_13.port_a_data_width = 1,
		ram_block3a_13.port_a_first_address = 0,
		ram_block3a_13.port_a_first_bit_number = 13,
		ram_block3a_13.port_a_last_address = 8191,
		ram_block3a_13.port_a_logical_ram_depth = 19200,
		ram_block3a_13.port_a_logical_ram_width = 24,
		ram_block3a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_address_clock = "clock1",
		ram_block3a_13.port_b_address_width = 13,
		ram_block3a_13.port_b_data_in_clock = "clock1",
		ram_block3a_13.port_b_data_out_clear = "none",
		ram_block3a_13.port_b_data_width = 1,
		ram_block3a_13.port_b_first_address = 0,
		ram_block3a_13.port_b_first_bit_number = 13,
		ram_block3a_13.port_b_last_address = 8191,
		ram_block3a_13.port_b_logical_ram_depth = 19200,
		ram_block3a_13.port_b_logical_ram_width = 24,
		ram_block3a_13.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_read_enable_clock = "clock1",
		ram_block3a_13.port_b_write_enable_clock = "clock1",
		ram_block3a_13.ram_block_type = "AUTO",
		ram_block3a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_14portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_14portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_14.clk0_core_clock_enable = "ena0",
		ram_block3a_14.clk0_input_clock_enable = "none",
		ram_block3a_14.clk0_output_clock_enable = "none",
		ram_block3a_14.clk1_core_clock_enable = "ena1",
		ram_block3a_14.clk1_input_clock_enable = "none",
		ram_block3a_14.connectivity_checking = "OFF",
		ram_block3a_14.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_14.init_file_layout = "port_a",
		ram_block3a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_14.mem_init0 = 2048'hFE604BA00F4030F21FF40CFE14847D811CFF441D7E00633C0FC470A234FD0F2684407AF126FEA41FFF280FF037845C006FEBDD6E00687FD14FB7AFF3BF9042D90FE3E881D7FCB0FE4E593F7B07F97ED7EF70028FEFDFFE053AB3FF3DE0086DF3404149F5CD9512BFFEDFD390F6FDEFEBFF6D7FF1C656408040105D379333A90159FDBFF7DA8137E10100044420440048112BEF7FBFFCFFBFFFFB4683C0000020457FFFEDCEAD791883F73FFF3F8C8482C08800100128400820B184005009A28D8010C43F61801890194003002E41108A60C0A80000010013B8148800090B028703100601FF620281DEFDE78FDA4105FCFFCE3757FEF5DF7E3CFF7BE9C04189DE,
		ram_block3a_14.mem_init1 = 2048'h0928FBACA6987BFCA8BFF90819FFBECDF82F6AB04080FFC2FF09CBEB085CFF4027E5F6C1A80C01700230F6DC7F00AEEA00CFEBE009FBFFCDFD1F8BE8C004F5901400F76E415FCF220FFFEF81644CA7E30202FDC89F03DFFE90EB5F210FF91F83C03E42F07008F8464C25FFDC05B477C9BF3E22A4C00E49D1902CF81E9680FABE00C679EB7FD0EA0CE1070BE440005B008590E1FA81E43D717E784045F04E43F41700F059038184150380FE7317720595F09007F02D02F9CD0381833401409FF937EC6083F95923A20790C8862B40C81B01C0FCD19FFE40039C0222779F0872500BE4043C00006FD10FFA1063D9120BB0060242001BA0803645117DF21AFE008C,
		ram_block3a_14.mem_init2 = 2048'hFF897FD1F40FF7A91DE80B81FC1685B80014FA05DFC253F652067FC86FE807CEDA0EC1380806EF355F9442FFE42FF6E407B80141B850CA7C0891F60157D052DF68BDDEE03F200180581605785008FB441FD4377FE09CFFE01FF9139BA24D64689028FB0277C407FBE80DF3E0CFEE0207F8CA04151024BF267BA317FFDC91BFE4AEF74193790A0030000BFE0B9F0823F5D93F76AA83BF0241E81460B075C07F5F7C1472E0C05FFCF28FB59688FD0EA0BC4800FBFFFF419FBBD23FF7A02FF78006FC0A32F009007FFBDEB97DFBE1B5FEF34F7AE028F8BD83F088107BFBA808FCF3901BB7E02FFFF469EC0F9BF0101CFEF2FF86EFD780AEFFC20FF4E780D80F29F0,
		ram_block3a_14.mem_init3 = 2048'hB9061EC84BFE8764780041F8BF805EEBFE08313BFEC27FF92BBE01A4D88221F82FC0777FF34A64ADBE9276C04BAC0FC2EC222DF8B7E1FBDFFD42F80FFA85FFE043F737EAFD1FE5D94FE07DFFFBE1E857DE40EFE12B581D85FC8F9BE80FE07FFDEFEBFFF7F5884BE12DF90994FC2E32EA9AEB7FFFFFC1EBE3C523BBE00C580B91E41BC19A99A0FF7FFEB2EDE722B5BFC06DF809D03D0EDBF178002FF7A7F07FF7F921E7E405F829809C0683B046A425BFDB88FFF8F613AAA004C82B81AC2B857838003FDC7F80F89ECC27EE8183E82A81F80F31B9B825F7FF56D6F5DFDC126F664FF80181B8B792F8E0C87BFFF7E0F56A760767F30FF86A09C20E91FAE302DFBE,
		ram_block3a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_14.operation_mode = "bidir_dual_port",
		ram_block3a_14.port_a_address_width = 13,
		ram_block3a_14.port_a_data_out_clear = "none",
		ram_block3a_14.port_a_data_out_clock = "clock0",
		ram_block3a_14.port_a_data_width = 1,
		ram_block3a_14.port_a_first_address = 0,
		ram_block3a_14.port_a_first_bit_number = 14,
		ram_block3a_14.port_a_last_address = 8191,
		ram_block3a_14.port_a_logical_ram_depth = 19200,
		ram_block3a_14.port_a_logical_ram_width = 24,
		ram_block3a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_address_clock = "clock1",
		ram_block3a_14.port_b_address_width = 13,
		ram_block3a_14.port_b_data_in_clock = "clock1",
		ram_block3a_14.port_b_data_out_clear = "none",
		ram_block3a_14.port_b_data_width = 1,
		ram_block3a_14.port_b_first_address = 0,
		ram_block3a_14.port_b_first_bit_number = 14,
		ram_block3a_14.port_b_last_address = 8191,
		ram_block3a_14.port_b_logical_ram_depth = 19200,
		ram_block3a_14.port_b_logical_ram_width = 24,
		ram_block3a_14.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_read_enable_clock = "clock1",
		ram_block3a_14.port_b_write_enable_clock = "clock1",
		ram_block3a_14.ram_block_type = "AUTO",
		ram_block3a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_15portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_15portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_15.clk0_core_clock_enable = "ena0",
		ram_block3a_15.clk0_input_clock_enable = "none",
		ram_block3a_15.clk0_output_clock_enable = "none",
		ram_block3a_15.clk1_core_clock_enable = "ena1",
		ram_block3a_15.clk1_input_clock_enable = "none",
		ram_block3a_15.connectivity_checking = "OFF",
		ram_block3a_15.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_15.init_file_layout = "port_a",
		ram_block3a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_15.mem_init0 = 2048'hFE6049A00F403FFADFF40C7E14843D800CFF440D7E00633C1F847DF37CFD0A2684407AE026FEA43FFF280DF037C45FDDFFEBBB6E00683FC04FB7B0F3BFD040D10FC36BAFF7FC10FF12EC7F6A0FF97ED7EF77BE8FEFDFFF75BAB3FF3DFF6F6DF247FD4FF5CD97DEBFFEDFD3F4F6FDEFEBFF6D7FE1477FCDADE79F7FF7F373ABED59FDBFF7FAB737E081F7DDFFFB55FEEFFF2BEF7FBFFCFFBFFFFF46C3C000002044084A68800801188000003460FFFF00C08800100128400820B184005009A28D8010C43761801890194003002E41108A60C0A80000010007F8148800090B028703100600E017BFF9A60D820FFBF7F7161224C044804404220481284FEFFDBF7E,
		ram_block3a_15.mem_init1 = 2048'h09287BACA7997BFCE8BFF90819FFBECDF82F68B040807FC6FF89CBEB885CFF5027E5F6C1A81C8170023077FDFF81AEEA404FEBF009FBFFCDFD1F89E8C00477D8F481F76E01DFCF220FFFEF816C4CA7E30202FFFFFF83DFFE90EB5F200FF97F83C83FC2F070087FDF7D25FFFD84B477C8AF3EFAA4C81FC9D1902C7BFEF781FFFF01DFF9EA6FD40E0DE91789E440005F5EBD91F9BB01E1FD707E784D45F05FC1F416007EFBC781F41703A0FE7217720695F08F07F02D027FEF7F81431601E09FE837E86083F95623A20710CFF7EF00C83A0000FCC19FFE4003980220779F887FFFDFE4043C00002FD00FF81067DD120BB006024E8FFFA0807645113DE20AFE0084,
		ram_block3a_15.mem_init2 = 2048'hFF88FFD1FC07F7B91DEC0BC0FC1685B800147A5FDFC27FF65E0E7FC86FEC0F8EDA1FC1F808066F00DFD43EFFF82FF6E407BC0DC0F853CAF40891770157D056DF78ADDEF03F2405805816057850087A441FD4337FF08CFFF01FF9109AA25D646090287A0237C403FBE00DF3F0CFEE0206F8DA043510243E267BE313FFFC91BFF4AEF74192791A0070000B7E0B5FC823F5F91F76BA83BF0240E81660F075C07F02FC5466E0C05FFCF28FB59688FD1EA03C4800FBFFFF817FBBD23FF7B02FF78007FC0B33F009007FFBDFB97DFBE1B5FEF34F7AF028F8BD81F088107BFBA909FCF3D01BB7E02FFFF569EC1F9BF0101C7EF2FF87EFD7A0EEFFC20FF4E781D80FA9F0,
		ram_block3a_15.mem_init3 = 2048'hB9C69ED84FFC87657C0041F09F805EEBFE88113BFF827FF92FBE03A4DC8221F00FE0777FF34A64ADBF9276F04FAC07C2EC222DF097E1FBDFFD02F01FFA84FFF043F737AAF90FE5D14FE07DFFFBA0EBD7DFC1EFE12F5C1DC5FC8F9BE80FE07FFDEFAAFFF7F7084BF12DFD0DD4F82F32EABFEB7FFFFF80EBE3C721BBF00C5C0FD1E01BC192BFE0FF7FFEB2EDE723B5BFD06DF809D0791FDBF17CC02FF7A7F07FF7FE21E7F405FC2D809C1683B04AE425BFDB89FFF8F613AAA004CC2F81AC3B857038A03FDC7F81F89ECE23EE9183EC2AC0F81F31B9B025F7FF56D7F5DFDE166F764FFC01C0B8B792F0E0C87BFFF7E0F56A7C0767F30FFC6E48C20E91F2E3025FBE,
		ram_block3a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_15.operation_mode = "bidir_dual_port",
		ram_block3a_15.port_a_address_width = 13,
		ram_block3a_15.port_a_data_out_clear = "none",
		ram_block3a_15.port_a_data_out_clock = "clock0",
		ram_block3a_15.port_a_data_width = 1,
		ram_block3a_15.port_a_first_address = 0,
		ram_block3a_15.port_a_first_bit_number = 15,
		ram_block3a_15.port_a_last_address = 8191,
		ram_block3a_15.port_a_logical_ram_depth = 19200,
		ram_block3a_15.port_a_logical_ram_width = 24,
		ram_block3a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_address_clock = "clock1",
		ram_block3a_15.port_b_address_width = 13,
		ram_block3a_15.port_b_data_in_clock = "clock1",
		ram_block3a_15.port_b_data_out_clear = "none",
		ram_block3a_15.port_b_data_width = 1,
		ram_block3a_15.port_b_first_address = 0,
		ram_block3a_15.port_b_first_bit_number = 15,
		ram_block3a_15.port_b_last_address = 8191,
		ram_block3a_15.port_b_logical_ram_depth = 19200,
		ram_block3a_15.port_b_logical_ram_width = 24,
		ram_block3a_15.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_read_enable_clock = "clock1",
		ram_block3a_15.port_b_write_enable_clock = "clock1",
		ram_block3a_15.ram_block_type = "AUTO",
		ram_block3a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_16portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_16portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_16.clk0_core_clock_enable = "ena0",
		ram_block3a_16.clk0_input_clock_enable = "none",
		ram_block3a_16.clk0_output_clock_enable = "none",
		ram_block3a_16.clk1_core_clock_enable = "ena1",
		ram_block3a_16.clk1_input_clock_enable = "none",
		ram_block3a_16.connectivity_checking = "OFF",
		ram_block3a_16.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_16.init_file_layout = "port_a",
		ram_block3a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_16.mem_init0 = 2048'hFEF1DAA8EF6021F21C7E4E5A36E6F902402C47E96A00721FBC457DB170FDCF25EC607A652072AE063E681FCF75B60DC04F4BFB6EB27CD2DA649329F30E9C46C58BB3628DC430B0DD4E6D9A2E45A86E52A3113A0FEFCBDC440A03C614F90E05B2D47501E5C41794951CDDD0D4E2DD29C8794D376F667E41A4E11A7DF61312814D59CDB2E7F893066221B2C44572549E4F592BE5661B5C4FA8377A0483DCC281B65D69FEEC86A9239CA2720A352AEFA718CA8A5A12112DDB4975BD8EB8F099B2ED8012C475758BDBB61955D38C3FF9968E70F8EC258C0BC81999BCCD441D1F1FB71B16CF78F146A7D9A63DC78AB3F1F7D6930CE756CE45142A0CDF6ACDEDE1A1DE,
		ram_block3a_16.mem_init1 = 2048'h3FEC5984075862F4BBB0F10A983BAE6DFC297E305F8097C6E30F43CBBC4CAB5637C572C72C789D27C27CF6806682AAA2228EA92079D3CBCD959EC828C40697D8805BB7421FDF4E0A0F62E1E525ECA70F97A2B9CEDF8393E2D8C14F22AAE915FBC0FAE2FA780EE85E7D3F87385E0416C9B10E7834CCBE4959902F938E92B0BFFD21DF394B7E906E6FA3978E0E449A1F0E85D047E173E50C517C516047405BC43D16B01CD90221FC343F1EE87E5662B4B6F2A71F74E8526FE001A55FF23DC39F6F74606182695337AFC71CC997AB00DF42EB10F409DFCB4912159B20379F0C5B7444242D1864066B5805FA51E0DDBBAB99020ACE854EB0E9D3677F0DEA12FCB5E4,
		ram_block3a_16.mem_init2 = 2048'hEB8EAFD1C01AF2BD55C623EC7F74850A2096DA5DD2FE7C245A645F4C784824CE5E5DE6EF394E4F0043542EBB222D52E435BD31E5B253FEFC4AD753475550700B51B94C93342361CA08561D5A530ED05D17DC3377B0BC94B2D29971BE875DFC21D02E294B848C13A8EB085120E90633462AC33605B8FEBE6E526F799C8E9122F4EC5751966DBA149A13FB6C3F969823F1EDDE762BB0AB2648CA13789C75C7491A1C1D70C04D5C249AD335BEDA3520B99CCA1DDB6ED547F7A9521DA03A2EE7A307B469F61449043DBB95F95CF061B08677E37A743873F8B1A49A782BB3A11828F0D608B1C474F5246BAC50BEB57D9ED670FF7767941ECEEFC3D6F4E1939C472D5B,
		ram_block3a_16.mem_init3 = 2048'h31A60AC9401E87656372D5979903CE68CE1AB5A26CC33F39E3B243B609B235D42AA97653D14A06A99152261D4F28C763EFB26D20E0A1F39FBD3E638EDA4EFB71426731BBD3BAEDC1448E6CF953F860D7DEE12F896A1AF5DD478ADFEC42A360F9E72BF39315384AEB24F1D11DD12432CFCB2B4ABDA7C12A42C52031DC2C198E1BE7D8E99697B2B97BE0B2A8A403B51998ED3069FA6735FA617A50A8C6A77864A71FB54334E509258504D4D3B546ADA491991BF3E87699A020E40FE587AC7A7C3F30B613D857A210908D226491C3A8A26D7C1D333BF9A7E0D702D6744E9E1C676747CC817B98B4B6E6E1EA63E9F3F8E4480CDF25D75708605B4268B8E3EF1A1CBA,
		ram_block3a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_16.operation_mode = "bidir_dual_port",
		ram_block3a_16.port_a_address_width = 13,
		ram_block3a_16.port_a_data_out_clear = "none",
		ram_block3a_16.port_a_data_out_clock = "clock0",
		ram_block3a_16.port_a_data_width = 1,
		ram_block3a_16.port_a_first_address = 0,
		ram_block3a_16.port_a_first_bit_number = 16,
		ram_block3a_16.port_a_last_address = 8191,
		ram_block3a_16.port_a_logical_ram_depth = 19200,
		ram_block3a_16.port_a_logical_ram_width = 24,
		ram_block3a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_address_clock = "clock1",
		ram_block3a_16.port_b_address_width = 13,
		ram_block3a_16.port_b_data_in_clock = "clock1",
		ram_block3a_16.port_b_data_out_clear = "none",
		ram_block3a_16.port_b_data_width = 1,
		ram_block3a_16.port_b_first_address = 0,
		ram_block3a_16.port_b_first_bit_number = 16,
		ram_block3a_16.port_b_last_address = 8191,
		ram_block3a_16.port_b_logical_ram_depth = 19200,
		ram_block3a_16.port_b_logical_ram_width = 24,
		ram_block3a_16.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_read_enable_clock = "clock1",
		ram_block3a_16.port_b_write_enable_clock = "clock1",
		ram_block3a_16.ram_block_type = "AUTO",
		ram_block3a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_17portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_17portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_17.clk0_core_clock_enable = "ena0",
		ram_block3a_17.clk0_input_clock_enable = "none",
		ram_block3a_17.clk0_output_clock_enable = "none",
		ram_block3a_17.clk1_core_clock_enable = "ena1",
		ram_block3a_17.clk1_input_clock_enable = "none",
		ram_block3a_17.connectivity_checking = "OFF",
		ram_block3a_17.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_17.init_file_layout = "port_a",
		ram_block3a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_17.mem_init0 = 2048'h06F069A40F7C2FF25AF74CC777E67D01C414445D6870F33C057C39B03CCDAE27844872E5242E37363D281D7F76D41D056D6BF96C587B46D9C39228B30D53C449CBCB60ACA72C90F112EC9F6A2D384ED3E314AE8D04DC1635B8B2C33DDB4C255244DD0740CD175A9D3AC903B0B2C4CBC2FC203775D75FC1A0C0945DB45171A30459CDBB03D8B637E081000466B144B4EB732AAD1416EC6EB2F5F906874C2A537C7C3B7AED84294198C2F21BBE70EDEC5E90EE9E3E013F6FCB75B5EC007C89B6FDE010D6FC75A77B95994E33806E47FA9EE0CAAD858ACF3956D9368E402D1BDF8F1BB2C749F722A6A1F68D828E59F7B7DEFF6C5745A864072E1481286FE96DAD4A,
		ram_block3a_17.mem_init1 = 2048'hFD2D708422DE7BF0A9BEC909987FBE6FC6216E307F89A1C2DA8F43C33D5CBE0C22C564E12E184D67BE7D76F4EA41A8A254CAE3E060D3E7CF1F7EBE89D46557500041B00057C90E0B66F381836468FF6F63C393F8CB43C36032E94301BC7975E7CA38FAB372097C555927B418B6A465CDA03E38E4C8BF7819922D41EE96021FEB294F09CB7E84EE1FADA3390642001F5E9D58FFEA61606C51F273645C45DA6EBD1C8254FAC085943523BCE8723473A79E96D337F02802EDE44903C756A551997F326D65BBA95F37820610CE972C00D99BA521D815BB7ED23D0CF2F23F9F8B76F009646C10A00D2A100C7259760F523A94022346020230FB5267170DE24A7C30BC,
		ram_block3a_17.mem_init2 = 2048'hB5AD6E507A1FC7B951CF10906632848EAEB6B807C6DF5F544B7C5F48E44D0FEEC218C18B3C4EAD205C5C58DD792E560C51BD29F9B652CAEC6D97934142DD78176BBD4EFF702599F606145D9EF2CE39740994B776729CBD06D29911DA2261E524F66EA9EA670D02D0AA08A3E0C00F8B076AEB8E1552EEBDA6FAAF1CD7AF90A3B5A0556193691AE222635B7CAB9DDF3BF5D9BC402AA0AB0A45E81360B677C6795A6C5C7280CE5D28F3A0359E8C7708E69ECAACFB6EEFC1122B5B1F20B97EF780BF96AA7F393BBD3CD1943F5CA9D5B068F7CB72B16CF0BC88A9FD113A21A948E0A39492B5C468FEF56F8E389E307C9F7AF09B868FD5B2E8E3C2C6F4074D8A033D78,
		ram_block3a_17.mem_init3 = 2048'hA9068ACDF36197E5220C4DFB97121E29EC9E35317FF36F7D6ABB03A414922BE00EAC3779F26E2EACB6D642AC78A805C2CDE02D89E125CBDF7D1EE98FE2D7B33163E7326EC102E74149EE1D56E3F9E84107CD878B6F06114546ADFB4846E2377C867A1797F4AA03BB3DF31537F8E0320EDA6BBE7A6C910A40C620238C145A093B42184487EFC1A76BE6B28CA122B510D86DF088FE5515DEC7F8818777A6FA7E677B70C2C6450EB98594C6D3B042E4A5BA801BBCF8269BA8A254022C85ACE8E53A31B63F8077026008CFA5401BF3A87A6C5CC97BBBFE27A31516F6F5DEDE10676763CA31D79AF7B252E3FA694957F8F1287A9565F34F46642CC24E357AF70ED882,
		ram_block3a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_17.operation_mode = "bidir_dual_port",
		ram_block3a_17.port_a_address_width = 13,
		ram_block3a_17.port_a_data_out_clear = "none",
		ram_block3a_17.port_a_data_out_clock = "clock0",
		ram_block3a_17.port_a_data_width = 1,
		ram_block3a_17.port_a_first_address = 0,
		ram_block3a_17.port_a_first_bit_number = 17,
		ram_block3a_17.port_a_last_address = 8191,
		ram_block3a_17.port_a_logical_ram_depth = 19200,
		ram_block3a_17.port_a_logical_ram_width = 24,
		ram_block3a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_address_clock = "clock1",
		ram_block3a_17.port_b_address_width = 13,
		ram_block3a_17.port_b_data_in_clock = "clock1",
		ram_block3a_17.port_b_data_out_clear = "none",
		ram_block3a_17.port_b_data_width = 1,
		ram_block3a_17.port_b_first_address = 0,
		ram_block3a_17.port_b_first_bit_number = 17,
		ram_block3a_17.port_b_last_address = 8191,
		ram_block3a_17.port_b_logical_ram_depth = 19200,
		ram_block3a_17.port_b_logical_ram_width = 24,
		ram_block3a_17.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_read_enable_clock = "clock1",
		ram_block3a_17.port_b_write_enable_clock = "clock1",
		ram_block3a_17.ram_block_type = "AUTO",
		ram_block3a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_18portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_18portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_18.clk0_core_clock_enable = "ena0",
		ram_block3a_18.clk0_input_clock_enable = "none",
		ram_block3a_18.clk0_output_clock_enable = "none",
		ram_block3a_18.clk1_core_clock_enable = "ena1",
		ram_block3a_18.clk1_input_clock_enable = "none",
		ram_block3a_18.connectivity_checking = "OFF",
		ram_block3a_18.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_18.init_file_layout = "port_a",
		ram_block3a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_18.mem_init0 = 2048'hFE65FA84CF5C3DF218BC4EC21C85F100DCFF44683880E21FFD1C3DA374EDAA21EEEA4AF5E6FC2CADC7780EC735D41F0CE56BBA6A487A4BD967B62BB3BA9FF0D1CFF3CBAB97E430F95678FE3B07E84E44AC751E0C4F085F741AB1EB3DD66F251A46450740C095DE3D3659D0D0E6FDEBA1F1607761F67E4C8D679F7DF41170030019EC9E03F8B60764A5F7C444B9554CCBF922E70FA204D7BF3B18048F4AE610FD7D18FAED842D435D8201063C31FF9E98DAE91E1E013EFFCB75BD86BED35BEE8DE013C736458F9CF39FDFF3802E4110BE7AF0ACA40EC9B94638B4880F490FDF871B10C648E262A2F18EBDE38AD1E5C534F2445444AE75572A04D93A4DC5E1B35E,
		ram_block3a_18.mem_init1 = 2048'hFFEAF0AC02FB4270E890C10A19801E6DE72F7AB2FCD223C2C02B49C31D08AA4B37A1B6E127FCD16E7FF276D54307A8A26482A102B9EA1FCDFFFFFFA9DD7E57C0D4A2B0004D800E2B2FCC8E8125E8FEEFFFF2A1E8CBA343D078E147022FC116A306F97AFB7A6EBD5F6025D8390E24014EA70E3A24853EF8D3BE2E093AF7A5DAAB49CE096A6FC40A0FEF273AED64FB1F00A5949FB09160AD5DFE534D46B46BEFF69FF6125B4621B4371FABEA7F7363A695F1D43EF5EC7EABC5470193901DD79BEE7781718673537F8FE41C80A66840F8429FAFD4DDFFCFC1099DF3F237BCEFB25699B46D609E0365D8C7813063D1FBBAB5C06BC6806EB8F8B75D1195EA00E200AC,
		ram_block3a_18.mem_init2 = 2048'hA08F56011D02C2BD95C2B3E2EDF0BD1C00140005CADF5A225B24564E7440ECEE4B59FE7C4B06833500DC723CBF7C562E15BC9962FDD3FE7F0BD1071FD07D52CC0DFD4C3C342201C0495605FA51F80A74139CB34DB29CD0141699119B0771656190783B6A551D062B8A004032C40F070749E20425FC74B2A6C3AF1114FE9030A7A45741926FEA01AE74EB663B968F69F1CDEC40BBB0AB03C1CAD360BAF7D04752FC5C7200455CE0B3B7B5B788F73AA31E5EB2CB34C44136B9DB5CE10B39978F06D7E9377D7BBA2E194E3B7DA279B0003F4412C0A823F8B795FF7E2A2100482020D2809146A73FE5EBEFDEBBF57D5CD2F071E7869486E883C601C0E1C0CBC5B8EF,
		ram_block3a_18.mem_init3 = 2048'h00C70AD9C38287E56900439CBE800C00DC1E35282FF26F79ABB701AC4497239E27A01414C04E2EA892D242F0DBAE074F4E322D97C6A1C206355FEA48C034B344C3E734EA579BE79FC6600C5001B861C107E487A9BB041905DF879ACD09582000877B9D5217AC03AD35F51D17DDE7328FBEEB090035D08BE3472921C8905C0713C3DBEA9FCD8E814F58F2096603B510DDEDF009D2519AFAD7FCC40006837865329F65C274950C3D981500AB95C7AC24908398B1E88693A02094002CB1AC38846FFC00B080438080160DA7000583AC2A51F919332BB325A01502D6744F961E6277CFCA7122B0B09212F3C868495178F00A06B565F797466C2AC62899F3E30208BE,
		ram_block3a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_18.operation_mode = "bidir_dual_port",
		ram_block3a_18.port_a_address_width = 13,
		ram_block3a_18.port_a_data_out_clear = "none",
		ram_block3a_18.port_a_data_out_clock = "clock0",
		ram_block3a_18.port_a_data_width = 1,
		ram_block3a_18.port_a_first_address = 0,
		ram_block3a_18.port_a_first_bit_number = 18,
		ram_block3a_18.port_a_last_address = 8191,
		ram_block3a_18.port_a_logical_ram_depth = 19200,
		ram_block3a_18.port_a_logical_ram_width = 24,
		ram_block3a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_address_clock = "clock1",
		ram_block3a_18.port_b_address_width = 13,
		ram_block3a_18.port_b_data_in_clock = "clock1",
		ram_block3a_18.port_b_data_out_clear = "none",
		ram_block3a_18.port_b_data_width = 1,
		ram_block3a_18.port_b_first_address = 0,
		ram_block3a_18.port_b_first_bit_number = 18,
		ram_block3a_18.port_b_last_address = 8191,
		ram_block3a_18.port_b_logical_ram_depth = 19200,
		ram_block3a_18.port_b_logical_ram_width = 24,
		ram_block3a_18.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_read_enable_clock = "clock1",
		ram_block3a_18.port_b_write_enable_clock = "clock1",
		ram_block3a_18.ram_block_type = "AUTO",
		ram_block3a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_19portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_19portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_19.clk0_core_clock_enable = "ena0",
		ram_block3a_19.clk0_input_clock_enable = "none",
		ram_block3a_19.clk0_output_clock_enable = "none",
		ram_block3a_19.clk1_core_clock_enable = "ena1",
		ram_block3a_19.clk1_input_clock_enable = "none",
		ram_block3a_19.connectivity_checking = "OFF",
		ram_block3a_19.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_19.init_file_layout = "port_a",
		ram_block3a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_19.mem_init0 = 2048'h06F5FD0CCB7C2EF25B7C4CFA14847D0348054FAC2E70F31FE67C6CB1386F2F2384417AE5E0203C8407781D577656C798538BBA62406EBFDBC8923DB3099FF2590B8F438EA43C105252C89F7B25284E40A0732E0F844BE5748802C804E72B4DF3C6450740C0151007D04E00F4A2C40D81184D6FFB777FCDADE79F7DF41170030C19CC9203F8B6067021001DFF7B55FEEFF923A87FBFFCFF80311804A3DEE0D0237C784F6DCAAC791881F701FC6FAFFED08B8FC0B05128403CA8B3EEBEFFDBFEFD9BF8C6F611AFFFF79FDFF3802E41108A60CAF9019007B91999B48800090B02BF1B102F41F973B2918E8DC30BA3F105F4F3CE7754AE555C7204D779CDC5F19DF8,
		ram_block3a_19.mem_init1 = 2048'hFFEF9A8026587BECFBBFF909B8000A5D43277A12FFDBDDC2FE09CBEB9A5CDF51328120CDABE41907FFFFF7897E00AEEA624FEBF0D8C203FD17FEB949DD7FA548D401F76E035FCF234E4080E525E4BF0FFFF3CBFECF039D4E76CB5F208841749F0EFEFABB7A6F69C77C25A03CC49477C8A80E28F485BCF91BBE2F73CAF2003EE401CFB9EE6680AE7CAFB3BD0763FB4F48A5D007E9C1E15D7C7058C17D05CBE9379C7676FA4301A4168318F67E5063B7BE97E47F75ED7EDFE24301435681509FFC700F73FF2B5F7B0FE6DCC7E7EB40F89B0260FCDDDB4FDF3103F3F47FBA2FD7F712A46C3C80406FD90C0079F50DFBBF1DE66BC6874520F87345113DFA0862BDDC,
		ram_block3a_19.mem_init2 = 2048'h7ECE85D1E50FF7B9D9AFB09D77F6BF3AAEB77A05DF5E7DF643167988FBEDEC8E534DFFDB7F4F6D35DF1C58FFF93FF2C4730DADDCB7D0FE7F6FD7F50157BD54DF77B9D6C07B03F1FC17505DDEF3FEFA741F1CB57FE298FFE0D9E970FF237DFD2DF67FFA6AB3DD03FBCA0DF3E4EBE2BB7F3BEABE05FEFE3FA6FB2F13FFEED1BFC4EAB573B677E2F7CE77FBBEBBDF0F63C5FD1376AAC3972FFCEED578D6F7D73D07985C62E0CCD7FCDEC8259FFCAF24FDBEDEBFFBFF7E41BBBBD273F7A4E885A7BEAFE8FB7D7BBF7FFBDE3979FBD9B5FEDBF808457CABFCF9EDFF7F7BFBA849FCF3911BA7E0F834256F87C7FB157DDFEC72FFC66FC700E6FFC3F8C003BC8FCF7947,
		ram_block3a_19.mem_init3 = 2048'hB84694D9E8029F6412FEDCF39F839EEBFE9EB523F9F311B9E2B2D3BC91A73FFA6FCDB77FF34E2EA5AD123438E82ECDEF6DF07D7397E5FBDFFC3FEBDFF837FD90F277377FE98FFD53CF8F3DFFFBB8EBD7DBE16B49FA5BF19DED8EBE690CBBBFFDE87A7127F62848F93C7BCDDCFFEE326B8FABBFFFFA916A43C521BA39B80B8CD9E5DAEE9BB59FBF7FFEF26DE723B5AF09E408E8DC6386FE73ECD5AFF7A67A7FF7FF646784E5FFA41D85D6FBB1C7AD85BFDA1AFFF8F412AA80E4CFF7172EEAFE73B5369FDC3F03789ECCA2EE81F048F2DE7FCF79BFF7A7F7FF56D765DFD41A2F67E9BAF1DDB6F6B6FEF3DB73F6F778C56A7A8607D3DDBE665C426E3D77FF1E5F82,
		ram_block3a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_19.operation_mode = "bidir_dual_port",
		ram_block3a_19.port_a_address_width = 13,
		ram_block3a_19.port_a_data_out_clear = "none",
		ram_block3a_19.port_a_data_out_clock = "clock0",
		ram_block3a_19.port_a_data_width = 1,
		ram_block3a_19.port_a_first_address = 0,
		ram_block3a_19.port_a_first_bit_number = 19,
		ram_block3a_19.port_a_last_address = 8191,
		ram_block3a_19.port_a_logical_ram_depth = 19200,
		ram_block3a_19.port_a_logical_ram_width = 24,
		ram_block3a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_address_clock = "clock1",
		ram_block3a_19.port_b_address_width = 13,
		ram_block3a_19.port_b_data_in_clock = "clock1",
		ram_block3a_19.port_b_data_out_clear = "none",
		ram_block3a_19.port_b_data_width = 1,
		ram_block3a_19.port_b_first_address = 0,
		ram_block3a_19.port_b_first_bit_number = 19,
		ram_block3a_19.port_b_last_address = 8191,
		ram_block3a_19.port_b_logical_ram_depth = 19200,
		ram_block3a_19.port_b_logical_ram_width = 24,
		ram_block3a_19.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_read_enable_clock = "clock1",
		ram_block3a_19.port_b_write_enable_clock = "clock1",
		ram_block3a_19.ram_block_type = "AUTO",
		ram_block3a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_20portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_20portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_20.clk0_core_clock_enable = "ena0",
		ram_block3a_20.clk0_input_clock_enable = "none",
		ram_block3a_20.clk0_output_clock_enable = "none",
		ram_block3a_20.clk1_core_clock_enable = "ena1",
		ram_block3a_20.clk1_input_clock_enable = "none",
		ram_block3a_20.connectivity_checking = "OFF",
		ram_block3a_20.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_20.init_file_layout = "port_a",
		ram_block3a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_20.mem_init0 = 2048'h06F5FC04CB7C2FFA583C4E4314847080D0054FDC2AF0F21FF4BC2DB1785F2A20844042706020271C05381C47747487DDD10BD860406942C8609221F3081042510BBFC3AEA42490511EF9DA0E25285EC0A0770E00041C05748801CC05D769451356450740C0051005104800F4A2C40980F84D2765777FCDADE79F7DF41170030C19CC9203F8B60674A1F7DDFFFB55FEEFF922A004020446803118048FCCE00FFF7C0FFFEDCEAD011880003FFE3F9F844EDBEFDEBE513FFFFFFDBFEEBEFFDBFEFDFBFBF7B575AFFFF79FDFF3802E41108A60C0A800000144CF3C1EEFDF7D1FDFBF1B100639E773A691D60DC28F2B7705F4F3CE7757D0D55D7E3CAB6BEDC3E1AFDE,
		ram_block3a_20.mem_init1 = 2048'hFFEF10A0821A4260F890C109B8000AFF4B217E12FFDB01C6C00B41C3B8088A093281206F23D0DD17FFFF7781C242A8A24082A100F0C2037F17DEFC09DD7F0748C042B00001800E0B6640802725C0FE0FFFF383FECB43014030C14300A84174BF0AF8FABB7A6F2DDD7027803984040048A00E2074899CF81BBE2F03EAF0431AA14056894A66846E3FA393BC0F61FB0F5EA51007A143604C587053E07E01EB6C2F9EF616FA4001EC368337E07A7063B7BE93EB7E7DEC7E8FEA4101033201609978700770FB2B5D7F07E05C87E7E840D8238200D019FB4BDF3E0BFAF437B96F97F790646C2080406018040379F007FBBE05E02BC6876430F913451105FE1062BDEC,
		ram_block3a_20.mem_init2 = 2048'h20CE84000B0AC2B9D185A8BFEFD0BC0EAEB7005FC2DF54004B1C5008E045ECEECF48FC4F7F4F0100009C58183B24520C610DB5FEBBF2FE676FD7015F405D700013B144197005F1BE0B515D8EF3FE0174011CB54432889010D0897AFE8341FD65F67F286AC01D06008A200030E007BE7E8BD3BE15FEFE30A6C26F1414AE902095E01573B76FD2F75E77FB248F948F61C1ED20403BF0832FFDCED078DEF7D70113485C74004454209BF025BFFE2F12FF9EDEBFCB244401D2295A102019F885AFBE8FC97F157BBF2C1104B97CA049B0001BF00074FC2BF8FD15FF7F2A2100082020D0008140F03424ED8FF0FE157DDF40701106068410C083C3F0C0073F8BE1FC57,
		ram_block3a_20.mem_init3 = 2048'h008780C9F0019FE503FEDD8F9013CC00CC9E952029920139E2B3D1BE01B23D8E423DD410C06E26A081520020F828D56FCFF27D07E025C206343FF3D8C037B100F26730BEC7B7FF07C00F4C5001F861C103610301FA05F95DC7A0FF4D400BE00080BB191216A800A13475CD7ED3E0320FCF0BC80020110BE046202000B00D8C7BC3F86F87C3AFC14B40F2082002B50000E400E8FE4BA07F47ECC5800682FA64221EE04204E509AC1D8DE0BB95CBED8490809AB0E80490A000E401EC37AEE83F27F4A69080038200000CA40009E008EA3EDFC93B2FF727A01502D6644E94142266E188E13E9EF0B606E3FB604051F8C008088405D3C5047C3FC6483C67FF1E0882,
		ram_block3a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_20.operation_mode = "bidir_dual_port",
		ram_block3a_20.port_a_address_width = 13,
		ram_block3a_20.port_a_data_out_clear = "none",
		ram_block3a_20.port_a_data_out_clock = "clock0",
		ram_block3a_20.port_a_data_width = 1,
		ram_block3a_20.port_a_first_address = 0,
		ram_block3a_20.port_a_first_bit_number = 20,
		ram_block3a_20.port_a_last_address = 8191,
		ram_block3a_20.port_a_logical_ram_depth = 19200,
		ram_block3a_20.port_a_logical_ram_width = 24,
		ram_block3a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_address_clock = "clock1",
		ram_block3a_20.port_b_address_width = 13,
		ram_block3a_20.port_b_data_in_clock = "clock1",
		ram_block3a_20.port_b_data_out_clear = "none",
		ram_block3a_20.port_b_data_width = 1,
		ram_block3a_20.port_b_first_address = 0,
		ram_block3a_20.port_b_first_bit_number = 20,
		ram_block3a_20.port_b_last_address = 8191,
		ram_block3a_20.port_b_logical_ram_depth = 19200,
		ram_block3a_20.port_b_logical_ram_width = 24,
		ram_block3a_20.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_read_enable_clock = "clock1",
		ram_block3a_20.port_b_write_enable_clock = "clock1",
		ram_block3a_20.ram_block_type = "AUTO",
		ram_block3a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_21portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_21portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_21.clk0_core_clock_enable = "ena0",
		ram_block3a_21.clk0_input_clock_enable = "none",
		ram_block3a_21.clk0_output_clock_enable = "none",
		ram_block3a_21.clk1_core_clock_enable = "ena1",
		ram_block3a_21.clk1_input_clock_enable = "none",
		ram_block3a_21.connectivity_checking = "OFF",
		ram_block3a_21.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_21.init_file_layout = "port_a",
		ram_block3a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_21.mem_init0 = 2048'h06604A002B402FFA58373EC37FE7B002800444082800621C14472DB1785FCF21EEEB4274A020A41404280E40344E87DDD10BDB60BA7F82D2C09238F3089046414BE3C3AEA420B050DEF91A1E45284640A030B00FE41F85748800B004980F051AC6450740C0051005104800F4A2C409801720276F477FCDADE79F7DF41170030C19CC9203F8B6066605F7DDFFFB55FEEFF922A00402044680311804EF501EDFFF7C084A6880080118800000363F8CFFBC808800100128400820B184005009A28D8010C4741180189019400F7F7FFFFEBEFAFAFDA59ECFFDC41C148800090B028707B6EF79E013A291DEFDA20A21C105F4F3CE7757FEE4862204813BEDC05D9948,
		ram_block3a_21.mem_init1 = 2048'h09281080023D4260EB90C10B18000A4D40216810408001C6C03D41C38F088A07328120412010010802307781C205A8A21682A10210C2034D151E8A0CC0040748C039B0005F800E03064080412440A603020283FECB3B01405EC14302084174C3083842B070082DDD703D8039BF04004EA00EF824881C4811902C03EAF0351FE12A5F894EE6800E0DA9130A0444000F5EA51D1FA13160CC54F0505544005B4224140016FA40A7D6B67F30E07610624595909F067029028FE241AF8FD23DC7997E3004E082215F2302011087E7E84CCFC37C5FD0159B4A400400022237980897F7907697407F1F2010C402106601120A000002C687642B83D3FF7FC5F640600084,
		ram_block3a_21.mem_init2 = 2048'h20F984000892C2AD11800080641086080014005FC2627C004EE4500E70400CCE4619C0C808060135001408183C645206110805C1B453CA64089100014010D40014F1440730040980041005885008014F01543D4430B890061089139B065164209028298740043E0089000026C002020708D204051024317E42637C14ADD02087A015419361120048000B243F949839C1EBC0402B90830241C81260D875C0010F0817600043D42097902596882510A01C4800CBFFC41736295710200738858006840B33D809002C11047F58A055B000175000202820B9800888102A2100182020D7808146303435E984109A10101C4070113F06840E8083C710C0010088012848,
		ram_block3a_21.mem_init3 = 2048'h00C600DC4002876502004280B0008C00CC8939A029C2013F22B201A40482238022209410C04B45E0815E003548280FC34C202D08A021C20634427818C00DB1154267306B411AE70940000C5001A16841035D03032A04110544809A480000A000802F17E2161E00B724750515D020320A8F0B880020050A40462A2015000C04114018428A8580814B40FE082003B50015740008D041105A416CC08006827464221F304216150C2401041083904FE484908008B0E80418A002140424012C38062832A09080032C00000C2C0017900C22005C193329B0A5A01502FE644E94542277418C010094B09208E0C860405164C008087C05D7150064084608106AE3020882,
		ram_block3a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_21.operation_mode = "bidir_dual_port",
		ram_block3a_21.port_a_address_width = 13,
		ram_block3a_21.port_a_data_out_clear = "none",
		ram_block3a_21.port_a_data_out_clock = "clock0",
		ram_block3a_21.port_a_data_width = 1,
		ram_block3a_21.port_a_first_address = 0,
		ram_block3a_21.port_a_first_bit_number = 21,
		ram_block3a_21.port_a_last_address = 8191,
		ram_block3a_21.port_a_logical_ram_depth = 19200,
		ram_block3a_21.port_a_logical_ram_width = 24,
		ram_block3a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_address_clock = "clock1",
		ram_block3a_21.port_b_address_width = 13,
		ram_block3a_21.port_b_data_in_clock = "clock1",
		ram_block3a_21.port_b_data_out_clear = "none",
		ram_block3a_21.port_b_data_width = 1,
		ram_block3a_21.port_b_first_address = 0,
		ram_block3a_21.port_b_first_bit_number = 21,
		ram_block3a_21.port_b_last_address = 8191,
		ram_block3a_21.port_b_logical_ram_depth = 19200,
		ram_block3a_21.port_b_logical_ram_width = 24,
		ram_block3a_21.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_read_enable_clock = "clock1",
		ram_block3a_21.port_b_write_enable_clock = "clock1",
		ram_block3a_21.ram_block_type = "AUTO",
		ram_block3a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_22portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_22portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_22.clk0_core_clock_enable = "ena0",
		ram_block3a_22.clk0_input_clock_enable = "none",
		ram_block3a_22.clk0_output_clock_enable = "none",
		ram_block3a_22.clk1_core_clock_enable = "ena1",
		ram_block3a_22.clk1_input_clock_enable = "none",
		ram_block3a_22.connectivity_checking = "OFF",
		ram_block3a_22.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_22.init_file_layout = "port_a",
		ram_block3a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_22.mem_init0 = 2048'hFE604BA00F4030F29FF40CFE14847D811CFF441D7E00633C0FC470E234FD0F2684407AF126FEA41FFF280FF037845C006FEBDD6E00687FD14FB7AFF3BF9042D90FE3E881D7FCB0FE5EF93F7B0FF97ED7EF70028FEFDFFE053AB3FF3DE0086DF341F849F5CD97DEBFFEDFD390F6FDEFEBFF6D7FF1C656408040105F37F303A9E141F9BFF5D28137E00100044420440048172BEF7FBFFCFFBFFFFF4603C0000020457FFFEDCEAD7BDDE3F73FFE3F8C8482C08800100128400820B184005009A28D8010C43F61801890194003002E41108A60C0A80000010013F8148800090B028703100600FF73A291DEFDE78FDA4105F4F3CE7757FEF5DF7E3CFF7BEDC04181DE,
		ram_block3a_22.mem_init1 = 2048'h0928FBACA7987BFCA8BFF90819FFBECDF82F6AB04080FFC2FF89CBEB085CFF4027E5F6C1A80C01700230F6FC7F80AEEA00CFEBE009FBFFCDFD1F8BE8C004F5903480F76E415FCF220FFFEF816C4CA7E30202FDC9BF83DFFE90EB5F211FF91F83C03F42F07008FA464D25FFCC05B477C9BF3622A4C00749D1902CF81E9780FABE00C679EB7FD1EA0CE1070BE440005B009D90E1FA81E03D717E7C4845F04E43F41700F859878184150380FE7317720595F09007D02D0279CD3F81833401409FF937EC6083F95923A20790C8962F40C81B0140FCD19FFE40039C0222779F087A584FE4043C00006FD10FFA1063D9120BB006024A089BA0803645117DF21AFE008C,
		ram_block3a_22.mem_init2 = 2048'hFF897FD1F40FF7A91DE80B81FC1685B80014FA05DFC253F652067FC86FE807CEDA0EC1380806EF355F9446FFE42FF6E407B80141F850CAFC0891F60157D052DF68ADDEE03F200580581605785008FB441FD4377FE09CFFE01FF9139BA24D64689028FB0277C407FBE80DF3E0CFEE0207F8CA04351024BF267BA317FFDC91BFE4AEF74193790A0030000BFE0B1F4823F5D93F76AA83BF0241E81460B075C07F5F7C1472E0C05FFCF28FB59688FD0EA0BC4800FBFFFFC19FBBD23FF7A02FF78006FC0A32F009007FFBDFB97DFBE1B5FEF34F7AE028F8BD83F088107BFBA908FCF3901BB7E02FFFF469EC0F9BF0101CFEF2FF86EFD780AEFFC20FF4E780D80F29F0,
		ram_block3a_22.mem_init3 = 2048'hB9061EC84FFE87647C0041F8BF805EEBFE08313BFEC27FF92FBE01A4D88221F82FC0777FF34A64ADBE9276C04FAC0FC2EC222DF8B7E1FBDFFD42F80FFA85FFE043F737EAFD1FE5D94FE07DFFFBE1E857DE40EFE12F581D85FC8F9BE80FE07FFDEFEBFFF7F5884BE12DF90994FC2F32EA9AEB7FFFFFC1EBE3C523BBE00C580B91E41BC19A99E0FF7FFEB2EDE722B5BFC06DF809D03D0FDBF178002FF7A7F07FF7F921E7E405F829809C0683B046A425BFDB88FFF8F613AAA004C82B81AC2B857838003FDC7F80F89ECE27EE8183E82A81F80F31B9B825F7FF56D6F5DFDC126F664FF80181B8B792F8E0C87BFFF7E0F56A760767F30FF86A09C20E91FAE302DFBE,
		ram_block3a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_22.operation_mode = "bidir_dual_port",
		ram_block3a_22.port_a_address_width = 13,
		ram_block3a_22.port_a_data_out_clear = "none",
		ram_block3a_22.port_a_data_out_clock = "clock0",
		ram_block3a_22.port_a_data_width = 1,
		ram_block3a_22.port_a_first_address = 0,
		ram_block3a_22.port_a_first_bit_number = 22,
		ram_block3a_22.port_a_last_address = 8191,
		ram_block3a_22.port_a_logical_ram_depth = 19200,
		ram_block3a_22.port_a_logical_ram_width = 24,
		ram_block3a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_address_clock = "clock1",
		ram_block3a_22.port_b_address_width = 13,
		ram_block3a_22.port_b_data_in_clock = "clock1",
		ram_block3a_22.port_b_data_out_clear = "none",
		ram_block3a_22.port_b_data_width = 1,
		ram_block3a_22.port_b_first_address = 0,
		ram_block3a_22.port_b_first_bit_number = 22,
		ram_block3a_22.port_b_last_address = 8191,
		ram_block3a_22.port_b_logical_ram_depth = 19200,
		ram_block3a_22.port_b_logical_ram_width = 24,
		ram_block3a_22.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_read_enable_clock = "clock1",
		ram_block3a_22.port_b_write_enable_clock = "clock1",
		ram_block3a_22.ram_block_type = "AUTO",
		ram_block3a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_23portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_23portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_23.clk0_core_clock_enable = "ena0",
		ram_block3a_23.clk0_input_clock_enable = "none",
		ram_block3a_23.clk0_output_clock_enable = "none",
		ram_block3a_23.clk1_core_clock_enable = "ena1",
		ram_block3a_23.clk1_input_clock_enable = "none",
		ram_block3a_23.connectivity_checking = "OFF",
		ram_block3a_23.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_23.init_file_layout = "port_a",
		ram_block3a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_23.mem_init0 = 2048'hFE6049A00F403FFADFF40C7E14843D800CFF440D7E00633C1F847DF37CFD0A2684407AE026FEA43FFF280DF037C45FDDFFEBBB6E00683FC04FB7B0F3BFD040D10FC36BAFF7FC10FF024C7F6A0FF97ED7EF77BE8FEFDFFF75BAB3FF3DFF6F6DF247FD4FF5CD97DEBFFEDFD3F4F6FDEFEBFF6D7FE1477FCDADE79F7FF7F373ABED59FDBFF7FAB737E181F7DDFFFB55FEEFFF2BEF7FBFFCFFBFFFFF46C3C000002044084A68800801188000003560FFFF00C08800100128400820B184005009A28D8010C43761801890194003002E41108A60C0A80000010007F8148800090B028703100600E0061FE9A60D820FFBF7F71E1E248044804404220481284BEFFDBF7E,
		ram_block3a_23.mem_init1 = 2048'h09287BACA7997BFCE8BFF90819FFBECDF82F68B040807FC6FF89CBEB885CFF5027E5F6C1A81C8170023077FDFF81AEEA404FEBF009FBFFCDFD1F89E8C00477D8F481F76E01DFCF220FFFEF816C4CA7E30202FFFFFF83DFFE90EB5F200FF97F83C83FC2F070087FDF7D25FFFD84B477C8AF3EFAA4C81FC9D1902C7BFEF781FFFF01DFF9EA6FD40E0DE91789E440005F5EBD91F9BB01E5FD707E784D45F05FC1F416007EFBC781F41703A0FE7217720695F08F07F02D027FEF7F81431601E09FE837E86083F95623A20710CFF7EF00C83A0080FCC19FFE4003980220779F887FFFDFE4043C00002FD00FF81067DD120BB006024E8FFFA0807645113DE20AFE0084,
		ram_block3a_23.mem_init2 = 2048'hFF88FFD1FC07F7B91DEC0BC0FC1685B800147A5FDFC27FF65E0E7FC86FEC0F8EDA1FC1F808066F00DFD43EFFF82FF6E407BC0DC0F853CAF40891770157D056DF78ADDEF03F2405805816057850087A441FD4337FF08CFFF01FF9109AA25D646090287A0237C403FBE00DF3F0CFEE0206F8DA043510243E267BE313FFFC91BFF4AEF74192791A0070000B7E0B5FC823F5F91F76BA83BF0240E81660F075C07F02FC5466E0C05FFCF28FB59688FD1EA03C4800FBFFFF817FBBD23FF7B02FF78007FC0B33F009007FFBDFB97DFBE1B5FEF34F7AF028F8BD81F088107BFBA909FCF3D01BB7E02FFFF569EC1F9BF0101C7EF2FF87EFD7A0EEFFC20FF4E781D80FA9F0,
		ram_block3a_23.mem_init3 = 2048'hB9C69ED84FFC87657C0041F09F805EEBFE88113BFF827FF92FBE03A4DC8221F00FE0777FF34A64ADBF9276F04FAC07C2EC222DF097E1FBDFFD02F01FFA84FFF043F737AAF90FE5D14FE07DFFFBA0EBD7DFC1EFE12F5C1DC5FC8F9BE80FE07FFDEFAAFFF7F7084BF12DFD0DD4F82F32EABFEB7FFFFF80EBE3C721BBF00C5C0FD1E01BC192BFE0FF7FFEB2EDE723B5BFD06DF809D0791FDBF17CC02FF7A7F07FF7FE21E7F405FC2D809C1683B04AE425BFDB89FFF8F613AAA004CC2F81AC3B857038A03FDC7F81F89ECE23EE9183EC2AC0F81F31B9B025F7FF56D7F5DFDE166F764FFC01C0B8B792F0E0C87BFFF7E0F56A7C0767F30FFC6E48C20E91F2E3025FBE,
		ram_block3a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_23.operation_mode = "bidir_dual_port",
		ram_block3a_23.port_a_address_width = 13,
		ram_block3a_23.port_a_data_out_clear = "none",
		ram_block3a_23.port_a_data_out_clock = "clock0",
		ram_block3a_23.port_a_data_width = 1,
		ram_block3a_23.port_a_first_address = 0,
		ram_block3a_23.port_a_first_bit_number = 23,
		ram_block3a_23.port_a_last_address = 8191,
		ram_block3a_23.port_a_logical_ram_depth = 19200,
		ram_block3a_23.port_a_logical_ram_width = 24,
		ram_block3a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_address_clock = "clock1",
		ram_block3a_23.port_b_address_width = 13,
		ram_block3a_23.port_b_data_in_clock = "clock1",
		ram_block3a_23.port_b_data_out_clear = "none",
		ram_block3a_23.port_b_data_width = 1,
		ram_block3a_23.port_b_first_address = 0,
		ram_block3a_23.port_b_first_bit_number = 23,
		ram_block3a_23.port_b_last_address = 8191,
		ram_block3a_23.port_b_logical_ram_depth = 19200,
		ram_block3a_23.port_b_logical_ram_width = 24,
		ram_block3a_23.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_read_enable_clock = "clock1",
		ram_block3a_23.port_b_write_enable_clock = "clock1",
		ram_block3a_23.ram_block_type = "AUTO",
		ram_block3a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_24portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_24portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_24.clk0_core_clock_enable = "ena0",
		ram_block3a_24.clk0_input_clock_enable = "none",
		ram_block3a_24.clk0_output_clock_enable = "none",
		ram_block3a_24.clk1_core_clock_enable = "ena1",
		ram_block3a_24.clk1_input_clock_enable = "none",
		ram_block3a_24.connectivity_checking = "OFF",
		ram_block3a_24.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_24.init_file_layout = "port_a",
		ram_block3a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_24.mem_init0 = 2048'h0D4805C4D97D9B35C25B58F6EF4FC29144F141B0A04C7F0A818559C1FF7D50F847AFAE68BB990D657AF361EECC758AFE6795BFB65ECFD4DAC79E592E3D9A7CEE868C3D218FAF4293F6882AF4D645289022E01A59E29E1A5E48F1F8DC96E11E4265D3DBB37F8073C24DC6F9C12AFAD68D80BB4977CF975DC8483F2A1C46B75C0E452557E3608856CD37132659C3E44DBA639F9C163D0F32CBFE0BE3BC7A9B0BDDF9D6A7F5187AE98657C625816D9F41DABDF0E067F368B56C0A10031CC8860433E40C54626651871B8C3C3F9275AE6A5A9A8DEFB859FB5726004F8EA6C4C74129E6B2A73984A87B74F83D0709AC8D284E77AB312FF72DC0481C9F7A67B6E99D5D,
		ram_block3a_24.mem_init1 = 2048'h1054C6708347D5D83A8E00E7C2FEF3BB41F5A21450954A70B7D513976764A6633B39BC989A8BCD4C6495A4C083DF3D4A4362F53A54479B482C57D9EC2C757A093D5BC75916E8D22610B1A260452381BBDB8058394FDEB6199120413AD190B7714E55625A01312B7B9F99EEE29A88177FA577E8B446E0238CF0D82FD00420FCAE9A34192574DFAA44CFD94BBA7F269BE060BA295986C56B798B4FB2C6A9A1EEEF85C9AA9F5E31D7FD692FA61A4640BEA8A4C0D34FC64B64CF170F61A2DD94E932D4F1D78D679BC2BF974B5015958E0B660D38C04EEAD4D24363ECC4A6695B41F60473525FCB1C6B7B7B7961D11D37C7ABD4F09BD8236D92FBBCD1DD69844D07BF,
		ram_block3a_24.mem_init2 = 2048'h54C7B112CAC49D2617103E6085DE78F2D2670123C8499F8EB1E85C086F47F413C4AADABBB07423134F4B92A686EC1AF0B7E14936AAE383B1D1DB96F2CE675CC06860C2C17FBA8E36780057858C632D280F7742232AB93BEF49444073AF07708CF208003E550C62024E761C87AAE8CA1A61DE40DCDF0CAD78A808EC491373F3FFFA5316724660A70D062CD521089CC982F10AD11A7464BD9D4AD90DDAF909244009AE7144C06C8018655EF3F434EC9A6B9BC6A0390C352C91A2A30CBF6AE307356BE82261CC68D1C19884B097BABB01CAA2DF287CC96C1A2B66A02B4C84A4B70389A36D1C0096089C89ECA2A13A9EF5E655115E78848558B8592907D4AA2F0A64,
		ram_block3a_24.mem_init3 = 2048'h681840B8471E0AC7E6218EC0133257AC9246615346202ADAF5D99BCA464BE1B3FDDC42E077F8B9E6D4A9630C704465A5EFC544BDDA3E6319D9306471437E84FED3705E8F13E20AEDD51CF40F0B248D481DA5F8A439B7E18E088348C307A74029B477CCB6E8F7F615D470126E48877161F3815FDA45FF0F3150A665C186078EFBDAC6AB479796E073219385FC1502315D42786479C40F6809BFC45F4ED89C3B6CE1BEC3A1461C3E2D24C00AEBAEF994750FDDBC2542A55A4D6FAECBD16C6450F4B001CD60EE44F3835F3B8A6E5353CD458BABD29BEF4C3E7D761441CB2B75D875615487A1F1175816D685789C929D2D574DF59E3292CDB00322A6844843C5FF64,
		ram_block3a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_24.operation_mode = "bidir_dual_port",
		ram_block3a_24.port_a_address_width = 13,
		ram_block3a_24.port_a_data_out_clear = "none",
		ram_block3a_24.port_a_data_out_clock = "clock0",
		ram_block3a_24.port_a_data_width = 1,
		ram_block3a_24.port_a_first_address = 8192,
		ram_block3a_24.port_a_first_bit_number = 0,
		ram_block3a_24.port_a_last_address = 16383,
		ram_block3a_24.port_a_logical_ram_depth = 19200,
		ram_block3a_24.port_a_logical_ram_width = 24,
		ram_block3a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_address_clock = "clock1",
		ram_block3a_24.port_b_address_width = 13,
		ram_block3a_24.port_b_data_in_clock = "clock1",
		ram_block3a_24.port_b_data_out_clear = "none",
		ram_block3a_24.port_b_data_width = 1,
		ram_block3a_24.port_b_first_address = 8192,
		ram_block3a_24.port_b_first_bit_number = 0,
		ram_block3a_24.port_b_last_address = 16383,
		ram_block3a_24.port_b_logical_ram_depth = 19200,
		ram_block3a_24.port_b_logical_ram_width = 24,
		ram_block3a_24.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_read_enable_clock = "clock1",
		ram_block3a_24.port_b_write_enable_clock = "clock1",
		ram_block3a_24.ram_block_type = "AUTO",
		ram_block3a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_25portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_25portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_25.clk0_core_clock_enable = "ena0",
		ram_block3a_25.clk0_input_clock_enable = "none",
		ram_block3a_25.clk0_output_clock_enable = "none",
		ram_block3a_25.clk1_core_clock_enable = "ena1",
		ram_block3a_25.clk1_input_clock_enable = "none",
		ram_block3a_25.connectivity_checking = "OFF",
		ram_block3a_25.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_25.init_file_layout = "port_a",
		ram_block3a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_25.mem_init0 = 2048'h8CC42DA0BB45EFB01CDA517FEE0BD01341DD099106422186738111676D7D51E5818B086F13985F21F7B733AA6A708B3E7EB5FFA34F0BD09EFFBC6F4A1D52FC900A80CB8637AB60D2F6501CF0DE1B40C82BEBC250224537D819C7EC5493E1A74253296697DB68F18465ECC5C13AECD5CCB0AE9D57BFFC1D08CA3C60DC46714D2F75177F62471A17897D3A065561A44BBE6A4D0BA6B93B10CAFC0B62DC369333D1904EFFF558EFE33B564A21836B376D0AF9D8C033BF9D250C4890019EFB066432CC8E54624644A7BF3C2C7E334F4F5EB29A8DE108F1615F2112477AAC48F1C421CFB2173C0DE27E70B22A0EA9AC552E4E77C0399FB31E542ABFDEE85ADAEDDDD1,
		ram_block3a_25.mem_init1 = 2048'h7854CD438DF7ED53DE3A0AA51A7DF7ED41F186747A1419E686D1339623566627FB21BEB83AC96F54645523C0DB15B04F0722E10E94C71BD82872916E2431BFE9BDBF876C51C5FA9730E702CC678393B3DBC1A8BBCFD4FA3FF928D03350B2DE65CB2DE612011CA77B9889EEE2913E62668717DCD5C271518D5E7AECF000206CBE9A271925F6DE98C6CED05B6ADC3502F460B8A199B614EDDFD7E490C48BE0E61FAF0BE34D1FF1E34B6FABEC9B6ED736F8E8424E1FDC2BADDFDB4F37AB6688BD3154F1DF05208182AF3DE9F06581CF6277E76D605FC25CFF6362928F61011780F644FB425CDF786F787DD710F19DBF82A024240B2983B1D237BCA1DDFF8CE999FF,
		ram_block3a_25.mem_init2 = 2048'h0EC0928342583F6454113A78015219F2D2E7D843DC451E03992C7AA83100E5814CA2699BB8772291616B9E0603BC9EF085E00114EE63C7B8D5D98ED2CE4D3CEB654162C131BABC0474003F85EC430C09155B6AA3222930ABC904EF71EF0A6824233168CE534C12005677078FAAE06318E182641CFF0D7800A818084BD7527ACEE2CA87F84422E6AD2E0C52A908BA3FC3F16BD38E70FEA91462ED6D53F9392C400978B545C96C8808215671F4359F9C77DBEBE1006C346511E02608A9329B17016EF80469CC3D53884004E5BE3823598490DF1B1845561EAB04A45B6D0A04F74289B062DE00923C9CCBC8EA810C8AEE75D4946E7DC63D5AF851AD77D08925028A,
		ram_block3a_25.mem_init3 = 2048'h6B5E20C0479B88D565615CD0EEBB457C8204E31BE20408CA704D8BC9026A61BF00D8C2CC57673CCFF489DCA8F09465A5C1C450392C6E53F990397631C7F2807C42B60E8B59E988E1F139740F0326CD981F81DBB431EF81CB0C8943D3D12B40F9B475A9036CE4F61496E012C547AFE961FA219EAD63DD803050BEDDC1C2478E4A5A868F26D43A4476009985BC1437635B02F76DCBC7C47099B1C41E46B01E233CEFBD43A6262C7E11AE61034BA0BBB77E6A08351DE206502065AE63C34FAC1347B032C021E7447B82DEF8A8C05BE4434DAAA89619FFBC3C3DF7904589C475DCD540F573A1F0A61D1CD395B89901D0271FC5709AF0D01CF20062AA94497591F7A5,
		ram_block3a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_25.operation_mode = "bidir_dual_port",
		ram_block3a_25.port_a_address_width = 13,
		ram_block3a_25.port_a_data_out_clear = "none",
		ram_block3a_25.port_a_data_out_clock = "clock0",
		ram_block3a_25.port_a_data_width = 1,
		ram_block3a_25.port_a_first_address = 8192,
		ram_block3a_25.port_a_first_bit_number = 1,
		ram_block3a_25.port_a_last_address = 16383,
		ram_block3a_25.port_a_logical_ram_depth = 19200,
		ram_block3a_25.port_a_logical_ram_width = 24,
		ram_block3a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_address_clock = "clock1",
		ram_block3a_25.port_b_address_width = 13,
		ram_block3a_25.port_b_data_in_clock = "clock1",
		ram_block3a_25.port_b_data_out_clear = "none",
		ram_block3a_25.port_b_data_width = 1,
		ram_block3a_25.port_b_first_address = 8192,
		ram_block3a_25.port_b_first_bit_number = 1,
		ram_block3a_25.port_b_last_address = 16383,
		ram_block3a_25.port_b_logical_ram_depth = 19200,
		ram_block3a_25.port_b_logical_ram_width = 24,
		ram_block3a_25.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_read_enable_clock = "clock1",
		ram_block3a_25.port_b_write_enable_clock = "clock1",
		ram_block3a_25.ram_block_type = "AUTO",
		ram_block3a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_26portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_26portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_26.clk0_core_clock_enable = "ena0",
		ram_block3a_26.clk0_input_clock_enable = "none",
		ram_block3a_26.clk0_output_clock_enable = "none",
		ram_block3a_26.clk1_core_clock_enable = "ena1",
		ram_block3a_26.clk1_input_clock_enable = "none",
		ram_block3a_26.connectivity_checking = "OFF",
		ram_block3a_26.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_26.init_file_layout = "port_a",
		ram_block3a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_26.mem_init0 = 2048'h0D442557FB558930001A7E90EE0E6279C4DD49C60686313FF28523616E5D50787D8B0A81B3019F65FEB1F126EBF4823E6195F7ACDA0B80B8FF9C7F4C1F964807C27EFF80002F60BFF90400A8FF7F78D033C80057E2DF3FD804C6E84AFF81822679FBFFB77B655103E5EEFCC124AE148B0FCB0D408FFF7D9A922F0C9DC677D4AF27811D57F78A550325036645CBF4AD83625BBBB3FED802CBBF2B6796621A73D518FEB7D658FE9087E78A2DD77FD65440A53260459FFC35DC48380398FBA64FA3EBCA6063B4D1233DAD3D0B92474C4A923A8DAEBE7FEF73A6E046CAA7C9F75D2146A7B1318DAB3FF7FF2FC5487A05A176A7EEA993B1FFD18A9F9F7AFFEE6D5DF5,
		ram_block3a_26.mem_init1 = 2048'h1055CF4BFFC5FC532E06C9E6AA7AF8F341F1E21442140BE6F7C933B3274EAB468B22B5B29BC96B8464D5A7C0DBCFB06B0F2A476E94479AD22A52B7AC2471FFBDBDF3C7291ECCD8C730A582E2C7018333B3C0F8BBCFDAFA01BC180773C0B493614B64FA12091DAB3B989BEEF61DBC47378517CDE1C2A272847A593890002864ED1A3C4F25941A82C2CFD84B273C2702E440B8209C8654EB19FB6E8A430FC6E60FED13BA4D043147276F8FE25B4E053EE2A0CC421EDC5BFC4F120F67EAC6CD2D11F4F1D763088982FBB869F005810E6272077D804BC254E0674AFA84EF6D1B00F6147B5C34EF106E7DEA5197B61D730FABF5A5D1480239E3921C81DF6989699FFD,
		ram_block3a_26.mem_init2 = 2048'h7EC6B393209E397E54103EF1051278F2D2F7E041DCC7FFC2836C782A3900A4724CA248BBBC6B3F516F89FEE601FC1EF805E0193FE8E3C239D3EB0E62C904FCE861E042AB31BE8C3F72803697EA7F0520025E6E61A039B8EFC926C212EB02603426394139FF8E7942C677008DF2A9CE1AE58240149939ED62FFDAE04B3353560DEA43827A6220B6010C38D3B3DE9CFA03610B934D58BEAB1C27C92559FD3866C7FBBDF245836C402B21DAFE363CC4C27DDFEF693366D7641D3EA2CCAE0AC70EB3E8C82A69CC2DF3F3D9C6FAFFAA6185CEB0DF80FA4364322D07A53B4DDFCDF3012FE7EDEF189C849E8BC882850E8FD7E7A5DF7C5DBE8598C859204DDA8A05620C,
		ram_block3a_26.mem_init3 = 2048'h681C208BC31E815464215EC800BA100CD273E35F922CA910F41DDB88062BAD8B02DCEA623FD9B5D4D4BBCFA4F016A4AEC5E5DDB9087F729EFF9170227AFDC43E92781C0755E123CCC1DD766DFDA4DD483DB5105491F2689788A1F070010F75FF64377CB7E074F9B5A477FC57CB87F96E53A199F8D7AF147BC43E01398A07581DDEC6BF0C0D3EC0DB2FE345B1F43420BF80785018C7840F859F48DE2EEAAE772D61B663B7262C041D2280C7252EE1F57F7FECF5B542A4520DAD27C114EBE430D46F40C0D9CF64FD8A673A89CE5B7140CAABE8F298A3413E678FC445EF6B7459DDE03CF00BF1C4181442C7D9DFF7F4219F7737996BF005F10363C1E45C07CFF7AF,
		ram_block3a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_26.operation_mode = "bidir_dual_port",
		ram_block3a_26.port_a_address_width = 13,
		ram_block3a_26.port_a_data_out_clear = "none",
		ram_block3a_26.port_a_data_out_clock = "clock0",
		ram_block3a_26.port_a_data_width = 1,
		ram_block3a_26.port_a_first_address = 8192,
		ram_block3a_26.port_a_first_bit_number = 2,
		ram_block3a_26.port_a_last_address = 16383,
		ram_block3a_26.port_a_logical_ram_depth = 19200,
		ram_block3a_26.port_a_logical_ram_width = 24,
		ram_block3a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_address_clock = "clock1",
		ram_block3a_26.port_b_address_width = 13,
		ram_block3a_26.port_b_data_in_clock = "clock1",
		ram_block3a_26.port_b_data_out_clear = "none",
		ram_block3a_26.port_b_data_width = 1,
		ram_block3a_26.port_b_first_address = 8192,
		ram_block3a_26.port_b_first_bit_number = 2,
		ram_block3a_26.port_b_last_address = 16383,
		ram_block3a_26.port_b_logical_ram_depth = 19200,
		ram_block3a_26.port_b_logical_ram_width = 24,
		ram_block3a_26.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_read_enable_clock = "clock1",
		ram_block3a_26.port_b_write_enable_clock = "clock1",
		ram_block3a_26.ram_block_type = "AUTO",
		ram_block3a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_27portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_27portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_27.clk0_core_clock_enable = "ena0",
		ram_block3a_27.clk0_input_clock_enable = "none",
		ram_block3a_27.clk0_output_clock_enable = "none",
		ram_block3a_27.clk1_core_clock_enable = "ena1",
		ram_block3a_27.clk1_input_clock_enable = "none",
		ram_block3a_27.connectivity_checking = "OFF",
		ram_block3a_27.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_27.init_file_layout = "port_a",
		ram_block3a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_27.mem_init0 = 2048'h8C4C06F7FB45EB30001A7270EE0F3B11C4D509F6841E75BFF387B3616C5D53F80187A801B1381F657F3FE1EEEBF4823E6095FFA04A0BD098FF3C7F6E1C10FCFFC2FEFF80002F6092F00000A0FF7F78C822C7DE5FE2DF3FD800C7E840928182027FFBFFA7DA9DF3EFE5EEFDC120AED488008BDD408FFF7D82813F668DC677DFAF6506DD42400917012538664C41F4C9C762490EB6783F40C2BC0B6294229273FD11FEEFF758FEAA92720A6180691EC940A1D8E04785FD854C4818039BE02A0420C00C786204D4231F1F3D0A12470C4A921E8DE008517B7F00004F8AAF41F54021C7A2013004207270B067CFC8284DA05E37EE2027330801981C98684282ED9DF1,
		ram_block3a_27.mem_init1 = 2048'hF854E73BFFF3FDF3FE02C887C67AF3E741F1C01CFC14DBDEF7DD33136646EA27DB1AB3A39A89C10CFC1507E8DBDDB14B4F62C1BED75F5BC22872D92C3C309FDDBDFFC6095F81D0170C9D22F6C501813AFB8080BBCFDCFC01FD41C093A19EF775C214F6198D1D6B5B989BEA821D8812B7A70F7DE4CA30088DFC5BA0D000286CED9A018985FEB333E6CED85B27FF26A2E440BA20988684E899F7E0BBC68DA0EE17EF83BA4D043045616FB2A1DB6ED4FFEAAF4C420BDE0BFCCF120F27E346902351D6F5DFEF8B9582FBBFE9F065810E02670760004BC2DDF7474B8684EF6D1302F6047B001DCF56DA39EDFF87D69C3FC3ABF5B40E880239EC261C81DFE9884D0FFF,
		ram_block3a_27.mem_init2 = 2048'h7ECBB392EE1E395E17353AF9815218C2F037F917DCCBFFC37F2C788A7F77E7FBCCA248BAC0FF3F076FFFFEE666BC1EF9B6CF5B3368C3E638017B0EE6677BFEEB6CA042CB76FA7E3770A05E9710FF25091F736E23EEF8B0FF4EC42F776B226835FAF8698FFFC47B039F76589F1398236A61C24F14F9FDF91AFFC0E16B77507A1EF1E253EEC060E601347C33BBDEB8FFC3F04AD31E777C7B998AC94550E1780EC7FBE1F305CA6CE01AE51A33F7BC84427593EE293B6EF96D9DFEA2CCBFE2F957A668C882614C6C73BBD9C4FB3FBBE3ED8EF6FF73F741449224FCA47B2DDFE9F3036F63E43F1488748F89A84285B8CEF7B7F5DB7EFD7E05D818112837D788654204,
		ram_block3a_27.mem_init3 = 2048'h6B5C209BC19E29D76B41FE50FF3AA78C9276EB5F372C098AE38D89CB0ACB5D87FFDC656E7FFCB176F4BBFEACF2D5A5AFCBE54C39FF3E76FFFFBC7162FE7ED0FEC3BE1E8B5B610BEDF7BCF66FFFA4DCC83FB5FBF493BFE9DB89814BF3D62FF5FFF475F3B7ECF7FFB5D6B7FEFFC807636FFA605FFFF7FD9B7BD4BEFDF9D647DEFBDA4688EFDEFE7CFF2FF9C5FDF43673FFC6E77DF3C444003DBFCC1D6EFABC7AFDEFBFCFB742347E31A0408F1FAEB914BF7FF9F40DE62470EDE7B62BD3E86475CFFE32C03DEF6DF9A3FE38886E57C45FEBA0E8F21BFF3D3D3FFFD044A9EE74DD3DC5D087ABF0441916D697F3BBF7E921DFFFB7989B93F9F30362C08433719FFDEF,
		ram_block3a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_27.operation_mode = "bidir_dual_port",
		ram_block3a_27.port_a_address_width = 13,
		ram_block3a_27.port_a_data_out_clear = "none",
		ram_block3a_27.port_a_data_out_clock = "clock0",
		ram_block3a_27.port_a_data_width = 1,
		ram_block3a_27.port_a_first_address = 8192,
		ram_block3a_27.port_a_first_bit_number = 3,
		ram_block3a_27.port_a_last_address = 16383,
		ram_block3a_27.port_a_logical_ram_depth = 19200,
		ram_block3a_27.port_a_logical_ram_width = 24,
		ram_block3a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_address_clock = "clock1",
		ram_block3a_27.port_b_address_width = 13,
		ram_block3a_27.port_b_data_in_clock = "clock1",
		ram_block3a_27.port_b_data_out_clear = "none",
		ram_block3a_27.port_b_data_width = 1,
		ram_block3a_27.port_b_first_address = 8192,
		ram_block3a_27.port_b_first_bit_number = 3,
		ram_block3a_27.port_b_last_address = 16383,
		ram_block3a_27.port_b_logical_ram_depth = 19200,
		ram_block3a_27.port_b_logical_ram_width = 24,
		ram_block3a_27.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_read_enable_clock = "clock1",
		ram_block3a_27.port_b_write_enable_clock = "clock1",
		ram_block3a_27.ram_block_type = "AUTO",
		ram_block3a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_28portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_28portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_28.clk0_core_clock_enable = "ena0",
		ram_block3a_28.clk0_input_clock_enable = "none",
		ram_block3a_28.clk0_output_clock_enable = "none",
		ram_block3a_28.clk1_core_clock_enable = "ena1",
		ram_block3a_28.clk1_input_clock_enable = "none",
		ram_block3a_28.connectivity_checking = "OFF",
		ram_block3a_28.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_28.init_file_layout = "port_a",
		ram_block3a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_28.mem_init0 = 2048'h89CC05D7FB458130001A5694EE03AE11C0C109C7E2DE273FF381E9616C5D50F001870C01B1849F65B3FFE1EEEBF4823E6095F7804A0B8098FF3E7F4E73FEFCFFC2FEFF80002F6092F00000A0FF7F78E02FEFDE5FE2DF3FD800C7E840928182027FFBFF87FFFDF3EFE5EEFDC120AED488008BDD408FFF7D82CF3F685DC677DFAF6507DD42400A1701253B6645EBF4EB8F625909B2382840C2BC0BE3942292F3F5FDFEBFF758FBE39AF2066180690F40C0A19AE067EBFD659848180398E0220420C0207F6204C0A33FAB3C3FB1470F7E92DA9DA00851677FA0000F0AA7CDF75D29C7F7B735C42B3270B03FCF2828DDA076E7EDB9BBB5FFD48AFC8FE84282FDDDB1,
		ram_block3a_28.mem_init1 = 2048'hF844EC3BFFF6CDDC7E3ECFC7DEFCFBFF01D7A674FEACD87EF7DD0386677EEF47CB38BBBBFBCF6FD4FCA9A0E8DBDE014C4F2AE7DED7DFDBDA2E77BFEE3C25783DBDFF171E5FADFAF70CB9A2FEE7839193FB8D7C3BCFDE2E1FFD39E7F3C1BAFB75874D68738D21663B989ACE179DBC47F7877FF9F5C6E393B5FEE177100028F4FE9A3ECF85CED6BBE6EFD1D9F3FF38AFA440BAA91C86956FB9CFC9B7C7EBF7A2EFEF59A18D0431F01E6FBF3F9B46C3F7F2E3DABFCBDE5E254F120C700A469DDF51D6F5D7E7E79BEFBBBFCB0805810E6B77073DE04BC6DDFF6767F0CF676D17E0F6047B1E7ECF2EFE39EFFFA7F799FB2EBBF5A1D28802399FDA1CB1DF69856D0FFF,
		ram_block3a_28.mem_init2 = 2048'h7ECC8C03EE009F3E57353EF125DE739EF3260077DCCD120AFF1856EA7777FFF3652AF39BFD6022576FFD900CE78B8A79B7EF4337076683F7D6491276EF7C08D16D81EAAB7FFEFE375F2F9FC5FF4308091F7E0371EE813FBFDFE6E3772E2F7885FF01E23FFFCC8040DF4E479FEBC9EB7A45CE4CF4FF08F61AFFD80041777175FFEBC0D7FE66EEB6A53E08F43BDEBC0B80F132D8FF7FFEFF9D6FCD2DB7FD086447FBFC2330CB74E83BE59EFFF75D4F1E63DFD2E03B6EFC2D81FE3ECABFEABF5FB74F482EA1CCB0F1BBD9C42B96BB39E1CEF6FFFBFF074E3EB3FF00722DDFEC33086F35E3FF1C9EFC9FEB4D2AB1BEB2FC37F5DE8EC07E3DDAD859AE7FDFEB4F3AF2,
		ram_block3a_28.mem_init3 = 2048'h6B5A20CBC78FA9D3AF603D48FFA3184C8E7603933701881AF7F959CBEECC7D3BFFD0E64E7FFE61CCF489FFECD29425AF2FE45CB1FF2676FFFFBE23727F70D4FEC3BF1A8F1FEE2BEDF710F66FFFA6ADC83F81FBF4B3BFE9DF0DAB7BF3D783F5FFF47703B7ECE4FFB5F6B7FEFF6FA87B6FFB80DFFFF7FF037BD583FDF9D607DEFF1EC1BFEFDF92FCFF2FFB05FDF50173FFC6BF7DFB87EB7FBDBFC0DF6EFABE23FDEFB4EFB7663C7E3D26E10EFFAEA11FFF7FFC35BDE6865AEDE7BFEBDF4FED11FFFF01C1FDEF6C658BFFBFCBEE57E4DFE783EB121BFF003C7FFFD651AFEF4358FDE5F4B7A3D1E77E1ED78510FFF7FE3F1FFF004A7BF3FCF30323EFFD277780F52F,
		ram_block3a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_28.operation_mode = "bidir_dual_port",
		ram_block3a_28.port_a_address_width = 13,
		ram_block3a_28.port_a_data_out_clear = "none",
		ram_block3a_28.port_a_data_out_clock = "clock0",
		ram_block3a_28.port_a_data_width = 1,
		ram_block3a_28.port_a_first_address = 8192,
		ram_block3a_28.port_a_first_bit_number = 4,
		ram_block3a_28.port_a_last_address = 16383,
		ram_block3a_28.port_a_logical_ram_depth = 19200,
		ram_block3a_28.port_a_logical_ram_width = 24,
		ram_block3a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_address_clock = "clock1",
		ram_block3a_28.port_b_address_width = 13,
		ram_block3a_28.port_b_data_in_clock = "clock1",
		ram_block3a_28.port_b_data_out_clear = "none",
		ram_block3a_28.port_b_data_width = 1,
		ram_block3a_28.port_b_first_address = 8192,
		ram_block3a_28.port_b_first_bit_number = 4,
		ram_block3a_28.port_b_last_address = 16383,
		ram_block3a_28.port_b_logical_ram_depth = 19200,
		ram_block3a_28.port_b_logical_ram_width = 24,
		ram_block3a_28.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_read_enable_clock = "clock1",
		ram_block3a_28.port_b_write_enable_clock = "clock1",
		ram_block3a_28.ram_block_type = "AUTO",
		ram_block3a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_29portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_29portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_29.clk0_core_clock_enable = "ena0",
		ram_block3a_29.clk0_input_clock_enable = "none",
		ram_block3a_29.clk0_output_clock_enable = "none",
		ram_block3a_29.clk1_core_clock_enable = "ena1",
		ram_block3a_29.clk1_input_clock_enable = "none",
		ram_block3a_29.connectivity_checking = "OFF",
		ram_block3a_29.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_29.init_file_layout = "port_a",
		ram_block3a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_29.mem_init0 = 2048'h0DCC0717FB4D8730001A71B8EE0B8011C1E149F006DE7E3FF3837D616C5D50600183A801B0811F613FFFE1EEEBF4823E6095F4804A0B8098FF047F681FFEFCFFC2FEFF80002F6092F00000A0FF7F78F02FEFDE5FE2DF3FD800C7E840928182027FFBFFB35FFDF3EFE5EEFDC120AED488008BDD408FFF7D900F3F6EDDC677DFAF6507DD42400B5701253B66504BF4EFFF625FBFB7F83F40C2BC09E794229BF3F11DFEFFFF58CE9B9FF20E618069174DC0A1F0E0718FFD850C48900398C0220420C03C406204C0A3390F3D0A1347CC4A921A8DA008515153A000468AA04DF74021C6A2013004203270B060042828C5206427EE2003B70800881C88E84282E91D31,
		ram_block3a_29.mem_init1 = 2048'hF844E43BFFF6CDD07E02C0A7D27CF7F101F1A614FE84D87EF7DD03826746E227DB38B7B01BC96F04FC81A0E8DBDE01484F22E13ED45F1BD02E72BF2E3C21F83DBDFF07085F81F03710FD02F047819313FB81F03BCFDE2E01FD01E033D0BE97710F447E138D00EA3B989ACEC21D8A7237853F4DF04EF02085FE41B010002864AC1A000905D43A03E0CFD05927FF2082A440BA20988684E839C36C83C00FF0A20FEF41A00D043040016F42205B460037F0AFC8021BDE0A244F120D200246C00111D4F1DFE10F9182BBBFC90005810F02620760004BC254C7634FF084276D3301F6047B0014CF304AB9EC5147F01DFB02ABF5B80608023900121C91DF6984C98FFD,
		ram_block3a_29.mem_init2 = 2048'h7ECC8003EE8019FE44103EF885D2109EF3A60077DCCD1203FF88506A6100BFF8C5A2409BFDE022576FFD9004E7080A79A4C00B3887C2823FD7C90276EF7C08C06D0042AB70BA0E3C57803E87FFC300091F7E0221EE00B0BFC8040370AF026005FF80A01FFFCC03005F46009FE2900778C5C24E14FF89E01AFFD800417751701FE04203F0C6C0B6053E08F03BDEBC0380F102D81F707C2B9087E92D17FD086447FBFC2300CB64E81BE11E33F495E41E67DFC2E03B6EFC2D81FE22C8BFE2BD07B0C7E82E21CCA0F1BBD9C42B96BB23E98EF0FF03F08F643E27FF80722DDFEC33006F23E81F109C009C0BE82A85BE82F437F5DE0EC07E05D838512C07D08B653A06,
		ram_block3a_29.mem_init3 = 2048'h6B18409BC11E01D0AF601C40FF22002C82740193B7010B9AE00909C88EE87D37FFD0EC4E7FFC25A6F489F20CF014E5AC8FC45C31FF26711FFFBC2355FF70D03EC23E428B1FE02BEDF710F66FFFA48DC83F81FBF4B1BFE9DA8D817BF3D703F5FFF47503B7ECE4FFB5F437FEFCCF807B6FFB00DFFFF7FD037BD582FDF9D207DEF89EC0BFEFDF12FCFF2FF905FDF50073FFC03F7DF887C07FBDBF40DF6EFABC23FDEFB4EFB7623C7E39A6C003FFAEA1FFFF7FFC35BDE6857AEDE53FEBD8CFE4127FFF00CDFDEF6C63ABFFB8BBEE5363DFE883E8125BFF803B7FFFD441DFEF4059FDE01177A9D1C4181ED78511FFF7FC2117FF800BFBE000B30023C0841F7780F5EF,
		ram_block3a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_29.operation_mode = "bidir_dual_port",
		ram_block3a_29.port_a_address_width = 13,
		ram_block3a_29.port_a_data_out_clear = "none",
		ram_block3a_29.port_a_data_out_clock = "clock0",
		ram_block3a_29.port_a_data_width = 1,
		ram_block3a_29.port_a_first_address = 8192,
		ram_block3a_29.port_a_first_bit_number = 5,
		ram_block3a_29.port_a_last_address = 16383,
		ram_block3a_29.port_a_logical_ram_depth = 19200,
		ram_block3a_29.port_a_logical_ram_width = 24,
		ram_block3a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_address_clock = "clock1",
		ram_block3a_29.port_b_address_width = 13,
		ram_block3a_29.port_b_data_in_clock = "clock1",
		ram_block3a_29.port_b_data_out_clear = "none",
		ram_block3a_29.port_b_data_width = 1,
		ram_block3a_29.port_b_first_address = 8192,
		ram_block3a_29.port_b_first_bit_number = 5,
		ram_block3a_29.port_b_last_address = 16383,
		ram_block3a_29.port_b_logical_ram_depth = 19200,
		ram_block3a_29.port_b_logical_ram_width = 24,
		ram_block3a_29.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_read_enable_clock = "clock1",
		ram_block3a_29.port_b_write_enable_clock = "clock1",
		ram_block3a_29.ram_block_type = "AUTO",
		ram_block3a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_30portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_30portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_30.clk0_core_clock_enable = "ena0",
		ram_block3a_30.clk0_input_clock_enable = "none",
		ram_block3a_30.clk0_output_clock_enable = "none",
		ram_block3a_30.clk1_core_clock_enable = "ena1",
		ram_block3a_30.clk1_input_clock_enable = "none",
		ram_block3a_30.connectivity_checking = "OFF",
		ram_block3a_30.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_30.init_file_layout = "port_a",
		ram_block3a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_30.mem_init0 = 2048'h084005E09D3D8BDDDEC5707FEF6E67FB64FD458000007F820CBF9FDFFF70107DFFAFAEEE5B81C5A1323112225C6389DE7FB39FBFDFEFD6FFC3BE4108101048000C000827BFB10AFFFFFDFEFD1600030022C000501B041227FDF0BCDEFFE03F66C10140435A0051000FC4C0263EF817CFBFFC0977FE140540002C000C56A1440217B037F7F7B814CF7F00144041A409824B8908422FC832CBFF3962FE7F120A511046B7F4184A8027C7CE2DD77FE6441AFD105B01810805081E100158FB826FB3EFC04063F74004D9082C0A103D0C4A7A3E8DEFBEFFC15387F2067FE0400140216EA201381DE07FF7FF200409FF05AF4427802002710801783FC87AFFFE691D1D,
		ram_block3a_30.mem_init1 = 2048'h1045CC008142C450080300A42278F4A101D1C0144005084082C103020045222A2B00B4801A894104640100C000060C480122512A14471A002852D12C24201809001302480080D02820C102004521811293800838609220018000103A20929621022462100100220D1F0ACA023288022A25474C004220208440C030316F2464EC3000191924120040CEF04922042022B1FFF02098F004E81EB34880400980A20785C1A017DFF840007982200A660036A0A050020CC44A2457DF7F2002FD80013274F1DB01008982BD104900F595D70263E9E0005EE254C843428C8428017301F654E30017F8E04BFE18511890183702B00C7003F9A3C7C00FBFF1DFFE8C49103D,
		ram_block3a_30.mem_init2 = 2048'h04C080020000190414103A6001121082D026000088411202010850083100A4004422409A806022418109900400080A7014C009100042823000490242400008C16000428130BA0C045000368500432000005203212000B0AB580400102A0278042201E028510403000647408512B806084182601499083020A80005411350902CF07A06604000E4050408182108980440E003902850242D1002C94714E1091C600920244080640028215234341404406593C3380004102401A02308A812C10600404800214C21418000042456A821118080DF00100144122404010A0C00003740092070280080048C090842850883CC2404120C40040518201120059088054204,
		ram_block3a_30.mem_init3 = 2048'h28186080411A024828002E400022F01CDE8003934200A840603D0B800A08033700D14FE017402045D4894A005007A4A409C443BD082747F09010243782F084F402315C03196000C0C111741501248C189D81100411A200820881404000034009243504026064F014940010444800616052011888418D043040020101920708081A00880404124052008105B014002019002040008400000191401C06800C262C61B443A0020404012000020120A114340A0834054205500025260100482410442000C00046446582463888405340404080A81218A3003824060040C90040501540110001D00418144285129800002117450008009000F000228084000180F524,
		ram_block3a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_30.operation_mode = "bidir_dual_port",
		ram_block3a_30.port_a_address_width = 13,
		ram_block3a_30.port_a_data_out_clear = "none",
		ram_block3a_30.port_a_data_out_clock = "clock0",
		ram_block3a_30.port_a_data_width = 1,
		ram_block3a_30.port_a_first_address = 8192,
		ram_block3a_30.port_a_first_bit_number = 6,
		ram_block3a_30.port_a_last_address = 16383,
		ram_block3a_30.port_a_logical_ram_depth = 19200,
		ram_block3a_30.port_a_logical_ram_width = 24,
		ram_block3a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_address_clock = "clock1",
		ram_block3a_30.port_b_address_width = 13,
		ram_block3a_30.port_b_data_in_clock = "clock1",
		ram_block3a_30.port_b_data_out_clear = "none",
		ram_block3a_30.port_b_data_width = 1,
		ram_block3a_30.port_b_first_address = 8192,
		ram_block3a_30.port_b_first_bit_number = 6,
		ram_block3a_30.port_b_last_address = 16383,
		ram_block3a_30.port_b_logical_ram_depth = 19200,
		ram_block3a_30.port_b_logical_ram_width = 24,
		ram_block3a_30.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_read_enable_clock = "clock1",
		ram_block3a_30.port_b_write_enable_clock = "clock1",
		ram_block3a_30.ram_block_type = "AUTO",
		ram_block3a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_31portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_31portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_31.clk0_core_clock_enable = "ena0",
		ram_block3a_31.clk0_input_clock_enable = "none",
		ram_block3a_31.clk0_output_clock_enable = "none",
		ram_block3a_31.clk1_core_clock_enable = "ena1",
		ram_block3a_31.clk1_input_clock_enable = "none",
		ram_block3a_31.connectivity_checking = "OFF",
		ram_block3a_31.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_31.init_file_layout = "port_a",
		ram_block3a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_31.mem_init0 = 2048'h0DCC04F7FF7D87FDDEDF701FEF6E1FFBE5C14DF006DE7FBFFFBFFFFFFF7D53FDFFAFAEEFFBBDDFE13FFFF3EEFFF78BFE7FB7FFBFDFEFD6FFFFBE7F681FFEFCFFCEFEFFA7BFBF6AFFFFFDFEFDFF7F7BF02FEFDE5FFBDF3FFFFDF7FCDEFFE1BF66FFFBFFF35FFDF3EFEFEEFDE73EFED7CFBFFFDD77FFFF7DD00F3F6EDDD6F7DFAF77B7FFF7F7BB57CF7F3B76504BF4EFFF6BDFBFF7FFFF72CBFF3BE7FE7F9BFBF11DFEE7DF58FFFBBA37C26DD77FFC41DAFDFAFB718FFDC50C5EB001D8DBA26FB3EFF84163F7C027F90F3D0A137F8C4AF21E8DEFBEFFF15327F2467FE04DF74021EFA201301DE07FF7FF600469FFC52F7427EE2003F70801F81FC87AFFFEE91D3D,
		ram_block3a_31.mem_init1 = 2048'hF845E41BFFF4C5D0FE83C087E27EF3F101F1A614FE85D85EF7DD03826745E20FEB3AB3B01BC96F04FC81A0C8DBDC05484F22F11ED45F1BD02E72BF2E3C21F81DBDFF07485F81F01F20BF02F047A19313FB81F03BEFDC2601FD01F01BE0BC93710F647C138D01E21F9F98CEC2BF08721FA53F49F04EE01885FEC0E0116F2C64ACBA01C93DE43E03E0CFF04927FF2002B5FFFA2118F684683FE35087C00FF0A207EF81A01FDFF840007F82201B660037F0AFD0020FDE4A245FDF7E2003FFC00173F4F1D7E10F9982AFBFE9007595DF0263EFE0005FEA54CF634FFC842F6D7300F654FB0017FFE04AFFF8511FF01DFF02BBFDF801F9A3FFC007BFF1DDFF8C491FFD,
		ram_block3a_31.mem_init2 = 2048'h7ECE8003EE8019FE44103EF005D2108EF3A60077DCCF1203FF88506A6100AFF04DA2409BFDE02217EFFF9004E7880A79A4C003300FE28237D7C90276EF7E08C06D8042AB70BA0E345FA01E87FFC300291F7E0221EE8030BFC80407702F227805FF80E01FFFCE0300DF46509FE298037845C26E14FF89F01AFFDA0541F751F01FE07803F046E0B6013E08F03BDEBE07C07103D01F703E2B900FE92F13FD097447FBFE2740CB64E01BE11E33F41DE41E63DFC3F01B6EFE25817EA3C8BFE2BF07B04FE82E21CCA1F19BD9C627D63BA1F18EE0FF03F00F643E23FF81720DDFEC3740EFA1F01F009E009C0BE82A81BE83F437F5DC0EC0FE85D818512E07D08B653A02,
		ram_block3a_31.mem_init3 = 2048'h6B18609BC10E03D027603E40FFA3F01CDEF603D37700A81AF01D0BC006E83F8FFFD1E86E7FFE25E4F489FDECF01765A407E45FBDFF2777FFFFBE2777FFF1D4FED23F5E8317E02BEDF791F67FFFA68DD8BF81FBF4B1BFE9D20DA17BF3D783F5FFF47707B7ECE5FFB5E437FEF447A07B6FFB81DFFFF7FF077BD583FDF9C207DEF81EC0BFEFDF92FCFF2FFB05FDF50173FFC03F7DF08FE03FBDBFC0DF6EFABE27FDEFB5EFB7623C7E312EE00FFFAEA1FFFF7FFC35BDE6847AEDE53FEBD04FE417FFFF00CDFDEF6C63ABFFB8FBEE5357DFE08BE812DBFF803F7FFFD640BFEF4055FDE010F7A1D1E4181ED78511FFF7FE211FFF8009FBE000B30023E0841F7780F5EF,
		ram_block3a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_31.operation_mode = "bidir_dual_port",
		ram_block3a_31.port_a_address_width = 13,
		ram_block3a_31.port_a_data_out_clear = "none",
		ram_block3a_31.port_a_data_out_clock = "clock0",
		ram_block3a_31.port_a_data_width = 1,
		ram_block3a_31.port_a_first_address = 8192,
		ram_block3a_31.port_a_first_bit_number = 7,
		ram_block3a_31.port_a_last_address = 16383,
		ram_block3a_31.port_a_logical_ram_depth = 19200,
		ram_block3a_31.port_a_logical_ram_width = 24,
		ram_block3a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_address_clock = "clock1",
		ram_block3a_31.port_b_address_width = 13,
		ram_block3a_31.port_b_data_in_clock = "clock1",
		ram_block3a_31.port_b_data_out_clear = "none",
		ram_block3a_31.port_b_data_width = 1,
		ram_block3a_31.port_b_first_address = 8192,
		ram_block3a_31.port_b_first_bit_number = 7,
		ram_block3a_31.port_b_last_address = 16383,
		ram_block3a_31.port_b_logical_ram_depth = 19200,
		ram_block3a_31.port_b_logical_ram_width = 24,
		ram_block3a_31.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_read_enable_clock = "clock1",
		ram_block3a_31.port_b_write_enable_clock = "clock1",
		ram_block3a_31.ram_block_type = "AUTO",
		ram_block3a_31.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_32portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_32portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_32.clk0_core_clock_enable = "ena0",
		ram_block3a_32.clk0_input_clock_enable = "none",
		ram_block3a_32.clk0_output_clock_enable = "none",
		ram_block3a_32.clk1_core_clock_enable = "ena1",
		ram_block3a_32.clk1_input_clock_enable = "none",
		ram_block3a_32.connectivity_checking = "OFF",
		ram_block3a_32.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_32.init_file_layout = "port_a",
		ram_block3a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_32.mem_init0 = 2048'h8C480FD4DD4DFF3DC25A74D6EF4BB59145C54180905424BA1BBB756DFF7D53F047AB8E68BBA00D617EBD72A64C678AFE679594865ECFD4DAC79659485FF0FC06C6CC3F018FAF6093F6882AF4D641288023C10259A29F1E5E48F1F8DC96E13E42E5D3DBA37E1DD1E00DC6F9412AFAD68D80BB5974CF945DD2DD3F444C46B75C8E45355FE3608B544D3722265441A469BE439BBD327D0B32CBFE09E3DC7B1A8BF9B576FFD458CA89BB97CE65816D8E511ABD10E0138BC9C5B84A18F359C89E6433E4167F626745071F3D3C0B3137ED5E5ADA9DAFB859E157A6000E8EE64DD3DD2167F2B3380CE87B74F8620F49ACDDA87CA7AEA91737C9D13A5C8DFA67B6ED5D1D,
		ram_block3a_32.mem_init1 = 2048'h3855E5708343E570BA270CA7DE7AF4E101D3C71CCE941870A7D123132776A3235B1BB8831A9BC304E49707E85BDF894F4322C52A57C7DAD02C73D7AE24265A093D5F165B15A1F8361487825CE5B3839ABBC8A0B947D8AA13D101C0BAB09492714E35603A0D04230B9E9AEEF7BA1E63BFA517FCA4DA213BB4EAF2359004207CFD9A20CB95167A8A40DED16B2265383EE060BAA9998615E879CBCCA843EBF0EE67AF01E89F5E30D25C69E23F1A6E03BEB8E35E5789C64F6D4F170F636B5DD4AD12F6F5D725159BA2A997EB9005958E6B660D6DE04EEE55E2636B9887686517E1F60473587FCB0E7EFB78DD30F0183B27ABD42D5418236FBC97BCD1DFE98469073F,
		ram_block3a_32.mem_init2 = 2048'h54CFB183CAD899A654153A7081DE7186F2670143C8439F02B15856A86120AC93FDA2589A90F62AD34F4F92A606781E70B4E609194742877B13491EF2CE68FAFA68C062C170FE6E05782FB78562F30C280F774EB32A91B1EF4E46AC553F0270056AF02ACE5706E800CE57159523B92678F5D26C54F9CF7F68A808E141D353518CF1F8C7F4F2E6E4013E18D7A9089CC300F17AD09B7BAEAB1543D9479AE54876E009BE7674C0648018611A3A35BD9D8565D7E369390C3F2411622208AF72910684E8580AA14C21D1D1D88460BE3A7115C2E4DFA3D0076E36A5D720434C94A8F74BCB37E72C148E6C8C0B6D0AA58A86F5B64515EE798495588851A83F938B252398,
		ram_block3a_32.mem_init3 = 2048'h285C4088431B284726211FD89B3A6F6C8A6263FF860D8B8AE8F919833658EF9BD7D162C81766E1E4D4D95B4C78C6E5AEBDD444B1583746B9DB307315C67D903ED2F04E835BED8AC1D7B5F42F0926CDC81DC5F8A433F7819288997AF3058745ABB477ECB6E864F615C6801274682F696EFBA0DEDB71BD8131508265C1C6478EDE5A41AB459516F8730D8905FC1543315D40E86479D42E2809B5CC1C46A88E2B6CE5BE43A1621C3E2DA0E0C7ABACB315757FDCBC2542467A4D25AE4BD1E87C70D4A051CD28CE44FD825FF8BA6E57D74D62A2A8721BFF543D3D460445EFAB51FC75E49967A3D1153C16D3D77BDC828425D74DB69B32B134F00362BFC4403398FDE4,
		ram_block3a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_32.operation_mode = "bidir_dual_port",
		ram_block3a_32.port_a_address_width = 13,
		ram_block3a_32.port_a_data_out_clear = "none",
		ram_block3a_32.port_a_data_out_clock = "clock0",
		ram_block3a_32.port_a_data_width = 1,
		ram_block3a_32.port_a_first_address = 8192,
		ram_block3a_32.port_a_first_bit_number = 8,
		ram_block3a_32.port_a_last_address = 16383,
		ram_block3a_32.port_a_logical_ram_depth = 19200,
		ram_block3a_32.port_a_logical_ram_width = 24,
		ram_block3a_32.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_32.port_b_address_clock = "clock1",
		ram_block3a_32.port_b_address_width = 13,
		ram_block3a_32.port_b_data_in_clock = "clock1",
		ram_block3a_32.port_b_data_out_clear = "none",
		ram_block3a_32.port_b_data_width = 1,
		ram_block3a_32.port_b_first_address = 8192,
		ram_block3a_32.port_b_first_bit_number = 8,
		ram_block3a_32.port_b_last_address = 16383,
		ram_block3a_32.port_b_logical_ram_depth = 19200,
		ram_block3a_32.port_b_logical_ram_width = 24,
		ram_block3a_32.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_32.port_b_read_enable_clock = "clock1",
		ram_block3a_32.port_b_write_enable_clock = "clock1",
		ram_block3a_32.ram_block_type = "AUTO",
		ram_block3a_32.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_33portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_33portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_33.clk0_core_clock_enable = "ena0",
		ram_block3a_33.clk0_input_clock_enable = "none",
		ram_block3a_33.clk0_output_clock_enable = "none",
		ram_block3a_33.clk1_core_clock_enable = "ena1",
		ram_block3a_33.clk1_input_clock_enable = "none",
		ram_block3a_33.connectivity_checking = "OFF",
		ram_block3a_33.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_33.init_file_layout = "port_a",
		ram_block3a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_33.mem_init0 = 2048'h8D4C2D14B93DF97DC2055A90EF6710F9E5F145A7341A61BA278537EDFE5012707FA78E80F82085A53FBD536A5E6588FE6193978CDAEF86F9C304514C34B0C8F804FE3821883508BFF9ADE2ACB7603B5833E102581B1E1A27E4F0B8CAFE803A266DD3D927DA0C53C80FC6F8A624BA168B0FD94961CE1765D04D2E0ECC56A7D60207B09DD7F0AA56472710745DC1F44BE2639BA9536ED862C3BF3B62D66B1ACA557CF6E7FF58EEC0BF238E2DD47DCC79D0A5F0FB25DDC9B58C5E3A395AD0A66FA1E3607663B540805D9F3D0AB0778D7E721E8DAEBE5FDF7786E0064FADC997C129E6B2B13DD46233F7FD6FCE887BDD2164B7AA201EF30C017A9C8CFAE7A67D5DFD,
		ram_block3a_33.mem_init1 = 2048'hF844CD588345FCFEA8AAC586CAFBFCFF01F1E01CCC05586083C923B70457AB2A5B39B0983AD94B84E4CDA0C810CEA46F4962419A54DF1A522872FF2E2475DDDD005347690DA0F80818F922D6C53181139B8ECCB8609EE2258431273A919CF7714E6CF81A0524E30D1F98EE839E98660B250FD9C042B0688450E06B916F2CECFC30071B3934B3A264CED06B323F23A7F1DFF0A01DC0446858F77FB5C61987AA1FE7DBE057C439C6957973E80A6E9777AABD52764FDE7B7D47163D322A5DC8A172D4F1D3AB0F8DA3AB3A69F09595160B6209F4804AE2D4DE474782CFA3091B03F61463501FE8846FBF8EF38E961D3FA3B82CFD8658224D06CA1FD1DFE8816D06FD,
		ram_block3a_33.mem_init2 = 2048'h74C6B193ACD83B9E07113AF9851A71B6F277E93488C3FFCA67B8546A7F57AE51DD2A529B987B3FC78F9DFEE6641B8E7926C943325362C672D74B0E46613CF8FA68606ACB7EBA2E2674A0B795965F25000A7B4AB1ECA037FF4804A8326F2E60ACF7582BA9FF86E2010F6F4B87C2B8AA1A71CE6694DF5D271AFFCAE949F3701B9FE8D99772744AA48106183FABDE9CC6C1E00392BA54ACB9199AE94F97FD481E67FBA460758274681B2596B4B774459B6D9FC6B10B06DD24913EB6CCBE8AE71623E6C8AD29CCF561E3D9C43217ABF1A9C2B2FF93378B569BA9EC050B4C85E033416F706A091896249F09E80381B8A3DDA6455A3CE53C3D980019A1359CA84F428C,
		ram_block3a_33.mem_init3 = 2048'h285E40ABC11E014BB2018C50813BD01CD6F269F357048A60FF595B83BA994FA328DD47445779F0F6D4A94AC47A87E4A703F5DE35AC2F579190397222BBFDD0B693F950075F6F22C1F17DF6470124DDC8BFA1304491F268978DABC9E3D32FC07BB477FAB6E0E6F9B5E4F7FC7CF78FE962F3211EAF51DD937BC5232139C60758BFDEC39F25DE1E44762FF9C5F1F56230BDC2E0503AD7EF6E99BF4C1F468ABE7AED67B56FB162140425AE400FCBAEF1D5347FF8FCA546E45ACDA7B7891E4F6C30C7BE12CC8C4E6CFFAB67BA9B6E53F3DCC483E8B699E3D1397E5E5441ED2B607D3D419D0409D0455F1CC2957AFEF63E25977FC64F0BC2D1F10162C9FD2931DFF56E,
		ram_block3a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_33.operation_mode = "bidir_dual_port",
		ram_block3a_33.port_a_address_width = 13,
		ram_block3a_33.port_a_data_out_clear = "none",
		ram_block3a_33.port_a_data_out_clock = "clock0",
		ram_block3a_33.port_a_data_width = 1,
		ram_block3a_33.port_a_first_address = 8192,
		ram_block3a_33.port_a_first_bit_number = 9,
		ram_block3a_33.port_a_last_address = 16383,
		ram_block3a_33.port_a_logical_ram_depth = 19200,
		ram_block3a_33.port_a_logical_ram_width = 24,
		ram_block3a_33.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_33.port_b_address_clock = "clock1",
		ram_block3a_33.port_b_address_width = 13,
		ram_block3a_33.port_b_data_in_clock = "clock1",
		ram_block3a_33.port_b_data_out_clear = "none",
		ram_block3a_33.port_b_data_width = 1,
		ram_block3a_33.port_b_first_address = 8192,
		ram_block3a_33.port_b_first_bit_number = 9,
		ram_block3a_33.port_b_last_address = 16383,
		ram_block3a_33.port_b_logical_ram_depth = 19200,
		ram_block3a_33.port_b_logical_ram_width = 24,
		ram_block3a_33.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_33.port_b_read_enable_clock = "clock1",
		ram_block3a_33.port_b_write_enable_clock = "clock1",
		ram_block3a_33.ram_block_type = "AUTO",
		ram_block3a_33.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_34portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_34portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_34.clk0_core_clock_enable = "ena0",
		ram_block3a_34.clk0_input_clock_enable = "none",
		ram_block3a_34.clk0_output_clock_enable = "none",
		ram_block3a_34.clk1_core_clock_enable = "ena1",
		ram_block3a_34.clk1_input_clock_enable = "none",
		ram_block3a_34.connectivity_checking = "OFF",
		ram_block3a_34.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_34.init_file_layout = "port_a",
		ram_block3a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_34.mem_init0 = 2048'h89C82E43FF6DF97DC21F5010EF6B5F9161E10DE1E0D86D07FFBBC5EDFC5D526803AF8C015B191FE1F2FD23A6FFF382FE6097F7A04AEF86D9FF9E6F2878DEC807C600CFA1883B6892F0A9E2A4DE1F438837E10257FBC537FFE0F6F8C09381BA02552966F37E0053C7EFECC4E720BC1688009A4D60CFFC1D48192C024DD6F146AF25319DC2472915452703164841A449DB63C91AE2B81860CABC1B67D42B93BBD9704EF7D4587EB03A460661836B1EFC90A1F25B61C13DC52C5E1801DBFB0A2422C8BC7D6205C4A359082C4BB175AD7EFA7E9DA008717F77A0000E4FE94461C12966F2B13C4DE03E70B277CE88299D206C37C1201EF10801985F9AE85ACA6D1D19,
		ram_block3a_34.mem_init1 = 2048'h1045C513FDC4C4D18E9B03A456F9F4A541F7847470240876F6C1038223772F2EDB39B4A1DACFCFDC7C2180E8DB0508484762470ED7DF5A102C57F9EE3C205879BDB3871E13E0FAAF2CFD221C458383BAF381F03BEFD0263FB871269B71B8F2310A7D62798939E62F9F89CAD6B31A26BEA75F7C11C6F398B5FC7AB4116F24FCEC3A039FBD8EFF22E2EED1D9F7FC3CBAA5DFFAA9DDC6056D5987D1A04069D7A2FFED59A39FC438D18C7FA2251B6692F6F8E5C28BDEDC7E654F163E340BDFD0DB5356F5D349619FCFBBBDCB0895951E0A660FA8E04BEEDDF1436380CF676D17E3F6047B001FCF96DBFA6CFF39D019B322B3FDF105182277C8DA1FD1DFE9884D99FD,
		ram_block3a_34.mem_init2 = 2048'h0EC5B1828C581BE457353E69B11E1A86D137E875DC41FFC6E5985AC86777BE09E42AEB9AE17F3F57E11DFEE465980AF137EF4314AE67A7B4064B1EE6E83CF8FA6901E2E17FFAEE145DAF57D5075F2D20087F4FB16CC130BB5FC46A14AE3F608C26196BA85104E1014F465C8D43906208C1DE63F49F1FE728A818E969D353588DF3DA576CE06CA5A5065893B9089CC000E14399AD57367D154BDD2DF2E5081E6009346044816C280965527435157E5C7597C2B138641D2C81202E0AA8D2835605CF780CE14CE1D190000420D629E929CCC6DFF31DCF7C1EB40501330D5A24330049E1611E1492608DE96D8AB508C3CDF5B4940CE0860D1A1851A375D5C95F1AF4,
		ram_block3a_34.mem_init3 = 2048'h685C60A0438AA058E620FFD081BA1A1C9E80639307042E1073ED8B88C6AE238F00DC6D623FC0FDE4D489CDE0F2D524A4FFC453B1087F76DEFF907424C2FC94BC03F14C031FE801ECC1BDF66DFFA4DD089D8130141BE200821D995850012FF5FD6435F60360E6F014C6A0106F4788796D53E199F8E78F9F3040832101D24708A81E948F0E055EC0DB2083C5F01402301B46A840208FB82185914CDC2EF00C77EC65B54FA6463C0431BE810AA520B3B73F0A1DF515460778C02FB649087FBD74546113CCB5E745FDA346FBDAE05FC2DC68B3AB3218A3153F65A78440894041D4F565B9F401F1961914439771B901D723DF4DC61E60F3F4B001339E841C419FFFE5,
		ram_block3a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_34.operation_mode = "bidir_dual_port",
		ram_block3a_34.port_a_address_width = 13,
		ram_block3a_34.port_a_data_out_clear = "none",
		ram_block3a_34.port_a_data_out_clock = "clock0",
		ram_block3a_34.port_a_data_width = 1,
		ram_block3a_34.port_a_first_address = 8192,
		ram_block3a_34.port_a_first_bit_number = 10,
		ram_block3a_34.port_a_last_address = 16383,
		ram_block3a_34.port_a_logical_ram_depth = 19200,
		ram_block3a_34.port_a_logical_ram_width = 24,
		ram_block3a_34.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_34.port_b_address_clock = "clock1",
		ram_block3a_34.port_b_address_width = 13,
		ram_block3a_34.port_b_data_in_clock = "clock1",
		ram_block3a_34.port_b_data_out_clear = "none",
		ram_block3a_34.port_b_data_width = 1,
		ram_block3a_34.port_b_first_address = 8192,
		ram_block3a_34.port_b_first_bit_number = 10,
		ram_block3a_34.port_b_last_address = 16383,
		ram_block3a_34.port_b_logical_ram_depth = 19200,
		ram_block3a_34.port_b_logical_ram_width = 24,
		ram_block3a_34.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_34.port_b_read_enable_clock = "clock1",
		ram_block3a_34.port_b_write_enable_clock = "clock1",
		ram_block3a_34.ram_block_type = "AUTO",
		ram_block3a_34.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_35portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_35portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_35.clk0_core_clock_enable = "ena0",
		ram_block3a_35.clk0_input_clock_enable = "none",
		ram_block3a_35.clk0_output_clock_enable = "none",
		ram_block3a_35.clk1_core_clock_enable = "ena1",
		ram_block3a_35.clk1_input_clock_enable = "none",
		ram_block3a_35.connectivity_checking = "OFF",
		ram_block3a_35.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_35.init_file_layout = "port_a",
		ram_block3a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_35.mem_init0 = 2048'h8DC827009915E5901CC05D9FEE03D97B40C9419084D86602008389536F701265FD8F8AEE12B9C521BEFD10224860891E7FB1949FDF0B80BEC38441081CFEC8000800080637A102FFFF541CF91600002827E10250020412001DC0AC5EFFE00766C5014003DE0053C005C4C0003EE815CFBFEC4957BE1405080D2C0A0C462146021781B777F79B548B7D030449E1A46BFA4A1FB903AFC852CBFF29E7BE761B02599446F7DC184BD11787C26DD77FEDCC0AFD324021B509B51808B8011FDB8E4FB3EFC67863F6450499BC2C3E130D4E4A12BE8DAFBEFFDB7727F24E7AA9C4035C214EA707319DAB3FF7FF6FCEA9FE0D2F7CF780B9A7B5FFD47ABFCF7AFFFE6D5D15,
		ram_block3a_35.mem_init1 = 2048'h1045CD408144C4F0880600E46E7CF8AD01D1841C4085086082C103A2014E2A627B38BC891AC9CF0C64C180E800060468416A71CA575FDA182C52FF2E2460D8690013036801CCD0C03CBBA21445A1931A93C1783840922201804911F261B8FA31067468180100E2391808CA62102C43C2273FF8114EF07B8440C2783000206CEE103DC9A10EBFA860CEF0592A0421A2B060B22118B0546B3E8FCEA6410DC0AA1F8501A0051FF16202693F630A6691F6B8A9D0021CC44A6457DB4C6003E49D077076F5D7090D8D82AD1049000581C76276E13D005EC2DDD8434F808420017B02F654E35E7DF82EFE7C1EFF50911DB30EA00430D56983811F13BCA1DFFE85ED903D,
		ram_block3a_35.mem_init2 = 2048'h04C5B1838C981D2447353E69819210BAD177E9548841FFC2E55850A86777A609CDA2409A817F3F17011DFEE4E5580A7137EF431C8FE2A636074B8ED6E83CFAFA694042E177FEEE0C5D207697075F2520087F4E716CC138BB4FE6E814AF2270042759ABE85106E0414F4758854BF1EE08C1C2631C9F5C2368A81AE56953539C6DFBC1D364C0C0A60D065893A9089EC000E14390495FA6F915A3E90F1EE5480E40093664448164202965D6F8359DE49E6997C2A108041F2C81202308A8CA875E054FE88E294C61C1C0000624D629E13980C6DF7B1D0F649E280581034C00243740C9E478C81C94E88D09E88A8108C3C5E404140CE0848518E059247D9D89451A08,
		ram_block3a_35.mem_init3 = 2048'h285C00C0478BA24426208CD881BB527CC2016913C704A85077995B8006A8813B00DD4FC01743F4ADD489410052C764A407C4D1BD087F45109013761183FD94B413B0000717E080C0C17DF4150126DD181D81300433A200860DA1D84001AFC0092437FE026066F014E6C0106C4FA0F96053E19888418F9F3041022101DE4708AC1E809F04055EC0520083C5F01503301946A840288F807F81914CDC06800E7FEC65B56FA0661C042DAEA04A6120F1FF340A1DF5B5468472C02FBFC9044FA476742152C1844645FBAB4738A9E05FF15C6483A832D8A3D53B64060641DF0140D4F565B47401D1A4191C43D77AFC001521D74D860960E3F4B00123A0846C01DFFF64,
		ram_block3a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_35.operation_mode = "bidir_dual_port",
		ram_block3a_35.port_a_address_width = 13,
		ram_block3a_35.port_a_data_out_clear = "none",
		ram_block3a_35.port_a_data_out_clock = "clock0",
		ram_block3a_35.port_a_data_width = 1,
		ram_block3a_35.port_a_first_address = 8192,
		ram_block3a_35.port_a_first_bit_number = 11,
		ram_block3a_35.port_a_last_address = 16383,
		ram_block3a_35.port_a_logical_ram_depth = 19200,
		ram_block3a_35.port_a_logical_ram_width = 24,
		ram_block3a_35.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_35.port_b_address_clock = "clock1",
		ram_block3a_35.port_b_address_width = 13,
		ram_block3a_35.port_b_data_in_clock = "clock1",
		ram_block3a_35.port_b_data_out_clear = "none",
		ram_block3a_35.port_b_data_width = 1,
		ram_block3a_35.port_b_first_address = 8192,
		ram_block3a_35.port_b_first_bit_number = 11,
		ram_block3a_35.port_b_last_address = 16383,
		ram_block3a_35.port_b_logical_ram_depth = 19200,
		ram_block3a_35.port_b_logical_ram_width = 24,
		ram_block3a_35.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_35.port_b_read_enable_clock = "clock1",
		ram_block3a_35.port_b_write_enable_clock = "clock1",
		ram_block3a_35.ram_block_type = "AUTO",
		ram_block3a_35.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_36portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_36portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_36.clk0_core_clock_enable = "ena0",
		ram_block3a_36.clk0_input_clock_enable = "none",
		ram_block3a_36.clk0_output_clock_enable = "none",
		ram_block3a_36.clk1_core_clock_enable = "ena1",
		ram_block3a_36.clk1_input_clock_enable = "none",
		ram_block3a_36.connectivity_checking = "OFF",
		ram_block3a_36.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_36.init_file_layout = "port_a",
		ram_block3a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_36.mem_init0 = 2048'h8DC8052099058B10000074F4EE0F8C1144D501B1E4D836820085DB416C50116801872C0010848521FEFD00224860801E60919CA04A0BD098C30641287CFEC8000000080000210092F00000A01600003027E102500204120000C0A8409280020245014033FE0053C005C4C00020A81488008849408E1405104D2C0CCC4621460205019542400A140125030451E1A46F8A42190F06681F40C2BC09E39422128251F446B7D4184FC91A820E6180691D4180A1524031E50965DC08180118C0020420C0287F6204508019AC2D3FB3050F7E12DA9DE008514777A0004E8AA1C4035D2946F7B735C42B7270B03FCE68289D2064E783B9BAB7FFD50AFC9FE842827D5D51,
		ram_block3a_36.mem_init1 = 2048'h1054CE008145F4DF083E07C45EFEF8AD41F7C47440BC0BE082C13397017E2F424B3AB8897ACF4FD464BD87E80007B04F412A67EA57DFDA182C57BFEE2434DFA90013D31F01ACFAE00CBDA21C658391B2938DFCB84092F21F803927F241BCFE314E4DFE70013C6F691809EA97903C57C2077FFC114EE393BC40F8F7D00020F4FF103ECF813ED6A860EED9DBF6043EAFE040B2A99C8015EF38BFE9AC416DD7E6EF85DBBBC50431F57F693FBF4A4E87FEB0EDD6FFC8C45FBDC7120F77EA449DFF5056F5DB016D8BEFE9106BF86581066B76017DE04AC6DDD8436F8ECFA80117E0F604631E7EC87EFE380EFF20911DB7EFB00425D80802017FFE1CB1DF688D6D003D,
		ram_block3a_36.mem_init2 = 2048'h04C68E138C06BF6447353E61219E7BDED1A610748843120BE52C7EE86F77BE016DAAFBBA81E02257011F900EE52F9EF137EF5B146FE7C3FE07F91256E83F0CC06921EAA17FFEEE047DAF97C707E30800087E23636CB9BFFB5FE6E4146F2F70B427A1A02851041B424F7E47855BC1EA0861CE40F49FA92C08A8180043537117EDEBE2D76460CEE4A5062C9429089C3443E13A9BE95FA6FD1563CD4DF6E53904C00935B031817C28296596FC3575CF5C7597FFA808041C6C9D20BE0EA8CAC75E0567C80CE14CBCC3800004F0BF293B25C0C6DFFB1D474E1EB405A40A0C0025F30B493667C81C96E88D69CD4AB508BECE240415FCDD043D1AC059A67D9DE96F5AF4,
		ram_block3a_36.mem_init3 = 2048'h285A00D0479BA044E6214F4881A3BDCC9E0081DF0729899077FDD980E68F01BF00D046601742209ED4BB41407284A4A4E7C550B90826441090122210037294B403B1040757EF00C0C190F4050126AD081DB5300433A200868DAB58400183C009243702026075F014E680106CE7AF796053809888418F0330413F2101D60708ACDE879F040532C052008305F01535301946E84028C7AF7F819140DC06800E23EC65BE6FA0661C042D26A18BE120A91F340A1C35B546A65AC027BFC90CEFAD10742121C1844644658B47BFCBE057E0DC6CABABD218A32838640606558F017751F565B43409F1A77E1C438591FC00163F174D31DAE0E3F5B00163AFFD340180F5A4,
		ram_block3a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_36.operation_mode = "bidir_dual_port",
		ram_block3a_36.port_a_address_width = 13,
		ram_block3a_36.port_a_data_out_clear = "none",
		ram_block3a_36.port_a_data_out_clock = "clock0",
		ram_block3a_36.port_a_data_width = 1,
		ram_block3a_36.port_a_first_address = 8192,
		ram_block3a_36.port_a_first_bit_number = 12,
		ram_block3a_36.port_a_last_address = 16383,
		ram_block3a_36.port_a_logical_ram_depth = 19200,
		ram_block3a_36.port_a_logical_ram_width = 24,
		ram_block3a_36.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_36.port_b_address_clock = "clock1",
		ram_block3a_36.port_b_address_width = 13,
		ram_block3a_36.port_b_data_in_clock = "clock1",
		ram_block3a_36.port_b_data_out_clear = "none",
		ram_block3a_36.port_b_data_width = 1,
		ram_block3a_36.port_b_first_address = 8192,
		ram_block3a_36.port_b_first_bit_number = 12,
		ram_block3a_36.port_b_last_address = 16383,
		ram_block3a_36.port_b_logical_ram_depth = 19200,
		ram_block3a_36.port_b_logical_ram_width = 24,
		ram_block3a_36.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_36.port_b_read_enable_clock = "clock1",
		ram_block3a_36.port_b_write_enable_clock = "clock1",
		ram_block3a_36.ram_block_type = "AUTO",
		ram_block3a_36.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_37portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_37portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_37.clk0_core_clock_enable = "ena0",
		ram_block3a_37.clk0_input_clock_enable = "none",
		ram_block3a_37.clk0_output_clock_enable = "none",
		ram_block3a_37.clk1_core_clock_enable = "ena1",
		ram_block3a_37.clk1_input_clock_enable = "none",
		ram_block3a_37.connectivity_checking = "OFF",
		ram_block3a_37.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_37.init_file_layout = "port_a",
		ram_block3a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_37.mem_init0 = 2048'h0DC807C0990D8710000073B8EE0BA21141E141B604D87F0200835D416C5010F00183A800118105253EFD00224860801E609197804A0B8098C33C412E1CFEC8000000080000210092F00000A01600003027E102500204120000C0A84092800202450140375E0053C005C4C00020A81488008849408E1405128D2C0ECC4621460205019542400B54012503045441A46FFA421FBF07E81F40C2BC0BE794221B82551446F7DC187EB91F820E618069154D80A17840378509850C08900118E0020420C03C40620440801F0C2D0A1305CC4A121A8DA00851715BA000478AA64403402147A2013004203270B06005282885A07627822002B70800081C88E84282699D91,
		ram_block3a_37.mem_init1 = 2048'h1044C4008144C4D0080208A4527CF4A301F184144084086082C10382014622225B38B4829AC94F04648180E8000600484122612A545F1A122C52BF2E2420D829001303080180F02010FD0212C58193129381F038409222018001203250BC96358E447E100101EA291808CAC2100A7202053F4C14CEF020844040B010002064AC90000901143A1066CED05926042082A040B220988004E8B8836C90468DD0A20F8541A0050430400169C220CA464036B2ADC00218C40A2447120D200244C0011054F1DB078D8182A910490005810702630160004AC254E0474F808460013301F604630014C8304AB80D51C0969DB302A004380488020180121C91DF6884C9803F,
		ram_block3a_37.mem_init2 = 2048'h04C480038C8019E454103E688192109ED1A6007488411203E58850687100FE0AC5A2409A81E02257011D9004E5880A7124C00B1B87C2823E07C90256E83C08C1698042A170BA1E0F5580368707C30000087E02216C00B0BB48040013AF0268042780E00851040300CF4600854298060AC1C242149F893008A81800415351100DE042036AC0E0A40506089029089C0800E1029809502429188BE90D16E50804400934200081642809611630369DE41C6597C2A008041C2C81202208A8C2850602CFE80C214CA0C1800004209629232980C0DF03128F641E240580020C00243300492268281094148E89E80A850882C42404140CC0040518205124059289651A04,
		ram_block3a_37.mem_init3 = 2048'h28186090411A0843A6202C408122002C8202039387010B906009098386A8013700D04C40174024E6D4894CA07004E4A787E45031082643F090102237837090740230580317E000C0C110F40501248D081D81300431A200838D8158400103C009243502026064F014E400106FC780796053009888418D033041022101D20708AB9E809F040592C052008105F0150030194028402B87807F8191C0DC06800C23EC65B46FA0621C0429A68007E120A1FF340A1C35B546857AC0253FC90BCFA413F42100CD84464463AB47B8BBE05367DC6B83A81258A3803F64060441FF014051F56051F40BD184181C438511FC0014211F4D800BE0F008F0022380841C0180F5E4,
		ram_block3a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_37.operation_mode = "bidir_dual_port",
		ram_block3a_37.port_a_address_width = 13,
		ram_block3a_37.port_a_data_out_clear = "none",
		ram_block3a_37.port_a_data_out_clock = "clock0",
		ram_block3a_37.port_a_data_width = 1,
		ram_block3a_37.port_a_first_address = 8192,
		ram_block3a_37.port_a_first_bit_number = 13,
		ram_block3a_37.port_a_last_address = 16383,
		ram_block3a_37.port_a_logical_ram_depth = 19200,
		ram_block3a_37.port_a_logical_ram_width = 24,
		ram_block3a_37.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_37.port_b_address_clock = "clock1",
		ram_block3a_37.port_b_address_width = 13,
		ram_block3a_37.port_b_data_in_clock = "clock1",
		ram_block3a_37.port_b_data_out_clear = "none",
		ram_block3a_37.port_b_data_width = 1,
		ram_block3a_37.port_b_first_address = 8192,
		ram_block3a_37.port_b_first_bit_number = 13,
		ram_block3a_37.port_b_last_address = 16383,
		ram_block3a_37.port_b_logical_ram_depth = 19200,
		ram_block3a_37.port_b_logical_ram_width = 24,
		ram_block3a_37.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_37.port_b_read_enable_clock = "clock1",
		ram_block3a_37.port_b_write_enable_clock = "clock1",
		ram_block3a_37.ram_block_type = "AUTO",
		ram_block3a_37.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_38portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_38portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_38.clk0_core_clock_enable = "ena0",
		ram_block3a_38.clk0_input_clock_enable = "none",
		ram_block3a_38.clk0_output_clock_enable = "none",
		ram_block3a_38.clk1_core_clock_enable = "ena1",
		ram_block3a_38.clk1_input_clock_enable = "none",
		ram_block3a_38.connectivity_checking = "OFF",
		ram_block3a_38.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_38.init_file_layout = "port_a",
		ram_block3a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_38.mem_init0 = 2048'h084405F7FF7D8BFDDEDF707FEF6E67FBE4FD4DC002067FBFFFBFBFFFFF7D507DFFAFAEEFFB81DFE13333F3EEFFF78BFE7FB7FFBFDFEFD6FFFFBE7F4813107CFFCEFEFFA7BFBF6AFFFFFDFEFDFF7F7BC02ACEDC5FFBDF3FFFFDF7FCDEFFE1BF66FBFBFFC35BFDF12FEFEEFDE73EFED7CFBFFF9D77FFFF7DC0023F601DD6F7DDAF77B67FF7F7B817CF7F3876404BF489876BC908F23FE832CBFF3962FE7F927BF119FEBFD758CA82A7B7CE2DD77FE4445AFD90FB418BFC05085E1003D8FBA26FB3EFC04063F7C027F90B3C0A107F0C4AFA3E8DEFBEFFC15387F2067FE049F54021EEA201381DE07FF7FF200409FF45AF4427EC2003710801F83FC87AFFFEE91D3D,
		ram_block3a_38.mem_init1 = 2048'hF845EC3BFFF0CD507E03C0A7A278F7F101D1E214FE05D85EF7DD03026645E22FAB00B7B01B896104FC0120C0DBDE0D480F22D13E94471BC02A72D12C3C21381DBDFF06485E81D03F20C102E047218113FB80083BEFDE2C01FD00D03BA0909761032462138D00221F9F98CE023F08021FA5474DE042202085FEC130316F2C64EC3A00191DE41203C0CFF04923FF2022B5FFF82098F684E81FF34883C00BA0A207EFC1A01FDFF840007F82201B660037E0A258020FDE4A245FDF7F2002FF800133F4F1DFE1029982AFBFC900F595DF0263EFE0005FE254CF6342FC842F6D7301F654FB0017FFE04BFFF8511FF0187F02BBFDF001F9A3FFC00FBFF1DFFF8C491FFD,
		ram_block3a_38.mem_init2 = 2048'h7EC880026200191E14103AF005521082F2260003DCCD12021B08500A3100A5F04422409BFC602241EFE9900402080A7894C0093000428231D0490262474008C16400428B30BA0C3452003E85F843200917520321A200B0AFD80403702A027805FA01E03FFFCC03001647409FB2B8077845826C14F908F032FFC005413750F03EF07A06F04600F6053C087833DEB807C0F003D03E707C2F9006C96715F9097C67FBE82740CA64C03AA15A37F414044267DBC378336EF025017E23C8BF32F907B040482221CC2171BBD9C42F563A21D18EB0FF00F001443227FE017A2DDFC837402F21F03F0088049C0B086285BE83FC37F5D80E407E05D838112807D08A056206,
		ram_block3a_38.mem_init3 = 2048'h6B18608BC11E03D821403E407E22F01CDEF403937200A84AE03D0BC802487F37FFD1EFEE7FFC2145F489F80CD017A5AC01C44FBDFF2777FFFFBC2577FEF0C4FEC23F5E8B11602BEDF711767FFFA48CD8BF81DBF491BFE9DA088163F3D60375FFF47505B7ECE4FFB58437FED44000636FFA015FFFF7FD047BD482DDF99207DE581A40A8EFDE127CFF2FF905BDF40063FF80377DD08440003DBF401F6EFABC263DEBB4C3B702247E112040021FAEA114FF7FE8340DE205502DE52623D04864104FFE00C079EF6C6582FE38884E534043C080E8121BFF00383FFFD040C9EE40581DC01103A1D0441816D685129BF7E82117F700081B9000F30022C084037780F52F,
		ram_block3a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_38.operation_mode = "bidir_dual_port",
		ram_block3a_38.port_a_address_width = 13,
		ram_block3a_38.port_a_data_out_clear = "none",
		ram_block3a_38.port_a_data_out_clock = "clock0",
		ram_block3a_38.port_a_data_width = 1,
		ram_block3a_38.port_a_first_address = 8192,
		ram_block3a_38.port_a_first_bit_number = 14,
		ram_block3a_38.port_a_last_address = 16383,
		ram_block3a_38.port_a_logical_ram_depth = 19200,
		ram_block3a_38.port_a_logical_ram_width = 24,
		ram_block3a_38.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_38.port_b_address_clock = "clock1",
		ram_block3a_38.port_b_address_width = 13,
		ram_block3a_38.port_b_data_in_clock = "clock1",
		ram_block3a_38.port_b_data_out_clear = "none",
		ram_block3a_38.port_b_data_width = 1,
		ram_block3a_38.port_b_first_address = 8192,
		ram_block3a_38.port_b_first_bit_number = 14,
		ram_block3a_38.port_b_last_address = 16383,
		ram_block3a_38.port_b_logical_ram_depth = 19200,
		ram_block3a_38.port_b_logical_ram_width = 24,
		ram_block3a_38.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_38.port_b_read_enable_clock = "clock1",
		ram_block3a_38.port_b_write_enable_clock = "clock1",
		ram_block3a_38.ram_block_type = "AUTO",
		ram_block3a_38.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_39portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_39portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_39.clk0_core_clock_enable = "ena0",
		ram_block3a_39.clk0_input_clock_enable = "none",
		ram_block3a_39.clk0_output_clock_enable = "none",
		ram_block3a_39.clk1_core_clock_enable = "ena1",
		ram_block3a_39.clk1_input_clock_enable = "none",
		ram_block3a_39.connectivity_checking = "OFF",
		ram_block3a_39.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_39.init_file_layout = "port_a",
		ram_block3a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_39.mem_init0 = 2048'h0DCC04F7FF7D87FDDEDF701FEF6E1FFBE5C14DF006DE7FBFFFBFFFFFFF7D53FDFFAFAEEFFBBDDFE13FFFF3EEFFF78BFE7FB7FFBFDFEFD6FFFFBE7F681FFEFCFFCEFEFFA7BFBF6AFFFFFDFEFDFF7F7BF02FEFDE5FFBDF3FFFFDF7FCDEFFE1BF66FFFBFFF35FFDF3EFEFEEFDE73EFED7CFBFFFDD77FFFF7DD00F3F6EDDD6F7DFAF77B7FFF7F7BB57CF7F3B76504BF4EFFF6BDFBFF7FFFF72CBFF3BE7FE7F9BFBF11DFEE7FF58FFFBBA77C26DD77FFE41DAFDFAFB718FFDC50C5EB001D8DBA26FB3EFF84163F7C027F90F3D0A137F8C4AF21E8DEFBEFFF15327F2467FE04DF74021EFA201301DE07FF7FF600469FFC52F7427EE2003F70801F81FC87AFFFEE91D3D,
		ram_block3a_39.mem_init1 = 2048'hF845E41BFFF6C5D0FE83C087E27EF3F101F1A614FE85D85EF7DD03826745E20FEB3AB3B01BC96F04FC81A0C8DBDC05484F22F11ED45F1BD02E72BF2E3C21F81DBDFF07485F81F01F20BF02F047A19313FB81F03BEFDC2601FD01F01BE0BE93710F647C138D01E21F9F9ACEC2BF88723FA53F49F04EE01885FEC0E0116F2C64ACBA01C93DE43E03E0CFF04927FF2002B5FFFA2118F684683FE35087C00FF0A207EF81A01FDFF840007F82201B660037F0AFD0020FDE4A245FDF7E2003FFC00173F4F1D7E10F9982BFBFE9007595DF0263EFE0005FEA54CF634FFC842F6D7300F654FB0017FFE04AFFF8511FF01DFF02BBFDF803F9A3FFC007BFF1DDFF8C491FFD,
		ram_block3a_39.mem_init2 = 2048'h7ECE8003EE8019FE44103EF005D2108EF3A60077DCCF1203FF88506A6100AFF04DA2409BFDE02217EFFF9004E7880A79A4C003300FE28237D7C90276EF7E08C06D8042AB70BA0E345FA01E87FFC300291F7E0221EE8030BFC80407702F227805FF80E01FFFCE0300DF46509FE298037845C26E14FF89F01AFFDA0541F751F01FE07803F046E0B6013E08F03BDEBE07C07103D01F703E2B900FE92F13FD097447FBFE2740CB64E01BE11E33F41DE41E63DFC3F01B6EFE2581FEA3C8BFE2BF07B04FE82E21CCA1F19BD9C627D6BBA1F18EE0FF03F00F643E23FF81720DDFEC3740EFA1F01F009E009C0BE82A81BE83F437F5DE0EC0FE85D818512E07D08B653A02,
		ram_block3a_39.mem_init3 = 2048'h6B18609BC10E03D02F603E40FFA3F01CDEF603D37700A81AF01D0BC00EE83F8FFFD1E86E7FFE25E4F489FFECF01765A40FE45FBDFF2777FFFFBE2777FFF1D4FED23F5E831FE02BEDF791F67FFFA68DD8BF81FBF4B1BFE9D20DA17BF3D783F5FFF47707B7ECE5FFB5F437FEF44FA07B6FFB81DFFFF7FF077BD583FDF9C207DEF81EC0BFEFDF92FCFF2FFB05FDF50173FFC03F7DF08FE03FBDBFC0DF6EFABE27FDEFB5EFB7623C7E312EE00FFFAEA1FFFF7FFC35BDE6847AEDE53FEBD04FE417FFFF00CDFDEF6C63ABFFB8FBEE5357DFE08BE812DBFF803F7FFFD640BFEF4055FDE010F7A1D1E4181ED78511FFF7FE211FFF8009FBE000B30023E0841F7780F5EF,
		ram_block3a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_39.operation_mode = "bidir_dual_port",
		ram_block3a_39.port_a_address_width = 13,
		ram_block3a_39.port_a_data_out_clear = "none",
		ram_block3a_39.port_a_data_out_clock = "clock0",
		ram_block3a_39.port_a_data_width = 1,
		ram_block3a_39.port_a_first_address = 8192,
		ram_block3a_39.port_a_first_bit_number = 15,
		ram_block3a_39.port_a_last_address = 16383,
		ram_block3a_39.port_a_logical_ram_depth = 19200,
		ram_block3a_39.port_a_logical_ram_width = 24,
		ram_block3a_39.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_39.port_b_address_clock = "clock1",
		ram_block3a_39.port_b_address_width = 13,
		ram_block3a_39.port_b_data_in_clock = "clock1",
		ram_block3a_39.port_b_data_out_clear = "none",
		ram_block3a_39.port_b_data_width = 1,
		ram_block3a_39.port_b_first_address = 8192,
		ram_block3a_39.port_b_first_bit_number = 15,
		ram_block3a_39.port_b_last_address = 16383,
		ram_block3a_39.port_b_logical_ram_depth = 19200,
		ram_block3a_39.port_b_logical_ram_width = 24,
		ram_block3a_39.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_39.port_b_read_enable_clock = "clock1",
		ram_block3a_39.port_b_write_enable_clock = "clock1",
		ram_block3a_39.ram_block_type = "AUTO",
		ram_block3a_39.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_40portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_40portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_40.clk0_core_clock_enable = "ena0",
		ram_block3a_40.clk0_input_clock_enable = "none",
		ram_block3a_40.clk0_output_clock_enable = "none",
		ram_block3a_40.clk1_core_clock_enable = "ena1",
		ram_block3a_40.clk1_input_clock_enable = "none",
		ram_block3a_40.connectivity_checking = "OFF",
		ram_block3a_40.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_40.init_file_layout = "port_a",
		ram_block3a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_40.mem_init0 = 2048'h08440726D90D93701C847C79EE2EAA7BE0C90DB360426613D58FE9D36C5052E9B98F0C87502DD721F2BDB1A2DBF5811E78B3FDB9CB2BC6BDFB24670A35F25C930832C8A6303128FEF975D4A93F3E53E02ACA5E595B4533A1B5C6AC42FB8083265B2964177A88D12C67ECC4A634AC15CA3FCC8D43BE7F25581A2D628C5661C72A3782B556D73914436D3A544141F40FE66A5B9EE66AED40C2BD3BE6D62612F271756EAFF4585EEA23C20E29D67B656800E17ADB47DF9D45AC1CB283DEC30A6FA0CBAC40639445A0BDA82C1F324F4C7AFABE8DA00EF7D35F01F2473BE640E54D29CFA78739556236F3B72304487BCDA75437CD313EF72BD0789F9B68DACA6D9DF1,
		ram_block3a_40.mem_init1 = 2048'hB847EC639DF4D5D2CC3EC4A406FCF9A741D7841CCE2E185E92CD1392416E6F0ECB11B4B05A99E784E491A2C08006004E4D6A515E955F1A882C72DBEC2473BDFD80B7574809A0F0D928B52282E503913AB3CF44BAE8966625AC49C5736190F3215B6DE83B8D34263D1908CE8615AA4622A7274D614221E0855AFBA9116B286CFFB0038F29EE7A2842DED1E9679E30BBE5DFF0A858F095799EEBCC87442B91AA77A749F00585F8C79D7FCE27CB6EC577B2FD5AF74BCE4A6C57DA7C350BE6CC457176F1DBEB6E93AFEF96E998B581560367E3E0405BE6DCC6474F9CCEEC693323F654EB4214FCE04ABC9F5BCEF79C3F0BB2C4ED81E9829120EE1FA1DD7E88CD98BD,
		ram_block3a_40.mem_init2 = 2048'h2EC3B182249ABD1C17343AE13512399EF26618749CCD9E874F98544A3F03EFF1DDAAEA9AACE02E45A1BD92E6E0181A7917C95B33F8E3A334165B9E66611678FA6541CA8B3FBEDC267500D6854F5F0501105B0BF36481B5EB492403313E2260BC6A28E249F9C4E303D777558F2AC0AB0875CE4D9CD91D275AFFDAE961F753B36CE373027A56A2F6851E1CBF33DEBACAC1E13A92885CBE7F90E3D945F9E5796C47FB6FF565CB646818A556F7B7D49C1477D7CBA12266DF2519FCBACAB9AAAB17076C588FE94CA6F1A20146765FA8E9DD8CD2FFDA3B8344B3B3D6A42B2D5B447348EF3363DB089C009EAB48EA818ADBF435C4DBDCCCBEAD98D0592B459CCB6F5B86,
		ram_block3a_40.mem_init3 = 2048'h2B1E60E3C58A80C5E521EDC81C3A80ACC6F56B1B3224AA806F0D0BC002AB6593D5D546E81F7AF075F4D9ED80F244E4A57FE55AB5597647B9993976443FFEC4F4433F080F5560A0EDD771F6270B26FC98BF811354B9BA08CF99B3E8F18623C52BB477A28364E6F9B4E457FCC7D025636CFBC31EEB739D0A7AC4A299398A475809DE55BD459F3278730AD185B1F54362BB8637598B94763F89BF4A9C46CABC2EBD6BB7EFB62614441DBC804F0BAAFB35761A28349DE62778A0A7AF210FEAAD52D4BE61C985676CF98AE77B8AC05355D2CD99E9F6DBFFCD3C26BFD045ADC744741DC1543029F0655D1EC287D9FB757F251FF7011AC8E2C0F30222E3C4237180FD6F,
		ram_block3a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_40.operation_mode = "bidir_dual_port",
		ram_block3a_40.port_a_address_width = 13,
		ram_block3a_40.port_a_data_out_clear = "none",
		ram_block3a_40.port_a_data_out_clock = "clock0",
		ram_block3a_40.port_a_data_width = 1,
		ram_block3a_40.port_a_first_address = 8192,
		ram_block3a_40.port_a_first_bit_number = 16,
		ram_block3a_40.port_a_last_address = 16383,
		ram_block3a_40.port_a_logical_ram_depth = 19200,
		ram_block3a_40.port_a_logical_ram_width = 24,
		ram_block3a_40.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_40.port_b_address_clock = "clock1",
		ram_block3a_40.port_b_address_width = 13,
		ram_block3a_40.port_b_data_in_clock = "clock1",
		ram_block3a_40.port_b_data_out_clear = "none",
		ram_block3a_40.port_b_data_width = 1,
		ram_block3a_40.port_b_first_address = 8192,
		ram_block3a_40.port_b_first_bit_number = 16,
		ram_block3a_40.port_b_last_address = 16383,
		ram_block3a_40.port_b_logical_ram_depth = 19200,
		ram_block3a_40.port_b_logical_ram_width = 24,
		ram_block3a_40.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_40.port_b_read_enable_clock = "clock1",
		ram_block3a_40.port_b_write_enable_clock = "clock1",
		ram_block3a_40.ram_block_type = "AUTO",
		ram_block3a_40.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_41portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_41portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_41.clk0_core_clock_enable = "ena0",
		ram_block3a_41.clk0_input_clock_enable = "none",
		ram_block3a_41.clk0_output_clock_enable = "none",
		ram_block3a_41.clk1_core_clock_enable = "ena1",
		ram_block3a_41.clk1_input_clock_enable = "none",
		ram_block3a_41.connectivity_checking = "OFF",
		ram_block3a_41.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_41.init_file_layout = "port_a",
		ram_block3a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_41.mem_init0 = 2048'h8D442D16B96DD11DDE8153B9EF431A9345D54984B606673BE2B9BD7FFE5012F9C7A32A07B80D57A1F7BD216ECDF689FE79B1D6B55BCF84DCFB24772C1EB868F90CCCF887B82520D3F0D836A59E5E687822E21E50425F3B8651F6BCC89780BB0277FBFD07DE0D530C6DEEFC0030BE17C9309DCD62FE7C459ACE2F6C4C46E7552B35323DC3679A16456F082441E1E449EA4BCB8FB2EC2822C3BE0963F46F1ABA711C5EAFDD58FAA0AAE38265826FAC5C90E5786025B17D25384A127B9BD3A24421E8A4796225D420FD9F3D0FB23D8D7EB25A9DAEB8F94F7B8712477EAD41F750216EE70730C52A3774FA3FCDE82895267CF7E3A80F331C001AFFCA7A7FEE7DDD9D,
		ram_block3a_41.mem_init1 = 2048'hF844C76B9FF7ED7DAC2F0D86EE7EF7BF41D1E61CCC1D185E93C52317447FE326FB08B6BB5BDF4F84E4AB00E890CE244F456A45CED4C7DA822852B7AC2472BBC980F3461907E0F8C100A3A288C781913393CF00BAC89A7811A871767BA0B2F2214F14E21B853D2B791E9BCA939B0A638B85276C61CEA04295407AA7700424F4FF10244B919C962A62EED84B3A752303F440B0A95DB0057CDEF76CA2C2BBE6EE2FEDD3EA9745F176146F13FA8B4642BEE8B55E721DD63B6557DE4F762AFF880913D4F1DB419489A6AD3A4BF0A595476B63EB24605BCAD5CA436B868C27011F21F644EB121FDC644EBB0E5B40B19D3FE7A1346D13B9A2DF46A21CF1DFFE89E99E3D,
		ram_block3a_41.mem_init2 = 2048'h5EC0B08288D81D8614113E71B51A11DEF1F7F8409C4DFE8B29B85EA82170FD9A7DAA489ACD7B3E832F2DFEE6843B8EF015C4513EB6E2C632C35B8EC2402AFCFB6DA16AC171FACE1F7BA83785B7EF0D011A730EB328203FBFD9468B163F3A780CF7C9EB48574EE1039E6E078F5AB9031A51D26714FFFA6F50A81AE0499772B7EFE34142765222F589265C132908BAC60060239AAF7FFE2D119EC92FFFFD49566009EAE674C97C002A61DAF274DC4448779FE6613964182D89A2320EAE22ED0F044AE88B69CCB47199D8862577AB61498E90FFB1108364BBA2EE87336DCEA5374149E46A1A0096348C09C8C381BAA7C477C5952C7106BD183011AA7798CA65338A,
		ram_block3a_41.mem_init3 = 2048'h2B1C60C8410E804FAB41AF40843B52ACD2756953E6248B40FDBD8B83220BBB2F29DCC3647F7CFD46F4C9F764D00664A669E5C431AD3F57B190327A4486FF9476D336080B1B6922EDF138744F0326FDD81D81331433AA60DA1CAB59F3D02B40FBB475F0B7E4E4F015B6C010F7578DFB60F281DE8F57FF13314123B901DA4708BA5E858B25D4BA44762D9BC5F01562721F42B749B1DFAC5119B1C89F46C80E767C6DB5C3A746144439BE600AEBA4AB553E7FDDFD3DE2C6526D2DBEA9197CED72C7A033CD896F44F3A3C67B98EE5BC2CE408AA9B219EB3D397CE78244EFED6679B560F57429F0A55E14D395F3DD83402757CDE0CB428008B2026289C56E7191FDE5,
		ram_block3a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_41.operation_mode = "bidir_dual_port",
		ram_block3a_41.port_a_address_width = 13,
		ram_block3a_41.port_a_data_out_clear = "none",
		ram_block3a_41.port_a_data_out_clock = "clock0",
		ram_block3a_41.port_a_data_width = 1,
		ram_block3a_41.port_a_first_address = 8192,
		ram_block3a_41.port_a_first_bit_number = 17,
		ram_block3a_41.port_a_last_address = 16383,
		ram_block3a_41.port_a_logical_ram_depth = 19200,
		ram_block3a_41.port_a_logical_ram_width = 24,
		ram_block3a_41.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_41.port_b_address_clock = "clock1",
		ram_block3a_41.port_b_address_width = 13,
		ram_block3a_41.port_b_data_in_clock = "clock1",
		ram_block3a_41.port_b_data_out_clear = "none",
		ram_block3a_41.port_b_data_width = 1,
		ram_block3a_41.port_b_first_address = 8192,
		ram_block3a_41.port_b_first_bit_number = 17,
		ram_block3a_41.port_b_last_address = 16383,
		ram_block3a_41.port_b_logical_ram_depth = 19200,
		ram_block3a_41.port_b_logical_ram_width = 24,
		ram_block3a_41.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_41.port_b_read_enable_clock = "clock1",
		ram_block3a_41.port_b_write_enable_clock = "clock1",
		ram_block3a_41.ram_block_type = "AUTO",
		ram_block3a_41.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_42portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_42portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_42.clk0_core_clock_enable = "ena0",
		ram_block3a_42.clk0_input_clock_enable = "none",
		ram_block3a_42.clk0_output_clock_enable = "none",
		ram_block3a_42.clk1_core_clock_enable = "ena1",
		ram_block3a_42.clk1_input_clock_enable = "none",
		ram_block3a_42.connectivity_checking = "OFF",
		ram_block3a_42.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_42.init_file_layout = "port_a",
		ram_block3a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_42.mem_init0 = 2048'h884C0651FF75917DDE9F5139EF6B559361C105E1E01E34BE3FBD8DFFFC5D52E183AFAC065B144DE5F333826E7E6283FE78B7B7914BEF86DDC7BE496C113EFCFECE000F27B83B48D2F0F9F6A5D60103B82FC2C05FBB84167FF1F0FCC092813B02470142F35FF0F1E38FC4C0E730B817C8309EC962FF941D40D53C0C9DD6B147861533BDC2403955456F0B165C6BA4ADAB6B893C43B83860CABC19E3F42F9A8BDD7DC6E7FC587BE827460A61816934FC50E1D0DB41FF8995685E30015BF80E4422C0287A62055083D90F2D4A117D2E7A727E9DE008D14F7B21120E7FE1C10340216EE201305CA07A70B027CC8829DD2654B7822002F10804985C9C6842826D9D39,
		ram_block3a_42.mem_init1 = 2048'hF854EC40E175C5F08A3B03A46E7AF4A501F7E774CEB55BD8E6C503A2637F672A6B1AB1A1BA8FE9DCE4F5A7E85B048868436A574A545F5B802C539BEE24251E693D13877E11E1F26E10BD22A86513913B93814C3967D0A61F907076DA40BCF3210635621B8521662F9F89EEB6B28E12BE255FE950CE23A1954262EC916F24F4EF3A3CC9BD247AAB40EFF1FB3FF73C96E1DFF8A91DF655EBDF8752A3C06DA7E23FEFD9A1DFC5F9718C79FFA9DA4E05FFF8E2527E1EDC3E655FDE7F300B7D807B5254F1DBE96783AEBFBDEB08B5955E0A67EDF8605AEAD5F1636EFA8C636D3F23F644F3421FDBF6FBFA6C5B79D1987F82BBFDFCC0B9A2E748FA1FF1DFFF80CD01FD,
		ram_block3a_42.mem_init2 = 2048'h04C3B0138C981D6414303A71219E7AA6D337F835C84FFE06ED5852883970B7986D2AEBBBF1FB3E57C13DFEE4E5580AF135EC4B14E067E3FBD1DB9E46E83EFCFA6CC0E2E171FACE24710FFFD7F9CF2D01187F0FB3EC0130BBD9448974EF1F60BDFBC9AB08514CE0035F46548562908368E19E4DF4F9CA7708A808E8691751F0FDEB52C2ECC0CCA7A13C687F3908B8C1C1E10399B97766EF9842DD4594F94836400978E00588642018A1167BB63C9FC169DBC3B938041A2D8920AA08B82AB5069660D802A1CC21E1F8000421D629397980C0FF70DAC95E32B9FC006B4C1024334049B1713C088C708EEBAD22B1BCC2E47434160CC0843D1A1859263592A83F72F0,
		ram_block3a_42.mem_init3 = 2048'h6B1C40E0431A2043F760FEC085BA1ACCDE80633327042E1063B90B833EBC733F01DDED4277C3FD64F4A960C05A5524AF7FD453B1097E717EFF917360C77E90FC5337440757E601C0C178F46DFDA4FC189DE133041BAA00D79D91484000ABF5FD6437F8026466F014C60010F7D7866B6F53C099F8E18F1B304103B901DE4708BFDE968F0E057AC0DB2083C5F015027219467F49BAD7B7108591485C2EB00E7FFC6DB5CFA0461C4435B6810AA520AB37350A1DFC0DE64778E02D3E691E7F3C56546133C0B4C645F3A3C7FBAA605B65DE6E93AA5218ABBD3865060041F98444507540304423F13639144395FAB800912397CD001F208001F200739EBC0A0391FD64,
		ram_block3a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_42.operation_mode = "bidir_dual_port",
		ram_block3a_42.port_a_address_width = 13,
		ram_block3a_42.port_a_data_out_clear = "none",
		ram_block3a_42.port_a_data_out_clock = "clock0",
		ram_block3a_42.port_a_data_width = 1,
		ram_block3a_42.port_a_first_address = 8192,
		ram_block3a_42.port_a_first_bit_number = 18,
		ram_block3a_42.port_a_last_address = 16383,
		ram_block3a_42.port_a_logical_ram_depth = 19200,
		ram_block3a_42.port_a_logical_ram_width = 24,
		ram_block3a_42.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_42.port_b_address_clock = "clock1",
		ram_block3a_42.port_b_address_width = 13,
		ram_block3a_42.port_b_data_in_clock = "clock1",
		ram_block3a_42.port_b_data_out_clear = "none",
		ram_block3a_42.port_b_data_width = 1,
		ram_block3a_42.port_b_first_address = 8192,
		ram_block3a_42.port_b_first_bit_number = 18,
		ram_block3a_42.port_b_last_address = 16383,
		ram_block3a_42.port_b_logical_ram_depth = 19200,
		ram_block3a_42.port_b_logical_ram_width = 24,
		ram_block3a_42.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_42.port_b_read_enable_clock = "clock1",
		ram_block3a_42.port_b_write_enable_clock = "clock1",
		ram_block3a_42.ram_block_type = "AUTO",
		ram_block3a_42.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_43portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_43portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_43.clk0_core_clock_enable = "ena0",
		ram_block3a_43.clk0_input_clock_enable = "none",
		ram_block3a_43.clk0_output_clock_enable = "none",
		ram_block3a_43.clk1_core_clock_enable = "ena1",
		ram_block3a_43.clk1_input_clock_enable = "none",
		ram_block3a_43.connectivity_checking = "OFF",
		ram_block3a_43.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_43.init_file_layout = "port_a",
		ram_block3a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_43.mem_init0 = 2048'h8C400F00991D8D9000405CB6EE03D97940E941A084002F020081C1416F7012E47D8FAAE812BD8521B63163A24861881E6791948EDE0B80BAC3A44128743E48000000080007A102BFFF0408F81600003836C20050020412000CC0A85EFFE00666C70140337E00510005C4C0002EE8148F8FE8C9558E140518042C084C4621470207839777F78B548B350B0459C1A429AA421FBD03AFE852CBFF2BE39E721A02599446A7DC184FC10F87C66DD77FC7CD8ABD1040118509759C08B0011FDB8E6FB3EFD67D63F6550419BC2C3FB305CF4E1ABE8DAFBE7FEB7BA6E04E4AA9C803DD2946B7B73D9DEB3FF7FF2FCCA9FE0D295CF780B9BBB5FFD57ABFCFFAFFFE6DDD15,
		ram_block3a_43.mem_init1 = 2048'h1044CC508174C5F0888600E47EFDF8FD01F1841C7085084882C503A2414662626B19BC991A89CD0C7CC180E8000704684162718A54DFDA582C769F2C3C6098790013036801CCD88010FBA2504501819AFBC1C83840922221804851B250B8FA710E1C6878090062391808CA22103C67C2053FE8814E2063A4FC426830002064ED103E5FA10C1AA0C0CEF059E20C218AB060B0209880546FB88F57A4410D90AADF8501A0051E31C202691F67CA4603FEA8A45083DCC40A6447130C6003C4CD877074F1DF090491C3A91049002581876277013D804EC6D5D8434E80C720017BC2F614635C7DE84EFE7C1E5B10909C332EA00421D1C803019F33BC81DFE8856D903D,
		ram_block3a_43.mem_init2 = 2048'h04C1B0038CD81BA404303E61019210BAD177F814884DFE02EDD850E82170AF884DA2509A817B3ED7013DFEE465D80A7115EC431C80E2A232015B0E76E83EFEFA6D4042E179FECE1C51807687014F2501187F0E736C0138BBC9668914AF02700423492B48514EE0435F4750854AF18F18C182411C9949A348A81AE4699753340DEB49C674E0A0A6090448132908BAC000610390495FE6E910AAC9251CE1481660097AE4048964282821D6FC349C84806D93C2B108041A2D89202708A81A850E04C0C8A2294CA0D1C8000625D6292179C0E0DFF8180144922C0480134C00243740C9A478C80886F89C0988828508C2DC6404140CC0848518E059A57DD88805120C,
		ram_block3a_43.mem_init3 = 2048'h2B1C0080470BA25C27608CC885BB52ECC2036993E704A85067D95B88C6A891BB01DDCFC01743F42DF4896900724764A487C4D1BD097E43B090137251877F94F4537600071FE880C0C1F8F6150126FC081D81330433EA00C60DA9D84000ABC0092437F80264E6F014E66010E467A8FB6053C09888418F1B304182B901D64708AC1E809F04057AC0520083C5F015037219463F49A887884F819148DC06800E7FFC6DB5EFA0463C442DA6A04A6120E97F340A1DF5BDE60472E02D37E9044FA454742172CD844645F7ABC7B8F9E05B635E64A3A812D8ABFD3C64060241DF854550F5403DF421D184191C43D5FBFC0013211FCD4009609000B20023A0847E01D1FDE4,
		ram_block3a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_43.operation_mode = "bidir_dual_port",
		ram_block3a_43.port_a_address_width = 13,
		ram_block3a_43.port_a_data_out_clear = "none",
		ram_block3a_43.port_a_data_out_clock = "clock0",
		ram_block3a_43.port_a_data_width = 1,
		ram_block3a_43.port_a_first_address = 8192,
		ram_block3a_43.port_a_first_bit_number = 19,
		ram_block3a_43.port_a_last_address = 16383,
		ram_block3a_43.port_a_logical_ram_depth = 19200,
		ram_block3a_43.port_a_logical_ram_width = 24,
		ram_block3a_43.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_43.port_b_address_clock = "clock1",
		ram_block3a_43.port_b_address_width = 13,
		ram_block3a_43.port_b_data_in_clock = "clock1",
		ram_block3a_43.port_b_data_out_clear = "none",
		ram_block3a_43.port_b_data_width = 1,
		ram_block3a_43.port_b_first_address = 8192,
		ram_block3a_43.port_b_first_bit_number = 19,
		ram_block3a_43.port_b_last_address = 16383,
		ram_block3a_43.port_b_logical_ram_depth = 19200,
		ram_block3a_43.port_b_logical_ram_width = 24,
		ram_block3a_43.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_43.port_b_read_enable_clock = "clock1",
		ram_block3a_43.port_b_write_enable_clock = "clock1",
		ram_block3a_43.ram_block_type = "AUTO",
		ram_block3a_43.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_44portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_44portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_44.clk0_core_clock_enable = "ena0",
		ram_block3a_44.clk0_input_clock_enable = "none",
		ram_block3a_44.clk0_output_clock_enable = "none",
		ram_block3a_44.clk1_core_clock_enable = "ena1",
		ram_block3a_44.clk1_input_clock_enable = "none",
		ram_block3a_44.connectivity_checking = "OFF",
		ram_block3a_44.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_44.init_file_layout = "port_a",
		ram_block3a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_44.mem_init0 = 2048'h8C4025209905EB10000074D4EE0F8C1144D501A1E40076820087DB416C5011E801870C0010808521F63110224860801E60919CA04A0BD098C3264128743E48000000080000210092F00000A01600003026C200500204120000C0A84092800202470140337E00510005C4C00020A814880088C9408E140510442C0ECC4621470205039542400A1401250B0451E1A42DDA42190B06683F40C2BC09E79422138251F446E7D4184FD90A820E618069154180A1704011E509E5DC08100118C0020420C0287F6204408019AC2D3FB3050F7E12DA9DE00851577BA0004E8AA1C0035D2946F7B735C42B7270B07FCC68289D2044E783B9BEB7FFD50AFC9FE842827DDD51,
		ram_block3a_44.mem_init1 = 2048'h1055CF008175F5DF083E07C45EFEF8AD41F7C47440BC0BC882C53397417E67425B1AB8897A8F4DD464BD87E80007B04F412A67EA54DFDA082C57DFEC24349FA90013D31F01ACFAE020BDA208652393B2938DCCB84092F21F803867F260BCFE214E2DFE70013CEF691809EAD7903C57C2257FEC014E338BBC4078E7D00020FCFE103F4F813C73A840EED9DBF6043E8FE040B0A89C8015EFB8BF61AC416D97E6EF85DBBBC50431F57F691FBF8A6E17F6A0E456FFC8C41FBDC7120F77EA448DFF5054F1D3016487EFE9106BF84581066B77017DE04AC6D5D8436E8ECFA80117E0F604631E7EC83EFE380E5B20919C37EFB00435DC8802017FDE1CB1DF688D6D003D,
		ram_block3a_44.mem_init2 = 2048'h04C28F938C06BF6404303E69A19E7BDED1A60134884F13CBED2C7EE82970BF80EDAAFBBA81E42357013F900EE52F9EF115EC5B1460E7C7FA01E912D6E83D08C06D21EAA179FECE04718F97D701F30821187E63616C79BFFBD96685146F0F70B423B1A088514C1B405F7E4F855AC18B08618E62F499BD2C28A818014317713FEDFB62C664608EE4A1043C14A908B83443617A9BE95FE6ED1062ED47F4E1390CC009793071897C28282196FC3474AF427593FFA80804196D9520BE0EA80AC50E0468E800E14CFDC3880004F1BF29FB65C0C0DFF818496E12B404A50A0C0025F30B497667C80886F88C69AD42B508BFCFA40415FCFD043D1AC059A67D98E82F52F4,
		ram_block3a_44.mem_init3 = 2048'h2B1A00D0471BA044E7614F5885A3BD5C9E0081DF2729899067FDD980E68F11BF01D0C6601742201EF4BB61407204A4A4E7C550B9092740309012265007F094F44337040757EF00C0C195F40501268C081DB5330433AA00C68DAB58400087C009243704026475F014E60010E4EFAF7B6053A19888418F8730413FB901D60708ACDE879F040516C052008305F015357219467F49A8CFAF5F819144DC06800E23FC6DBEEFA0461C442D2EA18BE120B19F340A1C35BDE6265AE0253FE90CEFAD30742101C18446446D8BC7BFCBE05370DE6CABABF218AB003B640602558F8573D5F540343429F1A77E1C438711FC00123FD7CDB7DAE08001B20063AFFD36018EF7A4,
		ram_block3a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_44.operation_mode = "bidir_dual_port",
		ram_block3a_44.port_a_address_width = 13,
		ram_block3a_44.port_a_data_out_clear = "none",
		ram_block3a_44.port_a_data_out_clock = "clock0",
		ram_block3a_44.port_a_data_width = 1,
		ram_block3a_44.port_a_first_address = 8192,
		ram_block3a_44.port_a_first_bit_number = 20,
		ram_block3a_44.port_a_last_address = 16383,
		ram_block3a_44.port_a_logical_ram_depth = 19200,
		ram_block3a_44.port_a_logical_ram_width = 24,
		ram_block3a_44.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_44.port_b_address_clock = "clock1",
		ram_block3a_44.port_b_address_width = 13,
		ram_block3a_44.port_b_data_in_clock = "clock1",
		ram_block3a_44.port_b_data_out_clear = "none",
		ram_block3a_44.port_b_data_width = 1,
		ram_block3a_44.port_b_first_address = 8192,
		ram_block3a_44.port_b_first_bit_number = 20,
		ram_block3a_44.port_b_last_address = 16383,
		ram_block3a_44.port_b_logical_ram_depth = 19200,
		ram_block3a_44.port_b_logical_ram_width = 24,
		ram_block3a_44.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_44.port_b_read_enable_clock = "clock1",
		ram_block3a_44.port_b_write_enable_clock = "clock1",
		ram_block3a_44.ram_block_type = "AUTO",
		ram_block3a_44.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_45portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_45portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_45.clk0_core_clock_enable = "ena0",
		ram_block3a_45.clk0_input_clock_enable = "none",
		ram_block3a_45.clk0_output_clock_enable = "none",
		ram_block3a_45.clk1_core_clock_enable = "ena1",
		ram_block3a_45.clk1_input_clock_enable = "none",
		ram_block3a_45.connectivity_checking = "OFF",
		ram_block3a_45.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_45.init_file_layout = "port_a",
		ram_block3a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_45.mem_init0 = 2048'h0C4007C0990D8710000073B8EE0BA21141E141A604007F0200835D416C5010700183A80011810525363100224860801E609197804A0B8098C31C412E143E48000000080000210092F00000A01600003026C200500204120000C0A8409280020247014037DE00510005C4C00020A814880088C9408E140512842C0ECC4621470205039542400B5401250B045441A42DFA421FBF07E83F40C2BC0BE794221B82551446E7DC187EB90F820E6180691D4D80A17A40178509850C08980118E0020420C03C40620440801F0C2D0A1305CC4A121A8DA008517157A000478AA64003402147A2013004203270B06007282885A05627822002B70800081C88E84282691D91,
		ram_block3a_45.mem_init1 = 2048'h1044C4008174C5D0080208A4527CF4A301F184144084084882C5038241466A225B18B4829A894D04648180E8000600484122612A575F1A022C529F2C24209829001303080180F0201CFD0206C50193129381C038409222018000603251BC96258E047E100101EA291808CAC2100A7202073F5C04CE30308440C0A010002064AC9000890116BE1046CED059260420A2A040B021988004E83883E490468D90A20F8541A0050430400169E2204A46C036A2A4400218C44A2447120D200244D0011056F5DB07848982A910490005810702620160004AC25CE0474E808460013301F604630014C8304AB80DF5C0961C3302A004380408020180121C91DF6884C9803F,
		ram_block3a_45.mem_init2 = 2048'h04C080038C8019E417153E688192109ED1A60034884D1203ED8850683707FF8BC5A2409A81E02257013D9004E5880A7106C30B1B88C2823A01C90256E83C08C16D8042A176BA3E0F59A0368701C30001187E02216C80B0BBCE846113AF2268042380E028514C0300DF4600854398670AC182421499893008A81800411751300DE0C2126AC0A0A4010408102908B80800610298095064391D8AE90514E10804400978200089642808251630379CA4006593C2A00804182D81202208A802875603C8E800214CA0C1880004219629236980C6DF0017896412240480020C00243300492268280484048F89A802850882C42404140CC0040518205124059788251204,
		ram_block3a_45.mem_init3 = 2048'h2B586090419A0843A7602C408522002C82020393A7010B907009098386A8113701D0CC4017402466F4896CA07084E4A787E45031092647D0901022778770903442B6580317E000C0C110F40501248C081D81330431AA00C38D8158400003C009243500026464F014E48010E7C7807B6053009888418D03304102B901D20708AB9E809F040592C052008105F01500721940BF49AB87805F8191C0DC06800C23FC6DB4EFA0421C4429A68007E120A1FF340A1C35BDE6057AE027BFE90BCFA413F42100CD84464463ABC7B8BBE057E7DE6B83A81258AB803F64060041FF854051F545D1F42BD184181C438511FC0010211FCD800BE093FCF2032380841E0180F5E4,
		ram_block3a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_45.operation_mode = "bidir_dual_port",
		ram_block3a_45.port_a_address_width = 13,
		ram_block3a_45.port_a_data_out_clear = "none",
		ram_block3a_45.port_a_data_out_clock = "clock0",
		ram_block3a_45.port_a_data_width = 1,
		ram_block3a_45.port_a_first_address = 8192,
		ram_block3a_45.port_a_first_bit_number = 21,
		ram_block3a_45.port_a_last_address = 16383,
		ram_block3a_45.port_a_logical_ram_depth = 19200,
		ram_block3a_45.port_a_logical_ram_width = 24,
		ram_block3a_45.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_45.port_b_address_clock = "clock1",
		ram_block3a_45.port_b_address_width = 13,
		ram_block3a_45.port_b_data_in_clock = "clock1",
		ram_block3a_45.port_b_data_out_clear = "none",
		ram_block3a_45.port_b_data_width = 1,
		ram_block3a_45.port_b_first_address = 8192,
		ram_block3a_45.port_b_first_bit_number = 21,
		ram_block3a_45.port_b_last_address = 16383,
		ram_block3a_45.port_b_logical_ram_depth = 19200,
		ram_block3a_45.port_b_logical_ram_width = 24,
		ram_block3a_45.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_45.port_b_read_enable_clock = "clock1",
		ram_block3a_45.port_b_write_enable_clock = "clock1",
		ram_block3a_45.ram_block_type = "AUTO",
		ram_block3a_45.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_46portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_46portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_46.clk0_core_clock_enable = "ena0",
		ram_block3a_46.clk0_input_clock_enable = "none",
		ram_block3a_46.clk0_output_clock_enable = "none",
		ram_block3a_46.clk1_core_clock_enable = "ena1",
		ram_block3a_46.clk1_input_clock_enable = "none",
		ram_block3a_46.connectivity_checking = "OFF",
		ram_block3a_46.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_46.init_file_layout = "port_a",
		ram_block3a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_46.mem_init0 = 2048'h09CC05F7FF7D8BFDDEDF707FEF6E67FBE4FD4DD002DE7FBFFFBFBFFFFF7D507DFFAFAEEFFB81DFE13BFFF3EEFFF78BFE7FB7FFBFDFEFD6FFFFBE7F481BD0FCFFCEFEFFA7BFBF6AFFFFFDFEFDFF7F7BC02BEDDE5FFBDF3FFFFDF7FCDEFFE1BF66F9FBFFC35BFDF3EFEFEEFDE73EFED7CFBFFF1D77FFFF7DC00B3F601DD6F7DCAF77B47FF7F7B817CF7F3076404BF4CB876BC908F23FC832CBFF3962FE7F927BF119FEAFD758CA82B7B7CE2DD77FE4445AFD90FB618BFC05085E1003D8FBA26FB3EFC04063F7C027F90B3C0A107F0C4AFA3E8DEFBEFFC15387F2067FE04DF54021EEA201381DE07FF7FF200409FF45AF6427EC2003710801F83FC87AFFFEE91D3D,
		ram_block3a_46.mem_init1 = 2048'hF845EC3BFFC0CC507E03C0A7A278F7F101D1E214FE05D876F7D903022645A22FAB20B7B01BC96304FC0120C0DBDE0D480F22D13E94471BD02A72F12E3C21781DBDFF06485E81D03F20C102F047A18113FB80383BEFDE2C01FD01903BA0909771036462138D00221F9F98CE023F08021FA5474DF042E02085FEC120316F2C64EC3A00191DE41203E0CFF04923FF2022B5FFFA2098F684E81FF34083C00BE0A207EFC1A01FDFF840007F82201B660037F0ABD8020FDE4A245FDF7F2002FF800133F4F1DFE10B9982AFBFC900F595DF0263EFE0005FE254CF6343FC842F6D7301F654FB0017FFE04BFFF8511FF019FF02BBFDF001F9A3FFC00FBFF1DFFF8C491FFD,
		ram_block3a_46.mem_init2 = 2048'h7ECC80026200191E54103AF005521082F2260043DCC112021308500A7100A4704422409BFC602241EFC9900402080A78B4C0093007428235D6490262474008C16000428B30BA0C3456003E85FE43200807520321A200B0AF580402702A027805FE01E03FFF8403000647409FB2B8067845C26C14FF08F032FFC005417350D03EF07A07F04640F6013E08F833DE9C07C07003D03E703C2F9007C96F17FD097C67FBA42740C264C03BE15A37F415445E67DFC378336EF424017E23C8BFF2F907B047482E21CC2171B3D9C42E563A21918EB0FF03F007443E27FF017A2DDFC837402F21F03F1098049C0B486A85BE83FC37F5D80E407E05D838112807D08B456A06,
		ram_block3a_46.mem_init3 = 2048'h6818608BC11E03D820003E407A22F01CDEF403935200A84AE03D0BC802486F37FED16FEE7FFC21C5D489D80CD017A5AC01C44FBDFE2777FFFFBC2537FAF0C4FE82395E8B11602BEDF711767FFFA48DD8BF81D8F491B7E99A088163F3D70375FFF47507B7E8E4FFB58437FE5C4000616FFA015FFFF7FD047BD48245F99207DE581A40A8EFDE127CFF2FF905BDF40021FF802074508440203DBF401F6EFABC262DE3B443B722243E112040021FAEA114FF7FE834054285500DE52603D04864104FFE00C079EF6C65827E38884E534041C080E8121BF700383FFFD440C96A40581DE0110381D0441816D685129BF7EC21177700081BF000F10022C084017780F52F,
		ram_block3a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_46.operation_mode = "bidir_dual_port",
		ram_block3a_46.port_a_address_width = 13,
		ram_block3a_46.port_a_data_out_clear = "none",
		ram_block3a_46.port_a_data_out_clock = "clock0",
		ram_block3a_46.port_a_data_width = 1,
		ram_block3a_46.port_a_first_address = 8192,
		ram_block3a_46.port_a_first_bit_number = 22,
		ram_block3a_46.port_a_last_address = 16383,
		ram_block3a_46.port_a_logical_ram_depth = 19200,
		ram_block3a_46.port_a_logical_ram_width = 24,
		ram_block3a_46.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_46.port_b_address_clock = "clock1",
		ram_block3a_46.port_b_address_width = 13,
		ram_block3a_46.port_b_data_in_clock = "clock1",
		ram_block3a_46.port_b_data_out_clear = "none",
		ram_block3a_46.port_b_data_width = 1,
		ram_block3a_46.port_b_first_address = 8192,
		ram_block3a_46.port_b_first_bit_number = 22,
		ram_block3a_46.port_b_last_address = 16383,
		ram_block3a_46.port_b_logical_ram_depth = 19200,
		ram_block3a_46.port_b_logical_ram_width = 24,
		ram_block3a_46.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_46.port_b_read_enable_clock = "clock1",
		ram_block3a_46.port_b_write_enable_clock = "clock1",
		ram_block3a_46.ram_block_type = "AUTO",
		ram_block3a_46.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_47portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_47portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_47.clk0_core_clock_enable = "ena0",
		ram_block3a_47.clk0_input_clock_enable = "none",
		ram_block3a_47.clk0_output_clock_enable = "none",
		ram_block3a_47.clk1_core_clock_enable = "ena1",
		ram_block3a_47.clk1_input_clock_enable = "none",
		ram_block3a_47.connectivity_checking = "OFF",
		ram_block3a_47.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_47.init_file_layout = "port_a",
		ram_block3a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_47.mem_init0 = 2048'h0DCC04F7FF7D87FDDEDF701FEF6E1FFBE5C14DF006DE7FBFFFBFFFFFFF7D53FDFFAFAEEFFBBDDFE13FFFF3EEFFF78BFE7FB7FFBFDFEFD6FFFFBE7F681FFEFCFFCEFEFFA7BFBF6AFFFFFDFEFDFF7F7BF02FEFDE5FFBDF3FFFFDF7FCDEFFE1BF66FFFBFFF35FFDF3EFEFEEFDE73EFED7CFBFFFDD77FFFF7DD00F3F6EDDD6F7DFAF77B7FFF7F7BB57CF7F3B76504BF4EFFF6BDFBFF7FFFF72CBFF3BE7FE7F9BFBF11DFEF7FF58FFFBBA77C26DD77FFE41DAFDFAFB718FFDC50C5EB001D8DBA26FB3EFF84163F7C027F90F3D0A137F8C4AF21E8DEFBEFFF15327F2467FE04DF74021EFA201301DE07FF7FF600469FFC52F7427EE2003F70801F81FC87AFFFEE91D3D,
		ram_block3a_47.mem_init1 = 2048'hF845E41BFFF6C5D0FE83C087E27EF3F101F1A614FE85D85EF7DD03826745E20FEB3AB3B01BC96F04FC81A0C8DBDC05484F22F11ED45F1BD02E72BF2E3C21F81DBDFF07485F81F01F20BF02F047A19313FB81F03BEFDC2601FD01F01BE0BE93710F647C138D01E21F9F9ACEC2BF88723FA53F49F04EE01885FEC0F0116F2C64ACBA01C93DE43E03E0CFF04927FF2002B5FFFA2118F684683FE35887C00FF0A207EF81A01FDFF840007F82201B660037F0AFD0020FDE4A245FDF7E2003FFC00173F4F1D7E10F9982BFBFE9007595DF0263EFE0005FEA54CF634FFC842F6D7300F654FB0017FFE04AFFF8511FF01DFF02BBFDF803F9A3FFC007BFF1DDFF8C491FFD,
		ram_block3a_47.mem_init2 = 2048'h7ECE8003EE8019FE44103EF005D2108EF3A60077DCCF1203FF88506A6100AFF04DA2409BFDE02217EFFF9004E7880A79A4C003300FE28237D7C90276EF7E08C06D8042AB70BA0E345FA01E87FFC300291F7E0221EE8030BFC80407702F227805FF80E01FFFCE0300DF46509FE298037845C26E14FF89F01AFFDA0541F751F01FE07803F046E0B6053E08F03BDEBE07C0F103D01F703E2B900FE92F13FD097447FBFE2740CB64E01BE11E33F41DE41E63DFC3F01B6EFE2581FEA3C8BFE2BF07B04FE82E21CCA1F19BD9C627D6BBA1F18EE0FF03F00F643E23FF81720DDFEC3740EFA1F01F009E009C0BE82A81BE83F437F5DE0EC0FE85D818512E07D08B653A02,
		ram_block3a_47.mem_init3 = 2048'h6B18609BC10E03D02F603E40FFA3F01CDEF603D37700A81AF01D0BC00EE83F8FFFD1E86E7FFE25E4F489FFECF01765A40FE45FBDFF2777FFFFBE2777FFF1D4FED23F5E831FE02BEDF791F67FFFA68DD8BF81FBF4B1BFE9D20DA17BF3D783F5FFF47707B7ECE5FFB5F437FEF44FA07B6FFB81DFFFF7FF077BD583FDF9C207DEF81EC0BFEFDF92FCFF2FFB05FDF50173FFC03F7DF08FE03FBDBFC0DF6EFABE27FDEFB5EFB7623C7E312EE00FFFAEA1FFFF7FFC35BDE6847AEDE53FEBD04FE417FFFF00CDFDEF6C63ABFFB8FBEE5357DFE08BE812DBFF803F7FFFD640BFEF4055FDE010F7A1D1E4181ED78511FFF7FE211FFF8009FBE000B30023E0841F7780F5EF,
		ram_block3a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_47.operation_mode = "bidir_dual_port",
		ram_block3a_47.port_a_address_width = 13,
		ram_block3a_47.port_a_data_out_clear = "none",
		ram_block3a_47.port_a_data_out_clock = "clock0",
		ram_block3a_47.port_a_data_width = 1,
		ram_block3a_47.port_a_first_address = 8192,
		ram_block3a_47.port_a_first_bit_number = 23,
		ram_block3a_47.port_a_last_address = 16383,
		ram_block3a_47.port_a_logical_ram_depth = 19200,
		ram_block3a_47.port_a_logical_ram_width = 24,
		ram_block3a_47.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_47.port_b_address_clock = "clock1",
		ram_block3a_47.port_b_address_width = 13,
		ram_block3a_47.port_b_data_in_clock = "clock1",
		ram_block3a_47.port_b_data_out_clear = "none",
		ram_block3a_47.port_b_data_width = 1,
		ram_block3a_47.port_b_first_address = 8192,
		ram_block3a_47.port_b_first_bit_number = 23,
		ram_block3a_47.port_b_last_address = 16383,
		ram_block3a_47.port_b_logical_ram_depth = 19200,
		ram_block3a_47.port_b_logical_ram_width = 24,
		ram_block3a_47.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_47.port_b_read_enable_clock = "clock1",
		ram_block3a_47.port_b_write_enable_clock = "clock1",
		ram_block3a_47.ram_block_type = "AUTO",
		ram_block3a_47.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_48portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_48portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_48.clk0_core_clock_enable = "ena0",
		ram_block3a_48.clk0_input_clock_enable = "none",
		ram_block3a_48.clk0_output_clock_enable = "none",
		ram_block3a_48.clk1_core_clock_enable = "ena1",
		ram_block3a_48.clk1_input_clock_enable = "none",
		ram_block3a_48.connectivity_checking = "OFF",
		ram_block3a_48.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_48.init_file_layout = "port_a",
		ram_block3a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_48.mem_init0 = 2048'h88E297509EBAE4FBEE550E969DF54901AE13823CDF1A05FC7F38C6A1867ABB22BD1A3BF76A08ECBFF3425FBB2904B5E76046B79B4AE5F9C858001503BFE7066C63D18A904D2EF420B46D69E1C50050637FE5B8AB6FF7E9529CE929EC1F80A836F97B3A6EDDDF2CE7CD92430C18DB0ACCDBAE568F73D2EF95F2C2B0F824B270CE953DA930072C333F7B44757E73812CC65BF43B25D222248C9A26D0E0EFFAE696DE54A56B8BE67C6311EE31E731E516950AD963A36746BE0D8C38AA9159B62DBF6FFB2A53CD3ACED47A24EE4F74BEEB848D0DF43A5CC76AC1391C3F0265482CF4F35949DF31DF7ABCBE5F1CC8E251385867DBF03157AEBF919F239C23A4E07F9F,
		ram_block3a_48.mem_init1 = 768'hD731579D722C7566523884AAF6A50F0964A42D17B9FE11DDA3A9E7E14EF857EA8E3B3105F9C23E96D520BE488D83BB8B7CA8C2B02A62027A4F3AEB36900744802000040020085021010C04EBE95A7DB868A1AA6AFBCF00D8877B61A3C302063D,
		ram_block3a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_48.operation_mode = "bidir_dual_port",
		ram_block3a_48.port_a_address_width = 12,
		ram_block3a_48.port_a_data_out_clear = "none",
		ram_block3a_48.port_a_data_out_clock = "clock0",
		ram_block3a_48.port_a_data_width = 1,
		ram_block3a_48.port_a_first_address = 16384,
		ram_block3a_48.port_a_first_bit_number = 0,
		ram_block3a_48.port_a_last_address = 19199,
		ram_block3a_48.port_a_logical_ram_depth = 19200,
		ram_block3a_48.port_a_logical_ram_width = 24,
		ram_block3a_48.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_48.port_b_address_clock = "clock1",
		ram_block3a_48.port_b_address_width = 12,
		ram_block3a_48.port_b_data_in_clock = "clock1",
		ram_block3a_48.port_b_data_out_clear = "none",
		ram_block3a_48.port_b_data_width = 1,
		ram_block3a_48.port_b_first_address = 16384,
		ram_block3a_48.port_b_first_bit_number = 0,
		ram_block3a_48.port_b_last_address = 19199,
		ram_block3a_48.port_b_logical_ram_depth = 19200,
		ram_block3a_48.port_b_logical_ram_width = 24,
		ram_block3a_48.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_48.port_b_read_enable_clock = "clock1",
		ram_block3a_48.port_b_write_enable_clock = "clock1",
		ram_block3a_48.ram_block_type = "AUTO",
		ram_block3a_48.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_49portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_49portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_49.clk0_core_clock_enable = "ena0",
		ram_block3a_49.clk0_input_clock_enable = "none",
		ram_block3a_49.clk0_output_clock_enable = "none",
		ram_block3a_49.clk1_core_clock_enable = "ena1",
		ram_block3a_49.clk1_input_clock_enable = "none",
		ram_block3a_49.connectivity_checking = "OFF",
		ram_block3a_49.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_49.init_file_layout = "port_a",
		ram_block3a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_49.mem_init0 = 2048'hC26A591C979ED23B6E570FD71FF44B1D2634C27B7C1A057FDF30C6E18678B3A6035A31F04228ACF22F0F9EE6B916C397E1473BFA3EA5F98024A634818DE78A6837D4AA88BD2269E138A760E1DD1052613FA4A0A8EDD57DF25CF07AEC7F128B32B96BEB682D5922BCEF96438C7CD97FCCFBA21ECF7BCA27B422F855F066A673AE351DBD20012633BE4B64F5DC23954A1EC1C489245AD07400FA70F3E0CD9EE2B0664481BB43DC7E763A6EF7EEB1F10691B7CA39E013C33E89C23613113A64EF794B6B2E338C2BD27D6A346A6958B93BA2EF3D96A2E8F732FB7B14B32E6D6C2CF54349595BB6570AAADEDD24C4C9951ED950CBD253C6A6A3991F3300A0F4E867DD,
		ram_block3a_49.mem_init1 = 768'h96BC7215E6FE134232398AFB71971FE9FCF47E055CDA91DD0BA987C0D4FB6F038E3B21058D823E0ED52CDC588A03F3897CB7C229226C00786FDB7F36DC054480A000040020085021010C047EEB5859B84A8DAB7CFDCA0098C76965A7C5230765,
		ram_block3a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_49.operation_mode = "bidir_dual_port",
		ram_block3a_49.port_a_address_width = 12,
		ram_block3a_49.port_a_data_out_clear = "none",
		ram_block3a_49.port_a_data_out_clock = "clock0",
		ram_block3a_49.port_a_data_width = 1,
		ram_block3a_49.port_a_first_address = 16384,
		ram_block3a_49.port_a_first_bit_number = 1,
		ram_block3a_49.port_a_last_address = 19199,
		ram_block3a_49.port_a_logical_ram_depth = 19200,
		ram_block3a_49.port_a_logical_ram_width = 24,
		ram_block3a_49.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_49.port_b_address_clock = "clock1",
		ram_block3a_49.port_b_address_width = 12,
		ram_block3a_49.port_b_data_in_clock = "clock1",
		ram_block3a_49.port_b_data_out_clear = "none",
		ram_block3a_49.port_b_data_width = 1,
		ram_block3a_49.port_b_first_address = 16384,
		ram_block3a_49.port_b_first_bit_number = 1,
		ram_block3a_49.port_b_last_address = 19199,
		ram_block3a_49.port_b_logical_ram_depth = 19200,
		ram_block3a_49.port_b_logical_ram_width = 24,
		ram_block3a_49.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_49.port_b_read_enable_clock = "clock1",
		ram_block3a_49.port_b_write_enable_clock = "clock1",
		ram_block3a_49.ram_block_type = "AUTO",
		ram_block3a_49.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_50portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_50portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_50.clk0_core_clock_enable = "ena0",
		ram_block3a_50.clk0_input_clock_enable = "none",
		ram_block3a_50.clk0_output_clock_enable = "none",
		ram_block3a_50.clk1_core_clock_enable = "ena1",
		ram_block3a_50.clk1_input_clock_enable = "none",
		ram_block3a_50.connectivity_checking = "OFF",
		ram_block3a_50.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_50.init_file_layout = "port_a",
		ram_block3a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_50.mem_init0 = 2048'hC2E2F510963EC23BEE608FF418C54F3FBE16DEF85C1A05BC6320ED16A6F813B6BF5BADF148E8AC9FFFE202F2F904818352C633FA7E25FAE6E490345BFE27826F09D08A800042FDE03C2168254520523B7EB5A0A3EFD025720D857DEC5F0CAB77EB6BDB7EF59520B7EF9353BC081B04CCEBAC42F6E006A79FFAB9F0FA66A3706E163DBD200320833E491535CEF181681FCBC5FBB450522C40BE70B8A0CA36E296F304A13A4FCE7EB6002F07A0B1F10680804F792763C23E08CE3603F1007E1F094AEB2F73883BDF73BE346CCB54B03BB2892EF7A2FCF77BF92106BFA2E7602D35C348595F20590AE8FF5D3ECC40551650F6CFD351468EA79D13338F20E8A27D9F,
		ram_block3a_50.mem_init1 = 768'hB6011E1DF6FE11B71070992077951B897CDCBD14C5FEF9BDABCF758DDEF843E8376B3105881BBE03BD2CFE38FF8D788B7CA071BF3E000046EFFBFF26BC1F44802000040020085021010C0462EF53DD2018E1EB3CFFC501C2CD69A6BB03C40525,
		ram_block3a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_50.operation_mode = "bidir_dual_port",
		ram_block3a_50.port_a_address_width = 12,
		ram_block3a_50.port_a_data_out_clear = "none",
		ram_block3a_50.port_a_data_out_clock = "clock0",
		ram_block3a_50.port_a_data_width = 1,
		ram_block3a_50.port_a_first_address = 16384,
		ram_block3a_50.port_a_first_bit_number = 2,
		ram_block3a_50.port_a_last_address = 19199,
		ram_block3a_50.port_a_logical_ram_depth = 19200,
		ram_block3a_50.port_a_logical_ram_width = 24,
		ram_block3a_50.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_50.port_b_address_clock = "clock1",
		ram_block3a_50.port_b_address_width = 12,
		ram_block3a_50.port_b_data_in_clock = "clock1",
		ram_block3a_50.port_b_data_out_clear = "none",
		ram_block3a_50.port_b_data_width = 1,
		ram_block3a_50.port_b_first_address = 16384,
		ram_block3a_50.port_b_first_bit_number = 2,
		ram_block3a_50.port_b_last_address = 19199,
		ram_block3a_50.port_b_logical_ram_depth = 19200,
		ram_block3a_50.port_b_logical_ram_width = 24,
		ram_block3a_50.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_50.port_b_read_enable_clock = "clock1",
		ram_block3a_50.port_b_write_enable_clock = "clock1",
		ram_block3a_50.ram_block_type = "AUTO",
		ram_block3a_50.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_51portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_51portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_51.clk0_core_clock_enable = "ena0",
		ram_block3a_51.clk0_input_clock_enable = "none",
		ram_block3a_51.clk0_output_clock_enable = "none",
		ram_block3a_51.clk1_core_clock_enable = "ena1",
		ram_block3a_51.clk1_input_clock_enable = "none",
		ram_block3a_51.connectivity_checking = "OFF",
		ram_block3a_51.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_51.init_file_layout = "port_a",
		ram_block3a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_51.mem_init0 = 2048'hC822FF1E970AB4EF6EC00FF418C64FBE3E08822FF7E0E97EB6BCEFF7A6E2BD20000C21F1400E6E7FFFEFDF37E896F7F7F3DFBD178AF69880183791DBFFFF2FCB00378A78FD6E6005F1FF20215DB3517B7FE4FEC36C36B9CEDDF824A91EDF08F2BB7F2AFEFD531EF7E93E43A47CC11CAF8B6F00967BD3277FF8A3DDFA607B32DCB71D4972052E01B63B7535FEF09106DF4875FBB7DAA67D1DBA2EB8A0EFFEE236FA34A5FBCA767EE3BBCFF78FB3A526807FDB7867735F8E81496E03F3FB7EFF5F493F6F734D7BDEBFEA68EEEBD0B03BB5EF1FF7BADCCF7BF95B06BF0EF592A9F54948415BB7DF0AF7C4FD3FCC6B151659D5E8F3334796A7919F3387A7A0E87B9F,
		ram_block3a_51.mem_init1 = 768'hD7BD7F9DF6FE1102F03018207797076966BCEE25B9FEF9FDABEFF7EDDEF84300062B31058802368ADD2CFE78FF8FFB8B7CA040202200004048186B35BC5D44802000040020085021010C045FED7079B87A91AB28692F4080C659E0AF1C0D4415,
		ram_block3a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_51.operation_mode = "bidir_dual_port",
		ram_block3a_51.port_a_address_width = 12,
		ram_block3a_51.port_a_data_out_clear = "none",
		ram_block3a_51.port_a_data_out_clock = "clock0",
		ram_block3a_51.port_a_data_width = 1,
		ram_block3a_51.port_a_first_address = 16384,
		ram_block3a_51.port_a_first_bit_number = 3,
		ram_block3a_51.port_a_last_address = 19199,
		ram_block3a_51.port_a_logical_ram_depth = 19200,
		ram_block3a_51.port_a_logical_ram_width = 24,
		ram_block3a_51.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_51.port_b_address_clock = "clock1",
		ram_block3a_51.port_b_address_width = 12,
		ram_block3a_51.port_b_data_in_clock = "clock1",
		ram_block3a_51.port_b_data_out_clear = "none",
		ram_block3a_51.port_b_data_width = 1,
		ram_block3a_51.port_b_first_address = 16384,
		ram_block3a_51.port_b_first_bit_number = 3,
		ram_block3a_51.port_b_last_address = 19199,
		ram_block3a_51.port_b_logical_ram_depth = 19200,
		ram_block3a_51.port_b_logical_ram_width = 24,
		ram_block3a_51.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_51.port_b_read_enable_clock = "clock1",
		ram_block3a_51.port_b_write_enable_clock = "clock1",
		ram_block3a_51.ram_block_type = "AUTO",
		ram_block3a_51.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_52portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_52portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_52.clk0_core_clock_enable = "ena0",
		ram_block3a_52.clk0_input_clock_enable = "none",
		ram_block3a_52.clk0_output_clock_enable = "none",
		ram_block3a_52.clk1_core_clock_enable = "ena1",
		ram_block3a_52.clk1_input_clock_enable = "none",
		ram_block3a_52.connectivity_checking = "OFF",
		ram_block3a_52.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_52.init_file_layout = "port_a",
		ram_block3a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_52.mem_init0 = 2048'h8822FF5F17BEF6FFEEF794979FF7C900267FDEFFFFFAEDFF03BCEFF7A6FABFB6BF5FBFFE2AEEEEFFFFEFDFF78996F7F7F3DFBFFFFEF7FBEEFCB7B5DBFFFFAFEF67F7AAF8FD6EFDE5FDFF69E5DDB3537B7FF5FEEBAFF7217EDDFC23ED77DFA037FB7F2BFEFD903EFF8FBEC71C7CD169EF8BEF42CFFBDB26FFFA9FBDF606FE204EB73D0BF2032E813F7B64FD7EF0870ED7C3F4092FDAD025DD9E7E93F0EFD39636FA74C5FBA7F42837BBA601EF11F55C31FFCC036772DFAE858771FC1FFBE40D3F65FF020BCD2E819FFA7CEEEFFCA7EF07EF0C901A60FF22C67B1C31AEEFFEADF5AB59CBFFB7D11ABFD5FF0542EB9108D9E3FFF773878FBAA19F239827BDEA21BD,
		ram_block3a_52.mem_init1 = 768'hF2001211622C77F7F279982077971F0DFEFC2F14D8DA11990389058004BF7FEBBF7AE42CFDDBBE92B4401C08880100893BBFF3BF3E6F9BFEEFFBFF3690054480A000040020085021010C0442CB505D380A91A87CFFEF41DB876F23B3DFC2470D,
		ram_block3a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_52.operation_mode = "bidir_dual_port",
		ram_block3a_52.port_a_address_width = 12,
		ram_block3a_52.port_a_data_out_clear = "none",
		ram_block3a_52.port_a_data_out_clock = "clock0",
		ram_block3a_52.port_a_data_width = 1,
		ram_block3a_52.port_a_first_address = 16384,
		ram_block3a_52.port_a_first_bit_number = 4,
		ram_block3a_52.port_a_last_address = 19199,
		ram_block3a_52.port_a_logical_ram_depth = 19200,
		ram_block3a_52.port_a_logical_ram_width = 24,
		ram_block3a_52.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_52.port_b_address_clock = "clock1",
		ram_block3a_52.port_b_address_width = 12,
		ram_block3a_52.port_b_data_in_clock = "clock1",
		ram_block3a_52.port_b_data_out_clear = "none",
		ram_block3a_52.port_b_data_width = 1,
		ram_block3a_52.port_b_first_address = 16384,
		ram_block3a_52.port_b_first_bit_number = 4,
		ram_block3a_52.port_b_last_address = 19199,
		ram_block3a_52.port_b_logical_ram_depth = 19200,
		ram_block3a_52.port_b_logical_ram_width = 24,
		ram_block3a_52.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_52.port_b_read_enable_clock = "clock1",
		ram_block3a_52.port_b_write_enable_clock = "clock1",
		ram_block3a_52.ram_block_type = "AUTO",
		ram_block3a_52.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_53portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_53portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_53.clk0_core_clock_enable = "ena0",
		ram_block3a_53.clk0_input_clock_enable = "none",
		ram_block3a_53.clk0_output_clock_enable = "none",
		ram_block3a_53.clk1_core_clock_enable = "ena1",
		ram_block3a_53.clk1_input_clock_enable = "none",
		ram_block3a_53.connectivity_checking = "OFF",
		ram_block3a_53.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_53.init_file_layout = "port_a",
		ram_block3a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_53.mem_init0 = 2048'h82EA11D117BEF6FFEEF79FF79FF7CFBFBE7FDEFFFFFAEDFC83BCEFF7A6FABFB6BF5FBFFF6AEEEEFFFFEFDFF28996F7F7F3DFBFFFFEF7FBEEFCB7B5DBFFFFAFE80FF7AAF8FD6EFDE5FDFF69E5DDB3537B7FF5FEE0AFF7FDFEDDFD7FED7FDFABF7FB7FDBFEFDDF3EF48FBFC3BC7CDB6FEFFBEF5FFFFBDEABFFFA4E7DF006FE207EB73D0BF2432EA1377B7435FEF3812ED6CBF4093FDAF025DD9A7EF0A0EFF282B6FF0485FA8FF42827BBE601EF91F50401FFC8006776420E808F700017FBA40D7F40FF8203CD6A803FFE206EE9DCB02B07EF0C903A40FF22C07B04310EFD002DF48B58595BB7D10A9F8CFF0440EB910059F8C8D7718786BA859F238027F8EA239D,
		ram_block3a_53.mem_init1 = 768'h12001211622C1102103007FBA8E501EDFEFCFC2700DA11990389058004B84300062A200488023603B4001C088801008938A040202200004048186B27900544802000040020085021010C0442C93FFDA00AED682A69000080877FF4A3002F4705,
		ram_block3a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_53.operation_mode = "bidir_dual_port",
		ram_block3a_53.port_a_address_width = 12,
		ram_block3a_53.port_a_data_out_clear = "none",
		ram_block3a_53.port_a_data_out_clock = "clock0",
		ram_block3a_53.port_a_data_width = 1,
		ram_block3a_53.port_a_first_address = 16384,
		ram_block3a_53.port_a_first_bit_number = 5,
		ram_block3a_53.port_a_last_address = 19199,
		ram_block3a_53.port_a_logical_ram_depth = 19200,
		ram_block3a_53.port_a_logical_ram_width = 24,
		ram_block3a_53.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_53.port_b_address_clock = "clock1",
		ram_block3a_53.port_b_address_width = 12,
		ram_block3a_53.port_b_data_in_clock = "clock1",
		ram_block3a_53.port_b_data_out_clear = "none",
		ram_block3a_53.port_b_data_width = 1,
		ram_block3a_53.port_b_first_address = 16384,
		ram_block3a_53.port_b_first_bit_number = 5,
		ram_block3a_53.port_b_last_address = 19199,
		ram_block3a_53.port_b_logical_ram_depth = 19200,
		ram_block3a_53.port_b_logical_ram_width = 24,
		ram_block3a_53.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_53.port_b_read_enable_clock = "clock1",
		ram_block3a_53.port_b_write_enable_clock = "clock1",
		ram_block3a_53.ram_block_type = "AUTO",
		ram_block3a_53.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_54portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_54portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_54.clk0_core_clock_enable = "ena0",
		ram_block3a_54.clk0_input_clock_enable = "none",
		ram_block3a_54.clk0_output_clock_enable = "none",
		ram_block3a_54.clk1_core_clock_enable = "ena1",
		ram_block3a_54.clk1_input_clock_enable = "none",
		ram_block3a_54.connectivity_checking = "OFF",
		ram_block3a_54.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_54.init_file_layout = "port_a",
		ram_block3a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_54.mem_init0 = 2048'hCAEAFF90160A802B6E40049418C44900260082285400013C8620C40086601120000821F000082C122302022208048183404631120A249880000010018C27025808108A000002600030212021450050213EA4A0882C1021420C8020A816000032A96B0A68051000AC8912C3040801188C8B2003C660032614201110F80022204C14190B20432001360900354C2081400E48440924501024001B2090A0C81282904204812A0A4428320026018011A104000048006002420E080820001100240D49402B0203082A80102A20684958902B00890C9002C0C722C0010431226D002E240948415B20510AA0C75D0440C051205040C4D01906A6BE8513238020E5A0219D,
		ram_block3a_54.mem_init1 = 768'h16001211622C1102103000202085010964842C1410DA11990389058004B84300062A200488023602B4001C088801008938A040202200004048186B26900544802000040020085021010C0442C910592048FDEB7EFFEF41DBC80920A30000007D,
		ram_block3a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_54.operation_mode = "bidir_dual_port",
		ram_block3a_54.port_a_address_width = 12,
		ram_block3a_54.port_a_data_out_clear = "none",
		ram_block3a_54.port_a_data_out_clock = "clock0",
		ram_block3a_54.port_a_data_width = 1,
		ram_block3a_54.port_a_first_address = 16384,
		ram_block3a_54.port_a_first_bit_number = 6,
		ram_block3a_54.port_a_last_address = 19199,
		ram_block3a_54.port_a_logical_ram_depth = 19200,
		ram_block3a_54.port_a_logical_ram_width = 24,
		ram_block3a_54.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_54.port_b_address_clock = "clock1",
		ram_block3a_54.port_b_address_width = 12,
		ram_block3a_54.port_b_data_in_clock = "clock1",
		ram_block3a_54.port_b_data_out_clear = "none",
		ram_block3a_54.port_b_data_width = 1,
		ram_block3a_54.port_b_first_address = 16384,
		ram_block3a_54.port_b_first_bit_number = 6,
		ram_block3a_54.port_b_last_address = 19199,
		ram_block3a_54.port_b_logical_ram_depth = 19200,
		ram_block3a_54.port_b_logical_ram_width = 24,
		ram_block3a_54.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_54.port_b_read_enable_clock = "clock1",
		ram_block3a_54.port_b_write_enable_clock = "clock1",
		ram_block3a_54.ram_block_type = "AUTO",
		ram_block3a_54.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_55portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_55portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_55.clk0_core_clock_enable = "ena0",
		ram_block3a_55.clk0_input_clock_enable = "none",
		ram_block3a_55.clk0_output_clock_enable = "none",
		ram_block3a_55.clk1_core_clock_enable = "ena1",
		ram_block3a_55.clk1_input_clock_enable = "none",
		ram_block3a_55.connectivity_checking = "OFF",
		ram_block3a_55.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_55.init_file_layout = "port_a",
		ram_block3a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_55.mem_init0 = 2048'hCAEAFFD097BEF6FFEEF79FF79FF7CFBFBE7FDEFFFFFAEDFC07BCEFF7A6FABFB6BF5FBFFF6AEEEEFFFFEFDFF20996F7F7F3DFBFFFFEF7FBEEFCB7B5DBFFFFAFF807F7AAF8FD6EFDE5FDFF69E5DDB3537B7FF5FEE02FF7FDFEDDFD7FED7FDFABF7FB7FFBFEFDDF3EF48FBF43BC7CDB07EFFBEF5CBFFBDE23FFFAE0FDF006FE203EB73909F2012EB13F7B7035FEF3812ED643F4093FDAE024DD9B7ED0A0EFF28236FE0485FA07FC2827BBC601EF91F50401FFC8002776420E800770001FFBE40D3F41FF0203CD6A803FFA206EE954A02B07EF0C903AC0FF22C07B04310EF5002BF40348415FB7D10A9F85FF04406B910059F0C0D37107A6BE819F238027FDEA239D,
		ram_block3a_55.mem_init1 = 768'h12001211622C1102103000202085010964842C0700DA11990389058004B84300062A20048802360794001C088801008938A040202200004048186B25D00544802000040020085021010C0442C910592008FDEB7EFFEF41DBCF7FF7BFDFEF477D,
		ram_block3a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_55.operation_mode = "bidir_dual_port",
		ram_block3a_55.port_a_address_width = 12,
		ram_block3a_55.port_a_data_out_clear = "none",
		ram_block3a_55.port_a_data_out_clock = "clock0",
		ram_block3a_55.port_a_data_width = 1,
		ram_block3a_55.port_a_first_address = 16384,
		ram_block3a_55.port_a_first_bit_number = 7,
		ram_block3a_55.port_a_last_address = 19199,
		ram_block3a_55.port_a_logical_ram_depth = 19200,
		ram_block3a_55.port_a_logical_ram_width = 24,
		ram_block3a_55.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_55.port_b_address_clock = "clock1",
		ram_block3a_55.port_b_address_width = 12,
		ram_block3a_55.port_b_data_in_clock = "clock1",
		ram_block3a_55.port_b_data_out_clear = "none",
		ram_block3a_55.port_b_data_width = 1,
		ram_block3a_55.port_b_first_address = 16384,
		ram_block3a_55.port_b_first_bit_number = 7,
		ram_block3a_55.port_b_last_address = 19199,
		ram_block3a_55.port_b_logical_ram_depth = 19200,
		ram_block3a_55.port_b_logical_ram_width = 24,
		ram_block3a_55.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_55.port_b_read_enable_clock = "clock1",
		ram_block3a_55.port_b_write_enable_clock = "clock1",
		ram_block3a_55.ram_block_type = "AUTO",
		ram_block3a_55.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_56portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_56portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_56.clk0_core_clock_enable = "ena0",
		ram_block3a_56.clk0_input_clock_enable = "none",
		ram_block3a_56.clk0_output_clock_enable = "none",
		ram_block3a_56.clk1_core_clock_enable = "ena1",
		ram_block3a_56.clk1_input_clock_enable = "none",
		ram_block3a_56.connectivity_checking = "OFF",
		ram_block3a_56.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_56.init_file_layout = "port_a",
		ram_block3a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_56.mem_init0 = 2048'hC0EA975F1EBAE22F6EE68E969BD7CD0D3626C22CDF1A05FEC72CC7E1867819A01E4F27F14AEEEC9FF3425E6BA904B5E763563F9FAE7698AEA0321003BFE7064D71D3AA904C0E7DA4F0FB29655D8150637FF5B88A7FF0A9D29DED20EC36408AB3F97BCA6EDD992CFEB996D38C18D314CCDB6F18B7F3DF6295F247B0FA54A6602E953DDDA0012403373B71BD7E73A704DECBC56BB5D20235C8BE20DAF0EFF686B6DE24E5BB6FDE2AF3138E31A4B1F154840ACA4123665B1E8CDC235D7D59363D5F682B4A33CD7A96B47E786AE9D8B12B808D1D92A2CCFF3AEF390EBD02779AACE58B59C37F31DF6AA8E7DF1E48621538585FEEF353978FBE859F3390A3A4A03FBF,
		ram_block3a_56.mem_init1 = 768'h16293E1D727E174750318F7165F7176DF4D43E25D5FED9F98BE967CDCCBD4381176BE42C8CCA3612BD04DC18AD0F228B7CB9F3B7220413D4ECBBFF27F40F6480A00004002009772B07CC4476EF7E59207AD9AA6EFFA500D1851965B352270015,
		ram_block3a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_56.operation_mode = "bidir_dual_port",
		ram_block3a_56.port_a_address_width = 12,
		ram_block3a_56.port_a_data_out_clear = "none",
		ram_block3a_56.port_a_data_out_clock = "clock0",
		ram_block3a_56.port_a_data_width = 1,
		ram_block3a_56.port_a_first_address = 16384,
		ram_block3a_56.port_a_first_bit_number = 8,
		ram_block3a_56.port_a_last_address = 19199,
		ram_block3a_56.port_a_logical_ram_depth = 19200,
		ram_block3a_56.port_a_logical_ram_width = 24,
		ram_block3a_56.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_56.port_b_address_clock = "clock1",
		ram_block3a_56.port_b_address_width = 12,
		ram_block3a_56.port_b_data_in_clock = "clock1",
		ram_block3a_56.port_b_data_out_clear = "none",
		ram_block3a_56.port_b_data_width = 1,
		ram_block3a_56.port_b_first_address = 16384,
		ram_block3a_56.port_b_first_bit_number = 8,
		ram_block3a_56.port_b_last_address = 19199,
		ram_block3a_56.port_b_logical_ram_depth = 19200,
		ram_block3a_56.port_b_logical_ram_width = 24,
		ram_block3a_56.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_56.port_b_read_enable_clock = "clock1",
		ram_block3a_56.port_b_write_enable_clock = "clock1",
		ram_block3a_56.ram_block_type = "AUTO",
		ram_block3a_56.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_57portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_57portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_57.clk0_core_clock_enable = "ena0",
		ram_block3a_57.clk0_input_clock_enable = "none",
		ram_block3a_57.clk0_output_clock_enable = "none",
		ram_block3a_57.clk1_core_clock_enable = "ena1",
		ram_block3a_57.clk1_input_clock_enable = "none",
		ram_block3a_57.connectivity_checking = "OFF",
		ram_block3a_57.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_57.init_file_layout = "port_a",
		ram_block3a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_57.mem_init0 = 2048'h80AAB7DC9E2EA4FB6E4695D71BC64DAFAE71C2FCD7E0E9BC72A0EC16A6E2B1269E5D2BFF62E8ECFFF3E243E72884B5E351CEBF163E35F9A6B803915BFE3F27DC54338A70416671043D7D60E5C5A2513B7EF5FEC9AE33A14E8C8D79EC37DF89F6EB7F2AFED5981CFDED3FCFB4080165ACFBEF1AA6601FA75FF8CCB8F8407B207C9639DB72532E27367924B5EEF1A5C4DF4A741BAFD0363F197E7E99A0EA73F236DB1485EBEE7E2A338187078211F53EA1485F41E762479E895D73F19FC16E0F09407B221B496E9D72AE20E86F5095EF95891E979A5CC7FBEB011CBD22E50C2B25C959C15B21597AE287FD1CC4E2D520D0EEDEF03BD7BFB2B193338FA0A9E23DDF,
		ram_block3a_57.mem_init1 = 768'h57081391F27E17D2F23006B27A951FADECB47C1415FED199AB8977ADC6BB47E2AE2BF024C893BE82B4083C18AD0138893CA743B72E0F80726CBBFF24FD5D5480A00004002008D871010C04D7CB3BD9200AA9297CEFE640C0C66960B30BA70745,
		ram_block3a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_57.operation_mode = "bidir_dual_port",
		ram_block3a_57.port_a_address_width = 12,
		ram_block3a_57.port_a_data_out_clear = "none",
		ram_block3a_57.port_a_data_out_clock = "clock0",
		ram_block3a_57.port_a_data_width = 1,
		ram_block3a_57.port_a_first_address = 16384,
		ram_block3a_57.port_a_first_bit_number = 9,
		ram_block3a_57.port_a_last_address = 19199,
		ram_block3a_57.port_a_logical_ram_depth = 19200,
		ram_block3a_57.port_a_logical_ram_width = 24,
		ram_block3a_57.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_57.port_b_address_clock = "clock1",
		ram_block3a_57.port_b_address_width = 12,
		ram_block3a_57.port_b_data_in_clock = "clock1",
		ram_block3a_57.port_b_data_out_clear = "none",
		ram_block3a_57.port_b_data_width = 1,
		ram_block3a_57.port_b_first_address = 16384,
		ram_block3a_57.port_b_first_bit_number = 9,
		ram_block3a_57.port_b_last_address = 19199,
		ram_block3a_57.port_b_logical_ram_depth = 19200,
		ram_block3a_57.port_b_logical_ram_width = 24,
		ram_block3a_57.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_57.port_b_read_enable_clock = "clock1",
		ram_block3a_57.port_b_write_enable_clock = "clock1",
		ram_block3a_57.ram_block_type = "AUTO",
		ram_block3a_57.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_58portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_58portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_58.clk0_core_clock_enable = "ena0",
		ram_block3a_58.clk0_input_clock_enable = "none",
		ram_block3a_58.clk0_output_clock_enable = "none",
		ram_block3a_58.clk1_core_clock_enable = "ena1",
		ram_block3a_58.clk1_input_clock_enable = "none",
		ram_block3a_58.connectivity_checking = "OFF",
		ram_block3a_58.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_58.init_file_layout = "port_a",
		ram_block3a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_58.mem_init0 = 2048'hC26A53DF1E1EE6FFEEF104979BC4CD2E3E69DEFCDFFAED3C87A0C400866011201E4923FE62E8EC922F0243BF1984B5E34046BF163E2499AEA003B5018C3FA7FC19F38AF04006ED043D2121E5C58353213EE4FEE8BDF2A5FE8C887FEC7F000077E97FDBE825153CEC9FBE530C081B76ECEB2006C7E01B6BD422B258F436FB23BE94192BF04520013F7920BDEC21872CC6D1F509BFD0627C185B209BB0E85B87B06B34C5EA83F47C2781A7F7E0B3A10424C84C42E003DFAE84837C0E1FC16EFF29672BC20BC96A9D912E7CEC6DF4A62F13893F9702DEC73BE62114BD0275FEAE343B485BDF215F7AB09CDD1F42E21528D051F9F679878EE78D933397A0E1A039FD,
		ram_block3a_58.mem_init1 = 768'h96B57F9162AC77C632709E307FE51D69E6C4BD249DFED1998B8977EDC4FF4308062BF50DFC823E9A9C001C18AD0138893BBF4028220F9BF04B586B27D01D6480A000040020085021010C04F7E97C5D206A99682C6F0E01818D59B0B7C6EF0505,
		ram_block3a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_58.operation_mode = "bidir_dual_port",
		ram_block3a_58.port_a_address_width = 12,
		ram_block3a_58.port_a_data_out_clear = "none",
		ram_block3a_58.port_a_data_out_clock = "clock0",
		ram_block3a_58.port_a_data_width = 1,
		ram_block3a_58.port_a_first_address = 16384,
		ram_block3a_58.port_a_first_bit_number = 10,
		ram_block3a_58.port_a_last_address = 19199,
		ram_block3a_58.port_a_logical_ram_depth = 19200,
		ram_block3a_58.port_a_logical_ram_width = 24,
		ram_block3a_58.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_58.port_b_address_clock = "clock1",
		ram_block3a_58.port_b_address_width = 12,
		ram_block3a_58.port_b_data_in_clock = "clock1",
		ram_block3a_58.port_b_data_out_clear = "none",
		ram_block3a_58.port_b_data_width = 1,
		ram_block3a_58.port_b_first_address = 16384,
		ram_block3a_58.port_b_first_bit_number = 10,
		ram_block3a_58.port_b_last_address = 19199,
		ram_block3a_58.port_b_logical_ram_depth = 19200,
		ram_block3a_58.port_b_logical_ram_width = 24,
		ram_block3a_58.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_58.port_b_read_enable_clock = "clock1",
		ram_block3a_58.port_b_write_enable_clock = "clock1",
		ram_block3a_58.ram_block_type = "AUTO",
		ram_block3a_58.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_59portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_59portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_59.clk0_core_clock_enable = "ena0",
		ram_block3a_59.clk0_input_clock_enable = "none",
		ram_block3a_59.clk0_output_clock_enable = "none",
		ram_block3a_59.clk1_core_clock_enable = "ena1",
		ram_block3a_59.clk1_input_clock_enable = "none",
		ram_block3a_59.connectivity_checking = "OFF",
		ram_block3a_59.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_59.init_file_layout = "port_a",
		ram_block3a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_59.mem_init0 = 2048'h82E2131E16BEE6FFEEF79FF79BC4CDAFBE61DEFCDFFAEDBDCBA0C400866011201E4923FF62E8EC92230243E71984B5E34046BF163E2499AEA003B5018C3FA7E82FF3AAF04006FD043D2121E5C58353213EF5FEE02FF3E5FE8C8D7BEC57000837E97FDBE8059C3CE48FBF431C081B13ECFB201FEFE017A2D4225A38F006FF62BE9439FD700720333F7920756C23816CC6C3F509A7D0767DD89F20D8E0E85A82B04E7485EA87FC283781A7F7E013A12411C858416006DFBE8887780013C1AEFFA9422B4203C96A9CD03A7CE869DC882B13893F97227CC73BE02104BDA27FF2AC248B48595F215F0A80BFDF1F4062D5005063E7F07107B6BA8D93338FA0FCA23D9D,
		ram_block3a_59.mem_init1 = 768'hF7BD7F91622C1137F27981EBA0851DE97EC43D36C9FED1998B8977EDC4B87FEBBF7A2004895BBE8F9C001C18AD01388938A0F3BF3E60004EEFFBFF27F05F44802000040020085021010C0477CB33DD206AF5EB6E6F010081C679E7A71D22034D,
		ram_block3a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_59.operation_mode = "bidir_dual_port",
		ram_block3a_59.port_a_address_width = 12,
		ram_block3a_59.port_a_data_out_clear = "none",
		ram_block3a_59.port_a_data_out_clock = "clock0",
		ram_block3a_59.port_a_data_width = 1,
		ram_block3a_59.port_a_first_address = 16384,
		ram_block3a_59.port_a_first_bit_number = 11,
		ram_block3a_59.port_a_last_address = 19199,
		ram_block3a_59.port_a_logical_ram_depth = 19200,
		ram_block3a_59.port_a_logical_ram_width = 24,
		ram_block3a_59.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_59.port_b_address_clock = "clock1",
		ram_block3a_59.port_b_address_width = 12,
		ram_block3a_59.port_b_data_in_clock = "clock1",
		ram_block3a_59.port_b_data_out_clear = "none",
		ram_block3a_59.port_b_data_width = 1,
		ram_block3a_59.port_b_first_address = 16384,
		ram_block3a_59.port_b_first_bit_number = 11,
		ram_block3a_59.port_b_last_address = 19199,
		ram_block3a_59.port_b_logical_ram_depth = 19200,
		ram_block3a_59.port_b_logical_ram_width = 24,
		ram_block3a_59.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_59.port_b_read_enable_clock = "clock1",
		ram_block3a_59.port_b_write_enable_clock = "clock1",
		ram_block3a_59.ram_block_type = "AUTO",
		ram_block3a_59.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_60portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_60portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_60.clk0_core_clock_enable = "ena0",
		ram_block3a_60.clk0_input_clock_enable = "none",
		ram_block3a_60.clk0_output_clock_enable = "none",
		ram_block3a_60.clk1_core_clock_enable = "ena1",
		ram_block3a_60.clk1_input_clock_enable = "none",
		ram_block3a_60.connectivity_checking = "OFF",
		ram_block3a_60.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_60.init_file_layout = "port_a",
		ram_block3a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_60.mem_init0 = 2048'hC022135F96BEE6FFEEF79FF79BC4CDAFBE61DEFCDFFAEDBD37A0C400866011201E4923FF62E8EC92230243E76984B5E34046BF163E2499AEA003B5018C3FA7EC67F3AAF04006FD043D2121E5C58353213EF5FEE8EFF3397E8C8C27EC7F000BF7E97F0BE805D33CECEFBEC7BC081165EC8B2002DFE01B23D4223E78FC66FE300E94390BF0032001BF7931FDEC20970CCECBF4FB3FD05025D83E20B3F0E877F6304A74E5EAEFF67EF781EE01E0B1A15EB1C84F3B6003DFAE84CF77FFFFC1B40D696C2B2F7BC93FC3B03A7CE86DFC97FFA3890CF0A2E0C762DF211E33A26FFEAC24EB59CBFF21511AC095DF25CEE2911ED077F7F471C78FBFB193239820BDA263BF,
		ram_block3a_60.mem_init1 = 768'h1200121DF6FE77F7F279802020851D0DFEC4ED1518DA39FD23EF85801EFF7FEBBF7BF52DFDDBBE92B56CFE68DA8FC38B7FBFF3BF3E6F9BFEEFFBFF26DC054480A000040020085021010C044AEF107DA01A912B6C6F000081C819F4A7000F033D,
		ram_block3a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_60.operation_mode = "bidir_dual_port",
		ram_block3a_60.port_a_address_width = 12,
		ram_block3a_60.port_a_data_out_clear = "none",
		ram_block3a_60.port_a_data_out_clock = "clock0",
		ram_block3a_60.port_a_data_width = 1,
		ram_block3a_60.port_a_first_address = 16384,
		ram_block3a_60.port_a_first_bit_number = 12,
		ram_block3a_60.port_a_last_address = 19199,
		ram_block3a_60.port_a_logical_ram_depth = 19200,
		ram_block3a_60.port_a_logical_ram_width = 24,
		ram_block3a_60.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_60.port_b_address_clock = "clock1",
		ram_block3a_60.port_b_address_width = 12,
		ram_block3a_60.port_b_data_in_clock = "clock1",
		ram_block3a_60.port_b_data_out_clear = "none",
		ram_block3a_60.port_b_data_width = 1,
		ram_block3a_60.port_b_first_address = 16384,
		ram_block3a_60.port_b_first_bit_number = 12,
		ram_block3a_60.port_b_last_address = 19199,
		ram_block3a_60.port_b_logical_ram_depth = 19200,
		ram_block3a_60.port_b_logical_ram_width = 24,
		ram_block3a_60.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_60.port_b_read_enable_clock = "clock1",
		ram_block3a_60.port_b_write_enable_clock = "clock1",
		ram_block3a_60.ram_block_type = "AUTO",
		ram_block3a_60.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_61portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_61portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_61.clk0_core_clock_enable = "ena0",
		ram_block3a_61.clk0_input_clock_enable = "none",
		ram_block3a_61.clk0_output_clock_enable = "none",
		ram_block3a_61.clk1_core_clock_enable = "ena1",
		ram_block3a_61.clk1_input_clock_enable = "none",
		ram_block3a_61.connectivity_checking = "OFF",
		ram_block3a_61.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_61.init_file_layout = "port_a",
		ram_block3a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_61.mem_init0 = 2048'h8AEAFDD116BEE6FFEEF79FF79BC4CDAFBE61DEFCDFFAEDBE83A0C400866011201E4923FF62E8EC92230243E20984B5E34046BF163E2499AEA003B5018C3FA7EB0FF3AAF04006FD043D2121E5C58353213EF5FEE3AFF3FDFE8C8D7FEC7F000BF7E97FFBE805DF3CE78FBFC3BC081B67ECFB201FFFE01EAFD422CFF8F206FE203E94390BF043202137793035EC23812CC7CBF4093FD07025D81A20F0A0E87282B04F0485EB8FF4282781E601E091A10401C848006006420E818F700017C1E40D69412B8203C96A80303E20686BDC902B03890C902240C722C0210431027D002C258B58595B21510AA0CCDF0440E291005078C0D4738786BA8593238020F8A2239D,
		ram_block3a_61.mem_init1 = 768'h12001211622C110210301FFBFFF703EDFEC4FE2700DA11990389058004B84300062A200488023603B4001C088801008938A040202200004048186B37D00544802000040020085021010C0442C97FFDB80AEDE83AF9EF41DA8019F7BBDFEF0305,
		ram_block3a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_61.operation_mode = "bidir_dual_port",
		ram_block3a_61.port_a_address_width = 12,
		ram_block3a_61.port_a_data_out_clear = "none",
		ram_block3a_61.port_a_data_out_clock = "clock0",
		ram_block3a_61.port_a_data_width = 1,
		ram_block3a_61.port_a_first_address = 16384,
		ram_block3a_61.port_a_first_bit_number = 13,
		ram_block3a_61.port_a_last_address = 19199,
		ram_block3a_61.port_a_logical_ram_depth = 19200,
		ram_block3a_61.port_a_logical_ram_width = 24,
		ram_block3a_61.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_61.port_b_address_clock = "clock1",
		ram_block3a_61.port_b_address_width = 12,
		ram_block3a_61.port_b_data_in_clock = "clock1",
		ram_block3a_61.port_b_data_out_clear = "none",
		ram_block3a_61.port_b_data_width = 1,
		ram_block3a_61.port_b_first_address = 16384,
		ram_block3a_61.port_b_first_bit_number = 13,
		ram_block3a_61.port_b_last_address = 19199,
		ram_block3a_61.port_b_logical_ram_depth = 19200,
		ram_block3a_61.port_b_logical_ram_width = 24,
		ram_block3a_61.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_61.port_b_read_enable_clock = "clock1",
		ram_block3a_61.port_b_write_enable_clock = "clock1",
		ram_block3a_61.ram_block_type = "AUTO",
		ram_block3a_61.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_62portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_62portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_62.clk0_core_clock_enable = "ena0",
		ram_block3a_62.clk0_input_clock_enable = "none",
		ram_block3a_62.clk0_output_clock_enable = "none",
		ram_block3a_62.clk1_core_clock_enable = "ena1",
		ram_block3a_62.clk1_input_clock_enable = "none",
		ram_block3a_62.connectivity_checking = "OFF",
		ram_block3a_62.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_62.init_file_layout = "port_a",
		ram_block3a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_62.mem_init0 = 2048'hCAEAFF90170A902B6E4004941CF74B10261E822B7400017C863CEFF7A6FABFB6A11EBDF0080E2E7FFFEF9E328816C397F3DF31FBCAF7FAC05CB410DBFFE70A5808148A08BD6A60E1F0FF68215D30507B7FA4A0882C1421425DF020A916DFA032BB6B0A7EFD1002BC8912C3047CC1108F8BEF43C67BC3263FF81115F80022200C371D0B22432E81360B44355EF081421E484409245A9024059B7E90A0CF928296F204813A0A4428323A26018F11F5040037C8006772420E08082000113A240D5F40FF02030C2A801FEA206EC958B02B04EF0C901AC0FF22C05B04312EED002FF40948415BB6D10ABFC77D0440C9512059C0CCD31906A6BE851F238027E5E8219D,
		ram_block3a_62.mem_init1 = 768'h16001211622C1102103000202085010964BC2C1410DA11990389058004B84300062A200488023602B4001C088801008938A040202200004048186B26D00544802000040020085021010C0442C910592048FDEB7EFFEF41DBCF6F20A30000447D,
		ram_block3a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_62.operation_mode = "bidir_dual_port",
		ram_block3a_62.port_a_address_width = 12,
		ram_block3a_62.port_a_data_out_clear = "none",
		ram_block3a_62.port_a_data_out_clock = "clock0",
		ram_block3a_62.port_a_data_width = 1,
		ram_block3a_62.port_a_first_address = 16384,
		ram_block3a_62.port_a_first_bit_number = 14,
		ram_block3a_62.port_a_last_address = 19199,
		ram_block3a_62.port_a_logical_ram_depth = 19200,
		ram_block3a_62.port_a_logical_ram_width = 24,
		ram_block3a_62.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_62.port_b_address_clock = "clock1",
		ram_block3a_62.port_b_address_width = 12,
		ram_block3a_62.port_b_data_in_clock = "clock1",
		ram_block3a_62.port_b_data_out_clear = "none",
		ram_block3a_62.port_b_data_width = 1,
		ram_block3a_62.port_b_first_address = 16384,
		ram_block3a_62.port_b_first_bit_number = 14,
		ram_block3a_62.port_b_last_address = 19199,
		ram_block3a_62.port_b_logical_ram_depth = 19200,
		ram_block3a_62.port_b_logical_ram_width = 24,
		ram_block3a_62.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_62.port_b_read_enable_clock = "clock1",
		ram_block3a_62.port_b_write_enable_clock = "clock1",
		ram_block3a_62.ram_block_type = "AUTO",
		ram_block3a_62.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_63portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_63portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_63.clk0_core_clock_enable = "ena0",
		ram_block3a_63.clk0_input_clock_enable = "none",
		ram_block3a_63.clk0_output_clock_enable = "none",
		ram_block3a_63.clk1_core_clock_enable = "ena1",
		ram_block3a_63.clk1_input_clock_enable = "none",
		ram_block3a_63.connectivity_checking = "OFF",
		ram_block3a_63.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_63.init_file_layout = "port_a",
		ram_block3a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_63.mem_init0 = 2048'hCAEAFFD097BEF6FFEEF79FF79FF7CFBFBE7FDEFFFFFAEDFC07BCEFF7A6FABFB6BF5FBFFF6AEEEEFFFFEFDFF20996F7F7F3DFBFFFFEF7FBEEFCB7B5DBFFFFAFF807F7AAF8FD6EFDE5FDFF69E5DDB3537B7FF5FEE02FF7FDFEDDFD7FED7FDFABF7FB7FFBFEFDDF3EF48FBF43BC7CDB0FEFFBEF5CBFFBDE23FFFAE0FDF006FE207EB73909F2012EB13F7B7035FEF3812ED643F4093FDAE024DD9B7ED0A0EFF28236FE0485FA07FC2827BBC601EF91F50401FFC8002776420E800770001FFBE40D3F41FF0203CD6A803FFA206EE954A02B07EF0C903AC0FF22C07B04310EF5002BF40348415FB7D10A9F85FF04406B910059F0C0D37107A6BE819F238027FDEA239D,
		ram_block3a_63.mem_init1 = 768'h12001211622C1102103000202085010964842C0700DA11990389058004B84300062A20048802360794001C088801008938A040202200004048186B25900544802000040020085021010C0442C910592008FDEB7EFFEF41DBCF7FF7BFDFEF477D,
		ram_block3a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_63.operation_mode = "bidir_dual_port",
		ram_block3a_63.port_a_address_width = 12,
		ram_block3a_63.port_a_data_out_clear = "none",
		ram_block3a_63.port_a_data_out_clock = "clock0",
		ram_block3a_63.port_a_data_width = 1,
		ram_block3a_63.port_a_first_address = 16384,
		ram_block3a_63.port_a_first_bit_number = 15,
		ram_block3a_63.port_a_last_address = 19199,
		ram_block3a_63.port_a_logical_ram_depth = 19200,
		ram_block3a_63.port_a_logical_ram_width = 24,
		ram_block3a_63.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_63.port_b_address_clock = "clock1",
		ram_block3a_63.port_b_address_width = 12,
		ram_block3a_63.port_b_data_in_clock = "clock1",
		ram_block3a_63.port_b_data_out_clear = "none",
		ram_block3a_63.port_b_data_width = 1,
		ram_block3a_63.port_b_first_address = 16384,
		ram_block3a_63.port_b_first_bit_number = 15,
		ram_block3a_63.port_b_last_address = 19199,
		ram_block3a_63.port_b_logical_ram_depth = 19200,
		ram_block3a_63.port_b_logical_ram_width = 24,
		ram_block3a_63.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_63.port_b_read_enable_clock = "clock1",
		ram_block3a_63.port_b_write_enable_clock = "clock1",
		ram_block3a_63.ram_block_type = "AUTO",
		ram_block3a_63.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_64
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_64portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_64portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_64.clk0_core_clock_enable = "ena0",
		ram_block3a_64.clk0_input_clock_enable = "none",
		ram_block3a_64.clk0_output_clock_enable = "none",
		ram_block3a_64.clk1_core_clock_enable = "ena1",
		ram_block3a_64.clk1_input_clock_enable = "none",
		ram_block3a_64.connectivity_checking = "OFF",
		ram_block3a_64.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_64.init_file_layout = "port_a",
		ram_block3a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_64.mem_init0 = 2048'h822259DD170A84BBEEC58F951BE44B92365C9EFB74E0E97CB6B4ED56A678B9B0384A31FE280AEE722FAF8362C896C393D0DFB7B3AEF698AEA824B5D9CC2FAA792A34AAE8B162E1A130EB282555B253393EB4A6A12C1635EE4C9934A8564781F3E96B2BF8259812FD8F3FC7946C03018CFBA802E7E81FEB7E2820BDF2267673FC3639EF701322B73F4910F54CA085025FC8751BB658A23594BF22B9F0C837B6306F54C1EAEE647C22A8EE31C313E57C30754949E4134F3E0957755293A2263DAF4A2FEA3B086A96FBAE246C4F509C2B03EB2D92A2E4DFFAE34304B50EED562D34A94953FBA75F2AA0A65F1EC649D52A59F3F5F531D6B7F38913339423B0EA29FD,
		ram_block3a_64.mem_init1 = 768'h32293F9962BE3303307910A2FEA50D6D7C84AD1555FED1992B8BC5C88EFE6F698E3AF025F9933E829D00BC689B076A8B7DA6F1AE3A6E98666D1B7F34F9075480A000040020085031710C04D7C93BDDB878FD2B286D8501C3894FF5A71EAD4005,
		ram_block3a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_64.operation_mode = "bidir_dual_port",
		ram_block3a_64.port_a_address_width = 12,
		ram_block3a_64.port_a_data_out_clear = "none",
		ram_block3a_64.port_a_data_out_clock = "clock0",
		ram_block3a_64.port_a_data_width = 1,
		ram_block3a_64.port_a_first_address = 16384,
		ram_block3a_64.port_a_first_bit_number = 16,
		ram_block3a_64.port_a_last_address = 19199,
		ram_block3a_64.port_a_logical_ram_depth = 19200,
		ram_block3a_64.port_a_logical_ram_width = 24,
		ram_block3a_64.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_64.port_b_address_clock = "clock1",
		ram_block3a_64.port_b_address_width = 12,
		ram_block3a_64.port_b_data_in_clock = "clock1",
		ram_block3a_64.port_b_data_out_clear = "none",
		ram_block3a_64.port_b_data_width = 1,
		ram_block3a_64.port_b_first_address = 16384,
		ram_block3a_64.port_b_first_bit_number = 16,
		ram_block3a_64.port_b_last_address = 19199,
		ram_block3a_64.port_b_logical_ram_depth = 19200,
		ram_block3a_64.port_b_logical_ram_width = 24,
		ram_block3a_64.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_64.port_b_read_enable_clock = "clock1",
		ram_block3a_64.port_b_write_enable_clock = "clock1",
		ram_block3a_64.ram_block_type = "AUTO",
		ram_block3a_64.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_65
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_65portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_65portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_65.clk0_core_clock_enable = "ena0",
		ram_block3a_65.clk0_input_clock_enable = "none",
		ram_block3a_65.clk0_output_clock_enable = "none",
		ram_block3a_65.clk1_core_clock_enable = "ena1",
		ram_block3a_65.clk1_input_clock_enable = "none",
		ram_block3a_65.connectivity_checking = "OFF",
		ram_block3a_65.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_65.init_file_layout = "port_a",
		ram_block3a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_65.mem_init0 = 2048'h82AADF559F2EB0EBEEC714D59CE54F35AE79DE2FF70001BDB230C44086F81132385FB3F622C8EE9FFF4FC3638816F7F3C1473F37FEB5FBA6B4073483BE378F6B0E17AA98F00671853D7D68E5DD9052237EE5B8EB7E34B562CC916EE877DA00B6E97B1B6EF5580EEFFB13C3846C1900ACFB6511F668022E35F0D515F6622221ACB41DFD20032CB3B77925BD6E71A7A6DECA44E9A5D8F62E8C7F78BAB0EA7AF2B6F204E5EB46567E37292707C991A13E043D4E412372421E085E2FF31D63EE0FC9607B0213496E95593E24ECE9D098EF96EB3E979AF8E73BEB4314B3AE7756AEB5C159D9DBA6D95AF2867F1CC46BD510D977D4F41BD787EBBD93339BA0F1A22FDF,
		ram_block3a_65.mem_init1 = 768'h93081215F2FC1733F2399638E09509AD7CF46D16D5FED1990B8DF7E8C6BD5B8A263B30058D833612B40C1C68E9073A893FBE423F226F03DCCE1BFF25F40564802000040020085021010C0456CD37DD28188D692E7B0C00D18C2966A31483474D,
		ram_block3a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_65.operation_mode = "bidir_dual_port",
		ram_block3a_65.port_a_address_width = 12,
		ram_block3a_65.port_a_data_out_clear = "none",
		ram_block3a_65.port_a_data_out_clock = "clock0",
		ram_block3a_65.port_a_data_width = 1,
		ram_block3a_65.port_a_first_address = 16384,
		ram_block3a_65.port_a_first_bit_number = 17,
		ram_block3a_65.port_a_last_address = 19199,
		ram_block3a_65.port_a_logical_ram_depth = 19200,
		ram_block3a_65.port_a_logical_ram_width = 24,
		ram_block3a_65.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_65.port_b_address_clock = "clock1",
		ram_block3a_65.port_b_address_width = 12,
		ram_block3a_65.port_b_data_in_clock = "clock1",
		ram_block3a_65.port_b_data_out_clear = "none",
		ram_block3a_65.port_b_data_width = 1,
		ram_block3a_65.port_b_first_address = 16384,
		ram_block3a_65.port_b_first_bit_number = 17,
		ram_block3a_65.port_b_last_address = 19199,
		ram_block3a_65.port_b_logical_ram_depth = 19200,
		ram_block3a_65.port_b_logical_ram_width = 24,
		ram_block3a_65.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_65.port_b_read_enable_clock = "clock1",
		ram_block3a_65.port_b_write_enable_clock = "clock1",
		ram_block3a_65.ram_block_type = "AUTO",
		ram_block3a_65.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_66
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_66portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_66portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_66.clk0_core_clock_enable = "ena0",
		ram_block3a_66.clk0_input_clock_enable = "none",
		ram_block3a_66.clk0_output_clock_enable = "none",
		ram_block3a_66.clk1_core_clock_enable = "ena1",
		ram_block3a_66.clk1_input_clock_enable = "none",
		ram_block3a_66.connectivity_checking = "OFF",
		ram_block3a_66.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_66.init_file_layout = "port_a",
		ram_block3a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_66.mem_init0 = 2048'hC06A1BD11F1EF6FF6EC784959FE6490E2601C2FFFFFAED3EC7B0C4408662113038482DF04808EE92230FC3AA3996F7F3C047BF37FEA4F8C0580791818C3F2FE84BF7AA78F0066D853D216021459351213EE4FEE03DF6B1DECC9879E83F01ABB2A97F3AE805553EF49DBE530C6C0372ECEB2350FE681E63F422E2DDF414FB223EB41D0FF0452227377920BD6C20876EDF51F509BFD8A27C1C5B26F0B0E85387B04B04C5EBABFC2823A987F7E9B3F506A5FD4C412017C22E0999700C1FE3EEFFA966FFC20BC92A92382E24E84BDCAF2F11EB1F9722DEFFBBE6631CB10E6556AA7543485B5BA75F7AD0FD7F1F426B1508D949D3F213D786B285933387A0B1AA29FF,
		ram_block3a_66.mem_init1 = 768'hF2B57F91F6FE71F3F03911E3209715E9FCA43F159DFED199A3E9F7E8C4FC47EBBF6A3105885B361F9C001C6888873A8938BE43BF3E0F9BC26FFBEB24D04564802000040020085021010C04F7EB74592068E1EB38FF0F00DA8A59B1BB03E8050D,
		ram_block3a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_66.operation_mode = "bidir_dual_port",
		ram_block3a_66.port_a_address_width = 12,
		ram_block3a_66.port_a_data_out_clear = "none",
		ram_block3a_66.port_a_data_out_clock = "clock0",
		ram_block3a_66.port_a_data_width = 1,
		ram_block3a_66.port_a_first_address = 16384,
		ram_block3a_66.port_a_first_bit_number = 18,
		ram_block3a_66.port_a_last_address = 19199,
		ram_block3a_66.port_a_logical_ram_depth = 19200,
		ram_block3a_66.port_a_logical_ram_width = 24,
		ram_block3a_66.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_66.port_b_address_clock = "clock1",
		ram_block3a_66.port_b_address_width = 12,
		ram_block3a_66.port_b_data_in_clock = "clock1",
		ram_block3a_66.port_b_data_out_clear = "none",
		ram_block3a_66.port_b_data_width = 1,
		ram_block3a_66.port_b_first_address = 16384,
		ram_block3a_66.port_b_first_bit_number = 18,
		ram_block3a_66.port_b_last_address = 19199,
		ram_block3a_66.port_b_logical_ram_depth = 19200,
		ram_block3a_66.port_b_logical_ram_width = 24,
		ram_block3a_66.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_66.port_b_read_enable_clock = "clock1",
		ram_block3a_66.port_b_write_enable_clock = "clock1",
		ram_block3a_66.ram_block_type = "AUTO",
		ram_block3a_66.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_67
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_67portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_67portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_67.clk0_core_clock_enable = "ena0",
		ram_block3a_67.clk0_input_clock_enable = "none",
		ram_block3a_67.clk0_output_clock_enable = "none",
		ram_block3a_67.clk1_core_clock_enable = "ena1",
		ram_block3a_67.clk1_input_clock_enable = "none",
		ram_block3a_67.connectivity_checking = "OFF",
		ram_block3a_67.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_67.init_file_layout = "port_a",
		ram_block3a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_67.mem_init0 = 2048'h82E21B1017BEF6FFEEC79FF59FE449002601DEFFFFFAEDBDCBB0C44086601130384821F00008EE92230FC3F21996F7F3C047BF37FEA498800007B5818C3FAFFC3DF78AF8F006FD853D212021459353213EF5FEE8AFF7F5FECC9D7BE857000872A97F1BE805DC3EEC8FBF431C6C1B17ECFB2011EE6816A2F4225A3DF806FF62BEB43DF97007203337792075EC22816EC6C3F509A7D8F67DDC9F20F3E0E85A82B04E4485FA87FC2837A9A7F7E913A12411FD5843A016C23E0C87780013E32EFF29432B4203C92A91583A24E84DFC802B13EB3F97227CC73BE06304B1AE6F5AAC24B348595BA75F0AA0BF5F1F40EBD5205973CFF01907BEBE8D93338FA0ACA22D9D,
		ram_block3a_67.mem_init1 = 768'h13BD7F91622C17F3F0390FFBFFE5038DFC9CED1609FED1990389F7E8C4BB7FEBBF7BE42CFDDB360F9C001C6888073A8938A1F3BF3E60007EEFFBFF24F0474480A000040020085021010C0477CB3BDD2068EDEB2A69EF4180830F30AF02C50345,
		ram_block3a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_67.operation_mode = "bidir_dual_port",
		ram_block3a_67.port_a_address_width = 12,
		ram_block3a_67.port_a_data_out_clear = "none",
		ram_block3a_67.port_a_data_out_clock = "clock0",
		ram_block3a_67.port_a_data_width = 1,
		ram_block3a_67.port_a_first_address = 16384,
		ram_block3a_67.port_a_first_bit_number = 19,
		ram_block3a_67.port_a_last_address = 19199,
		ram_block3a_67.port_a_logical_ram_depth = 19200,
		ram_block3a_67.port_a_logical_ram_width = 24,
		ram_block3a_67.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_67.port_b_address_clock = "clock1",
		ram_block3a_67.port_b_address_width = 12,
		ram_block3a_67.port_b_data_in_clock = "clock1",
		ram_block3a_67.port_b_data_out_clear = "none",
		ram_block3a_67.port_b_data_width = 1,
		ram_block3a_67.port_b_first_address = 16384,
		ram_block3a_67.port_b_first_bit_number = 19,
		ram_block3a_67.port_b_last_address = 19199,
		ram_block3a_67.port_b_logical_ram_depth = 19200,
		ram_block3a_67.port_b_logical_ram_width = 24,
		ram_block3a_67.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_67.port_b_read_enable_clock = "clock1",
		ram_block3a_67.port_b_write_enable_clock = "clock1",
		ram_block3a_67.ram_block_type = "AUTO",
		ram_block3a_67.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_68
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_68portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_68portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_68.clk0_core_clock_enable = "ena0",
		ram_block3a_68.clk0_input_clock_enable = "none",
		ram_block3a_68.clk0_output_clock_enable = "none",
		ram_block3a_68.clk1_core_clock_enable = "ena1",
		ram_block3a_68.clk1_input_clock_enable = "none",
		ram_block3a_68.connectivity_checking = "OFF",
		ram_block3a_68.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_68.init_file_layout = "port_a",
		ram_block3a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_68.mem_init0 = 2048'hC0221B5197BEF6FFEEC79FF59FE449002601DEFFFFFAEDBD37B0C44086601130384821F00008EE92230FC3E26996F7F3C047BF37FEA498800007B5818C3FAFEC67F7AAF8F006FD853D212021459353213EF5FEE8EFF7297ECC9C27E87F000BF2A97FCBE805933EECEFBEC7BC6C1165EC8B200CDE681A23F4223E7DFC66FE300EB43D0BF0032001B77931FDEC21970ECECBF4FB3FD8D025DC3E209BF0E877F6304A44E5EAEFF67EF7A9EE01E9B1A15EB1FD4F3B2013C22E04CF77FFFFE3B40D696C2B2F7BC97FCF383A24E84DFC97FFA3EB0CF0A2E0C762DF631E3FAE7F5EAC24E359CBFBA7511AC0955F25CEEB911ED977D7F411C78FBFB193239820FDA273BF,
		ram_block3a_68.mem_init1 = 768'h1600121DF6FE77F3F03900202085016DFC84FD3518DA39FDABEF05851EFF7FEBBF7BF52DFDDB3612B56CFE18FF89C18B7FBFF3BF3E6F9BFEEFFBFF25DC1D4480A000040020085021010C044AEF107DA018812B28690000808C6933B3DD2D033D,
		ram_block3a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_68.operation_mode = "bidir_dual_port",
		ram_block3a_68.port_a_address_width = 12,
		ram_block3a_68.port_a_data_out_clear = "none",
		ram_block3a_68.port_a_data_out_clock = "clock0",
		ram_block3a_68.port_a_data_width = 1,
		ram_block3a_68.port_a_first_address = 16384,
		ram_block3a_68.port_a_first_bit_number = 20,
		ram_block3a_68.port_a_last_address = 19199,
		ram_block3a_68.port_a_logical_ram_depth = 19200,
		ram_block3a_68.port_a_logical_ram_width = 24,
		ram_block3a_68.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_68.port_b_address_clock = "clock1",
		ram_block3a_68.port_b_address_width = 12,
		ram_block3a_68.port_b_data_in_clock = "clock1",
		ram_block3a_68.port_b_data_out_clear = "none",
		ram_block3a_68.port_b_data_width = 1,
		ram_block3a_68.port_b_first_address = 16384,
		ram_block3a_68.port_b_first_bit_number = 20,
		ram_block3a_68.port_b_last_address = 19199,
		ram_block3a_68.port_b_logical_ram_depth = 19200,
		ram_block3a_68.port_b_logical_ram_width = 24,
		ram_block3a_68.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_68.port_b_read_enable_clock = "clock1",
		ram_block3a_68.port_b_write_enable_clock = "clock1",
		ram_block3a_68.ram_block_type = "AUTO",
		ram_block3a_68.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_69
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_69portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_69portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_69.clk0_core_clock_enable = "ena0",
		ram_block3a_69.clk0_input_clock_enable = "none",
		ram_block3a_69.clk0_output_clock_enable = "none",
		ram_block3a_69.clk1_core_clock_enable = "ena1",
		ram_block3a_69.clk1_input_clock_enable = "none",
		ram_block3a_69.connectivity_checking = "OFF",
		ram_block3a_69.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_69.init_file_layout = "port_a",
		ram_block3a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_69.mem_init0 = 2048'h8AEAF5DF17BEF6FFEEC79FF59FE449002601DEFFFFFAEDBE83B0C44086601130384821F00008EE92230FC3E70996F7F3C047BF37FEA498800007B5818C3FAFEB0FF7AAF8F006FD853D212021459353213EF5FEE3AFF7FDFECC9D7FE87F000BF2A97FFBE805DF3EE78FBFC3BC6C1B67ECFB201DFE681FAFF422CFFDF206FE203EB43D0BF04320213F793035EC23812EC7CBF4093FD8F025DC1A20F0A0E87282B04F3485EB8FF42827A9E601E991A10401FD480020165F8E018F700017E3E40D69412B8203C96A80B83E78684BDC902B03EB0C902240C722C06304310E7DA02C258358595FA7510AA0CC5F0440EB91005978E0D4138786BA8593238020F8A2239D,
		ram_block3a_69.mem_init1 = 768'h12001211622C110612709FFBFFF71FEDFC84FE2700DA11990389058004B84300062A20048802BE83B4001C088801008938A040202200004048186B35D00544802000040020085021010C0442C97FFDB808FDE87EFFEF41DBC00933BFDFED0305,
		ram_block3a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_69.operation_mode = "bidir_dual_port",
		ram_block3a_69.port_a_address_width = 12,
		ram_block3a_69.port_a_data_out_clear = "none",
		ram_block3a_69.port_a_data_out_clock = "clock0",
		ram_block3a_69.port_a_data_width = 1,
		ram_block3a_69.port_a_first_address = 16384,
		ram_block3a_69.port_a_first_bit_number = 21,
		ram_block3a_69.port_a_last_address = 19199,
		ram_block3a_69.port_a_logical_ram_depth = 19200,
		ram_block3a_69.port_a_logical_ram_width = 24,
		ram_block3a_69.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_69.port_b_address_clock = "clock1",
		ram_block3a_69.port_b_address_width = 12,
		ram_block3a_69.port_b_data_in_clock = "clock1",
		ram_block3a_69.port_b_data_out_clear = "none",
		ram_block3a_69.port_b_data_width = 1,
		ram_block3a_69.port_b_first_address = 16384,
		ram_block3a_69.port_b_first_bit_number = 21,
		ram_block3a_69.port_b_last_address = 19199,
		ram_block3a_69.port_b_logical_ram_depth = 19200,
		ram_block3a_69.port_b_logical_ram_width = 24,
		ram_block3a_69.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_69.port_b_read_enable_clock = "clock1",
		ram_block3a_69.port_b_write_enable_clock = "clock1",
		ram_block3a_69.ram_block_type = "AUTO",
		ram_block3a_69.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_70
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_70portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_70portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_70.clk0_core_clock_enable = "ena0",
		ram_block3a_70.clk0_input_clock_enable = "none",
		ram_block3a_70.clk0_output_clock_enable = "none",
		ram_block3a_70.clk1_core_clock_enable = "ena1",
		ram_block3a_70.clk1_input_clock_enable = "none",
		ram_block3a_70.connectivity_checking = "OFF",
		ram_block3a_70.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_70.init_file_layout = "port_a",
		ram_block3a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_70.mem_init0 = 2048'hCAEAFF90160A802B6E70049618D7CFBFBE7E82285400017C862CEFB7A6FABFA6871FBFFF6AEE2C7FFFE21E328804818773DE31DA0A77FBEEFCB0105BFFE7025808108A000D6A6060F0FF69E5DD20507B7FA4A0882C1021421DE020AD16DFA037FB6B0A7EFD1000BC8912C30418C1108F8BEF41C7F3C3261FF81110F80022200C17190B22432E81360B44355EF081401E48440924521024019B7E90A0CF928296F204813A0A4428321226018611F5040002C8002762420E880820001118240D5F40FF02030C2A8017EA206EE958B02B048D0C901AC0FF22C019043122ED002FF40148415B30D10ABFC7FD0440C0512050C0CCD37906A6BE851F238027E5E8219D,
		ram_block3a_70.mem_init1 = 768'h16001211622C1102103000202085010966FC2C1410DA11990389058004B84300062A200488023602B4001C088801008938A040202200004048186B24D00544802000040020085021010C0442C91059204AFDEB7EFFEF41DBCF7FE4A30002447D,
		ram_block3a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_70.operation_mode = "bidir_dual_port",
		ram_block3a_70.port_a_address_width = 12,
		ram_block3a_70.port_a_data_out_clear = "none",
		ram_block3a_70.port_a_data_out_clock = "clock0",
		ram_block3a_70.port_a_data_width = 1,
		ram_block3a_70.port_a_first_address = 16384,
		ram_block3a_70.port_a_first_bit_number = 22,
		ram_block3a_70.port_a_last_address = 19199,
		ram_block3a_70.port_a_logical_ram_depth = 19200,
		ram_block3a_70.port_a_logical_ram_width = 24,
		ram_block3a_70.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_70.port_b_address_clock = "clock1",
		ram_block3a_70.port_b_address_width = 12,
		ram_block3a_70.port_b_data_in_clock = "clock1",
		ram_block3a_70.port_b_data_out_clear = "none",
		ram_block3a_70.port_b_data_width = 1,
		ram_block3a_70.port_b_first_address = 16384,
		ram_block3a_70.port_b_first_bit_number = 22,
		ram_block3a_70.port_b_last_address = 19199,
		ram_block3a_70.port_b_logical_ram_depth = 19200,
		ram_block3a_70.port_b_logical_ram_width = 24,
		ram_block3a_70.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_70.port_b_read_enable_clock = "clock1",
		ram_block3a_70.port_b_write_enable_clock = "clock1",
		ram_block3a_70.ram_block_type = "AUTO",
		ram_block3a_70.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_71
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_71portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_71portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_71.clk0_core_clock_enable = "ena0",
		ram_block3a_71.clk0_input_clock_enable = "none",
		ram_block3a_71.clk0_output_clock_enable = "none",
		ram_block3a_71.clk1_core_clock_enable = "ena1",
		ram_block3a_71.clk1_input_clock_enable = "none",
		ram_block3a_71.connectivity_checking = "OFF",
		ram_block3a_71.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif",
		ram_block3a_71.init_file_layout = "port_a",
		ram_block3a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_71.mem_init0 = 2048'hCAEAFFD097BEF6FFEEF79FF79FF7CFBFBE7FDEFFFFFAEDFC07BCEFF7A6FABFB6BF5FBFFF6AEEEEFFFFEFDFF20996F7F7F3DFBFFFFEF7FBEEFCB7B5DBFFFFAFF807F7AAF8FD6EFDE5FDFF69E5DDB3537B7FF5FEE02FF7FDFEDDFD7FED7FDFABF7FB7FFBFEFDDF3EF48FBF43BC7CDB0FEFFBEF5EBFFBDE23FFFAE0FDF006FE207EB73909F2012EB13F7B7035FEF3812ED643F4093FDAE024DD9B7ED0A0EFF28236FE0485FA07FC2827BBC601EF91F50401FFC8006776420E800770001FFBE40D3F41FF0203CD6A803FFA206EE954A02B07EF0C903AC0FF22C07B04310EF5002BF40B48415FB7D10A9F85FF04406B910059F0C0D37107A6BE819F238027FDEA239D,
		ram_block3a_71.mem_init1 = 768'h12001211622C1102103000202085010964842C0700DA11990389058004B84300062A20048802360794001C088801008938A040202200004048186B27900544802000040020085021010C0442C910592008FDEB7EFFEF41DBCF7FF7BFDFEF477D,
		ram_block3a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_71.operation_mode = "bidir_dual_port",
		ram_block3a_71.port_a_address_width = 12,
		ram_block3a_71.port_a_data_out_clear = "none",
		ram_block3a_71.port_a_data_out_clock = "clock0",
		ram_block3a_71.port_a_data_width = 1,
		ram_block3a_71.port_a_first_address = 16384,
		ram_block3a_71.port_a_first_bit_number = 23,
		ram_block3a_71.port_a_last_address = 19199,
		ram_block3a_71.port_a_logical_ram_depth = 19200,
		ram_block3a_71.port_a_logical_ram_width = 24,
		ram_block3a_71.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_71.port_b_address_clock = "clock1",
		ram_block3a_71.port_b_address_width = 12,
		ram_block3a_71.port_b_data_in_clock = "clock1",
		ram_block3a_71.port_b_data_out_clear = "none",
		ram_block3a_71.port_b_data_width = 1,
		ram_block3a_71.port_b_first_address = 16384,
		ram_block3a_71.port_b_first_bit_number = 23,
		ram_block3a_71.port_b_last_address = 19199,
		ram_block3a_71.port_b_logical_ram_depth = 19200,
		ram_block3a_71.port_b_logical_ram_width = 24,
		ram_block3a_71.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_71.port_b_read_enable_clock = "clock1",
		ram_block3a_71.port_b_write_enable_clock = "clock1",
		ram_block3a_71.ram_block_type = "AUTO",
		ram_block3a_71.lpm_type = "cyclonev_ram_block";
	assign
		address_a_sel = address_a[14:13],
		address_a_wire = address_a,
		address_b_sel = address_b[14:13],
		address_b_wire = address_b,
		q_a = wire_mux6_result,
		q_b = wire_mux7_result,
		w_addr_val_b4w = address_b_wire[14:13],
		w_addr_val_b8w = wren_decode_addr_sel_b,
		wren_decode_addr_sel_a = address_a_wire[14:13],
		wren_decode_addr_sel_b = address_b_wire[14:13];
endmodule //image_01_altsyncram1

//synthesis_resources = lut 112 M10K 60 reg 6 sld_mod_ram_rom 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_01_altsyncram
	( 
	address_a,
	clock0,
	data_a,
	q_a,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [14:0]  address_a;
	input   clock0;
	input   [23:0]  data_a;
	output   [23:0]  q_a;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
	tri1   [23:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [23:0]   wire_altsyncram1_q_a;
	wire  [23:0]   wire_altsyncram1_q_b;
	wire  [14:0]   wire_mgl_prim2_address;
	wire  [23:0]   wire_mgl_prim2_data_write;
	wire  wire_mgl_prim2_enable_write;
	wire  wire_mgl_prim2_tck_usr;

	image_01_altsyncram1   altsyncram1
	( 
	.address_a(address_a),
	.address_b(wire_mgl_prim2_address),
	.clock0(clock0),
	.clock1(wire_mgl_prim2_tck_usr),
	.data_a(data_a),
	.data_b(wire_mgl_prim2_data_write),
	.q_a(wire_altsyncram1_q_a),
	.q_b(wire_altsyncram1_q_b),
	.wren_a(wren_a),
	.wren_b(wire_mgl_prim2_enable_write));
	sld_mod_ram_rom   mgl_prim2
	( 
	.address(wire_mgl_prim2_address),
	.data_read(wire_altsyncram1_q_b),
	.data_write(wire_mgl_prim2_data_write),
	.enable_write(wire_mgl_prim2_enable_write),
	.tck_usr(wire_mgl_prim2_tck_usr));
	defparam
		mgl_prim2.cvalue = 24'b000000000000000000000000,
		mgl_prim2.is_data_in_ram = 1,
		mgl_prim2.is_readable = 1,
		mgl_prim2.node_name = 1768777521,
		mgl_prim2.numwords = 19200,
		mgl_prim2.shift_count_bits = 5,
		mgl_prim2.width_word = 24,
		mgl_prim2.widthad = 15;
	assign
		q_a = wire_altsyncram1_q_a;
endmodule //image_01_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module image_01 (
	address,
	clock,
	data,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[14:0]  address;
	input	  clock;
	input	[23:0]  data;
	input	  wren;
	output	[23:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [23:0] sub_wire0;
	wire [23:0] q = sub_wire0[23:0];

	image_01_altsyncram	image_01_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.data_a (data),
				.wren_a (wren),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "1"
// Retrieval info: PRIVATE: JTAG_ID STRING "img1"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "19200"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "15"
// Retrieval info: PRIVATE: WidthData NUMERIC "24"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "./mif_files/[random]_single_image_p_04_02_01_mif/image_01.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img1"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "19200"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "15"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "24"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 15 0 INPUT NODEFVAL "address[14..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 24 0 INPUT NODEFVAL "data[23..0]"
// Retrieval info: USED_PORT: q 0 0 24 0 OUTPUT NODEFVAL "q[23..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @address_a 0 0 15 0 address 0 0 15 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 24 0 data 0 0 24 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 24 0 @q_a 0 0 24 0
// Retrieval info: GEN_FILE: TYPE_NORMAL image_01.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_01.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_01.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_01.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_01_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_01_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_01_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
