$date
	Sun Oct 11 03:46:50 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module eqCheck_tb $end
$var wire 1 ! equality $end
$var wire 1 " Aneqz $end
$var reg 5 # inA [4:0] $end
$var reg 5 $ inB [4:0] $end
$scope module test $end
$var wire 5 % AeqB [4:0] $end
$var wire 1 " Aneqz $end
$var wire 1 ! equality $end
$var wire 5 & inA [4:0] $end
$var wire 5 ' inB [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b11111 %
b0 $
b0 #
0"
1!
$end
#1000
