Analysis & Synthesis report for ask
Wed Nov 24 16:15:47 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|altsyncram_96d2:altsyncram1
 16. Parameter Settings for User Entity Instance: fenpin:inst1|74161:inst5
 17. Parameter Settings for User Entity Instance: fenpin:inst1|74161:inst
 18. Parameter Settings for User Entity Instance: ROM1:inst9|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component
 20. Parameter Settings for User Entity Instance: fenpin:inst|74161:inst5
 21. Parameter Settings for User Entity Instance: fenpin:inst|74161:inst
 22. altsyncram Parameter Settings by Entity Instance
 23. In-System Memory Content Editor Settings
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 24 16:15:47 2021            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; ask                                              ;
; Top-level Entity Name              ; twoask                                           ;
; Family                             ; Cyclone IV GX                                    ;
; Total logic elements               ; 247                                              ;
;     Total combinational functions  ; 219                                              ;
;     Dedicated logic registers      ; 153                                              ;
; Total registers                    ; 153                                              ;
; Total pins                         ; 45                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 1,024                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total GXB Receiver Channel PCS     ; 0                                                ;
; Total GXB Receiver Channel PMA     ; 0                                                ;
; Total GXB Transmitter Channel PCS  ; 0                                                ;
; Total GXB Transmitter Channel PMA  ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX75CF23I7     ;                    ;
; Top-level entity name                                                      ; twoask             ; ask                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; fenpin.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/lenovo/Desktop/2ASK-master/fenpin.bdf                            ;         ;
; subfile/dac_bus_out.v            ; yes             ; User Verilog HDL File                  ; C:/Users/lenovo/Desktop/2ASK-master/subfile/dac_bus_out.v                 ;         ;
; twoask.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/lenovo/Desktop/2ASK-master/twoask.bdf                            ;         ;
; mxulie.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/lenovo/Desktop/2ASK-master/mxulie.bdf                            ;         ;
; lpm_counter1.v                   ; yes             ; User Wizard-Generated File             ; C:/Users/lenovo/Desktop/2ASK-master/lpm_counter1.v                        ;         ;
; ROM1.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/lenovo/Desktop/2ASK-master/ROM1.v                                ;         ;
; lpm_gate.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/lenovo/Desktop/2ASK-master/lpm_gate.v                            ;         ;
; 74175.bdf                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf             ;         ;
; 74161.tdf                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf             ;         ;
; aglobal.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal.inc             ;         ;
; f74161.bdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74161.bdf            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_emb1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lenovo/Desktop/2ASK-master/db/altsyncram_emb1.tdf                ;         ;
; db/altsyncram_96d2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/lenovo/Desktop/2ASK-master/db/altsyncram_96d2.tdf                ;         ;
; sin.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/lenovo/Desktop/2ASK-master/sin.mif                               ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd     ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd          ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_8th.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/lenovo/Desktop/2ASK-master/db/cntr_8th.tdf                       ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd             ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd        ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+--------------------------+--------------------------+
; Resource                 ; Usage                    ;
+--------------------------+--------------------------+
; I/O pins                 ; 45                       ;
; Total memory bits        ; 1024                     ;
; DSP block 9-bit elements ; 0                        ;
; Maximum fan-out node     ; altera_internal_jtag~TDO ;
; Maximum fan-out          ; 145                      ;
; Total fan-out            ; 1370                     ;
; Average fan-out          ; 2.86                     ;
+--------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |twoask                                                             ; 219 (1)           ; 153 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 45   ; 0            ; |twoask                                                                                                                                                        ; work         ;
;    |ROM1:inst9|                                                     ; 61 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|ROM1:inst9                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 61 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|ROM1:inst9|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_emb1:auto_generated|                           ; 61 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated                                                                              ; work         ;
;             |altsyncram_96d2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|altsyncram_96d2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 61 (36)           ; 33 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |dac_bus_out:inst6|                                              ; 9 (9)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|dac_bus_out:inst6                                                                                                                                      ; work         ;
;    |fenpin:inst1|                                                   ; 8 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|fenpin:inst1                                                                                                                                           ; work         ;
;       |74161:inst5|                                                 ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|fenpin:inst1|74161:inst5                                                                                                                               ; work         ;
;          |f74161:sub|                                               ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|fenpin:inst1|74161:inst5|f74161:sub                                                                                                                    ; work         ;
;       |74161:inst|                                                  ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|fenpin:inst1|74161:inst                                                                                                                                ; work         ;
;          |f74161:sub|                                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|fenpin:inst1|74161:inst|f74161:sub                                                                                                                     ; work         ;
;    |fenpin:inst|                                                    ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|fenpin:inst                                                                                                                                            ; work         ;
;       |74161:inst5|                                                 ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|fenpin:inst|74161:inst5                                                                                                                                ; work         ;
;          |f74161:sub|                                               ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|fenpin:inst|74161:inst5|f74161:sub                                                                                                                     ; work         ;
;       |74161:inst|                                                  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|fenpin:inst|74161:inst                                                                                                                                 ; work         ;
;          |f74161:sub|                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|fenpin:inst|74161:inst|f74161:sub                                                                                                                      ; work         ;
;    |lpm_counter1:inst3|                                             ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|lpm_counter1:inst3                                                                                                                                     ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                           ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component                                                                                                   ; work         ;
;          |cntr_8th:auto_generated|                                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_8th:auto_generated                                                                           ; work         ;
;    |lpm_gate:inst5|                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|lpm_gate:inst5                                                                                                                                         ; work         ;
;    |mxulie:inst2|                                                   ; 2 (2)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|mxulie:inst2                                                                                                                                           ; work         ;
;       |74175:inst|                                                  ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|mxulie:inst2|74175:inst                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                               ; 116 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|sld_hub:auto_hub                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 115 (78)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |twoask|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|altsyncram_96d2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; sin.mif ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------+----------------------------------------------------+
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |twoask|lpm_counter1:inst3 ; C:/Users/lenovo/Desktop/2ASK-master/lpm_counter1.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |twoask|ROM1:inst9         ; C:/Users/lenovo/Desktop/2ASK-master/ROM1.v         ;
+--------+--------------+---------+--------------+--------------+----------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; dac_bus_out:inst6|data_out_q[0..9]                                                                                                 ; Stuck at GND due to stuck port data_in             ;
; dac_bus_out:inst6|data_out_i[0,1]                                                                                                  ; Stuck at GND due to stuck port data_in             ;
; dac_bus_out:inst6|data_out_q_r[0..9]                                                                                               ; Stuck at GND due to stuck port data_in             ;
; dac_bus_out:inst6|dac_data[0,1]                                                                                                    ; Stuck at GND due to stuck port data_in             ;
; fenpin:inst|74161:inst|f74161:sub|110                                                                                              ; Merged with fenpin:inst1|74161:inst|f74161:sub|110 ;
; fenpin:inst|74161:inst|f74161:sub|99                                                                                               ; Merged with fenpin:inst1|74161:inst|f74161:sub|99  ;
; fenpin:inst|74161:inst|f74161:sub|87                                                                                               ; Merged with fenpin:inst1|74161:inst|f74161:sub|87  ;
; fenpin:inst|74161:inst|f74161:sub|9                                                                                                ; Merged with fenpin:inst1|74161:inst|f74161:sub|9   ;
; fenpin:inst1|74161:inst|f74161:sub|9                                                                                               ; Merged with dac_bus_out:inst6|clk_en               ;
; ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 30                                                                                             ;                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+---------------------------------+---------------------------+----------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------+---------------------------+----------------------------------------+
; dac_bus_out:inst6|data_out_q[0] ; Stuck at GND              ; dac_bus_out:inst6|data_out_q_r[0]      ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_q[1] ; Stuck at GND              ; dac_bus_out:inst6|data_out_q_r[1]      ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_q[2] ; Stuck at GND              ; dac_bus_out:inst6|data_out_q_r[2]      ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_q[3] ; Stuck at GND              ; dac_bus_out:inst6|data_out_q_r[3]      ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_q[4] ; Stuck at GND              ; dac_bus_out:inst6|data_out_q_r[4]      ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_q[5] ; Stuck at GND              ; dac_bus_out:inst6|data_out_q_r[5]      ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_q[6] ; Stuck at GND              ; dac_bus_out:inst6|data_out_q_r[6]      ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_q[7] ; Stuck at GND              ; dac_bus_out:inst6|data_out_q_r[7]      ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_q[8] ; Stuck at GND              ; dac_bus_out:inst6|data_out_q_r[8]      ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_q[9] ; Stuck at GND              ; dac_bus_out:inst6|data_out_q_r[9]      ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_i[0] ; Stuck at GND              ; dac_bus_out:inst6|dac_data[0]          ;
;                                 ; due to stuck port data_in ;                                        ;
; dac_bus_out:inst6|data_out_i[1] ; Stuck at GND              ; dac_bus_out:inst6|dac_data[1]          ;
;                                 ; due to stuck port data_in ;                                        ;
+---------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 153   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 44    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 90    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |twoask|ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |twoask|ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |twoask|ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |twoask|ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; Yes        ; |twoask|ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |twoask|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |twoask|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |twoask|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |twoask|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |twoask|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |twoask|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|altsyncram_96d2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fenpin:inst1|74161:inst5 ;
+------------------------+---------------+------------------------------+
; Parameter Name         ; Value         ; Type                         ;
+------------------------+---------------+------------------------------+
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                      ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE               ;
+------------------------+---------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fenpin:inst1|74161:inst ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM1:inst9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; sin.mif              ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_emb1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component ;
+------------------------+---------------+----------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                     ;
+------------------------+---------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                           ;
; LPM_WIDTH              ; 8             ; Signed Integer                                           ;
; LPM_DIRECTION          ; UP            ; Untyped                                                  ;
; LPM_MODULUS            ; 0             ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED        ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED        ; Untyped                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                  ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                       ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                       ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                  ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                  ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                  ;
; CBXI_PARAMETER         ; cntr_8th      ; Untyped                                                  ;
+------------------------+---------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fenpin:inst|74161:inst5 ;
+------------------------+---------------+-----------------------------+
; Parameter Name         ; Value         ; Type                        ;
+------------------------+---------------+-----------------------------+
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE              ;
+------------------------+---------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fenpin:inst|74161:inst ;
+------------------------+---------------+----------------------------+
; Parameter Name         ; Value         ; Type                       ;
+------------------------+---------------+----------------------------+
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE             ;
+------------------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; ROM1:inst9|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 128                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; 0              ; Rom         ; 8     ; 128   ; Read/Write ; ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Nov 24 16:15:43 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ask -c ask
Warning (125092): Tcl Script File lpm_rom0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_rom0.qip
Warning (125092): Tcl Script File lpm_latch0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_latch0.qip
Warning (125092): Tcl Script File lpm_rom1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_rom1.qip
Warning (125092): Tcl Script File subfile/mul5X13.qip not found
    Info (125063): set_global_assignment -name QIP_FILE subfile/mul5X13.qip
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file fenpin.bdf
    Info (12023): Found entity 1: fenpin
Info (12021): Found 1 design units, including 1 entities, in source file subfile/dac_bus_out.v
    Info (12023): Found entity 1: dac_bus_out
Warning (12019): Can't analyze file -- file ask.vhd is missing
Warning (12019): Can't analyze file -- file ask1.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file lpm_counter0.v
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 1 design units, including 1 entities, in source file twoask.bdf
    Info (12023): Found entity 1: twoask
Warning (12019): Can't analyze file -- file fenpinqi_oushu.vhd is missing
Warning (12019): Can't analyze file -- file erxuanyi.vhd is missing
Warning (12019): Can't analyze file -- file fenpinqi_jishu.vhd is missing
Warning (12019): Can't analyze file -- file subfile/ask_demod.v is missing
Warning (12019): Can't analyze file -- file subfile/fir_ask.v is missing
Warning (12019): Can't analyze file -- file subfile/lmp_gate.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mxulie.bdf
    Info (12023): Found entity 1: mxulie
Info (12021): Found 1 design units, including 1 entities, in source file lpm_counter1.v
    Info (12023): Found entity 1: lpm_counter1
Info (12021): Found 1 design units, including 1 entities, in source file rom1.v
    Info (12023): Found entity 1: ROM1
Info (12021): Found 1 design units, including 1 entities, in source file lpm_gate.v
    Info (12023): Found entity 1: lpm_gate
Info (12127): Elaborating entity "twoask" for the top level hierarchy
Info (12128): Elaborating entity "mxulie" for hierarchy "mxulie:inst2"
Info (12128): Elaborating entity "74175" for hierarchy "mxulie:inst2|74175:inst"
Info (12130): Elaborated megafunction instantiation "mxulie:inst2|74175:inst"
Info (12128): Elaborating entity "fenpin" for hierarchy "fenpin:inst1"
Info (12128): Elaborating entity "74161" for hierarchy "fenpin:inst1|74161:inst5"
Info (12130): Elaborated megafunction instantiation "fenpin:inst1|74161:inst5"
Info (12128): Elaborating entity "f74161" for hierarchy "fenpin:inst1|74161:inst5|f74161:sub"
Info (12131): Elaborated megafunction instantiation "fenpin:inst1|74161:inst5|f74161:sub", which is child of megafunction instantiation "fenpin:inst1|74161:inst5"
Info (12128): Elaborating entity "74161" for hierarchy "fenpin:inst1|74161:inst"
Info (12130): Elaborated megafunction instantiation "fenpin:inst1|74161:inst"
Info (12128): Elaborating entity "dac_bus_out" for hierarchy "dac_bus_out:inst6"
Info (12128): Elaborating entity "lpm_gate" for hierarchy "lpm_gate:inst5"
Warning (10240): Verilog HDL Always Construct warning at lpm_gate.v(7): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "ROM1" for hierarchy "ROM1:inst9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM1:inst9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM1:inst9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM1:inst9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Rom"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_emb1.tdf
    Info (12023): Found entity 1: altsyncram_emb1
Info (12128): Elaborating entity "altsyncram_emb1" for hierarchy "ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_96d2.tdf
    Info (12023): Found entity 1: altsyncram_96d2
Info (12128): Elaborating entity "altsyncram_96d2" for hierarchy "ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|altsyncram_96d2:altsyncram1"
Critical Warning (127004): Memory depth (128) in the design file differs from memory depth (256) in the Memory Initialization File "C:/Users/lenovo/Desktop/2ASK-master/sin.mif" -- truncated remaining initial content value to fit RAM
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1383034112"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ROM1:inst9|altsyncram:altsyncram_component|altsyncram_emb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "lpm_counter1" for hierarchy "lpm_counter1:inst3"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8th.tdf
    Info (12023): Found entity 1: cntr_8th
Info (12128): Elaborating entity "cntr_8th" for hierarchy "lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_8th:auto_generated"
Warning (12020): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Info (13014): Ignored 18 buffer(s)
    Info (13015): Ignored 18 CARRY buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pin_da_reset" is stuck at GND
    Warning (13410): Pin "f_ref_c" is stuck at GND
    Warning (13410): Pin "pin_da_dataout[1]" is stuck at GND
    Warning (13410): Pin "pin_da_dataout[0]" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/lenovo/Desktop/2ASK-master/ask.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 316 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 258 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4712 megabytes
    Info: Processing ended: Wed Nov 24 16:15:47 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lenovo/Desktop/2ASK-master/ask.map.smsg.


