

================================================================
== Vitis HLS Report for 'radix_sort_bin_batch_47_1_Pipeline_initialization'
================================================================
* Date:           Mon Apr 24 09:09:44 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.129 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   156252|   156252|  1.563 ms|  1.563 ms|  156252|  156252|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- initialization  |   156250|   156250|         2|          1|          1|  156250|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      169|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|        9|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       39|      242|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U1613  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|   9|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_101_p2          |         +|   0|  0|  25|          18|           1|
    |add_ln21_fu_128_p2          |         +|   0|  0|  26|          19|          18|
    |bucket_sizes_fu_153_p2      |         +|   0|  0|  39|          32|           1|
    |icmp_ln20_fu_95_p2          |      icmp|   0|  0|  13|          18|          18|
    |bucket_sizes_172_fu_159_p3  |    select|   0|  0|  32|           1|          32|
    |bucket_sizes_173_fu_167_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 169|          90|         104|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_23    |   9|          2|   18|         36|
    |bucket_sizes_316_out_o   |  14|          3|   32|         96|
    |bucket_sizes_out_o       |  14|          3|   32|         96|
    |j_fu_44                  |   9|          2|   18|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  64|         14|  102|        268|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_23_reg_194             |  18|   0|   18|          0|
    |j_fu_44                  |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  radix_sort_bin_batch.47.1_Pipeline_initialization|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  radix_sort_bin_batch.47.1_Pipeline_initialization|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  radix_sort_bin_batch.47.1_Pipeline_initialization|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  radix_sort_bin_batch.47.1_Pipeline_initialization|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  radix_sort_bin_batch.47.1_Pipeline_initialization|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  radix_sort_bin_batch.47.1_Pipeline_initialization|  return value|
|bucket_address0                |  out|   19|   ap_memory|                                             bucket|         array|
|bucket_ce0                     |  out|    1|   ap_memory|                                             bucket|         array|
|bucket_we0                     |  out|    1|   ap_memory|                                             bucket|         array|
|bucket_d0                      |  out|   32|   ap_memory|                                             bucket|         array|
|input_46_address0              |  out|   18|   ap_memory|                                           input_46|         array|
|input_46_ce0                   |  out|    1|   ap_memory|                                           input_46|         array|
|input_46_q0                    |   in|   32|   ap_memory|                                           input_46|         array|
|bucket_sizes_316_out_i         |   in|   32|     ap_ovld|                               bucket_sizes_316_out|       pointer|
|bucket_sizes_316_out_o         |  out|   32|     ap_ovld|                               bucket_sizes_316_out|       pointer|
|bucket_sizes_316_out_o_ap_vld  |  out|    1|     ap_ovld|                               bucket_sizes_316_out|       pointer|
|bucket_sizes_out_i             |   in|   32|     ap_ovld|                                   bucket_sizes_out|       pointer|
|bucket_sizes_out_o             |  out|   32|     ap_ovld|                                   bucket_sizes_out|       pointer|
|bucket_sizes_out_o_ap_vld      |  out|    1|     ap_ovld|                                   bucket_sizes_out|       pointer|
+-------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

