#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe1887f60 .scope module, "FA4b" "FA4b" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /OUTPUT 5 "c"
o0x7fcb6e910ac8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffe18b1440_0 .net "a", 3 0, o0x7fcb6e910ac8;  0 drivers
o0x7fcb6e910af8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffe18b1540_0 .net "b", 3 0, o0x7fcb6e910af8;  0 drivers
v0x7fffe18b1620_0 .net "c", 4 0, L_0x7fffe18b3cc0;  1 drivers
v0x7fffe18b16e0_0 .net "c1", 0 0, L_0x7fffe18b1f50;  1 drivers
v0x7fffe18b1780_0 .net "c2", 0 0, L_0x7fffe18b2770;  1 drivers
v0x7fffe18b18c0_0 .net "c3", 0 0, L_0x7fffe18b2ff0;  1 drivers
L_0x7fffe18b2060 .part o0x7fcb6e910ac8, 0, 1;
L_0x7fffe18b2190 .part o0x7fcb6e910af8, 0, 1;
L_0x7fffe18b2880 .part o0x7fcb6e910ac8, 1, 1;
L_0x7fffe18b29b0 .part o0x7fcb6e910af8, 1, 1;
L_0x7fffe18b3100 .part o0x7fcb6e910ac8, 2, 1;
L_0x7fffe18b3230 .part o0x7fcb6e910af8, 2, 1;
L_0x7fffe18b38f0 .part o0x7fcb6e910ac8, 3, 1;
L_0x7fffe18b3ab0 .part o0x7fcb6e910af8, 3, 1;
LS_0x7fffe18b3cc0_0_0 .concat8 [ 1 1 1 1], L_0x7fffe18b1aa0, L_0x7fffe18b23c0, L_0x7fffe18b2b80, L_0x7fffe18b3410;
LS_0x7fffe18b3cc0_0_4 .concat8 [ 1 0 0 0], L_0x7fffe18b37e0;
L_0x7fffe18b3cc0 .concat8 [ 4 1 0 0], LS_0x7fffe18b3cc0_0_0, LS_0x7fffe18b3cc0_0_4;
S_0x7fffe1887d60 .scope module, "f1" "FA" 2 13, 2 1 0, S_0x7fffe1887f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffe18b1a30 .functor XOR 1, L_0x7fffe18b2060, L_0x7fffe18b2190, C4<0>, C4<0>;
L_0x7fcb6e8c0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffe18b1aa0 .functor XOR 1, L_0x7fffe18b1a30, L_0x7fcb6e8c0018, C4<0>, C4<0>;
L_0x7fffe18b1b60 .functor AND 1, L_0x7fffe18b2060, L_0x7fffe18b2190, C4<1>, C4<1>;
L_0x7fffe18b1ca0 .functor AND 1, L_0x7fffe18b2190, L_0x7fcb6e8c0018, C4<1>, C4<1>;
L_0x7fffe18b1d90 .functor OR 1, L_0x7fffe18b1b60, L_0x7fffe18b1ca0, C4<0>, C4<0>;
L_0x7fffe18b1ea0 .functor AND 1, L_0x7fcb6e8c0018, L_0x7fffe18b2060, C4<1>, C4<1>;
L_0x7fffe18b1f50 .functor OR 1, L_0x7fffe18b1d90, L_0x7fffe18b1ea0, C4<0>, C4<0>;
v0x7fffe1890010_0 .net *"_s0", 0 0, L_0x7fffe18b1a30;  1 drivers
v0x7fffe188fd80_0 .net *"_s10", 0 0, L_0x7fffe18b1ea0;  1 drivers
v0x7fffe188d550_0 .net *"_s4", 0 0, L_0x7fffe18b1b60;  1 drivers
v0x7fffe188ad20_0 .net *"_s6", 0 0, L_0x7fffe18b1ca0;  1 drivers
v0x7fffe18884c0_0 .net *"_s8", 0 0, L_0x7fffe18b1d90;  1 drivers
v0x7fffe18aeea0_0 .net "a", 0 0, L_0x7fffe18b2060;  1 drivers
v0x7fffe18aef60_0 .net "b", 0 0, L_0x7fffe18b2190;  1 drivers
v0x7fffe18af020_0 .net "ci", 0 0, L_0x7fcb6e8c0018;  1 drivers
v0x7fffe18af0e0_0 .net "co", 0 0, L_0x7fffe18b1f50;  alias, 1 drivers
v0x7fffe18af1a0_0 .net "s", 0 0, L_0x7fffe18b1aa0;  1 drivers
S_0x7fffe18af300 .scope module, "f2" "FA" 2 14, 2 1 0, S_0x7fffe1887f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffe18b2350 .functor XOR 1, L_0x7fffe18b2880, L_0x7fffe18b29b0, C4<0>, C4<0>;
L_0x7fffe18b23c0 .functor XOR 1, L_0x7fffe18b2350, L_0x7fffe18b1f50, C4<0>, C4<0>;
L_0x7fffe18b24f0 .functor AND 1, L_0x7fffe18b2880, L_0x7fffe18b29b0, C4<1>, C4<1>;
L_0x7fffe18b2560 .functor AND 1, L_0x7fffe18b29b0, L_0x7fffe18b1f50, C4<1>, C4<1>;
L_0x7fffe18b2600 .functor OR 1, L_0x7fffe18b24f0, L_0x7fffe18b2560, C4<0>, C4<0>;
L_0x7fffe18b26c0 .functor AND 1, L_0x7fffe18b1f50, L_0x7fffe18b2880, C4<1>, C4<1>;
L_0x7fffe18b2770 .functor OR 1, L_0x7fffe18b2600, L_0x7fffe18b26c0, C4<0>, C4<0>;
v0x7fffe18af4a0_0 .net *"_s0", 0 0, L_0x7fffe18b2350;  1 drivers
v0x7fffe18af580_0 .net *"_s10", 0 0, L_0x7fffe18b26c0;  1 drivers
v0x7fffe18af660_0 .net *"_s4", 0 0, L_0x7fffe18b24f0;  1 drivers
v0x7fffe18af720_0 .net *"_s6", 0 0, L_0x7fffe18b2560;  1 drivers
v0x7fffe18af800_0 .net *"_s8", 0 0, L_0x7fffe18b2600;  1 drivers
v0x7fffe18af930_0 .net "a", 0 0, L_0x7fffe18b2880;  1 drivers
v0x7fffe18af9f0_0 .net "b", 0 0, L_0x7fffe18b29b0;  1 drivers
v0x7fffe18afab0_0 .net "ci", 0 0, L_0x7fffe18b1f50;  alias, 1 drivers
v0x7fffe18afb50_0 .net "co", 0 0, L_0x7fffe18b2770;  alias, 1 drivers
v0x7fffe18afc80_0 .net "s", 0 0, L_0x7fffe18b23c0;  1 drivers
S_0x7fffe18afde0 .scope module, "f3" "FA" 2 15, 2 1 0, S_0x7fffe1887f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffe18b2b10 .functor XOR 1, L_0x7fffe18b3100, L_0x7fffe18b3230, C4<0>, C4<0>;
L_0x7fffe18b2b80 .functor XOR 1, L_0x7fffe18b2b10, L_0x7fffe18b2770, C4<0>, C4<0>;
L_0x7fffe18b2cd0 .functor AND 1, L_0x7fffe18b3100, L_0x7fffe18b3230, C4<1>, C4<1>;
L_0x7fffe18b2d90 .functor AND 1, L_0x7fffe18b3230, L_0x7fffe18b2770, C4<1>, C4<1>;
L_0x7fffe18b2e30 .functor OR 1, L_0x7fffe18b2cd0, L_0x7fffe18b2d90, C4<0>, C4<0>;
L_0x7fffe18b2f40 .functor AND 1, L_0x7fffe18b2770, L_0x7fffe18b3100, C4<1>, C4<1>;
L_0x7fffe18b2ff0 .functor OR 1, L_0x7fffe18b2e30, L_0x7fffe18b2f40, C4<0>, C4<0>;
v0x7fffe18aff60_0 .net *"_s0", 0 0, L_0x7fffe18b2b10;  1 drivers
v0x7fffe18b0040_0 .net *"_s10", 0 0, L_0x7fffe18b2f40;  1 drivers
v0x7fffe18b0120_0 .net *"_s4", 0 0, L_0x7fffe18b2cd0;  1 drivers
v0x7fffe18b0210_0 .net *"_s6", 0 0, L_0x7fffe18b2d90;  1 drivers
v0x7fffe18b02f0_0 .net *"_s8", 0 0, L_0x7fffe18b2e30;  1 drivers
v0x7fffe18b0420_0 .net "a", 0 0, L_0x7fffe18b3100;  1 drivers
v0x7fffe18b04e0_0 .net "b", 0 0, L_0x7fffe18b3230;  1 drivers
v0x7fffe18b05a0_0 .net "ci", 0 0, L_0x7fffe18b2770;  alias, 1 drivers
v0x7fffe18b0640_0 .net "co", 0 0, L_0x7fffe18b2ff0;  alias, 1 drivers
v0x7fffe18b0770_0 .net "s", 0 0, L_0x7fffe18b2b80;  1 drivers
S_0x7fffe18b0900 .scope module, "f4" "FA" 2 16, 2 1 0, S_0x7fffe1887f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffe18b33a0 .functor XOR 1, L_0x7fffe18b38f0, L_0x7fffe18b3ab0, C4<0>, C4<0>;
L_0x7fffe18b3410 .functor XOR 1, L_0x7fffe18b33a0, L_0x7fffe18b2ff0, C4<0>, C4<0>;
L_0x7fffe18b3510 .functor AND 1, L_0x7fffe18b38f0, L_0x7fffe18b3ab0, C4<1>, C4<1>;
L_0x7fffe18b3580 .functor AND 1, L_0x7fffe18b3ab0, L_0x7fffe18b2ff0, C4<1>, C4<1>;
L_0x7fffe18b3620 .functor OR 1, L_0x7fffe18b3510, L_0x7fffe18b3580, C4<0>, C4<0>;
L_0x7fffe18b3730 .functor AND 1, L_0x7fffe18b2ff0, L_0x7fffe18b38f0, C4<1>, C4<1>;
L_0x7fffe18b37e0 .functor OR 1, L_0x7fffe18b3620, L_0x7fffe18b3730, C4<0>, C4<0>;
v0x7fffe18b0a80_0 .net *"_s0", 0 0, L_0x7fffe18b33a0;  1 drivers
v0x7fffe18b0b80_0 .net *"_s10", 0 0, L_0x7fffe18b3730;  1 drivers
v0x7fffe18b0c60_0 .net *"_s4", 0 0, L_0x7fffe18b3510;  1 drivers
v0x7fffe18b0d50_0 .net *"_s6", 0 0, L_0x7fffe18b3580;  1 drivers
v0x7fffe18b0e30_0 .net *"_s8", 0 0, L_0x7fffe18b3620;  1 drivers
v0x7fffe18b0f60_0 .net "a", 0 0, L_0x7fffe18b38f0;  1 drivers
v0x7fffe18b1020_0 .net "b", 0 0, L_0x7fffe18b3ab0;  1 drivers
v0x7fffe18b10e0_0 .net "ci", 0 0, L_0x7fffe18b2ff0;  alias, 1 drivers
v0x7fffe18b1180_0 .net "co", 0 0, L_0x7fffe18b37e0;  1 drivers
v0x7fffe18b12b0_0 .net "s", 0 0, L_0x7fffe18b3410;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/kouki/Projects/verilog_test/examX/main.v";
