{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673392965050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673392965051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 18:22:44 2023 " "Processing started: Tue Jan 10 18:22:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673392965051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392965051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DUNE_DAT_FPGA -c DUNE_DAT_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DUNE_DAT_FPGA -c DUNE_DAT_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392965051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673392965687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673392965687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sbnd_tst_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sbnd_tst_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBND_TST_PULSE-behavior " "Found design unit 1: SBND_TST_PULSE-behavior" {  } { { "SRC/SBND_TST_PULSE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/SBND_TST_PULSE.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972887 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBND_TST_PULSE " "Found entity 1: SBND_TST_PULSE" {  } { { "SRC/SBND_TST_PULSE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/SBND_TST_PULSE.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/coldadc_ro_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/coldadc_ro_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COLDADC_RO_CNT-logic " "Found design unit 1: COLDADC_RO_CNT-logic" {  } { { "SRC/coldadc_ro_cnt.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/coldadc_ro_cnt.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972891 ""} { "Info" "ISGN_ENTITY_NAME" "1 COLDADC_RO_CNT " "Found entity 1: COLDADC_RO_CNT" {  } { { "SRC/coldadc_ro_cnt.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/coldadc_ro_cnt.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dac8411.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dac8411.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC8411-behavior " "Found design unit 1: DAC8411-behavior" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972895 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC8411 " "Found entity 1: DAC8411" {  } { { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cots_ad7274.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cots_ad7274.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COTS_AD7274-logic " "Found design unit 1: COTS_AD7274-logic" {  } { { "SRC/COTS_AD7274.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/COTS_AD7274.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972899 ""} { "Info" "ISGN_ENTITY_NAME" "1 COTS_AD7274 " "Found entity 1: COTS_AD7274" {  } { { "SRC/COTS_AD7274.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/COTS_AD7274.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2c_master-behavior " "Found design unit 1: I2c_master-behavior" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972903 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2c_master " "Found entity 1: I2c_master" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/version_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/version_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 version_reg-rtl " "Found design unit 1: version_reg-rtl" {  } { { "SRC/Version_Reg.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/Version_Reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972907 ""} { "Info" "ISGN_ENTITY_NAME" "1 version_reg " "Found entity 1: version_reg" {  } { { "SRC/Version_Reg.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/Version_Reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sys_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sys_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_rst-sys_rst_arch " "Found design unit 1: sys_rst-sys_rst_arch" {  } { { "SRC/sys_rst.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/sys_rst.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972911 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_rst " "Found entity 1: sys_rst" {  } { { "SRC/sys_rst.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/sys_rst.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2cslave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2cslave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CSLAVE-behavior " "Found design unit 1: I2CSLAVE-behavior" {  } { { "SRC/I2CSLAVE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2CSLAVE.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972915 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CSLAVE " "Found entity 1: I2CSLAVE" {  } { { "SRC/I2CSLAVE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2CSLAVE.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dune_dat_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dune_dat_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUNE_DAT_Registers-Behavior " "Found design unit 1: DUNE_DAT_Registers-Behavior" {  } { { "SRC/DUNE_DAT_Registers.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_Registers.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972919 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUNE_DAT_Registers " "Found entity 1: DUNE_DAT_Registers" {  } { { "SRC/DUNE_DAT_Registers.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_Registers.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dune_dat_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dune_dat_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUNE_DAT_FPGA-DUNE_DAT_FPGA_arch " "Found design unit 1: DUNE_DAT_FPGA-DUNE_DAT_FPGA_arch" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972924 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUNE_DAT_FPGA " "Found entity 1: DUNE_DAT_FPGA" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dat_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dat_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dat_pll-SYN " "Found design unit 1: dat_pll-SYN" {  } { { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972928 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAT_PLL " "Found entity 1: DAT_PLL" {  } { { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dat_pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dat_pll2-SYN " "Found design unit 1: dat_pll2-SYN" {  } { { "DAT_PLL2.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/DAT_PLL2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972933 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAT_PLL2 " "Found entity 1: DAT_PLL2" {  } { { "DAT_PLL2.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/DAT_PLL2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392972933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392972933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUNE_DAT_FPGA " "Elaborating entity \"DUNE_DAT_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673392973026 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FE_INS_PLS_CS DUNE_DAT_FPGA.vhd(140) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(140): used implicit default value for signal \"FE_INS_PLS_CS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973028 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC1_POR_NAND DUNE_DAT_FPGA.vhd(190) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(190): used implicit default value for signal \"ADC1_POR_NAND\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 190 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC2_POR_NAND DUNE_DAT_FPGA.vhd(191) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(191): used implicit default value for signal \"ADC2_POR_NAND\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC3_POR_NAND DUNE_DAT_FPGA.vhd(192) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(192): used implicit default value for signal \"ADC3_POR_NAND\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC4_POR_NAND DUNE_DAT_FPGA.vhd(193) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(193): used implicit default value for signal \"ADC4_POR_NAND\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 193 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC5_POR_NAND DUNE_DAT_FPGA.vhd(194) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(194): used implicit default value for signal \"ADC5_POR_NAND\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 194 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC6_POR_NAND DUNE_DAT_FPGA.vhd(195) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(195): used implicit default value for signal \"ADC6_POR_NAND\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 195 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC7_POR_NAND DUNE_DAT_FPGA.vhd(196) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(196): used implicit default value for signal \"ADC7_POR_NAND\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 196 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC8_POR_NAND DUNE_DAT_FPGA.vhd(197) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(197): used implicit default value for signal \"ADC8_POR_NAND\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 197 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC1_CHIP_ACTIVE DUNE_DAT_FPGA.vhd(223) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(223): used implicit default value for signal \"ADC1_CHIP_ACTIVE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 223 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC2_CHIP_ACTIVE DUNE_DAT_FPGA.vhd(224) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(224): used implicit default value for signal \"ADC2_CHIP_ACTIVE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 224 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC3_CHIP_ACTIVE DUNE_DAT_FPGA.vhd(225) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(225): used implicit default value for signal \"ADC3_CHIP_ACTIVE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC4_CHIP_ACTIVE DUNE_DAT_FPGA.vhd(226) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(226): used implicit default value for signal \"ADC4_CHIP_ACTIVE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 226 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC5_CHIP_ACTIVE DUNE_DAT_FPGA.vhd(227) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(227): used implicit default value for signal \"ADC5_CHIP_ACTIVE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 227 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC6_CHIP_ACTIVE DUNE_DAT_FPGA.vhd(228) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(228): used implicit default value for signal \"ADC6_CHIP_ACTIVE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 228 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC7_CHIP_ACTIVE DUNE_DAT_FPGA.vhd(229) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(229): used implicit default value for signal \"ADC7_CHIP_ACTIVE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 229 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC8_CHIP_ACTIVE DUNE_DAT_FPGA.vhd(230) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(230): used implicit default value for signal \"ADC8_CHIP_ACTIVE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 230 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973029 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_125MHz DUNE_DAT_FPGA.vhd(320) " "Verilog HDL or VHDL warning at DUNE_DAT_FPGA.vhd(320): object \"CLK_125MHz\" assigned a value but never read" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973030 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SYS_RESET DUNE_DAT_FPGA.vhd(327) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(327): used implicit default value for signal \"SYS_RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 327 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973030 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start DUNE_DAT_FPGA.vhd(329) " "Verilog HDL or VHDL warning at DUNE_DAT_FPGA.vhd(329): object \"start\" assigned a value but never read" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973030 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WIB_RD DUNE_DAT_FPGA.vhd(336) " "Verilog HDL or VHDL warning at DUNE_DAT_FPGA.vhd(336): object \"WIB_RD\" assigned a value but never read" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973030 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TP_EXT_GEN DUNE_DAT_FPGA.vhd(410) " "VHDL Signal Declaration warning at DUNE_DAT_FPGA.vhd(410): used implicit default value for signal \"TP_EXT_GEN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 410 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673392973031 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAC_CNTL DUNE_DAT_FPGA.vhd(417) " "Verilog HDL or VHDL warning at DUNE_DAT_FPGA.vhd(417): object \"DAC_CNTL\" assigned a value but never read" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973031 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ASIC_DAC_CNTL DUNE_DAT_FPGA.vhd(418) " "Verilog HDL or VHDL warning at DUNE_DAT_FPGA.vhd(418): object \"ASIC_DAC_CNTL\" assigned a value but never read" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973031 "|DUNE_DAT_FPGA"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MISC_U1_IO\[5\] DUNE_DAT_FPGA.vhd(286) " "Using initial value X (don't care) for net \"MISC_U1_IO\[5\]\" at DUNE_DAT_FPGA.vhd(286)" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 286 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392973063 "|DUNE_DAT_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_rst sys_rst:sys_rst_inst " "Elaborating entity \"sys_rst\" for hierarchy \"sys_rst:sys_rst_inst\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "sys_rst_inst" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAT_PLL DAT_PLL:DAT_PLL_inst " "Elaborating entity \"DAT_PLL\" for hierarchy \"DAT_PLL:DAT_PLL_inst\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "DAT_PLL_inst" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DAT_PLL:DAT_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\"" {  } { { "SRC/DAT_PLL.vhd" "altpll_component" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\"" {  } { { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 64 " "Parameter \"clk0_divide_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 125 " "Parameter \"clk0_multiply_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 16 " "Parameter \"clk1_divide_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 128 " "Parameter \"clk2_divide_by\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 125 " "Parameter \"clk2_multiply_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 32 " "Parameter \"clk3_divide_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 25 " "Parameter \"clk3_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 64 " "Parameter \"clk4_divide_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 25 " "Parameter \"clk4_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 15625 " "Parameter \"inclk0_input_frequency\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=DAT_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=DAT_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973180 ""}  } { { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673392973180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dat_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dat_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAT_PLL_altpll " "Found entity 1: DAT_PLL_altpll" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392973233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392973233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAT_PLL_altpll DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated " "Elaborating entity \"DAT_PLL_altpll\" for hierarchy \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAT_PLL2 DAT_PLL2:DAT_PLL2_inst " "Elaborating entity \"DAT_PLL2\" for hierarchy \"DAT_PLL2:DAT_PLL2_inst\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "DAT_PLL2_inst" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\"" {  } { { "DAT_PLL2.vhd" "altpll_component" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/DAT_PLL2.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\"" {  } { { "DAT_PLL2.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/DAT_PLL2.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component " "Instantiated megafunction \"DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 16000 " "Parameter \"inclk0_input_frequency\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=DAT_PLL2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=DAT_PLL2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673392973284 ""}  } { { "DAT_PLL2.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/DAT_PLL2.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673392973284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dat_pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dat_pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAT_PLL2_altpll " "Found entity 1: DAT_PLL2_altpll" {  } { { "db/dat_pll2_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll2_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392973336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392973336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAT_PLL2_altpll DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated " "Elaborating entity \"DAT_PLL2_altpll\" for hierarchy \"DAT_PLL2:DAT_PLL2_inst\|altpll:altpll_component\|DAT_PLL2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CSLAVE I2CSLAVE:I2CSLAVE " "Elaborating entity \"I2CSLAVE\" for hierarchy \"I2CSLAVE:I2CSLAVE\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "I2CSLAVE" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973348 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_busy I2CSLAVE.vhd(86) " "Verilog HDL or VHDL warning at I2CSLAVE.vhd(86): object \"I2C_busy\" assigned a value but never read" {  } { { "SRC/I2CSLAVE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2CSLAVE.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973349 "|DUNE_DAT_FPGA|I2CSLAVE:I2CSLAVE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_read I2CSLAVE.vhd(92) " "Verilog HDL or VHDL warning at I2CSLAVE.vhd(92): object \"I2C_read\" assigned a value but never read" {  } { { "SRC/I2CSLAVE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2CSLAVE.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973349 "|DUNE_DAT_FPGA|I2CSLAVE:I2CSLAVE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_write I2CSLAVE.vhd(93) " "Verilog HDL or VHDL warning at I2CSLAVE.vhd(93): object \"I2C_write\" assigned a value but never read" {  } { { "SRC/I2CSLAVE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2CSLAVE.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973349 "|DUNE_DAT_FPGA|I2CSLAVE:I2CSLAVE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_dout I2CSLAVE.vhd(94) " "Verilog HDL or VHDL warning at I2CSLAVE.vhd(94): object \"I2C_dout\" assigned a value but never read" {  } { { "SRC/I2CSLAVE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2CSLAVE.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973349 "|DUNE_DAT_FPGA|I2CSLAVE:I2CSLAVE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SDA_I I2CSLAVE.vhd(97) " "Verilog HDL or VHDL warning at I2CSLAVE.vhd(97): object \"SDA_I\" assigned a value but never read" {  } { { "SRC/I2CSLAVE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2CSLAVE.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973349 "|DUNE_DAT_FPGA|I2CSLAVE:I2CSLAVE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_addr_in I2CSLAVE.vhd(103) " "Verilog HDL or VHDL warning at I2CSLAVE.vhd(103): object \"I2C_addr_in\" assigned a value but never read" {  } { { "SRC/I2CSLAVE.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2CSLAVE.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673392973349 "|DUNE_DAT_FPGA|I2CSLAVE:I2CSLAVE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2c_master I2c_master:CD1_INA226_master " "Elaborating entity \"I2c_master\" for hierarchy \"I2c_master:CD1_INA226_master\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "CD1_INA226_master" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COTS_AD7274 COTS_AD7274:CD1_MonADC_inst " "Elaborating entity \"COTS_AD7274\" for hierarchy \"COTS_AD7274:CD1_MonADC_inst\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "CD1_MonADC_inst" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC8411 DAC8411:FE1_DAC_TP_inst " "Elaborating entity \"DAC8411\" for hierarchy \"DAC8411:FE1_DAC_TP_inst\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "FE1_DAC_TP_inst" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLDADC_RO_CNT COLDADC_RO_CNT:\\gen_ro_cnt:7:ro_inst " "Elaborating entity \"COLDADC_RO_CNT\" for hierarchy \"COLDADC_RO_CNT:\\gen_ro_cnt:7:ro_inst\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "\\gen_ro_cnt:7:ro_inst" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBND_TST_PULSE SBND_TST_PULSE:TST_PULSE_GEN_inst " "Elaborating entity \"SBND_TST_PULSE\" for hierarchy \"SBND_TST_PULSE:TST_PULSE_GEN_inst\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "TST_PULSE_GEN_inst" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUNE_DAT_Registers DUNE_DAT_Registers:DUNE_DAT_Registers_inst " "Elaborating entity \"DUNE_DAT_Registers\" for hierarchy \"DUNE_DAT_Registers:DUNE_DAT_Registers_inst\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "DUNE_DAT_Registers_inst" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_reg DUNE_DAT_Registers:DUNE_DAT_Registers_inst\|version_reg:version_reg_inst " "Elaborating entity \"version_reg\" for hierarchy \"DUNE_DAT_Registers:DUNE_DAT_Registers_inst\|version_reg:version_reg_inst\"" {  } { { "SRC/DUNE_DAT_Registers.vhd" "version_reg_inst" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_Registers.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392973772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gi24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gi24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gi24 " "Found entity 1: altsyncram_gi24" {  } { { "db/altsyncram_gi24.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/altsyncram_gi24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392976300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392976300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p0d " "Found entity 1: mux_p0d" {  } { { "db/mux_p0d.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/mux_p0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392976603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392976603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392976732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392976732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_emi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_emi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_emi " "Found entity 1: cntr_emi" {  } { { "db/cntr_emi.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cntr_emi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392976919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392976919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_okc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_okc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_okc " "Found entity 1: cmpr_okc" {  } { { "db/cmpr_okc.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cmpr_okc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392976978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392976978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idj " "Found entity 1: cntr_idj" {  } { { "db/cntr_idj.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cntr_idj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392977081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392977081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cntr_cki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392977218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392977218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392977275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392977275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392977370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392977370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392977428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392977428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8924.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8924.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8924 " "Found entity 1: altsyncram_8924" {  } { { "db/altsyncram_8924.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/altsyncram_8924.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392978612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392978612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m0d " "Found entity 1: mux_m0d" {  } { { "db/mux_m0d.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/mux_m0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392978775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392978775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oki " "Found entity 1: cntr_oki" {  } { { "db/cntr_oki.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cntr_oki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392978913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392978913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nkc " "Found entity 1: cmpr_nkc" {  } { { "db/cmpr_nkc.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cmpr_nkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392978973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392978973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_caj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_caj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_caj " "Found entity 1: cntr_caj" {  } { { "db/cntr_caj.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cntr_caj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392979074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392979074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ki " "Found entity 1: cntr_8ki" {  } { { "db/cntr_8ki.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cntr_8ki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392979211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392979211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kkc " "Found entity 1: cmpr_kkc" {  } { { "db/cmpr_kkc.tdf" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/cmpr_kkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392979270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392979270 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392979522 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "dac_fe5 " "Analysis and Synthesis generated Signal Tap or debug node instance \"dac_fe5\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392979523 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1673392979620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.01.10.18:23:02 Progress: Loading sld8d8953c8/alt_sld_fab_wrapper_hw.tcl " "2023.01.10.18:23:02 Progress: Loading sld8d8953c8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392982350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392984468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392984571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392987408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392987472 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392987549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392987632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392987637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392987638 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1673392988338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8d8953c8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8d8953c8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8d8953c8/alt_sld_fab.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/ip/sld8d8953c8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392988528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392988528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392988601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392988601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392988611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392988611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392988660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392988660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392988728 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392988728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392988728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/ip/sld8d8953c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673392988780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673392988780 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } } { "SRC/COTS_AD7274.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/COTS_AD7274.vhd" 27 -1 0 } } { "SRC/DAC8411.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAC8411.vhd" 37 -1 0 } } { "SRC/COTS_AD7274.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/COTS_AD7274.vhd" 26 -1 0 } } { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1673392993181 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1673392993182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FE_INS_PLS_CS\[0\] GND " "Pin \"FE_INS_PLS_CS\[0\]\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|FE_INS_PLS_CS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FE_INS_PLS_CS\[1\] GND " "Pin \"FE_INS_PLS_CS\[1\]\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|FE_INS_PLS_CS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FE_INS_PLS_CS\[2\] GND " "Pin \"FE_INS_PLS_CS\[2\]\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|FE_INS_PLS_CS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FE_INS_PLS_CS\[3\] GND " "Pin \"FE_INS_PLS_CS\[3\]\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|FE_INS_PLS_CS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FE_INS_PLS_CS\[4\] GND " "Pin \"FE_INS_PLS_CS\[4\]\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|FE_INS_PLS_CS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FE_INS_PLS_CS\[5\] GND " "Pin \"FE_INS_PLS_CS\[5\]\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|FE_INS_PLS_CS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FE_INS_PLS_CS\[6\] GND " "Pin \"FE_INS_PLS_CS\[6\]\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|FE_INS_PLS_CS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FE_INS_PLS_CS\[7\] GND " "Pin \"FE_INS_PLS_CS\[7\]\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|FE_INS_PLS_CS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC1_POR_NAND GND " "Pin \"ADC1_POR_NAND\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC1_POR_NAND"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC2_POR_NAND GND " "Pin \"ADC2_POR_NAND\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC2_POR_NAND"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC3_POR_NAND GND " "Pin \"ADC3_POR_NAND\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC3_POR_NAND"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC4_POR_NAND GND " "Pin \"ADC4_POR_NAND\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC4_POR_NAND"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC5_POR_NAND GND " "Pin \"ADC5_POR_NAND\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC5_POR_NAND"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC6_POR_NAND GND " "Pin \"ADC6_POR_NAND\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC6_POR_NAND"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC7_POR_NAND GND " "Pin \"ADC7_POR_NAND\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC7_POR_NAND"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC8_POR_NAND GND " "Pin \"ADC8_POR_NAND\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC8_POR_NAND"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_CD1_ADD_VDD VCC " "Pin \"I2C_CD1_ADD_VDD\" is stuck at VCC" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|I2C_CD1_ADD_VDD"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_CD1_ADD_GND GND " "Pin \"I2C_CD1_ADD_GND\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|I2C_CD1_ADD_GND"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_CD2_ADD_VDD VCC " "Pin \"I2C_CD2_ADD_VDD\" is stuck at VCC" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|I2C_CD2_ADD_VDD"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_CD2_ADD_GND GND " "Pin \"I2C_CD2_ADD_GND\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|I2C_CD2_ADD_GND"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC1_CHIP_ACTIVE GND " "Pin \"ADC1_CHIP_ACTIVE\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC1_CHIP_ACTIVE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC2_CHIP_ACTIVE GND " "Pin \"ADC2_CHIP_ACTIVE\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC2_CHIP_ACTIVE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC3_CHIP_ACTIVE GND " "Pin \"ADC3_CHIP_ACTIVE\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC3_CHIP_ACTIVE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC4_CHIP_ACTIVE GND " "Pin \"ADC4_CHIP_ACTIVE\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC4_CHIP_ACTIVE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC5_CHIP_ACTIVE GND " "Pin \"ADC5_CHIP_ACTIVE\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC5_CHIP_ACTIVE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC6_CHIP_ACTIVE GND " "Pin \"ADC6_CHIP_ACTIVE\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC6_CHIP_ACTIVE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC7_CHIP_ACTIVE GND " "Pin \"ADC7_CHIP_ACTIVE\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC7_CHIP_ACTIVE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC8_CHIP_ACTIVE GND " "Pin \"ADC8_CHIP_ACTIVE\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|ADC8_CHIP_ACTIVE"} { "Warning" "WMLS_MLS_STUCK_PIN" "MISC_U1_IO\[5\] GND " "Pin \"MISC_U1_IO\[5\]\" is stuck at GND" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673392994529 "|DUNE_DAT_FPGA|MISC_U1_IO[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673392994529 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673392994734 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD1_INA226_master\|SCL_CNT\[6\] Low " "Register I2c_master:CD1_INA226_master\|SCL_CNT\[6\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD1_INA226_master\|SCL_CNT\[5\] Low " "Register I2c_master:CD1_INA226_master\|SCL_CNT\[5\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD1_INA226_master\|SCL_CNT\[2\] Low " "Register I2c_master:CD1_INA226_master\|SCL_CNT\[2\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD1_INA226_master\|SCL_CNT\[1\] Low " "Register I2c_master:CD1_INA226_master\|SCL_CNT\[1\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD1_INA226_master\|SCL_CNT\[4\] Low " "Register I2c_master:CD1_INA226_master\|SCL_CNT\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD1_INA226_master\|SCL_CNT\[3\] Low " "Register I2c_master:CD1_INA226_master\|SCL_CNT\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD1_INA226_master\|SCL_CNT\[0\] Low " "Register I2c_master:CD1_INA226_master\|SCL_CNT\[0\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD2_INA226_master\|SCL_CNT\[6\] Low " "Register I2c_master:CD2_INA226_master\|SCL_CNT\[6\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD2_INA226_master\|SCL_CNT\[5\] Low " "Register I2c_master:CD2_INA226_master\|SCL_CNT\[5\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD2_INA226_master\|SCL_CNT\[2\] Low " "Register I2c_master:CD2_INA226_master\|SCL_CNT\[2\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD2_INA226_master\|SCL_CNT\[1\] Low " "Register I2c_master:CD2_INA226_master\|SCL_CNT\[1\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD2_INA226_master\|SCL_CNT\[4\] Low " "Register I2c_master:CD2_INA226_master\|SCL_CNT\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD2_INA226_master\|SCL_CNT\[3\] Low " "Register I2c_master:CD2_INA226_master\|SCL_CNT\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD2_INA226_master\|SCL_CNT\[0\] Low " "Register I2c_master:CD2_INA226_master\|SCL_CNT\[0\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[6\] Low " "Register I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[6\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[5\] Low " "Register I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[5\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[2\] Low " "Register I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[2\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[1\] Low " "Register I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[1\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[4\] Low " "Register I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[3\] Low " "Register I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[0\] Low " "Register I2c_master:\\gen_FE_INA:0:FE_INA226_master\|SCL_CNT\[0\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[6\] Low " "Register I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[6\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[5\] Low " "Register I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[5\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[2\] Low " "Register I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[2\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[1\] Low " "Register I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[1\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[4\] Low " "Register I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[3\] Low " "Register I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[0\] Low " "Register I2c_master:\\gen_FE_INA:1:FE_INA226_master\|SCL_CNT\[0\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[6\] Low " "Register I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[6\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[5\] Low " "Register I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[5\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[2\] Low " "Register I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[2\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[1\] Low " "Register I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[1\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[4\] Low " "Register I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[3\] Low " "Register I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[0\] Low " "Register I2c_master:\\gen_FE_INA:2:FE_INA226_master\|SCL_CNT\[0\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[6\] Low " "Register I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[6\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[5\] Low " "Register I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[5\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[2\] Low " "Register I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[2\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[1\] Low " "Register I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[1\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[4\] Low " "Register I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[3\] Low " "Register I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[0\] Low " "Register I2c_master:\\gen_FE_INA:3:FE_INA226_master\|SCL_CNT\[0\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[6\] Low " "Register I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[6\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[5\] Low " "Register I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[5\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[2\] Low " "Register I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[2\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[1\] Low " "Register I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[1\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[4\] Low " "Register I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[3\] Low " "Register I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[0\] Low " "Register I2c_master:\\gen_FE_INA:4:FE_INA226_master\|SCL_CNT\[0\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[6\] Low " "Register I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[6\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[5\] Low " "Register I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[5\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[2\] Low " "Register I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[2\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[1\] Low " "Register I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[1\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[4\] Low " "Register I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[3\] Low " "Register I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[0\] Low " "Register I2c_master:\\gen_FE_INA:5:FE_INA226_master\|SCL_CNT\[0\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[6\] Low " "Register I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[6\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[5\] Low " "Register I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[5\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[2\] Low " "Register I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[2\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[1\] Low " "Register I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[1\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[4\] Low " "Register I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[3\] Low " "Register I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[0\] Low " "Register I2c_master:\\gen_FE_INA:6:FE_INA226_master\|SCL_CNT\[0\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[6\] Low " "Register I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[6\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[5\] Low " "Register I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[5\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[2\] Low " "Register I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[2\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[1\] Low " "Register I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[1\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[4\] Low " "Register I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[3\] Low " "Register I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[0\] Low " "Register I2c_master:\\gen_FE_INA:7:FE_INA226_master\|SCL_CNT\[0\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD1_INA226_master\|I2C_bit_cnt\[4\] Low " "Register I2c_master:CD1_INA226_master\|I2C_bit_cnt\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD1_INA226_master\|I2C_bit_cnt\[3\] Low " "Register I2c_master:CD1_INA226_master\|I2C_bit_cnt\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD2_INA226_master\|I2C_bit_cnt\[4\] Low " "Register I2c_master:CD2_INA226_master\|I2C_bit_cnt\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:CD2_INA226_master\|I2C_bit_cnt\[3\] Low " "Register I2c_master:CD2_INA226_master\|I2C_bit_cnt\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:0:FE_INA226_master\|I2C_bit_cnt\[4\] Low " "Register I2c_master:\\gen_FE_INA:0:FE_INA226_master\|I2C_bit_cnt\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:0:FE_INA226_master\|I2C_bit_cnt\[3\] Low " "Register I2c_master:\\gen_FE_INA:0:FE_INA226_master\|I2C_bit_cnt\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:1:FE_INA226_master\|I2C_bit_cnt\[4\] Low " "Register I2c_master:\\gen_FE_INA:1:FE_INA226_master\|I2C_bit_cnt\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:1:FE_INA226_master\|I2C_bit_cnt\[3\] Low " "Register I2c_master:\\gen_FE_INA:1:FE_INA226_master\|I2C_bit_cnt\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:2:FE_INA226_master\|I2C_bit_cnt\[4\] Low " "Register I2c_master:\\gen_FE_INA:2:FE_INA226_master\|I2C_bit_cnt\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:2:FE_INA226_master\|I2C_bit_cnt\[3\] Low " "Register I2c_master:\\gen_FE_INA:2:FE_INA226_master\|I2C_bit_cnt\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:3:FE_INA226_master\|I2C_bit_cnt\[4\] Low " "Register I2c_master:\\gen_FE_INA:3:FE_INA226_master\|I2C_bit_cnt\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:3:FE_INA226_master\|I2C_bit_cnt\[3\] Low " "Register I2c_master:\\gen_FE_INA:3:FE_INA226_master\|I2C_bit_cnt\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:4:FE_INA226_master\|I2C_bit_cnt\[4\] Low " "Register I2c_master:\\gen_FE_INA:4:FE_INA226_master\|I2C_bit_cnt\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:4:FE_INA226_master\|I2C_bit_cnt\[3\] Low " "Register I2c_master:\\gen_FE_INA:4:FE_INA226_master\|I2C_bit_cnt\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:5:FE_INA226_master\|I2C_bit_cnt\[4\] Low " "Register I2c_master:\\gen_FE_INA:5:FE_INA226_master\|I2C_bit_cnt\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:5:FE_INA226_master\|I2C_bit_cnt\[3\] Low " "Register I2c_master:\\gen_FE_INA:5:FE_INA226_master\|I2C_bit_cnt\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:6:FE_INA226_master\|I2C_bit_cnt\[4\] Low " "Register I2c_master:\\gen_FE_INA:6:FE_INA226_master\|I2C_bit_cnt\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:6:FE_INA226_master\|I2C_bit_cnt\[3\] Low " "Register I2c_master:\\gen_FE_INA:6:FE_INA226_master\|I2C_bit_cnt\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:7:FE_INA226_master\|I2C_bit_cnt\[4\] Low " "Register I2c_master:\\gen_FE_INA:7:FE_INA226_master\|I2C_bit_cnt\[4\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2c_master:\\gen_FE_INA:7:FE_INA226_master\|I2C_bit_cnt\[3\] Low " "Register I2c_master:\\gen_FE_INA:7:FE_INA226_master\|I2C_bit_cnt\[3\] will power up to Low" {  } { { "SRC/I2c_master.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/I2c_master.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673392994863 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1673392994863 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "dac_fe5 165 " "Successfully connected in-system debug instance \"dac_fe5\" to all 165 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1673393002978 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 351 375 0 0 24 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 351 of its 375 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1673393002987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673393003107 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673393003107 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 809 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1673393003513 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"DAT_PLL:DAT_PLL_inst\|altpll:altpll_component\|DAT_PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/dat_pll_altpll.v" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/db/dat_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "SRC/DAT_PLL.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DAT_PLL.vhd" 170 0 0 } } { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 809 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1673393003514 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_DAQ_P " "No output dependent on input pin \"CLK_DAQ_P\"" {  } { { "SRC/DUNE_DAT_FPGA.vhd" "" { Text "C:/Users/Jillian/OneDrive - Brookhaven National Laboratory/Documents/DUNE/DAT/DUNE_DAT_FPGA_V2B/SRC/DUNE_DAT_FPGA.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673393003861 "|DUNE_DAT_FPGA|CLK_DAQ_P"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673393003861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10106 " "Implemented 10106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673393003861 ""} { "Info" "ICUT_CUT_TM_OPINS" "164 " "Implemented 164 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673393003861 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1673393003861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9646 " "Implemented 9646 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673393003861 ""} { "Info" "ICUT_CUT_TM_RAMS" "237 " "Implemented 237 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1673393003861 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1673393003861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673393003861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5127 " "Peak virtual memory: 5127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673393003919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 18:23:23 2023 " "Processing ended: Tue Jan 10 18:23:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673393003919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673393003919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673393003919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673393003919 ""}
