<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<base href=""><div style="margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff"><div style="margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left">This is Google&#39;s cache of <a href="http://www.vdlande.com/VHDL/literals.html" style="text-decoration:underline;color:#00c">http://www.vdlande.com/VHDL/literals.html</a>. It is a snapshot of the page as it appeared on Oct 15, 2009 21:48:39 GMT. The <a href="http://www.vdlande.com/VHDL/literals.html" style="text-decoration:underline;color:#00c">current page</a> could have changed in the meantime. <a href="http://www.google.com/intl/en/help/features_list.html#cached" style="text-decoration:underline;color:#00c">Learn more</a><br><br><div style="float:right"><a href="http://74.125.155.132/search?q=cache:GUgmSWo2utoJ:www.vdlande.com/VHDL/literals.html+site:www.vdlande.com+vhdl+literals&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1" style="text-decoration:underline;color:#00c">Text-only version</a></div>
<div>These search terms are highlighted: <span style="background:#ffff66;color:black;font-weight:bold">vhdl</span>&nbsp;<span style="background:#a0ffff;color:black;font-weight:bold">literals</span>&nbsp;&nbsp;</div></div></div><div style="position:relative">
<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Literals</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B><b style="color:black;background-color:#a0ffff">Literals</b></B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Literal</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Expression</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
See LRM sections 7.3.1, 13.4, 3.1.1 and 3.1.3

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>Numeric <b style="color:black;background-color:#a0ffff">literals</b> with a decimal point are real, those without are integer;
<PRE>constant FREEZE : integer := 32;
constant TEMP : real := 32.0;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>Numeric literasls may be expressed in any base from 2 to 16. They
may also be broken up using underscore, for clarity.
<PRE>A_INT <= 16#FF#;
B_INT <= 2#1010_1010#;
MONEY := 1_000_000.0;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD>Real numbers may be expressed in exponential form:
<PRE>FACTOR := 2.2E-6;</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD><b style="color:black;background-color:#a0ffff">Literals</b> of type time (and other physical types) must have units.
The units should be preceded by a space, although some tools may not
require this:
<PRE>constant DEL1 :time := 10 ns;
constant DEL2 :time := 2.27 us;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD><b style="color:black;background-color:#a0ffff">Literals</b> of enumerated types may either be characters (as for bit
and std_logic), or identifiers:
<PRE>type MY_LOGIC is ('X','0','1','Z');
type T_STATE is (IDLE, READ, END_CYC);
signal CLK : MY_LOGIC := '0';
signal STATE : T_STATE := IDLE;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD><b style="color:black;background-color:#a0ffff">Literals</b> for arrays of characters, such as string, bit_vector and
std_logic_vector are placed in double quotes:
<PRE>constant FLAG :bit_vector(0 to 7) := "11111111";
constant MSG : string := "Hello";
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>Bit vector <b style="color:black;background-color:#a0ffff">literals</b> may be expressed in binary (the default), opctal
or hex. They may also contain embedded underscores for clarity. these
forms may <b>not</b> be used as std_logic_vector <b style="color:black;background-color:#a0ffff">literals</b>:
<PRE>BIT_8_BUS <= B"1111_1111";
BIT_9_BUS <= O"353";
BIT_16_BUS <= X"AA55";
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD>For how to define other <b>array</b> <b style="color:black;background-color:#a0ffff">literals</b> and <b>record</b>
<b style="color:black;background-color:#a0ffff">literals</b>, see <b>arrays</b> and <baggregrates</b>.</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>non-printing characters may be included in a string literal using
concatenation:
<PRE>constant TWO_LINE_MSG : string := "Hello" & CR & "World";
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<b style="color:black;background-color:#a0ffff">Literals</b> are supported for synthesis, providing they are of a type
acceptable to the logic synthesis tool. They are either synthesised as
connections to logic '1' or '0', or are used to help minimised the
number of gates required.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

In <b style="color:black;background-color:#ffff66">VHDL</b>-93, the pre-defined types <b>character</b> and <b>string</b>
support an extended character set, including those used in most European
languages.

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="http://www.vdlande.com/VHDL/library.htm"><img border=0 src="http://www.vdlande.com/images/left.gif"></a>
<a href="http://www.vdlande.com/VHDL/index.htm"><img border=0 src="http://www.vdlande.com/images/up.gif"></a>
<a href="http://www.vdlande.com/VHDL/names.htm"><img border=0 src="http://www.vdlande.com/images/right.gif"></a>
</div>

<HR WIDTH="80%">
</BODY>
</HTML>
